 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Tue Apr  9 21:37:43 2019
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     72
    Unconnected ports (LINT-28)                                    72

Cells                                                              37
    Connected to power or ground (LINT-32)                         12
    Nets connected to multiple pins on same cell (LINT-33)          1
    Hier pins without driver and load (LINT-60)                    24
--------------------------------------------------------------------------------

Warning: In design 'router', port 'cacheDataOut_A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'router', port 'cacheDataOut_A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'router', port 'cacheDataOut_A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'router', port 'cacheDataOut_A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'router', port 'cacheDataOut_A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'router', port 'cacheDataOut_A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'router', port 'cacheDataOut_B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'router', port 'cacheDataOut_B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'router', port 'cacheDataOut_B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'router', port 'cacheDataOut_B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'router', port 'cacheDataOut_B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'router', port 'cacheDataOut_B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_NORTH[5]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_NORTH[4]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_NORTH[3]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_NORTH[2]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_NORTH[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_NORTH[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_SOUTH[5]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_SOUTH[4]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_SOUTH[3]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_SOUTH[2]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_SOUTH[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_SOUTH[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_EAST[5]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_EAST[4]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_EAST[3]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_EAST[2]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_EAST[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_EAST[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_WEST[5]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_WEST[4]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_WEST[3]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_WEST[2]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_WEST[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_WEST[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cacheAccessArbiter', port 'cacheDataOut_B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_0', port 'cacheDataOut[5]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_0', port 'cacheDataOut[4]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_0', port 'cacheDataOut[3]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_0', port 'cacheDataOut[2]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_0', port 'cacheDataOut[1]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_0', port 'cacheDataOut[0]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_1', port 'cacheDataOut[5]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_1', port 'cacheDataOut[4]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_1', port 'cacheDataOut[3]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_1', port 'cacheDataOut[2]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_1', port 'cacheDataOut[1]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_1', port 'cacheDataOut[0]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_2', port 'cacheDataOut[5]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_2', port 'cacheDataOut[4]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_2', port 'cacheDataOut[3]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_2', port 'cacheDataOut[2]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_2', port 'cacheDataOut[1]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_2', port 'cacheDataOut[0]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_3', port 'cacheDataOut[5]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_3', port 'cacheDataOut[4]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_3', port 'cacheDataOut[3]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_3', port 'cacheDataOut[2]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_3', port 'cacheDataOut[1]' is not connected to any nets. (LINT-28)
Warning: In design 'outputPortArbiter_3', port 'cacheDataOut[0]' is not connected to any nets. (LINT-28)
Warning: In design 'router', a pin on submodule 'cacheController' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cacheDataOut_A[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'cacheController' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cacheDataOut_A[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'cacheController' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cacheDataOut_A[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'cacheController' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cacheDataOut_A[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'cacheController' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cacheDataOut_A[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'cacheController' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cacheDataOut_A[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'cacheController' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cacheDataOut_B[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'cacheController' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cacheDataOut_B[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'cacheController' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cacheDataOut_B[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'cacheController' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cacheDataOut_B[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'cacheController' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cacheDataOut_B[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'cacheController' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cacheDataOut_B[0]' is connected to logic 0. 
Warning: In design 'router', the same net is connected to more than one pin on submodule 'cacheController'. (LINT-33)
   Net 'n683' is connected to pins 'cacheDataOut_A[5]', 'cacheDataOut_A[4]'', 'cacheDataOut_A[3]', 'cacheDataOut_A[2]', 'cacheDataOut_A[1]', 'cacheDataOut_A[0]', 'cacheDataOut_B[5]', 'cacheDataOut_B[4]', 'cacheDataOut_B[3]', 'cacheDataOut_B[2]', 'cacheDataOut_B[1]', 'cacheDataOut_B[0]'.
Warning: In design 'router', input pin 'cacheDataOut[5]' of hierarchical cell 'outNorth' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[4]' of hierarchical cell 'outNorth' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[3]' of hierarchical cell 'outNorth' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[2]' of hierarchical cell 'outNorth' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[1]' of hierarchical cell 'outNorth' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[0]' of hierarchical cell 'outNorth' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[5]' of hierarchical cell 'outSouth' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[4]' of hierarchical cell 'outSouth' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[3]' of hierarchical cell 'outSouth' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[2]' of hierarchical cell 'outSouth' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[1]' of hierarchical cell 'outSouth' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[0]' of hierarchical cell 'outSouth' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[5]' of hierarchical cell 'outEast' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[4]' of hierarchical cell 'outEast' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[3]' of hierarchical cell 'outEast' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[2]' of hierarchical cell 'outEast' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[1]' of hierarchical cell 'outEast' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[0]' of hierarchical cell 'outEast' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[5]' of hierarchical cell 'outWest' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[4]' of hierarchical cell 'outWest' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[3]' of hierarchical cell 'outWest' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[2]' of hierarchical cell 'outWest' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[1]' of hierarchical cell 'outWest' has no internal loads and is not connected to any nets. (LINT-60)
Warning: In design 'router', input pin 'cacheDataOut[0]' of hierarchical cell 'outWest' has no internal loads and is not connected to any nets. (LINT-60)
1
 
****************************************
Report : area
Design : router
Version: J-2014.09-SP2
Date   : Tue Apr  9 21:37:43 2019
****************************************

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Number of ports:                          240
Number of nets:                          1048
Number of cells:                          780
Number of combinational cells:            655
Number of sequential cells:               120
Number of macros/black boxes:               0
Number of buf/inv:                        471
Number of references:                      27

Combinational area:              62857.441784
Buf/Inv area:                    19018.080756
Noncombinational area:           40381.921406
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                103239.363190
Total area:                 undefined
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : router
Version: J-2014.09-SP2
Date   : Tue Apr  9 21:37:43 2019
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
router                                    0.179    2.361 1.10e+05    2.540 100.0
  outWest (outputPortArbiter_1)        2.66e-02    0.449 2.19e+04    0.476  18.7
  outEast (outputPortArbiter_2)        2.55e-02    0.449 2.18e+04    0.474  18.7
  outSouth (outputPortArbiter_3)       4.42e-02    0.481 2.18e+04    0.525  20.7
  outNorth (outputPortArbiter_0)       4.47e-02    0.479 2.19e+04    0.524  20.6
  cacheController (cacheAccessArbiter) 9.12e-03    0.272 1.47e+04    0.282  11.1
1
 
****************************************
Report : design
Design : router
Version: J-2014.09-SP2
Date   : Tue Apr  9 21:37:43 2019
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Local Link Library:

    {/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_1p2v_25c
    Library : scx3_cmos8rf_lpvt_tt_1p2v_25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : router
Version: J-2014.09-SP2
Date   : Tue Apr  9 21:37:43 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U258                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U259                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U260                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U261                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U262                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U263                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U264                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U265                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U266                      AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U267                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U268                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U269                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U270                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U271                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U272                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U273                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U274                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U275                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U276                      AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U277                      AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U278                      AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U279                      AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U280                      AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U281                      AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U282                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U283                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U284                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U285                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U286                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U287                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U288                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U289                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U290                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U291                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U292                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U293                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U294                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U295                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U296                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U297                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U298                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U299                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U300                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U301                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U302                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U303                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U304                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U305                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U306                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U307                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U308                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U309                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U310                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U311                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U312                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U313                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U314                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U315                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U316                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U317                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U318                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U319                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U320                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U321                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U322                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U323                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U324                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U325                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U326                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U327                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U328                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U329                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U330                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U331                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U332                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U333                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U334                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U335                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U336                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U337                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U338                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U339                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U340                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U341                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U342                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U343                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U344                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U345                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U346                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U347                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U348                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U349                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U350                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U351                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U352                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U353                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U354                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U355                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U356                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U357                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U358                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U359                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U360                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U361                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U362                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U363                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U364                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U365                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U366                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U367                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U368                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U369                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U370                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U371                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U372                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U373                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U374                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U375                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U376                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U377                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U378                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U379                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U380                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U381                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U382                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U383                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U384                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U385                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U386                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U387                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U388                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U389                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U390                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U391                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U392                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U393                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U394                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U395                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U396                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U397                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U398                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U399                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U400                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U401                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U402                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U403                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U404                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U405                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U406                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U407                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U408                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U409                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U410                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U411                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U412                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U413                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U414                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U415                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U416                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U417                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U418                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U419                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U420                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U421                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U422                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U423                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U424                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U425                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U426                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U427                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U428                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U429                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U430                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U431                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U432                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U433                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U434                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U435                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U436                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U437                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U438                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U439                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U440                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U441                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U442                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U443                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U444                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U445                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U446                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U447                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U448                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U449                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U450                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U451                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U452                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U453                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U454                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U455                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U456                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U457                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U458                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U459                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U460                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U461                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U462                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U463                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U464                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U465                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U466                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U467                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U468                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U469                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U470                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U471                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U472                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U473                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U474                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U475                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U476                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U477                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U478                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U479                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U480                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U481                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U482                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U483                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U484                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U485                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U486                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U487                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U488                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U489                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U490                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U491                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U492                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U493                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U494                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U495                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U496                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U497                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U498                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U499                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U500                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U501                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U502                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U503                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U504                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U505                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U506                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U507                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U508                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U509                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U510                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U511                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U512                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U513                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U514                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U515                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U516                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U517                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U518                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U519                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U520                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U521                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U522                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U523                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U524                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U525                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U526                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U527                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U528                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U529                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U530                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U531                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U532                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U533                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U534                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U535                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U536                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U537                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U538                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U539                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U540                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U541                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U542                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U543                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U544                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U545                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U546                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U547                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U548                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U549                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U550                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U551                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U552                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U553                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U554                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U555                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U556                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U557                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U558                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U559                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U560                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U561                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U562                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U563                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U564                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U565                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U566                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U567                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U568                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U569                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U570                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U571                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U572                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U573                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U574                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U575                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U576                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U577                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U578                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U579                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U580                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U581                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U582                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U583                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U584                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U585                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U586                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U587                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U588                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U589                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U590                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U591                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U592                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U593                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U594                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U595                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U596                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U597                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U598                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U599                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U600                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U601                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U602                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U603                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U604                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U605                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U606                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U607                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U608                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U609                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U610                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U611                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U612                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U613                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U614                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U615                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U616                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U617                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U618                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U619                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U620                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U621                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U622                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U623                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U624                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U625                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U626                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U627                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U628                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U629                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U630                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U631                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U632                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U633                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U634                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U635                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U636                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U637                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U638                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U639                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U640                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U641                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U642                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U643                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U644                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U645                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U646                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U647                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U648                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U649                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U650                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U651                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U652                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U653                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U654                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U655                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U656                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U657                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U658                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U659                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U660                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U661                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U662                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U664                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U665                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U666                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U667                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U668                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U669                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U670                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U671                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U672                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U673                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U674                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U675                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U676                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U677                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U678                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U679                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U680                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U681                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U682                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U683                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U684                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U685                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U686                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U687                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U688                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U689                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U690                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U691                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U692                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U693                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U694                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U695                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U696                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U697                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U698                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U699                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U700                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U701                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U702                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U703                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U704                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U705                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U706                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U707                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U708                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U709                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U710                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U711                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U712                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U713                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U714                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U715                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U716                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U717                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U718                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U719                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U720                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U721                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U722                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U723                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U724                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U725                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U726                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U727                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U728                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U729                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U730                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U731                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U732                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U733                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U734                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U735                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U736                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U737                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U738                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U739                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U740                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U741                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U742                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U743                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U744                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U745                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U746                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U747                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U748                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U749                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U750                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U751                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U752                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U753                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U754                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U755                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U756                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U757                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U758                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U759                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U760                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U761                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U762                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U763                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U764                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U765                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U766                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U767                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U768                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U769                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U770                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U771                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U772                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U773                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U774                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U775                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U776                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U777                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U778                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U779                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U780                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U781                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U782                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U783                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U784                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U785                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U786                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U787                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U788                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U789                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U790                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U791                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U792                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U793                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U794                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U795                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U796                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U797                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U798                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U799                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U800                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U801                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U802                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U803                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U804                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U805                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U806                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U807                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U808                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U809                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U810                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U811                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U812                      CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U813                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U814                      OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U815                      AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U816                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U817                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U818                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U819                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U820                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U821                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U822                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U823                      AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U824                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U825                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U826                      NAND4XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U827                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U828                      NOR3XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U829                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U830                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U831                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U832                      OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U833                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U834                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U835                      AOI31XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U836                      OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U837                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U838                      CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U839                      OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U840                      NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U841                      OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U842                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U843                      OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U844                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U845                      OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U846                      AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U847                      AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U848                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U849                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U850                      NAND4XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U851                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U852                      NOR3XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U853                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U854                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U855                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U856                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U857                      OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U858                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U859                      AOI31XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U860                      OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U861                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U862                      OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U863                      NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U864                      OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U865                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U866                      OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U867                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U868                      OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U869                      AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U870                      AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U871                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U872                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U873                      NAND4XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U874                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U875                      NOR3XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U876                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U877                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U878                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U879                      OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U880                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U881                      AOI31XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U882                      OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U883                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U884                      OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U885                      NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U886                      OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U887                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U888                      OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U889                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U890                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U891                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U892                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U893                      OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U894                      AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U895                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U896                      OAI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U897                      AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U898                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U899                      NOR3XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U900                      AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U901                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U902                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U903                      OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U904                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U905                      OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U906                      OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U907                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U908                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U909                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U910                      NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U911                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U912                      OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U913                      AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
cacheController           cacheAccessArbiter              13209.120426
                                                                    h, n
dataInBuffer_EAST_reg[0]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_EAST_reg[1]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_EAST_reg[2]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_EAST_reg[3]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_EAST_reg[4]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_EAST_reg[5]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_NORTH_reg[0] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_NORTH_reg[1] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_NORTH_reg[2] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_NORTH_reg[3] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_NORTH_reg[4] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_NORTH_reg[5] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_SOUTH_reg[0] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_SOUTH_reg[1] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_SOUTH_reg[2] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_SOUTH_reg[3] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_SOUTH_reg[4] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_SOUTH_reg[5] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_WEST_reg[0]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_WEST_reg[1]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_WEST_reg[2]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_WEST_reg[3]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_WEST_reg[4]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_WEST_reg[5]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[2]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[4]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[5]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[6]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[7]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[8]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[9]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[10]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[11]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[2]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[4]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[5]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[6]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[7]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[8]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[9]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[10]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[11]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[2]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[4]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[5]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[6]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[7]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[8]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[9]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[10]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[11]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[2]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[4]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[5]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[6]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[7]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[8]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[9]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[10]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[11]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
inEast/memRead_reg        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
inEast/memWrite_reg       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
inEast/outputPortSelect_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
inEast/outputPortSelect_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
inEast/outputPortSelect_reg[2]
                          DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
inEast/outputPortSelect_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
inNorth/memRead_reg       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
inNorth/memWrite_reg      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
inNorth/outputPortSelect_reg[0]
                          DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
inNorth/outputPortSelect_reg[1]
                          DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
inNorth/outputPortSelect_reg[2]
                          DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
inNorth/outputPortSelect_reg[3]
                          DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
inSouth/memRead_reg       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
inSouth/memWrite_reg      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
inSouth/outputPortSelect_reg[0]
                          DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
inSouth/outputPortSelect_reg[1]
                          DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
inSouth/outputPortSelect_reg[2]
                          DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
inSouth/outputPortSelect_reg[3]
                          DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
inWest/memRead_reg        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
inWest/memWrite_reg       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
inWest/outputPortSelect_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
inWest/outputPortSelect_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
inWest/outputPortSelect_reg[2]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
inWest/outputPortSelect_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
outEast                   outputPortArbiter_2             20734.560688
                                                                    h, n
outNorth                  outputPortArbiter_0             20764.800682
                                                                    h, n
outSouth                  outputPortArbiter_3             20773.440684
                                                                    h, n
outWest                   outputPortArbiter_1             20819.520681
                                                                    h, n
readInBuffer_EAST_reg     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
readInBuffer_NORTH_reg    DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
readInBuffer_SOUTH_reg    DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
readInBuffer_WEST_reg     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_EAST_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_EAST_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_EAST_reg[2]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_EAST_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_NORTH_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_NORTH_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_NORTH_reg[2]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_NORTH_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_SOUTH_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_SOUTH_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_SOUTH_reg[2]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_SOUTH_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_WEST_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_WEST_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_WEST_reg[2]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_WEST_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
writeInBuffer_EAST_reg    DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
writeInBuffer_NORTH_reg   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
writeInBuffer_SOUTH_reg   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
writeInBuffer_WEST_reg    DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
--------------------------------------------------------------------------------
Total 780 cells                                           103239.363190
1
 
****************************************
Report : port
        -verbose
Design : router
Version: J-2014.09-SP2
Date   : Tue Apr  9 21:37:43 2019
****************************************



Attributes:
    d - dont_touch_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
cacheDataOut_A[0]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_A[1]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_A[2]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_A[3]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_A[4]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_A[5]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_B[0]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_B[1]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_B[2]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_B[3]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_B[4]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_B[5]
               in      0.0000   0.0000   --       0.00   --         
clk            in      0.0000   0.0000   --       0.00   --         d
dataIn_EAST[0] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[1] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[2] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[3] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[4] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[5] in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[0]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[1]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[2]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[3]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[4]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[5]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[0]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[1]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[2]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[3]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[4]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[5]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[0] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[1] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[2] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[3] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[4] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[5] in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[0]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[1]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[2]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[3]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[4]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[5]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[6]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[7]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[8]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[9]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[10]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[11]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[0]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[1]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[2]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[3]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[4]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[5]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[6]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[7]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[8]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[9]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[10]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[11]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[0]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[1]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[2]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[3]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[4]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[5]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[6]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[7]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[8]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[9]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[10]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[11]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[0]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[1]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[2]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[3]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[4]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[5]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[6]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[7]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[8]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[9]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[10]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[11]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[0]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[1]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[2]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[3]
               in      0.0000   0.0000   --       0.00   --         
readIn_EAST    in      0.0000   0.0000   --       0.00   --         
readIn_NORTH   in      0.0000   0.0000   --       0.00   --         
readIn_SOUTH   in      0.0000   0.0000   --       0.00   --         
readIn_WEST    in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_EAST[0]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_EAST[1]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_EAST[2]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_EAST[3]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_NORTH[0]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_NORTH[1]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_NORTH[2]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_NORTH[3]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_SOUTH[0]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_SOUTH[1]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_SOUTH[2]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_SOUTH[3]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_WEST[0]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_WEST[1]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_WEST[2]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_WEST[3]
               in      0.0000   0.0000   --       0.00   --         
reset          in      0.0000   0.0000   --       0.00   --         
writeIn_EAST   in      0.0000   0.0000   --       0.00   --         
writeIn_NORTH  in      0.0000   0.0000   --       0.00   --         
writeIn_SOUTH  in      0.0000   0.0000   --       0.00   --         
writeIn_WEST   in      0.0000   0.0000   --       0.00   --         
cacheAddressIn_A[0]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_A[1]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_A[2]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_A[3]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_A[4]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_A[5]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_A[6]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_A[7]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_B[0]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_B[1]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_B[2]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_B[3]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_B[4]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_B[5]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_B[6]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_B[7]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_A[0]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_A[1]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_A[2]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_A[3]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_A[4]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_A[5]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_B[0]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_B[1]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_B[2]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_B[3]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_B[4]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_B[5]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[0]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[1]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[2]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[3]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[4]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[5]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[0]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[1]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[2]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[3]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[4]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[5]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[0]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[1]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[2]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[3]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[4]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[5]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[0]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[1]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[2]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[3]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[4]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[5]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[0]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[1]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[2]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[3]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[4]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[5]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[6]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[7]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[8]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[9]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[10]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[11]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[0]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[1]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[2]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[3]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[4]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[5]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[6]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[7]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[8]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[9]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[10]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[11]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[0]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[1]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[2]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[3]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[4]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[5]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[6]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[7]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[8]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[9]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[10]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[11]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[0]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[1]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[2]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[3]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[4]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[5]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[6]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[7]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[8]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[9]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[10]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[11]
               out     0.0010   0.0000   --      --      --         
memWrite_A     out     0.0010   0.0000   --      --      --         
memWrite_B     out     0.0010   0.0000   --      --      --         
readOut_EAST   out     0.0010   0.0000   --      --      --         
readOut_NORTH  out     0.0010   0.0000   --      --      --         
readOut_SOUTH  out     0.0010   0.0000   --      --      --         
readOut_WEST   out     0.0010   0.0000   --      --      --         
requesterAddressOut_EAST[0]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_EAST[1]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_EAST[2]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_EAST[3]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_NORTH[0]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_NORTH[1]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_NORTH[2]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_NORTH[3]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_SOUTH[0]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_SOUTH[1]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_SOUTH[2]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_SOUTH[3]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_WEST[0]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_WEST[1]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_WEST[2]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_WEST[3]
               out     0.0010   0.0000   --      --      --         
writeOut_EAST  out     0.0010   0.0000   --      --      --         
writeOut_NORTH out     0.0010   0.0000   --      --      --         
writeOut_SOUTH out     0.0010   0.0000   --      --      --         
writeOut_WEST  out     0.0010   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
cacheDataOut_A[0]
                   1      --              --              --        -- 
cacheDataOut_A[1]
                   1      --              --              --        -- 
cacheDataOut_A[2]
                   1      --              --              --        -- 
cacheDataOut_A[3]
                   1      --              --              --        -- 
cacheDataOut_A[4]
                   1      --              --              --        -- 
cacheDataOut_A[5]
                   1      --              --              --        -- 
cacheDataOut_B[0]
                   1      --              --              --        -- 
cacheDataOut_B[1]
                   1      --              --              --        -- 
cacheDataOut_B[2]
                   1      --              --              --        -- 
cacheDataOut_B[3]
                   1      --              --              --        -- 
cacheDataOut_B[4]
                   1      --              --              --        -- 
cacheDataOut_B[5]
                   1      --              --              --        -- 
clk                1      --              --              --        -- 
dataIn_EAST[0]
                   1      --              --              --        -- 
dataIn_EAST[1]
                   1      --              --              --        -- 
dataIn_EAST[2]
                   1      --              --              --        -- 
dataIn_EAST[3]
                   1      --              --              --        -- 
dataIn_EAST[4]
                   1      --              --              --        -- 
dataIn_EAST[5]
                   1      --              --              --        -- 
dataIn_NORTH[0]
                   1      --              --              --        -- 
dataIn_NORTH[1]
                   1      --              --              --        -- 
dataIn_NORTH[2]
                   1      --              --              --        -- 
dataIn_NORTH[3]
                   1      --              --              --        -- 
dataIn_NORTH[4]
                   1      --              --              --        -- 
dataIn_NORTH[5]
                   1      --              --              --        -- 
dataIn_SOUTH[0]
                   1      --              --              --        -- 
dataIn_SOUTH[1]
                   1      --              --              --        -- 
dataIn_SOUTH[2]
                   1      --              --              --        -- 
dataIn_SOUTH[3]
                   1      --              --              --        -- 
dataIn_SOUTH[4]
                   1      --              --              --        -- 
dataIn_SOUTH[5]
                   1      --              --              --        -- 
dataIn_WEST[0]
                   1      --              --              --        -- 
dataIn_WEST[1]
                   1      --              --              --        -- 
dataIn_WEST[2]
                   1      --              --              --        -- 
dataIn_WEST[3]
                   1      --              --              --        -- 
dataIn_WEST[4]
                   1      --              --              --        -- 
dataIn_WEST[5]
                   1      --              --              --        -- 
destinationAddressIn_EAST[0]
                   1      --              --              --        -- 
destinationAddressIn_EAST[1]
                   1      --              --              --        -- 
destinationAddressIn_EAST[2]
                   1      --              --              --        -- 
destinationAddressIn_EAST[3]
                   1      --              --              --        -- 
destinationAddressIn_EAST[4]
                   1      --              --              --        -- 
destinationAddressIn_EAST[5]
                   1      --              --              --        -- 
destinationAddressIn_EAST[6]
                   1      --              --              --        -- 
destinationAddressIn_EAST[7]
                   1      --              --              --        -- 
destinationAddressIn_EAST[8]
                   1      --              --              --        -- 
destinationAddressIn_EAST[9]
                   1      --              --              --        -- 
destinationAddressIn_EAST[10]
                   1      --              --              --        -- 
destinationAddressIn_EAST[11]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[0]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[1]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[2]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[3]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[4]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[5]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[6]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[7]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[8]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[9]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[10]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[11]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[0]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[1]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[2]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[3]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[4]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[5]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[6]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[7]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[8]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[9]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[10]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[11]
                   1      --              --              --        -- 
destinationAddressIn_WEST[0]
                   1      --              --              --        -- 
destinationAddressIn_WEST[1]
                   1      --              --              --        -- 
destinationAddressIn_WEST[2]
                   1      --              --              --        -- 
destinationAddressIn_WEST[3]
                   1      --              --              --        -- 
destinationAddressIn_WEST[4]
                   1      --              --              --        -- 
destinationAddressIn_WEST[5]
                   1      --              --              --        -- 
destinationAddressIn_WEST[6]
                   1      --              --              --        -- 
destinationAddressIn_WEST[7]
                   1      --              --              --        -- 
destinationAddressIn_WEST[8]
                   1      --              --              --        -- 
destinationAddressIn_WEST[9]
                   1      --              --              --        -- 
destinationAddressIn_WEST[10]
                   1      --              --              --        -- 
destinationAddressIn_WEST[11]
                   1      --              --              --        -- 
localRouterAddress[0]
                   1      --              --              --        -- 
localRouterAddress[1]
                   1      --              --              --        -- 
localRouterAddress[2]
                   1      --              --              --        -- 
localRouterAddress[3]
                   1      --              --              --        -- 
readIn_EAST        1      --              --              --        -- 
readIn_NORTH       1      --              --              --        -- 
readIn_SOUTH       1      --              --              --        -- 
readIn_WEST        1      --              --              --        -- 
requesterAddressIn_EAST[0]
                   1      --              --              --        -- 
requesterAddressIn_EAST[1]
                   1      --              --              --        -- 
requesterAddressIn_EAST[2]
                   1      --              --              --        -- 
requesterAddressIn_EAST[3]
                   1      --              --              --        -- 
requesterAddressIn_NORTH[0]
                   1      --              --              --        -- 
requesterAddressIn_NORTH[1]
                   1      --              --              --        -- 
requesterAddressIn_NORTH[2]
                   1      --              --              --        -- 
requesterAddressIn_NORTH[3]
                   1      --              --              --        -- 
requesterAddressIn_SOUTH[0]
                   1      --              --              --        -- 
requesterAddressIn_SOUTH[1]
                   1      --              --              --        -- 
requesterAddressIn_SOUTH[2]
                   1      --              --              --        -- 
requesterAddressIn_SOUTH[3]
                   1      --              --              --        -- 
requesterAddressIn_WEST[0]
                   1      --              --              --        -- 
requesterAddressIn_WEST[1]
                   1      --              --              --        -- 
requesterAddressIn_WEST[2]
                   1      --              --              --        -- 
requesterAddressIn_WEST[3]
                   1      --              --              --        -- 
reset              1      --              --              --        -- 
writeIn_EAST       1      --              --              --        -- 
writeIn_NORTH      1      --              --              --        -- 
writeIn_SOUTH      1      --              --              --        -- 
writeIn_WEST       1      --              --              --        -- 
cacheAddressIn_A[0]
                   1      --              --              --        -- 
cacheAddressIn_A[1]
                   1      --              --              --        -- 
cacheAddressIn_A[2]
                   1      --              --              --        -- 
cacheAddressIn_A[3]
                   1      --              --              --        -- 
cacheAddressIn_A[4]
                   1      --              --              --        -- 
cacheAddressIn_A[5]
                   1      --              --              --        -- 
cacheAddressIn_A[6]
                   1      --              --              --        -- 
cacheAddressIn_A[7]
                   1      --              --              --        -- 
cacheAddressIn_B[0]
                   1      --              --              --        -- 
cacheAddressIn_B[1]
                   1      --              --              --        -- 
cacheAddressIn_B[2]
                   1      --              --              --        -- 
cacheAddressIn_B[3]
                   1      --              --              --        -- 
cacheAddressIn_B[4]
                   1      --              --              --        -- 
cacheAddressIn_B[5]
                   1      --              --              --        -- 
cacheAddressIn_B[6]
                   1      --              --              --        -- 
cacheAddressIn_B[7]
                   1      --              --              --        -- 
cacheDataIn_A[0]
                   1      --              --              --        -- 
cacheDataIn_A[1]
                   1      --              --              --        -- 
cacheDataIn_A[2]
                   1      --              --              --        -- 
cacheDataIn_A[3]
                   1      --              --              --        -- 
cacheDataIn_A[4]
                   1      --              --              --        -- 
cacheDataIn_A[5]
                   1      --              --              --        -- 
cacheDataIn_B[0]
                   1      --              --              --        -- 
cacheDataIn_B[1]
                   1      --              --              --        -- 
cacheDataIn_B[2]
                   1      --              --              --        -- 
cacheDataIn_B[3]
                   1      --              --              --        -- 
cacheDataIn_B[4]
                   1      --              --              --        -- 
cacheDataIn_B[5]
                   1      --              --              --        -- 
dataOut_EAST[0]
                   1      --              --              --        -- 
dataOut_EAST[1]
                   1      --              --              --        -- 
dataOut_EAST[2]
                   1      --              --              --        -- 
dataOut_EAST[3]
                   1      --              --              --        -- 
dataOut_EAST[4]
                   1      --              --              --        -- 
dataOut_EAST[5]
                   1      --              --              --        -- 
dataOut_NORTH[0]
                   1      --              --              --        -- 
dataOut_NORTH[1]
                   1      --              --              --        -- 
dataOut_NORTH[2]
                   1      --              --              --        -- 
dataOut_NORTH[3]
                   1      --              --              --        -- 
dataOut_NORTH[4]
                   1      --              --              --        -- 
dataOut_NORTH[5]
                   1      --              --              --        -- 
dataOut_SOUTH[0]
                   1      --              --              --        -- 
dataOut_SOUTH[1]
                   1      --              --              --        -- 
dataOut_SOUTH[2]
                   1      --              --              --        -- 
dataOut_SOUTH[3]
                   1      --              --              --        -- 
dataOut_SOUTH[4]
                   1      --              --              --        -- 
dataOut_SOUTH[5]
                   1      --              --              --        -- 
dataOut_WEST[0]
                   1      --              --              --        -- 
dataOut_WEST[1]
                   1      --              --              --        -- 
dataOut_WEST[2]
                   1      --              --              --        -- 
dataOut_WEST[3]
                   1      --              --              --        -- 
dataOut_WEST[4]
                   1      --              --              --        -- 
dataOut_WEST[5]
                   1      --              --              --        -- 
destinationAddressOut_EAST[0]
                   1      --              --              --        -- 
destinationAddressOut_EAST[1]
                   1      --              --              --        -- 
destinationAddressOut_EAST[2]
                   1      --              --              --        -- 
destinationAddressOut_EAST[3]
                   1      --              --              --        -- 
destinationAddressOut_EAST[4]
                   1      --              --              --        -- 
destinationAddressOut_EAST[5]
                   1      --              --              --        -- 
destinationAddressOut_EAST[6]
                   1      --              --              --        -- 
destinationAddressOut_EAST[7]
                   1      --              --              --        -- 
destinationAddressOut_EAST[8]
                   1      --              --              --        -- 
destinationAddressOut_EAST[9]
                   1      --              --              --        -- 
destinationAddressOut_EAST[10]
                   1      --              --              --        -- 
destinationAddressOut_EAST[11]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[0]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[1]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[2]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[3]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[4]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[5]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[6]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[7]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[8]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[9]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[10]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[11]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[0]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[1]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[2]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[3]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[4]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[5]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[6]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[7]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[8]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[9]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[10]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[11]
                   1      --              --              --        -- 
destinationAddressOut_WEST[0]
                   1      --              --              --        -- 
destinationAddressOut_WEST[1]
                   1      --              --              --        -- 
destinationAddressOut_WEST[2]
                   1      --              --              --        -- 
destinationAddressOut_WEST[3]
                   1      --              --              --        -- 
destinationAddressOut_WEST[4]
                   1      --              --              --        -- 
destinationAddressOut_WEST[5]
                   1      --              --              --        -- 
destinationAddressOut_WEST[6]
                   1      --              --              --        -- 
destinationAddressOut_WEST[7]
                   1      --              --              --        -- 
destinationAddressOut_WEST[8]
                   1      --              --              --        -- 
destinationAddressOut_WEST[9]
                   1      --              --              --        -- 
destinationAddressOut_WEST[10]
                   1      --              --              --        -- 
destinationAddressOut_WEST[11]
                   1      --              --              --        -- 
memWrite_A         1      --              --              --        -- 
memWrite_B         1      --              --              --        -- 
readOut_EAST       1      --              --              --        -- 
readOut_NORTH      1      --              --              --        -- 
readOut_SOUTH      1      --              --              --        -- 
readOut_WEST       1      --              --              --        -- 
requesterAddressOut_EAST[0]
                   1      --              --              --        -- 
requesterAddressOut_EAST[1]
                   1      --              --              --        -- 
requesterAddressOut_EAST[2]
                   1      --              --              --        -- 
requesterAddressOut_EAST[3]
                   1      --              --              --        -- 
requesterAddressOut_NORTH[0]
                   1      --              --              --        -- 
requesterAddressOut_NORTH[1]
                   1      --              --              --        -- 
requesterAddressOut_NORTH[2]
                   1      --              --              --        -- 
requesterAddressOut_NORTH[3]
                   1      --              --              --        -- 
requesterAddressOut_SOUTH[0]
                   1      --              --              --        -- 
requesterAddressOut_SOUTH[1]
                   1      --              --              --        -- 
requesterAddressOut_SOUTH[2]
                   1      --              --              --        -- 
requesterAddressOut_SOUTH[3]
                   1      --              --              --        -- 
requesterAddressOut_WEST[0]
                   1      --              --              --        -- 
requesterAddressOut_WEST[1]
                   1      --              --              --        -- 
requesterAddressOut_WEST[2]
                   1      --              --              --        -- 
requesterAddressOut_WEST[3]
                   1      --              --              --        -- 
writeOut_EAST      1      --              --              --        -- 
writeOut_NORTH
                   1      --              --              --        -- 
writeOut_SOUTH
                   1      --              --              --        -- 
writeOut_WEST      1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
cacheDataOut_A[0]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_A[1]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_A[2]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_A[3]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_A[4]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_A[5]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_B[0]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_B[1]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_B[2]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_B[3]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_B[4]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_B[5]
              0.00    0.00    0.00    0.00  clk       2.00  
clk           --      --      --      --      --      2.00
dataIn_EAST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[4]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[5]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[4]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[5]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[4]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[5]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[4]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[5]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[4]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[5]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[6]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[7]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[8]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[9]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[10]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[11]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[4]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[5]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[6]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[7]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[8]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[9]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[10]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[11]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[4]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[5]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[6]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[7]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[8]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[9]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[10]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[11]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[4]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[5]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[6]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[7]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[8]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[9]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[10]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[11]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[0]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[1]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[2]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[3]
              0.00    0.00    0.00    0.00  clk       2.00  
readIn_EAST   0.00    0.00    0.00    0.00  clk       2.00  
readIn_NORTH
              0.00    0.00    0.00    0.00  clk       2.00  
readIn_SOUTH
              0.00    0.00    0.00    0.00  clk       2.00  
readIn_WEST   0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_EAST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_EAST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_EAST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_EAST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_NORTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_NORTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_NORTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_NORTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_SOUTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_SOUTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_SOUTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_SOUTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_WEST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_WEST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_WEST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_WEST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
reset         0.00    0.00    0.00    0.00  clk       2.00  
writeIn_EAST
              0.00    0.00    0.00    0.00  clk       2.00  
writeIn_NORTH
              0.00    0.00    0.00    0.00  clk       2.00  
writeIn_SOUTH
              0.00    0.00    0.00    0.00  clk       2.00  
writeIn_WEST
              0.00    0.00    0.00    0.00  clk       2.00  


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
cacheDataOut_A[0]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_A[1]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_A[2]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_A[3]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_A[4]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_A[5]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_B[0]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_B[1]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_B[2]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_B[3]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_B[4]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_B[5]
              --      --     --      --     --      --     --     --        -- 
clk           --      --     --      --     --      --     --     --        -- 
dataIn_EAST[0]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[1]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[2]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[3]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[4]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[5]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[0]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[1]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[2]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[3]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[4]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[5]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[0]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[1]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[2]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[3]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[4]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[5]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[0]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[1]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[2]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[3]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[4]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[5]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[0]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[1]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[2]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[3]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[4]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[5]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[6]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[7]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[8]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[9]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[10]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[11]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[0]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[1]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[2]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[3]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[4]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[5]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[6]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[7]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[8]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[9]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[10]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[11]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[0]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[1]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[2]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[3]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[4]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[5]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[6]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[7]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[8]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[9]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[10]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[11]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[0]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[1]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[2]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[3]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[4]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[5]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[6]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[7]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[8]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[9]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[10]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[11]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[0]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[1]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[2]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[3]
              --      --     --      --     --      --     --     --        -- 
readIn_EAST   --      --     --      --     --      --     --     --        -- 
readIn_NORTH
              --      --     --      --     --      --     --     --        -- 
readIn_SOUTH
              --      --     --      --     --      --     --     --        -- 
readIn_WEST   --      --     --      --     --      --     --     --        -- 
requesterAddressIn_EAST[0]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_EAST[1]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_EAST[2]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_EAST[3]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_NORTH[0]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_NORTH[1]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_NORTH[2]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_NORTH[3]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_SOUTH[0]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_SOUTH[1]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_SOUTH[2]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_SOUTH[3]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_WEST[0]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_WEST[1]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_WEST[2]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_WEST[3]
              --      --     --      --     --      --     --     --        -- 
reset         --      --     --      --     --      --     --     --        -- 
writeIn_EAST
              --      --     --      --     --      --     --     --        -- 
writeIn_NORTH
              --      --     --      --     --      --     --     --        -- 
writeIn_SOUTH
              --      --     --      --     --      --     --     --        -- 
writeIn_WEST
              --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
cacheDataOut_A[0]
              --      --      --      -- 
cacheDataOut_A[1]
              --      --      --      -- 
cacheDataOut_A[2]
              --      --      --      -- 
cacheDataOut_A[3]
              --      --      --      -- 
cacheDataOut_A[4]
              --      --      --      -- 
cacheDataOut_A[5]
              --      --      --      -- 
cacheDataOut_B[0]
              --      --      --      -- 
cacheDataOut_B[1]
              --      --      --      -- 
cacheDataOut_B[2]
              --      --      --      -- 
cacheDataOut_B[3]
              --      --      --      -- 
cacheDataOut_B[4]
              --      --      --      -- 
cacheDataOut_B[5]
              --      --      --      -- 
clk           --      --      --      -- 
dataIn_EAST[0]
              --      --      --      -- 
dataIn_EAST[1]
              --      --      --      -- 
dataIn_EAST[2]
              --      --      --      -- 
dataIn_EAST[3]
              --      --      --      -- 
dataIn_EAST[4]
              --      --      --      -- 
dataIn_EAST[5]
              --      --      --      -- 
dataIn_NORTH[0]
              --      --      --      -- 
dataIn_NORTH[1]
              --      --      --      -- 
dataIn_NORTH[2]
              --      --      --      -- 
dataIn_NORTH[3]
              --      --      --      -- 
dataIn_NORTH[4]
              --      --      --      -- 
dataIn_NORTH[5]
              --      --      --      -- 
dataIn_SOUTH[0]
              --      --      --      -- 
dataIn_SOUTH[1]
              --      --      --      -- 
dataIn_SOUTH[2]
              --      --      --      -- 
dataIn_SOUTH[3]
              --      --      --      -- 
dataIn_SOUTH[4]
              --      --      --      -- 
dataIn_SOUTH[5]
              --      --      --      -- 
dataIn_WEST[0]
              --      --      --      -- 
dataIn_WEST[1]
              --      --      --      -- 
dataIn_WEST[2]
              --      --      --      -- 
dataIn_WEST[3]
              --      --      --      -- 
dataIn_WEST[4]
              --      --      --      -- 
dataIn_WEST[5]
              --      --      --      -- 
destinationAddressIn_EAST[0]
              --      --      --      -- 
destinationAddressIn_EAST[1]
              --      --      --      -- 
destinationAddressIn_EAST[2]
              --      --      --      -- 
destinationAddressIn_EAST[3]
              --      --      --      -- 
destinationAddressIn_EAST[4]
              --      --      --      -- 
destinationAddressIn_EAST[5]
              --      --      --      -- 
destinationAddressIn_EAST[6]
              --      --      --      -- 
destinationAddressIn_EAST[7]
              --      --      --      -- 
destinationAddressIn_EAST[8]
              --      --      --      -- 
destinationAddressIn_EAST[9]
              --      --      --      -- 
destinationAddressIn_EAST[10]
              --      --      --      -- 
destinationAddressIn_EAST[11]
              --      --      --      -- 
destinationAddressIn_NORTH[0]
              --      --      --      -- 
destinationAddressIn_NORTH[1]
              --      --      --      -- 
destinationAddressIn_NORTH[2]
              --      --      --      -- 
destinationAddressIn_NORTH[3]
              --      --      --      -- 
destinationAddressIn_NORTH[4]
              --      --      --      -- 
destinationAddressIn_NORTH[5]
              --      --      --      -- 
destinationAddressIn_NORTH[6]
              --      --      --      -- 
destinationAddressIn_NORTH[7]
              --      --      --      -- 
destinationAddressIn_NORTH[8]
              --      --      --      -- 
destinationAddressIn_NORTH[9]
              --      --      --      -- 
destinationAddressIn_NORTH[10]
              --      --      --      -- 
destinationAddressIn_NORTH[11]
              --      --      --      -- 
destinationAddressIn_SOUTH[0]
              --      --      --      -- 
destinationAddressIn_SOUTH[1]
              --      --      --      -- 
destinationAddressIn_SOUTH[2]
              --      --      --      -- 
destinationAddressIn_SOUTH[3]
              --      --      --      -- 
destinationAddressIn_SOUTH[4]
              --      --      --      -- 
destinationAddressIn_SOUTH[5]
              --      --      --      -- 
destinationAddressIn_SOUTH[6]
              --      --      --      -- 
destinationAddressIn_SOUTH[7]
              --      --      --      -- 
destinationAddressIn_SOUTH[8]
              --      --      --      -- 
destinationAddressIn_SOUTH[9]
              --      --      --      -- 
destinationAddressIn_SOUTH[10]
              --      --      --      -- 
destinationAddressIn_SOUTH[11]
              --      --      --      -- 
destinationAddressIn_WEST[0]
              --      --      --      -- 
destinationAddressIn_WEST[1]
              --      --      --      -- 
destinationAddressIn_WEST[2]
              --      --      --      -- 
destinationAddressIn_WEST[3]
              --      --      --      -- 
destinationAddressIn_WEST[4]
              --      --      --      -- 
destinationAddressIn_WEST[5]
              --      --      --      -- 
destinationAddressIn_WEST[6]
              --      --      --      -- 
destinationAddressIn_WEST[7]
              --      --      --      -- 
destinationAddressIn_WEST[8]
              --      --      --      -- 
destinationAddressIn_WEST[9]
              --      --      --      -- 
destinationAddressIn_WEST[10]
              --      --      --      -- 
destinationAddressIn_WEST[11]
              --      --      --      -- 
localRouterAddress[0]
              --      --      --      -- 
localRouterAddress[1]
              --      --      --      -- 
localRouterAddress[2]
              --      --      --      -- 
localRouterAddress[3]
              --      --      --      -- 
readIn_EAST   --      --      --      -- 
readIn_NORTH
              --      --      --      -- 
readIn_SOUTH
              --      --      --      -- 
readIn_WEST   --      --      --      -- 
requesterAddressIn_EAST[0]
              --      --      --      -- 
requesterAddressIn_EAST[1]
              --      --      --      -- 
requesterAddressIn_EAST[2]
              --      --      --      -- 
requesterAddressIn_EAST[3]
              --      --      --      -- 
requesterAddressIn_NORTH[0]
              --      --      --      -- 
requesterAddressIn_NORTH[1]
              --      --      --      -- 
requesterAddressIn_NORTH[2]
              --      --      --      -- 
requesterAddressIn_NORTH[3]
              --      --      --      -- 
requesterAddressIn_SOUTH[0]
              --      --      --      -- 
requesterAddressIn_SOUTH[1]
              --      --      --      -- 
requesterAddressIn_SOUTH[2]
              --      --      --      -- 
requesterAddressIn_SOUTH[3]
              --      --      --      -- 
requesterAddressIn_WEST[0]
              --      --      --      -- 
requesterAddressIn_WEST[1]
              --      --      --      -- 
requesterAddressIn_WEST[2]
              --      --      --      -- 
requesterAddressIn_WEST[3]
              --      --      --      -- 
reset         --      --      --      -- 
writeIn_EAST
              --      --      --      -- 
writeIn_NORTH
              --      --      --      -- 
writeIn_SOUTH
              --      --      --      -- 
writeIn_WEST
              --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
cacheAddressIn_A[0]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_A[1]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_A[2]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_A[3]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_A[4]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_A[5]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_A[6]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_A[7]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_B[0]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_B[1]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_B[2]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_B[3]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_B[4]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_B[5]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_B[6]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_B[7]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_A[0]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_A[1]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_A[2]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_A[3]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_A[4]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_A[5]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_B[0]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_B[1]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_B[2]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_B[3]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_B[4]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_B[5]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[4]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[5]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[4]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[5]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[4]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[5]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[4]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[5]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[4]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[5]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[6]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[7]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[8]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[9]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[10]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[11]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[4]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[5]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[6]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[7]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[8]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[9]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[10]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[11]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[4]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[5]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[6]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[7]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[8]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[9]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[10]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[11]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[4]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[5]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[6]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[7]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[8]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[9]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[10]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[11]
              3.00    3.00    3.00    3.00  clk       0.00  
memWrite_A    3.00    3.00    3.00    3.00  clk       0.00  
memWrite_B    3.00    3.00    3.00    3.00  clk       0.00  
readOut_EAST
              3.00    3.00    3.00    3.00  clk       0.00  
readOut_NORTH
              3.00    3.00    3.00    3.00  clk       0.00  
readOut_SOUTH
              3.00    3.00    3.00    3.00  clk       0.00  
readOut_WEST
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_EAST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_EAST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_EAST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_EAST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_NORTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_NORTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_NORTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_NORTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_SOUTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_SOUTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_SOUTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_SOUTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_WEST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_WEST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_WEST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_WEST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
writeOut_EAST
              3.00    3.00    3.00    3.00  clk       0.00  
writeOut_NORTH
              3.00    3.00    3.00    3.00  clk       0.00  
writeOut_SOUTH
              3.00    3.00    3.00    3.00  clk       0.00  
writeOut_WEST
              3.00    3.00    3.00    3.00  clk       0.00  

1
 
****************************************
Report : compile_options
Design : router
Version: J-2014.09-SP2
Date   : Tue Apr  9 21:37:43 2019
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
router                                   flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled

cacheAccessArbiter                       flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

outputPortArbiter_0                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

outputPortArbiter_3                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

outputPortArbiter_2                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

outputPortArbiter_1                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : router
Version: J-2014.09-SP2
Date   : Tue Apr  9 21:37:43 2019
****************************************


  Startpoint: reset (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  U345/Y (CLKBUFX2TS)                                     0.15       0.15 r
  U791/Y (NOR2BX1TS)                                      0.07       0.22 f
  destinationAddressInBuffer_NORTH_reg[3]/D (DFFQX1TS)
                                                          0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[3]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: dataIn_WEST[0]
              (input port clocked by clk)
  Endpoint: dataInBuffer_WEST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[0] (in)                                     0.00       0.00 f
  U664/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_WEST_reg[0]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_WEST_reg[0]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: writeIn_SOUTH
              (input port clocked by clk)
  Endpoint: writeInBuffer_SOUTH_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeIn_SOUTH (in)                                      0.00       0.00 f
  U747/Y (NOR2BX1TS)                                      0.23       0.23 f
  writeInBuffer_SOUTH_reg/D (DFFQX1TS)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  writeInBuffer_SOUTH_reg/CK (DFFQX1TS)                   0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_SOUTH[5]
              (input port clocked by clk)
  Endpoint: dataInBuffer_SOUTH_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[5] (in)                                    0.00       0.00 f
  U746/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_SOUTH_reg[5]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_SOUTH_reg[5]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_SOUTH[4]
              (input port clocked by clk)
  Endpoint: dataInBuffer_SOUTH_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[4] (in)                                    0.00       0.00 f
  U745/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_SOUTH_reg[4]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_SOUTH_reg[4]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_SOUTH[3]
              (input port clocked by clk)
  Endpoint: dataInBuffer_SOUTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[3] (in)                                    0.00       0.00 f
  U743/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_SOUTH_reg[3]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_SOUTH_reg[3]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_SOUTH[2]
              (input port clocked by clk)
  Endpoint: dataInBuffer_SOUTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[2] (in)                                    0.00       0.00 f
  U742/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_SOUTH_reg[2]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_SOUTH_reg[2]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_SOUTH[1]
              (input port clocked by clk)
  Endpoint: dataInBuffer_SOUTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[1] (in)                                    0.00       0.00 f
  U741/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_SOUTH_reg[1]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_SOUTH_reg[1]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_SOUTH[3]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[3] (in)                      0.00       0.00 f
  U758/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_SOUTH_reg[3]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[3]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_SOUTH[2]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[2] (in)                      0.00       0.00 f
  U757/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_SOUTH_reg[2]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[2]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_SOUTH[1]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[1] (in)                      0.00       0.00 f
  U756/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_SOUTH_reg[1]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[1]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_SOUTH[0]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[0] (in)                      0.00       0.00 f
  U755/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_SOUTH_reg[0]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[0]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_NORTH[5]
              (input port clocked by clk)
  Endpoint: dataInBuffer_NORTH_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[5] (in)                                    0.00       0.00 f
  U780/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_NORTH_reg[5]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_NORTH_reg[5]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_NORTH[4]
              (input port clocked by clk)
  Endpoint: dataInBuffer_NORTH_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[4] (in)                                    0.00       0.00 f
  U779/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_NORTH_reg[4]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_NORTH_reg[4]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_NORTH[3]
              (input port clocked by clk)
  Endpoint: dataInBuffer_NORTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[3] (in)                                    0.00       0.00 f
  U777/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_NORTH_reg[3]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_NORTH_reg[3]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_NORTH[2]
              (input port clocked by clk)
  Endpoint: dataInBuffer_NORTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[2] (in)                                    0.00       0.00 f
  U776/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_NORTH_reg[2]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_NORTH_reg[2]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_NORTH[1]
              (input port clocked by clk)
  Endpoint: dataInBuffer_NORTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[1] (in)                                    0.00       0.00 f
  U775/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_NORTH_reg[1]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_NORTH_reg[1]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_NORTH[0]
              (input port clocked by clk)
  Endpoint: dataInBuffer_NORTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[0] (in)                                    0.00       0.00 f
  U774/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_NORTH_reg[0]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_NORTH_reg[0]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: writeIn_NORTH
              (input port clocked by clk)
  Endpoint: writeInBuffer_NORTH_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeIn_NORTH (in)                                      0.00       0.00 f
  U781/Y (NOR2BX1TS)                                      0.23       0.23 f
  writeInBuffer_NORTH_reg/D (DFFQX1TS)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  writeInBuffer_NORTH_reg/CK (DFFQX1TS)                   0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: readIn_NORTH
              (input port clocked by clk)
  Endpoint: readInBuffer_NORTH_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  readIn_NORTH (in)                        0.00       0.00 f
  U782/Y (NOR2BX1TS)                       0.23       0.23 f
  readInBuffer_NORTH_reg/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  readInBuffer_NORTH_reg/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                        0.54       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.31


  Startpoint: destinationAddressIn_SOUTH[7]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[7] (in)                      0.00       0.00 f
  U763/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_SOUTH_reg[7]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[7]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_SOUTH[6]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[6] (in)                      0.00       0.00 f
  U762/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_SOUTH_reg[6]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[6]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_SOUTH[5]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[5] (in)                      0.00       0.00 f
  U761/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_SOUTH_reg[5]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[5]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_SOUTH[4]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[4] (in)                      0.00       0.00 f
  U760/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_SOUTH_reg[4]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[4]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_SOUTH[3]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_SOUTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_SOUTH[3] (in)                        0.00       0.00 f
  U753/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_SOUTH_reg[3]/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_SOUTH_reg[3]/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_SOUTH[2]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_SOUTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_SOUTH[2] (in)                        0.00       0.00 f
  U752/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_SOUTH_reg[2]/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_SOUTH_reg[2]/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_SOUTH[1]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_SOUTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_SOUTH[1] (in)                        0.00       0.00 f
  U751/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_SOUTH_reg[1]/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_SOUTH_reg[1]/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_SOUTH[0]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_SOUTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_SOUTH[0] (in)                        0.00       0.00 f
  U750/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_SOUTH_reg[0]/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_SOUTH_reg[0]/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: readIn_SOUTH
              (input port clocked by clk)
  Endpoint: readInBuffer_SOUTH_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  readIn_SOUTH (in)                        0.00       0.00 f
  U748/Y (NOR2BX1TS)                       0.23       0.23 f
  readInBuffer_SOUTH_reg/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  readInBuffer_SOUTH_reg/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                        0.54       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.31


  Startpoint: requesterAddressIn_NORTH[3]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_NORTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_NORTH[3] (in)                        0.00       0.00 f
  U787/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_NORTH_reg[3]/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_NORTH_reg[3]/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_NORTH[2]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_NORTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_NORTH[2] (in)                        0.00       0.00 f
  U786/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_NORTH_reg[2]/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_NORTH_reg[2]/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_NORTH[1]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_NORTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_NORTH[1] (in)                        0.00       0.00 f
  U785/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_NORTH_reg[1]/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_NORTH_reg[1]/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_NORTH[0]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_NORTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_NORTH[0] (in)                        0.00       0.00 f
  U784/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_NORTH_reg[0]/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_NORTH_reg[0]/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_SOUTH[0]
              (input port clocked by clk)
  Endpoint: dataInBuffer_SOUTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[0] (in)                                    0.00       0.00 f
  U739/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_SOUTH_reg[0]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_SOUTH_reg[0]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_WEST[3]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_WEST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_WEST[3] (in)                         0.00       0.00 f
  U680/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_WEST_reg[3]/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_WEST_reg[3]/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_WEST[2]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_WEST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_WEST[2] (in)                         0.00       0.00 f
  U679/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_WEST_reg[2]/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_WEST_reg[2]/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_WEST[1]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_WEST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_WEST[1] (in)                         0.00       0.00 f
  U678/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_WEST_reg[1]/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_WEST_reg[1]/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_WEST[0]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_WEST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_WEST[0] (in)                         0.00       0.00 f
  U676/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_WEST_reg[0]/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_WEST_reg[0]/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_EAST[3]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[3] (in)                       0.00       0.00 f
  U724/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_EAST_reg[3]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[3]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_EAST[2]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[2] (in)                       0.00       0.00 f
  U723/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_EAST_reg[2]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[2]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_EAST[1]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[1] (in)                       0.00       0.00 f
  U722/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_EAST_reg[1]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[1]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_EAST[0]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[0] (in)                       0.00       0.00 f
  U719/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_EAST_reg[0]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[0]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_EAST[5]
              (input port clocked by clk)
  Endpoint: dataInBuffer_EAST_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[5] (in)                                     0.00       0.00 f
  U711/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_EAST_reg[5]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_EAST_reg[5]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_EAST[4]
              (input port clocked by clk)
  Endpoint: dataInBuffer_EAST_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[4] (in)                                     0.00       0.00 f
  U709/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_EAST_reg[4]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_EAST_reg[4]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_EAST[3]
              (input port clocked by clk)
  Endpoint: dataInBuffer_EAST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[3] (in)                                     0.00       0.00 f
  U708/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_EAST_reg[3]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_EAST_reg[3]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_EAST[2]
              (input port clocked by clk)
  Endpoint: dataInBuffer_EAST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[2] (in)                                     0.00       0.00 f
  U707/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_EAST_reg[2]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_EAST_reg[2]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_EAST[1]
              (input port clocked by clk)
  Endpoint: dataInBuffer_EAST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[1] (in)                                     0.00       0.00 f
  U706/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_EAST_reg[1]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_EAST_reg[1]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_EAST[0]
              (input port clocked by clk)
  Endpoint: dataInBuffer_EAST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[0] (in)                                     0.00       0.00 f
  U702/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_EAST_reg[0]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_EAST_reg[0]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: writeIn_WEST
              (input port clocked by clk)
  Endpoint: writeInBuffer_WEST_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  writeIn_WEST (in)                        0.00       0.00 f
  U674/Y (NOR2BX1TS)                       0.23       0.23 f
  writeInBuffer_WEST_reg/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  writeInBuffer_WEST_reg/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                        0.54       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.31


  Startpoint: readIn_WEST
              (input port clocked by clk)
  Endpoint: readInBuffer_WEST_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  readIn_WEST (in)                         0.00       0.00 f
  U675/Y (NOR2BX1TS)                       0.23       0.23 f
  readInBuffer_WEST_reg/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  readInBuffer_WEST_reg/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                        0.54       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.31


  Startpoint: readIn_EAST
              (input port clocked by clk)
  Endpoint: readInBuffer_EAST_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  readIn_EAST (in)                         0.00       0.00 f
  U713/Y (NOR2BX1TS)                       0.23       0.23 f
  readInBuffer_EAST_reg/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  readInBuffer_EAST_reg/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                        0.54       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.31


  Startpoint: writeIn_EAST
              (input port clocked by clk)
  Endpoint: writeInBuffer_EAST_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  writeIn_EAST (in)                        0.00       0.00 f
  U712/Y (NOR2BX1TS)                       0.23       0.23 f
  writeInBuffer_EAST_reg/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  writeInBuffer_EAST_reg/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                        0.54       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.31


  Startpoint: destinationAddressIn_EAST[7]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[7] (in)                       0.00       0.00 f
  U729/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_EAST_reg[7]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[7]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_EAST[6]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[6] (in)                       0.00       0.00 f
  U728/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_EAST_reg[6]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[6]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_EAST[5]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[5] (in)                       0.00       0.00 f
  U727/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_EAST_reg[5]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[5]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_EAST[4]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[4] (in)                       0.00       0.00 f
  U725/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_EAST_reg[4]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[4]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_EAST[3]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_EAST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_EAST[3] (in)                         0.00       0.00 f
  U718/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_EAST_reg[3]/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_EAST_reg[3]/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_EAST[2]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_EAST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_EAST[2] (in)                         0.00       0.00 f
  U717/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_EAST_reg[2]/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_EAST_reg[2]/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_EAST[1]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_EAST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_EAST[1] (in)                         0.00       0.00 f
  U716/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_EAST_reg[1]/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_EAST_reg[1]/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_EAST[0]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_EAST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_EAST[0] (in)                         0.00       0.00 f
  U714/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_EAST_reg[0]/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_EAST_reg[0]/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_WEST[5]
              (input port clocked by clk)
  Endpoint: dataInBuffer_WEST_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[5] (in)                                     0.00       0.00 f
  U673/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_WEST_reg[5]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_WEST_reg[5]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_WEST[4]
              (input port clocked by clk)
  Endpoint: dataInBuffer_WEST_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[4] (in)                                     0.00       0.00 f
  U671/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_WEST_reg[4]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_WEST_reg[4]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_WEST[3]
              (input port clocked by clk)
  Endpoint: dataInBuffer_WEST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[3] (in)                                     0.00       0.00 f
  U670/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_WEST_reg[3]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_WEST_reg[3]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_WEST[2]
              (input port clocked by clk)
  Endpoint: dataInBuffer_WEST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[2] (in)                                     0.00       0.00 f
  U669/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_WEST_reg[2]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_WEST_reg[2]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_WEST[1]
              (input port clocked by clk)
  Endpoint: dataInBuffer_WEST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[1] (in)                                     0.00       0.00 f
  U668/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_WEST_reg[1]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_WEST_reg[1]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_WEST[3]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[3] (in)                       0.00       0.00 f
  U687/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_WEST_reg[3]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[3]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_WEST[2]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[2] (in)                       0.00       0.00 f
  U686/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_WEST_reg[2]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[2]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_WEST[1]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[1] (in)                       0.00       0.00 f
  U685/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_WEST_reg[1]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[1]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_WEST[0]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[0] (in)                       0.00       0.00 f
  U681/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_WEST_reg[0]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[0]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_WEST[7]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[7] (in)                       0.00       0.00 f
  U692/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_WEST_reg[7]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[7]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_WEST[6]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[6] (in)                       0.00       0.00 f
  U691/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_WEST_reg[6]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[6]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_WEST[5]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[5] (in)                       0.00       0.00 f
  U690/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_WEST_reg[5]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[5]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_WEST[4]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[4] (in)                       0.00       0.00 f
  U688/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_WEST_reg[4]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[4]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_NORTH[7]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[7] (in)                      0.00       0.00 f
  U796/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_NORTH_reg[7]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[7]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_NORTH[6]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[6] (in)                      0.00       0.00 f
  U795/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_NORTH_reg[6]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[6]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_NORTH[5]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[5] (in)                      0.00       0.00 f
  U794/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_NORTH_reg[5]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[5]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_NORTH[4]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[4] (in)                      0.00       0.00 f
  U793/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_NORTH_reg[4]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[4]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_NORTH[2]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[2] (in)                      0.00       0.00 f
  U790/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_NORTH_reg[2]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[2]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_NORTH[1]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[1] (in)                      0.00       0.00 f
  U789/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_NORTH_reg[1]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[1]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_NORTH[0]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[0] (in)                      0.00       0.00 f
  U788/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_NORTH_reg[0]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[0]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_WEST[9]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[9] (in)                       0.00       0.00 f
  U695/Y (CLKBUFX2TS)                                     0.16       0.16 f
  U697/Y (NOR2BX1TS)                                      0.25       0.42 f
  destinationAddressInBuffer_WEST_reg[9]/D (DFFQX1TS)     0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[9]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: destinationAddressIn_SOUTH[8]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[8] (in)                      0.00       0.00 f
  U764/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U766/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_SOUTH_reg[8]/D (DFFQX1TS)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[8]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: destinationAddressIn_EAST[8]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[8] (in)                       0.00       0.00 f
  U730/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U731/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_EAST_reg[8]/D (DFFQX1TS)     0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[8]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: destinationAddressIn_NORTH[8]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[8] (in)                      0.00       0.00 f
  U797/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U799/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_NORTH_reg[8]/D (DFFQX1TS)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[8]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: destinationAddressIn_EAST[9]
              (input port clocked by clk)
  Endpoint: inEast/outputPortSelect_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  destinationAddressIn_EAST[9] (in)                       0.00       0.00 r
  U732/Y (CLKBUFX2TS)                                     0.15       0.15 r
  U884/Y (OAI22X1TS)                                      0.10       0.26 f
  U887/Y (INVX2TS)                                        0.07       0.33 r
  U888/Y (OAI2BB2XLTS)                                    0.10       0.43 f
  inEast/outputPortSelect_reg[3]/D (DFFQX1TS)             0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inEast/outputPortSelect_reg[3]/CK (DFFQX1TS)            0.00       0.00 r
  library hold time                                       0.52       0.52
  data required time                                                 0.52
  --------------------------------------------------------------------------
  data required time                                                 0.52
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: destinationAddressIn_WEST[10]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[10] (in)                      0.00       0.00 f
  U698/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U699/Y (NOR2BX1TS)                                      0.27       0.45 f
  destinationAddressInBuffer_WEST_reg[10]/D (DFFQX1TS)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[10]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: destinationAddressIn_SOUTH[11]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[11] (in)                     0.00       0.00 f
  U771/Y (CLKBUFX2TS)                                     0.19       0.19 f
  U772/Y (NOR2BX1TS)                                      0.27       0.46 f
  destinationAddressInBuffer_SOUTH_reg[11]/D (DFFQX1TS)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[11]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: destinationAddressIn_EAST[11]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[11] (in)                      0.00       0.00 f
  U737/Y (CLKBUFX2TS)                                     0.19       0.19 f
  U738/Y (NOR2BX1TS)                                      0.27       0.46 f
  destinationAddressInBuffer_EAST_reg[11]/D (DFFQX1TS)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[11]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: destinationAddressIn_SOUTH[9]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[9] (in)                      0.00       0.00 f
  U767/Y (CLKBUFX2TS)                                     0.19       0.19 f
  U768/Y (NOR2BX1TS)                                      0.27       0.46 f
  destinationAddressInBuffer_SOUTH_reg[9]/D (DFFQX1TS)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[9]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: destinationAddressIn_EAST[9]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[9] (in)                       0.00       0.00 f
  U732/Y (CLKBUFX2TS)                                     0.19       0.19 f
  U734/Y (NOR2BX1TS)                                      0.27       0.46 f
  destinationAddressInBuffer_EAST_reg[9]/D (DFFQX1TS)     0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[9]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: destinationAddressIn_NORTH[11]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[11] (in)                     0.00       0.00 f
  U804/Y (CLKBUFX2TS)                                     0.19       0.19 f
  U805/Y (NOR2BX1TS)                                      0.27       0.46 f
  destinationAddressInBuffer_NORTH_reg[11]/D (DFFQX1TS)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[11]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: destinationAddressIn_NORTH[9]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[9] (in)                      0.00       0.00 f
  U800/Y (CLKBUFX2TS)                                     0.19       0.19 f
  U801/Y (NOR2BX1TS)                                      0.27       0.46 f
  destinationAddressInBuffer_NORTH_reg[9]/D (DFFQX1TS)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[9]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: destinationAddressIn_SOUTH[10]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[10] (in)                     0.00       0.00 f
  U769/Y (CLKBUFX2TS)                                     0.20       0.20 f
  U770/Y (NOR2BX1TS)                                      0.27       0.47 f
  destinationAddressInBuffer_SOUTH_reg[10]/D (DFFQX1TS)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[10]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: destinationAddressIn_EAST[10]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[10] (in)                      0.00       0.00 f
  U735/Y (CLKBUFX2TS)                                     0.20       0.20 f
  U736/Y (NOR2BX1TS)                                      0.27       0.47 f
  destinationAddressInBuffer_EAST_reg[10]/D (DFFQX1TS)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[10]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: destinationAddressIn_NORTH[10]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[10] (in)                     0.00       0.00 f
  U802/Y (CLKBUFX2TS)                                     0.20       0.20 f
  U803/Y (NOR2BX1TS)                                      0.27       0.47 f
  destinationAddressInBuffer_NORTH_reg[10]/D (DFFQX1TS)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[10]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: destinationAddressIn_WEST[8]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[8] (in)                       0.00       0.00 f
  U693/Y (CLKBUFX2TS)                                     0.20       0.20 f
  U694/Y (NOR2BX1TS)                                      0.28       0.48 f
  destinationAddressInBuffer_WEST_reg[8]/D (DFFQX1TS)     0.00       0.48 f
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[8]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: destinationAddressIn_WEST[11]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[11] (in)                      0.00       0.00 f
  U700/Y (CLKBUFX2TS)                                     0.20       0.20 f
  U701/Y (NOR2BX1TS)                                      0.28       0.48 f
  destinationAddressInBuffer_WEST_reg[11]/D (DFFQX1TS)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[11]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: destinationAddressIn_WEST[10]
              (input port clocked by clk)
  Endpoint: inWest/outputPortSelect_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  destinationAddressIn_WEST[10] (in)                      0.00       0.00 r
  U698/Y (CLKBUFX2TS)                                     0.15       0.15 r
  U893/Y (OAI22X1TS)                                      0.10       0.25 f
  U902/Y (NAND2X1TS)                                      0.10       0.35 r
  U903/Y (OAI2BB2XLTS)                                    0.12       0.48 f
  inWest/outputPortSelect_reg[0]/D (DFFQX1TS)             0.00       0.48 f
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inWest/outputPortSelect_reg[0]/CK (DFFQX1TS)            0.00       0.00 r
  library hold time                                       0.52       0.52
  data required time                                                 0.52
  --------------------------------------------------------------------------
  data required time                                                 0.52
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: destinationAddressIn_EAST[10]
              (input port clocked by clk)
  Endpoint: inEast/outputPortSelect_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  destinationAddressIn_EAST[10] (in)                      0.00       0.00 r
  U735/Y (CLKBUFX2TS)                                     0.16       0.16 r
  U868/Y (OAI22X1TS)                                      0.10       0.25 f
  U878/Y (NAND2X1TS)                                      0.10       0.36 r
  U879/Y (OAI2BB2XLTS)                                    0.12       0.48 f
  inEast/outputPortSelect_reg[0]/D (DFFQX1TS)             0.00       0.48 f
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inEast/outputPortSelect_reg[0]/CK (DFFQX1TS)            0.00       0.00 r
  library hold time                                       0.52       0.52
  data required time                                                 0.52
  --------------------------------------------------------------------------
  data required time                                                 0.52
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


    Net: destinationAddressIn_EAST[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: reset

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: readIn_EAST

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: readIn_NORTH

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: readIn_SOUTH

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: readIn_WEST

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_EAST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_EAST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_EAST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_EAST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_NORTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_NORTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_NORTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_NORTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_SOUTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_SOUTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_SOUTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_SOUTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_WEST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_WEST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_WEST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_WEST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: writeIn_EAST

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: writeIn_NORTH

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: writeIn_SOUTH

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: writeIn_WEST

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Design: router

    max_area               0.00
  - Current Area       103239.36
  ------------------------------
    Slack              -103239.36  (VIOLATED)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : router
Version: J-2014.09-SP2
Date   : Tue Apr  9 21:37:44 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: inNorth/memWrite_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cacheController/addressToWriteBuffer_reg[5][0]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inNorth/memWrite_reg/CK (DFFQX1TS)                      0.00 #     0.00 r
  inNorth/memWrite_reg/Q (DFFQX1TS)                       1.28       1.28 f
  cacheController/memWrite_NORTH (cacheAccessArbiter)     0.00       1.28 f
  cacheController/U163/Y (NOR2X1TS)                       0.29       1.57 r
  cacheController/U196/Y (INVX2TS)                        0.19       1.76 f
  cacheController/U197/Y (INVX2TS)                        0.09       1.85 r
  cacheController/U198/Y (INVX2TS)                        0.07       1.92 f
  cacheController/U199/Y (NAND2X1TS)                      0.16       2.08 r
  cacheController/U160/Y (INVX2TS)                        0.14       2.22 f
  cacheController/U200/Y (INVX2TS)                        0.10       2.32 r
  cacheController/U201/Y (INVX2TS)                        0.07       2.39 f
  cacheController/U64/Y (OR2X2TS)                         0.29       2.68 f
  cacheController/U63/Y (INVX2TS)                         0.09       2.77 r
  cacheController/U23/Y (NAND2X1TS)                       0.17       2.94 f
  cacheController/U7/Y (OAI21XLTS)                        0.24       3.18 r
  cacheController/U155/Y (NOR2XLTS)                       0.23       3.42 f
  cacheController/U206/Y (OAI22X1TS)                      0.17       3.58 r
  cacheController/U207/Y (XOR2X1TS)                       0.32       3.90 r
  cacheController/U210/Y (NOR2X1TS)                       0.20       4.10 f
  cacheController/U766/Y (NAND3X1TS)                      0.14       4.24 r
  cacheController/U54/Y (NAND2X1TS)                       0.14       4.38 f
  cacheController/U51/Y (NOR3BX1TS)                       0.38       4.76 r
  cacheController/U50/Y (NAND2BXLTS)                      0.32       5.08 r
  cacheController/U25/Y (NOR4XLTS)                        0.20       5.28 f
  cacheController/U771/Y (INVX2TS)                        0.17       5.46 r
  cacheController/U772/Y (INVX2TS)                        0.08       5.54 f
  cacheController/U32/Y (AO21XLTS)                        0.42       5.96 f
  cacheController/addressToWriteBuffer_reg[5][0]/D (DFFNSRX1TS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  cacheController/addressToWriteBuffer_reg[5][0]/CKN (DFFNSRX1TS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inNorth/memWrite_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cacheController/addressToWriteBuffer_reg[5][0]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inNorth/memWrite_reg/CK (DFFQX1TS)                      0.00 #     0.00 r
  inNorth/memWrite_reg/Q (DFFQX1TS)                       1.28       1.28 f
  cacheController/memWrite_NORTH (cacheAccessArbiter)     0.00       1.28 f
  cacheController/U163/Y (NOR2X1TS)                       0.29       1.57 r
  cacheController/U196/Y (INVX2TS)                        0.19       1.76 f
  cacheController/U197/Y (INVX2TS)                        0.09       1.85 r
  cacheController/U198/Y (INVX2TS)                        0.07       1.92 f
  cacheController/U199/Y (NAND2X1TS)                      0.16       2.08 r
  cacheController/U160/Y (INVX2TS)                        0.14       2.22 f
  cacheController/U200/Y (INVX2TS)                        0.10       2.32 r
  cacheController/U201/Y (INVX2TS)                        0.07       2.39 f
  cacheController/U64/Y (OR2X2TS)                         0.29       2.68 f
  cacheController/U63/Y (INVX2TS)                         0.09       2.77 r
  cacheController/U23/Y (NAND2X1TS)                       0.17       2.94 f
  cacheController/U7/Y (OAI21XLTS)                        0.24       3.18 r
  cacheController/U155/Y (NOR2XLTS)                       0.23       3.42 f
  cacheController/U206/Y (OAI22X1TS)                      0.17       3.58 r
  cacheController/U207/Y (XOR2X1TS)                       0.32       3.90 r
  cacheController/U210/Y (NOR2X1TS)                       0.20       4.10 f
  cacheController/U766/Y (NAND3X1TS)                      0.14       4.24 r
  cacheController/U54/Y (NAND2X1TS)                       0.14       4.38 f
  cacheController/U51/Y (NOR3BX1TS)                       0.38       4.76 r
  cacheController/U50/Y (NAND2BXLTS)                      0.32       5.08 r
  cacheController/U25/Y (NOR4XLTS)                        0.20       5.28 f
  cacheController/U771/Y (INVX2TS)                        0.17       5.46 r
  cacheController/U772/Y (INVX2TS)                        0.08       5.54 f
  cacheController/U32/Y (AO21XLTS)                        0.42       5.96 f
  cacheController/addressToWriteBuffer_reg[5][0]/D (DFFNSRX1TS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  cacheController/addressToWriteBuffer_reg[5][0]/CKN (DFFNSRX1TS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inEast/outputPortSelect_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outWest/full_reg_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inEast/outputPortSelect_reg[3]/CK (DFFQX1TS)            0.00 #     0.00 r
  inEast/outputPortSelect_reg[3]/Q (DFFQX1TS)             1.27       1.27 f
  U283/Y (INVX2TS)                                        0.09       1.36 r
  U274/Y (INVX2TS)                                        0.08       1.44 f
  outWest/selectBit_EAST (outputPortArbiter_1)            0.00       1.44 f
  outWest/U7/S (CMPR32X2TS)                               0.53       1.97 f
  outWest/U970/CO (ADDFHX1TS)                             0.43       2.40 f
  outWest/U971/S (ADDHXLTS)                               0.29       2.69 r
  outWest/U972/Y (INVX2TS)                                0.21       2.90 f
  outWest/U973/Y (AOI21X1TS)                              0.19       3.10 r
  outWest/U975/Y (AOI21X1TS)                              0.15       3.24 f
  outWest/U976/Y (AOI211X1TS)                             0.26       3.50 r
  outWest/U977/Y (INVX2TS)                                0.14       3.64 f
  outWest/U98/Y (CLKAND2X2TS)                             0.20       3.84 f
  outWest/U982/CO (ADDHXLTS)                              0.27       4.11 f
  outWest/U56/CO (ADDFX1TS)                               0.61       4.71 f
  outWest/U3/Y (XNOR2X2TS)                                0.26       4.98 r
  outWest/U979/Y (XOR2X2TS)                               0.31       5.29 r
  outWest/U980/Y (INVX2TS)                                0.14       5.43 f
  outWest/U984/Y (OAI21X1TS)                              0.14       5.57 r
  outWest/U278/Y (AOI211XLTS)                             0.11       5.68 f
  outWest/U985/Y (OAI2BB2XLTS)                            0.28       5.96 f
  outWest/full_reg_reg/D (DFFNSRX1TS)                     0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  outWest/full_reg_reg/CKN (DFFNSRX1TS)                   0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inEast/outputPortSelect_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outWest/full_reg_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inEast/outputPortSelect_reg[3]/CK (DFFQX1TS)            0.00 #     0.00 r
  inEast/outputPortSelect_reg[3]/Q (DFFQX1TS)             1.27       1.27 f
  U283/Y (INVX2TS)                                        0.09       1.36 r
  U274/Y (INVX2TS)                                        0.08       1.44 f
  outWest/selectBit_EAST (outputPortArbiter_1)            0.00       1.44 f
  outWest/U7/S (CMPR32X2TS)                               0.53       1.97 f
  outWest/U970/CO (ADDFHX1TS)                             0.43       2.40 f
  outWest/U971/S (ADDHXLTS)                               0.29       2.69 r
  outWest/U972/Y (INVX2TS)                                0.21       2.90 f
  outWest/U973/Y (AOI21X1TS)                              0.19       3.10 r
  outWest/U975/Y (AOI21X1TS)                              0.15       3.24 f
  outWest/U976/Y (AOI211X1TS)                             0.26       3.50 r
  outWest/U977/Y (INVX2TS)                                0.14       3.64 f
  outWest/U98/Y (CLKAND2X2TS)                             0.20       3.84 f
  outWest/U982/CO (ADDHXLTS)                              0.27       4.11 f
  outWest/U56/CO (ADDFX1TS)                               0.61       4.71 f
  outWest/U3/Y (XNOR2X2TS)                                0.26       4.98 r
  outWest/U979/Y (XOR2X2TS)                               0.31       5.29 r
  outWest/U980/Y (INVX2TS)                                0.14       5.43 f
  outWest/U984/Y (OAI21X1TS)                              0.14       5.57 r
  outWest/U278/Y (AOI211XLTS)                             0.11       5.68 f
  outWest/U985/Y (OAI2BB2XLTS)                            0.28       5.96 f
  outWest/full_reg_reg/D (DFFNSRX1TS)                     0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  outWest/full_reg_reg/CKN (DFFNSRX1TS)                   0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inEast/outputPortSelect_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outWest/writeOutbuffer_reg[5]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inEast/outputPortSelect_reg[3]/CK (DFFQX1TS)            0.00 #     0.00 r
  inEast/outputPortSelect_reg[3]/Q (DFFQX1TS)             1.27       1.27 f
  U283/Y (INVX2TS)                                        0.09       1.36 r
  U274/Y (INVX2TS)                                        0.08       1.44 f
  outWest/selectBit_EAST (outputPortArbiter_1)            0.00       1.44 f
  outWest/U7/S (CMPR32X2TS)                               0.53       1.97 f
  outWest/U75/CO (CMPR22X2TS)                             0.26       2.23 f
  outWest/U68/CO (ADDFX1TS)                               0.41       2.65 f
  outWest/U114/Y (XOR2X1TS)                               0.31       2.96 r
  outWest/U74/Y (NAND2X2TS)                               0.19       3.15 f
  outWest/U23/Y (NOR3XLTS)                                0.63       3.78 r
  outWest/U107/Y (NOR2XLTS)                               0.37       4.15 f
  outWest/U49/Y (AOI31X1TS)                               0.26       4.40 r
  outWest/U703/Y (NAND2X1TS)                              0.16       4.56 f
  outWest/U296/Y (NOR3XLTS)                               0.70       5.26 r
  outWest/U704/Y (INVX2TS)                                0.41       5.67 f
  outWest/U705/Y (INVX2TS)                                0.16       5.83 r
  outWest/U706/Y (CLKBUFX2TS)                             0.19       6.02 r
  outWest/U730/Y (INVX2TS)                                0.08       6.10 f
  outWest/U748/Y (OAI211XLTS)                             0.27       6.37 r
  outWest/writeOutbuffer_reg[5]/D (DFFNSRX1TS)            0.00       6.37 r
  data arrival time                                                  6.37

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  outWest/writeOutbuffer_reg[5]/CKN (DFFNSRX1TS)          0.00       6.00 f
  library setup time                                      0.37       6.37
  data required time                                                 6.37
  --------------------------------------------------------------------------
  data required time                                                 6.37
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inEast/outputPortSelect_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outWest/destinationAddressbuffer_reg[5][5]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inEast/outputPortSelect_reg[3]/CK (DFFQX1TS)            0.00 #     0.00 r
  inEast/outputPortSelect_reg[3]/Q (DFFQX1TS)             1.27       1.27 f
  U283/Y (INVX2TS)                                        0.09       1.36 r
  U274/Y (INVX2TS)                                        0.08       1.44 f
  outWest/selectBit_EAST (outputPortArbiter_1)            0.00       1.44 f
  outWest/U7/S (CMPR32X2TS)                               0.53       1.97 f
  outWest/U75/CO (CMPR22X2TS)                             0.26       2.23 f
  outWest/U68/CO (ADDFX1TS)                               0.41       2.65 f
  outWest/U114/Y (XOR2X1TS)                               0.31       2.96 r
  outWest/U74/Y (NAND2X2TS)                               0.19       3.15 f
  outWest/U23/Y (NOR3XLTS)                                0.63       3.78 r
  outWest/U107/Y (NOR2XLTS)                               0.37       4.15 f
  outWest/U49/Y (AOI31X1TS)                               0.26       4.40 r
  outWest/U703/Y (NAND2X1TS)                              0.16       4.56 f
  outWest/U296/Y (NOR3XLTS)                               0.70       5.26 r
  outWest/U704/Y (INVX2TS)                                0.41       5.67 f
  outWest/U705/Y (INVX2TS)                                0.16       5.83 r
  outWest/U706/Y (CLKBUFX2TS)                             0.19       6.02 r
  outWest/U730/Y (INVX2TS)                                0.08       6.10 f
  outWest/U763/Y (OAI211XLTS)                             0.27       6.37 r
  outWest/destinationAddressbuffer_reg[5][5]/D (DFFNSRX1TS)
                                                          0.00       6.37 r
  data arrival time                                                  6.37

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  outWest/destinationAddressbuffer_reg[5][5]/CKN (DFFNSRX1TS)
                                                          0.00       6.00 f
  library setup time                                      0.37       6.37
  data required time                                                 6.37
  --------------------------------------------------------------------------
  data required time                                                 6.37
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inEast/outputPortSelect_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outWest/destinationAddressbuffer_reg[5][6]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inEast/outputPortSelect_reg[3]/CK (DFFQX1TS)            0.00 #     0.00 r
  inEast/outputPortSelect_reg[3]/Q (DFFQX1TS)             1.27       1.27 f
  U283/Y (INVX2TS)                                        0.09       1.36 r
  U274/Y (INVX2TS)                                        0.08       1.44 f
  outWest/selectBit_EAST (outputPortArbiter_1)            0.00       1.44 f
  outWest/U7/S (CMPR32X2TS)                               0.53       1.97 f
  outWest/U75/CO (CMPR22X2TS)                             0.26       2.23 f
  outWest/U68/CO (ADDFX1TS)                               0.41       2.65 f
  outWest/U114/Y (XOR2X1TS)                               0.31       2.96 r
  outWest/U74/Y (NAND2X2TS)                               0.19       3.15 f
  outWest/U23/Y (NOR3XLTS)                                0.63       3.78 r
  outWest/U107/Y (NOR2XLTS)                               0.37       4.15 f
  outWest/U49/Y (AOI31X1TS)                               0.26       4.40 r
  outWest/U703/Y (NAND2X1TS)                              0.16       4.56 f
  outWest/U296/Y (NOR3XLTS)                               0.70       5.26 r
  outWest/U704/Y (INVX2TS)                                0.41       5.67 f
  outWest/U705/Y (INVX2TS)                                0.16       5.83 r
  outWest/U706/Y (CLKBUFX2TS)                             0.19       6.02 r
  outWest/U730/Y (INVX2TS)                                0.08       6.10 f
  outWest/U752/Y (OAI211XLTS)                             0.27       6.37 r
  outWest/destinationAddressbuffer_reg[5][6]/D (DFFNSRX1TS)
                                                          0.00       6.37 r
  data arrival time                                                  6.37

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  outWest/destinationAddressbuffer_reg[5][6]/CKN (DFFNSRX1TS)
                                                          0.00       6.00 f
  library setup time                                      0.37       6.37
  data required time                                                 6.37
  --------------------------------------------------------------------------
  data required time                                                 6.37
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inEast/outputPortSelect_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outWest/destinationAddressbuffer_reg[5][7]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inEast/outputPortSelect_reg[3]/CK (DFFQX1TS)            0.00 #     0.00 r
  inEast/outputPortSelect_reg[3]/Q (DFFQX1TS)             1.27       1.27 f
  U283/Y (INVX2TS)                                        0.09       1.36 r
  U274/Y (INVX2TS)                                        0.08       1.44 f
  outWest/selectBit_EAST (outputPortArbiter_1)            0.00       1.44 f
  outWest/U7/S (CMPR32X2TS)                               0.53       1.97 f
  outWest/U75/CO (CMPR22X2TS)                             0.26       2.23 f
  outWest/U68/CO (ADDFX1TS)                               0.41       2.65 f
  outWest/U114/Y (XOR2X1TS)                               0.31       2.96 r
  outWest/U74/Y (NAND2X2TS)                               0.19       3.15 f
  outWest/U23/Y (NOR3XLTS)                                0.63       3.78 r
  outWest/U107/Y (NOR2XLTS)                               0.37       4.15 f
  outWest/U49/Y (AOI31X1TS)                               0.26       4.40 r
  outWest/U703/Y (NAND2X1TS)                              0.16       4.56 f
  outWest/U296/Y (NOR3XLTS)                               0.70       5.26 r
  outWest/U704/Y (INVX2TS)                                0.41       5.67 f
  outWest/U705/Y (INVX2TS)                                0.16       5.83 r
  outWest/U706/Y (CLKBUFX2TS)                             0.19       6.02 r
  outWest/U707/Y (INVX2TS)                                0.08       6.10 f
  outWest/U756/Y (OAI211XLTS)                             0.27       6.37 r
  outWest/destinationAddressbuffer_reg[5][7]/D (DFFNSRX1TS)
                                                          0.00       6.37 r
  data arrival time                                                  6.37

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  outWest/destinationAddressbuffer_reg[5][7]/CKN (DFFNSRX1TS)
                                                          0.00       6.00 f
  library setup time                                      0.37       6.37
  data required time                                                 6.37
  --------------------------------------------------------------------------
  data required time                                                 6.37
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inEast/outputPortSelect_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outWest/destinationAddressbuffer_reg[5][8]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inEast/outputPortSelect_reg[3]/CK (DFFQX1TS)            0.00 #     0.00 r
  inEast/outputPortSelect_reg[3]/Q (DFFQX1TS)             1.27       1.27 f
  U283/Y (INVX2TS)                                        0.09       1.36 r
  U274/Y (INVX2TS)                                        0.08       1.44 f
  outWest/selectBit_EAST (outputPortArbiter_1)            0.00       1.44 f
  outWest/U7/S (CMPR32X2TS)                               0.53       1.97 f
  outWest/U75/CO (CMPR22X2TS)                             0.26       2.23 f
  outWest/U68/CO (ADDFX1TS)                               0.41       2.65 f
  outWest/U114/Y (XOR2X1TS)                               0.31       2.96 r
  outWest/U74/Y (NAND2X2TS)                               0.19       3.15 f
  outWest/U23/Y (NOR3XLTS)                                0.63       3.78 r
  outWest/U107/Y (NOR2XLTS)                               0.37       4.15 f
  outWest/U49/Y (AOI31X1TS)                               0.26       4.40 r
  outWest/U703/Y (NAND2X1TS)                              0.16       4.56 f
  outWest/U296/Y (NOR3XLTS)                               0.70       5.26 r
  outWest/U704/Y (INVX2TS)                                0.41       5.67 f
  outWest/U705/Y (INVX2TS)                                0.16       5.83 r
  outWest/U706/Y (CLKBUFX2TS)                             0.19       6.02 r
  outWest/U707/Y (INVX2TS)                                0.08       6.10 f
  outWest/U729/Y (OAI211XLTS)                             0.27       6.37 r
  outWest/destinationAddressbuffer_reg[5][8]/D (DFFNSRX1TS)
                                                          0.00       6.37 r
  data arrival time                                                  6.37

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  outWest/destinationAddressbuffer_reg[5][8]/CKN (DFFNSRX1TS)
                                                          0.00       6.00 f
  library setup time                                      0.37       6.37
  data required time                                                 6.37
  --------------------------------------------------------------------------
  data required time                                                 6.37
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inEast/outputPortSelect_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outWest/destinationAddressbuffer_reg[5][9]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inEast/outputPortSelect_reg[3]/CK (DFFQX1TS)            0.00 #     0.00 r
  inEast/outputPortSelect_reg[3]/Q (DFFQX1TS)             1.27       1.27 f
  U283/Y (INVX2TS)                                        0.09       1.36 r
  U274/Y (INVX2TS)                                        0.08       1.44 f
  outWest/selectBit_EAST (outputPortArbiter_1)            0.00       1.44 f
  outWest/U7/S (CMPR32X2TS)                               0.53       1.97 f
  outWest/U75/CO (CMPR22X2TS)                             0.26       2.23 f
  outWest/U68/CO (ADDFX1TS)                               0.41       2.65 f
  outWest/U114/Y (XOR2X1TS)                               0.31       2.96 r
  outWest/U74/Y (NAND2X2TS)                               0.19       3.15 f
  outWest/U23/Y (NOR3XLTS)                                0.63       3.78 r
  outWest/U107/Y (NOR2XLTS)                               0.37       4.15 f
  outWest/U49/Y (AOI31X1TS)                               0.26       4.40 r
  outWest/U703/Y (NAND2X1TS)                              0.16       4.56 f
  outWest/U296/Y (NOR3XLTS)                               0.70       5.26 r
  outWest/U704/Y (INVX2TS)                                0.41       5.67 f
  outWest/U705/Y (INVX2TS)                                0.16       5.83 r
  outWest/U706/Y (CLKBUFX2TS)                             0.19       6.02 r
  outWest/U730/Y (INVX2TS)                                0.08       6.10 f
  outWest/U735/Y (OAI211XLTS)                             0.27       6.37 r
  outWest/destinationAddressbuffer_reg[5][9]/D (DFFNSRX1TS)
                                                          0.00       6.37 r
  data arrival time                                                  6.37

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  outWest/destinationAddressbuffer_reg[5][9]/CKN (DFFNSRX1TS)
                                                          0.00       6.00 f
  library setup time                                      0.37       6.37
  data required time                                                 6.37
  --------------------------------------------------------------------------
  data required time                                                 6.37
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inEast/outputPortSelect_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outWest/destinationAddressbuffer_reg[5][10]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inEast/outputPortSelect_reg[3]/CK (DFFQX1TS)            0.00 #     0.00 r
  inEast/outputPortSelect_reg[3]/Q (DFFQX1TS)             1.27       1.27 f
  U283/Y (INVX2TS)                                        0.09       1.36 r
  U274/Y (INVX2TS)                                        0.08       1.44 f
  outWest/selectBit_EAST (outputPortArbiter_1)            0.00       1.44 f
  outWest/U7/S (CMPR32X2TS)                               0.53       1.97 f
  outWest/U75/CO (CMPR22X2TS)                             0.26       2.23 f
  outWest/U68/CO (ADDFX1TS)                               0.41       2.65 f
  outWest/U114/Y (XOR2X1TS)                               0.31       2.96 r
  outWest/U74/Y (NAND2X2TS)                               0.19       3.15 f
  outWest/U23/Y (NOR3XLTS)                                0.63       3.78 r
  outWest/U107/Y (NOR2XLTS)                               0.37       4.15 f
  outWest/U49/Y (AOI31X1TS)                               0.26       4.40 r
  outWest/U703/Y (NAND2X1TS)                              0.16       4.56 f
  outWest/U296/Y (NOR3XLTS)                               0.70       5.26 r
  outWest/U704/Y (INVX2TS)                                0.41       5.67 f
  outWest/U705/Y (INVX2TS)                                0.16       5.83 r
  outWest/U706/Y (CLKBUFX2TS)                             0.19       6.02 r
  outWest/U707/Y (INVX2TS)                                0.08       6.10 f
  outWest/U743/Y (OAI211XLTS)                             0.27       6.37 r
  outWest/destinationAddressbuffer_reg[5][10]/D (DFFNSRX1TS)
                                                          0.00       6.37 r
  data arrival time                                                  6.37

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  outWest/destinationAddressbuffer_reg[5][10]/CKN (DFFNSRX1TS)
                                                          0.00       6.00 f
  library setup time                                      0.37       6.37
  data required time                                                 6.37
  --------------------------------------------------------------------------
  data required time                                                 6.37
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inEast/outputPortSelect_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outWest/destinationAddressbuffer_reg[5][11]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inEast/outputPortSelect_reg[3]/CK (DFFQX1TS)            0.00 #     0.00 r
  inEast/outputPortSelect_reg[3]/Q (DFFQX1TS)             1.27       1.27 f
  U283/Y (INVX2TS)                                        0.09       1.36 r
  U274/Y (INVX2TS)                                        0.08       1.44 f
  outWest/selectBit_EAST (outputPortArbiter_1)            0.00       1.44 f
  outWest/U7/S (CMPR32X2TS)                               0.53       1.97 f
  outWest/U75/CO (CMPR22X2TS)                             0.26       2.23 f
  outWest/U68/CO (ADDFX1TS)                               0.41       2.65 f
  outWest/U114/Y (XOR2X1TS)                               0.31       2.96 r
  outWest/U74/Y (NAND2X2TS)                               0.19       3.15 f
  outWest/U23/Y (NOR3XLTS)                                0.63       3.78 r
  outWest/U107/Y (NOR2XLTS)                               0.37       4.15 f
  outWest/U49/Y (AOI31X1TS)                               0.26       4.40 r
  outWest/U703/Y (NAND2X1TS)                              0.16       4.56 f
  outWest/U296/Y (NOR3XLTS)                               0.70       5.26 r
  outWest/U704/Y (INVX2TS)                                0.41       5.67 f
  outWest/U705/Y (INVX2TS)                                0.16       5.83 r
  outWest/U706/Y (CLKBUFX2TS)                             0.19       6.02 r
  outWest/U707/Y (INVX2TS)                                0.08       6.10 f
  outWest/U722/Y (OAI211XLTS)                             0.27       6.37 r
  outWest/destinationAddressbuffer_reg[5][11]/D (DFFNSRX1TS)
                                                          0.00       6.37 r
  data arrival time                                                  6.37

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  outWest/destinationAddressbuffer_reg[5][11]/CKN (DFFNSRX1TS)
                                                          0.00       6.00 f
  library setup time                                      0.37       6.37
  data required time                                                 6.37
  --------------------------------------------------------------------------
  data required time                                                 6.37
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inEast/outputPortSelect_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outWest/full_reg_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inEast/outputPortSelect_reg[3]/CK (DFFQX1TS)            0.00 #     0.00 r
  inEast/outputPortSelect_reg[3]/Q (DFFQX1TS)             1.27       1.27 f
  U283/Y (INVX2TS)                                        0.09       1.36 r
  U274/Y (INVX2TS)                                        0.08       1.44 f
  outWest/selectBit_EAST (outputPortArbiter_1)            0.00       1.44 f
  outWest/U7/S (CMPR32X2TS)                               0.53       1.97 f
  outWest/U970/CO (ADDFHX1TS)                             0.43       2.40 f
  outWest/U971/S (ADDHXLTS)                               0.29       2.69 r
  outWest/U972/Y (INVX2TS)                                0.21       2.90 f
  outWest/U973/Y (AOI21X1TS)                              0.19       3.10 r
  outWest/U975/Y (AOI21X1TS)                              0.15       3.24 f
  outWest/U976/Y (AOI211X1TS)                             0.26       3.50 r
  outWest/U977/Y (INVX2TS)                                0.14       3.64 f
  outWest/U98/Y (CLKAND2X2TS)                             0.20       3.84 f
  outWest/U982/CO (ADDHXLTS)                              0.27       4.11 f
  outWest/U56/CO (ADDFX1TS)                               0.61       4.71 f
  outWest/U3/Y (XNOR2X2TS)                                0.26       4.98 r
  outWest/U979/Y (XOR2X2TS)                               0.31       5.29 r
  outWest/U980/Y (INVX2TS)                                0.14       5.43 f
  outWest/U984/Y (OAI21X1TS)                              0.14       5.57 r
  outWest/U278/Y (AOI211XLTS)                             0.11       5.68 f
  outWest/U985/Y (OAI2BB2XLTS)                            0.28       5.96 f
  outWest/full_reg_reg/D (DFFNSRX1TS)                     0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  outWest/full_reg_reg/CKN (DFFNSRX1TS)                   0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inEast/outputPortSelect_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outWest/full_reg_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inEast/outputPortSelect_reg[3]/CK (DFFQX1TS)            0.00 #     0.00 r
  inEast/outputPortSelect_reg[3]/Q (DFFQX1TS)             1.27       1.27 f
  U283/Y (INVX2TS)                                        0.09       1.36 r
  U274/Y (INVX2TS)                                        0.08       1.44 f
  outWest/selectBit_EAST (outputPortArbiter_1)            0.00       1.44 f
  outWest/U7/S (CMPR32X2TS)                               0.53       1.97 f
  outWest/U970/CO (ADDFHX1TS)                             0.43       2.40 f
  outWest/U971/S (ADDHXLTS)                               0.29       2.69 r
  outWest/U972/Y (INVX2TS)                                0.21       2.90 f
  outWest/U973/Y (AOI21X1TS)                              0.19       3.10 r
  outWest/U975/Y (AOI21X1TS)                              0.15       3.24 f
  outWest/U976/Y (AOI211X1TS)                             0.26       3.50 r
  outWest/U977/Y (INVX2TS)                                0.14       3.64 f
  outWest/U98/Y (CLKAND2X2TS)                             0.20       3.84 f
  outWest/U982/CO (ADDHXLTS)                              0.27       4.11 f
  outWest/U56/CO (ADDFX1TS)                               0.61       4.71 f
  outWest/U3/Y (XNOR2X2TS)                                0.26       4.98 r
  outWest/U979/Y (XOR2X2TS)                               0.31       5.29 r
  outWest/U980/Y (INVX2TS)                                0.14       5.43 f
  outWest/U984/Y (OAI21X1TS)                              0.14       5.57 r
  outWest/U278/Y (AOI211XLTS)                             0.11       5.68 f
  outWest/U985/Y (OAI2BB2XLTS)                            0.28       5.96 f
  outWest/full_reg_reg/D (DFFNSRX1TS)                     0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  outWest/full_reg_reg/CKN (DFFNSRX1TS)                   0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inNorth/memWrite_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cacheController/addressToWriteBuffer_reg[5][0]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inNorth/memWrite_reg/CK (DFFQX1TS)                      0.00 #     0.00 r
  inNorth/memWrite_reg/Q (DFFQX1TS)                       1.28       1.28 f
  cacheController/memWrite_NORTH (cacheAccessArbiter)     0.00       1.28 f
  cacheController/U163/Y (NOR2X1TS)                       0.29       1.57 r
  cacheController/U196/Y (INVX2TS)                        0.19       1.76 f
  cacheController/U197/Y (INVX2TS)                        0.09       1.85 r
  cacheController/U198/Y (INVX2TS)                        0.07       1.92 f
  cacheController/U199/Y (NAND2X1TS)                      0.16       2.08 r
  cacheController/U160/Y (INVX2TS)                        0.14       2.22 f
  cacheController/U200/Y (INVX2TS)                        0.10       2.32 r
  cacheController/U201/Y (INVX2TS)                        0.07       2.39 f
  cacheController/U64/Y (OR2X2TS)                         0.29       2.68 f
  cacheController/U63/Y (INVX2TS)                         0.09       2.77 r
  cacheController/U23/Y (NAND2X1TS)                       0.17       2.94 f
  cacheController/U7/Y (OAI21XLTS)                        0.24       3.18 r
  cacheController/U155/Y (NOR2XLTS)                       0.23       3.42 f
  cacheController/U206/Y (OAI22X1TS)                      0.17       3.58 r
  cacheController/U207/Y (XOR2X1TS)                       0.32       3.90 r
  cacheController/U210/Y (NOR2X1TS)                       0.20       4.10 f
  cacheController/U766/Y (NAND3X1TS)                      0.14       4.24 r
  cacheController/U54/Y (NAND2X1TS)                       0.14       4.38 f
  cacheController/U51/Y (NOR3BX1TS)                       0.38       4.76 r
  cacheController/U50/Y (NAND2BXLTS)                      0.32       5.08 r
  cacheController/U25/Y (NOR4XLTS)                        0.20       5.28 f
  cacheController/U771/Y (INVX2TS)                        0.17       5.46 r
  cacheController/U772/Y (INVX2TS)                        0.08       5.54 f
  cacheController/U32/Y (AO21XLTS)                        0.42       5.96 f
  cacheController/addressToWriteBuffer_reg[5][0]/D (DFFNSRX1TS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  cacheController/addressToWriteBuffer_reg[5][0]/CKN (DFFNSRX1TS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inNorth/memWrite_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cacheController/addressToWriteBuffer_reg[5][0]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inNorth/memWrite_reg/CK (DFFQX1TS)                      0.00 #     0.00 r
  inNorth/memWrite_reg/Q (DFFQX1TS)                       1.28       1.28 f
  cacheController/memWrite_NORTH (cacheAccessArbiter)     0.00       1.28 f
  cacheController/U163/Y (NOR2X1TS)                       0.29       1.57 r
  cacheController/U196/Y (INVX2TS)                        0.19       1.76 f
  cacheController/U197/Y (INVX2TS)                        0.09       1.85 r
  cacheController/U198/Y (INVX2TS)                        0.07       1.92 f
  cacheController/U199/Y (NAND2X1TS)                      0.16       2.08 r
  cacheController/U160/Y (INVX2TS)                        0.14       2.22 f
  cacheController/U200/Y (INVX2TS)                        0.10       2.32 r
  cacheController/U201/Y (INVX2TS)                        0.07       2.39 f
  cacheController/U64/Y (OR2X2TS)                         0.29       2.68 f
  cacheController/U63/Y (INVX2TS)                         0.09       2.77 r
  cacheController/U23/Y (NAND2X1TS)                       0.17       2.94 f
  cacheController/U7/Y (OAI21XLTS)                        0.24       3.18 r
  cacheController/U155/Y (NOR2XLTS)                       0.23       3.42 f
  cacheController/U206/Y (OAI22X1TS)                      0.17       3.58 r
  cacheController/U207/Y (XOR2X1TS)                       0.32       3.90 r
  cacheController/U210/Y (NOR2X1TS)                       0.20       4.10 f
  cacheController/U766/Y (NAND3X1TS)                      0.14       4.24 r
  cacheController/U54/Y (NAND2X1TS)                       0.14       4.38 f
  cacheController/U51/Y (NOR3BX1TS)                       0.38       4.76 r
  cacheController/U50/Y (NAND2BXLTS)                      0.32       5.08 r
  cacheController/U25/Y (NOR4XLTS)                        0.20       5.28 f
  cacheController/U771/Y (INVX2TS)                        0.17       5.46 r
  cacheController/U772/Y (INVX2TS)                        0.08       5.54 f
  cacheController/U32/Y (AO21XLTS)                        0.42       5.96 f
  cacheController/addressToWriteBuffer_reg[5][0]/D (DFFNSRX1TS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  cacheController/addressToWriteBuffer_reg[5][0]/CKN (DFFNSRX1TS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inEast/outputPortSelect_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outWest/full_reg_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inEast/outputPortSelect_reg[3]/CK (DFFQX1TS)            0.00 #     0.00 r
  inEast/outputPortSelect_reg[3]/Q (DFFQX1TS)             1.27       1.27 f
  U283/Y (INVX2TS)                                        0.09       1.36 r
  U274/Y (INVX2TS)                                        0.08       1.44 f
  outWest/selectBit_EAST (outputPortArbiter_1)            0.00       1.44 f
  outWest/U7/S (CMPR32X2TS)                               0.53       1.97 f
  outWest/U970/CO (ADDFHX1TS)                             0.43       2.40 f
  outWest/U971/S (ADDHXLTS)                               0.29       2.69 r
  outWest/U972/Y (INVX2TS)                                0.21       2.90 f
  outWest/U973/Y (AOI21X1TS)                              0.19       3.10 r
  outWest/U975/Y (AOI21X1TS)                              0.15       3.24 f
  outWest/U976/Y (AOI211X1TS)                             0.26       3.50 r
  outWest/U977/Y (INVX2TS)                                0.14       3.64 f
  outWest/U98/Y (CLKAND2X2TS)                             0.20       3.84 f
  outWest/U982/CO (ADDHXLTS)                              0.27       4.11 f
  outWest/U56/CO (ADDFX1TS)                               0.61       4.71 f
  outWest/U3/Y (XNOR2X2TS)                                0.26       4.98 r
  outWest/U979/Y (XOR2X2TS)                               0.31       5.29 r
  outWest/U980/Y (INVX2TS)                                0.14       5.43 f
  outWest/U984/Y (OAI21X1TS)                              0.14       5.57 r
  outWest/U278/Y (AOI211XLTS)                             0.11       5.68 f
  outWest/U985/Y (OAI2BB2XLTS)                            0.28       5.96 f
  outWest/full_reg_reg/D (DFFNSRX1TS)                     0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  outWest/full_reg_reg/CKN (DFFNSRX1TS)                   0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inEast/outputPortSelect_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outWest/full_reg_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inEast/outputPortSelect_reg[3]/CK (DFFQX1TS)            0.00 #     0.00 r
  inEast/outputPortSelect_reg[3]/Q (DFFQX1TS)             1.27       1.27 f
  U283/Y (INVX2TS)                                        0.09       1.36 r
  U274/Y (INVX2TS)                                        0.08       1.44 f
  outWest/selectBit_EAST (outputPortArbiter_1)            0.00       1.44 f
  outWest/U7/S (CMPR32X2TS)                               0.53       1.97 f
  outWest/U970/CO (ADDFHX1TS)                             0.43       2.40 f
  outWest/U971/S (ADDHXLTS)                               0.29       2.69 r
  outWest/U972/Y (INVX2TS)                                0.21       2.90 f
  outWest/U973/Y (AOI21X1TS)                              0.19       3.10 r
  outWest/U975/Y (AOI21X1TS)                              0.15       3.24 f
  outWest/U976/Y (AOI211X1TS)                             0.26       3.50 r
  outWest/U977/Y (INVX2TS)                                0.14       3.64 f
  outWest/U98/Y (CLKAND2X2TS)                             0.20       3.84 f
  outWest/U982/CO (ADDHXLTS)                              0.27       4.11 f
  outWest/U56/CO (ADDFX1TS)                               0.61       4.71 f
  outWest/U3/Y (XNOR2X2TS)                                0.26       4.98 r
  outWest/U979/Y (XOR2X2TS)                               0.31       5.29 r
  outWest/U980/Y (INVX2TS)                                0.14       5.43 f
  outWest/U984/Y (OAI21X1TS)                              0.14       5.57 r
  outWest/U278/Y (AOI211XLTS)                             0.11       5.68 f
  outWest/U985/Y (OAI2BB2XLTS)                            0.28       5.96 f
  outWest/full_reg_reg/D (DFFNSRX1TS)                     0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  outWest/full_reg_reg/CKN (DFFNSRX1TS)                   0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inNorth/memWrite_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cacheController/addressToWriteBuffer_reg[5][0]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inNorth/memWrite_reg/CK (DFFQX1TS)                      0.00 #     0.00 r
  inNorth/memWrite_reg/Q (DFFQX1TS)                       1.28       1.28 f
  cacheController/memWrite_NORTH (cacheAccessArbiter)     0.00       1.28 f
  cacheController/U163/Y (NOR2X1TS)                       0.29       1.57 r
  cacheController/U196/Y (INVX2TS)                        0.19       1.76 f
  cacheController/U197/Y (INVX2TS)                        0.09       1.85 r
  cacheController/U198/Y (INVX2TS)                        0.07       1.92 f
  cacheController/U199/Y (NAND2X1TS)                      0.16       2.08 r
  cacheController/U160/Y (INVX2TS)                        0.14       2.22 f
  cacheController/U200/Y (INVX2TS)                        0.10       2.32 r
  cacheController/U201/Y (INVX2TS)                        0.07       2.39 f
  cacheController/U64/Y (OR2X2TS)                         0.29       2.68 f
  cacheController/U63/Y (INVX2TS)                         0.09       2.77 r
  cacheController/U23/Y (NAND2X1TS)                       0.17       2.94 f
  cacheController/U7/Y (OAI21XLTS)                        0.24       3.18 r
  cacheController/U155/Y (NOR2XLTS)                       0.23       3.42 f
  cacheController/U206/Y (OAI22X1TS)                      0.17       3.58 r
  cacheController/U207/Y (XOR2X1TS)                       0.32       3.90 r
  cacheController/U210/Y (NOR2X1TS)                       0.20       4.10 f
  cacheController/U766/Y (NAND3X1TS)                      0.14       4.24 r
  cacheController/U54/Y (NAND2X1TS)                       0.14       4.38 f
  cacheController/U51/Y (NOR3BX1TS)                       0.38       4.76 r
  cacheController/U50/Y (NAND2BXLTS)                      0.32       5.08 r
  cacheController/U25/Y (NOR4XLTS)                        0.20       5.28 f
  cacheController/U771/Y (INVX2TS)                        0.17       5.46 r
  cacheController/U772/Y (INVX2TS)                        0.08       5.54 f
  cacheController/U32/Y (AO21XLTS)                        0.42       5.96 f
  cacheController/addressToWriteBuffer_reg[5][0]/D (DFFNSRX1TS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  cacheController/addressToWriteBuffer_reg[5][0]/CKN (DFFNSRX1TS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: inNorth/memWrite_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cacheController/addressToWriteBuffer_reg[5][0]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inNorth/memWrite_reg/CK (DFFQX1TS)                      0.00 #     0.00 r
  inNorth/memWrite_reg/Q (DFFQX1TS)                       1.28       1.28 f
  cacheController/memWrite_NORTH (cacheAccessArbiter)     0.00       1.28 f
  cacheController/U163/Y (NOR2X1TS)                       0.29       1.57 r
  cacheController/U196/Y (INVX2TS)                        0.19       1.76 f
  cacheController/U197/Y (INVX2TS)                        0.09       1.85 r
  cacheController/U198/Y (INVX2TS)                        0.07       1.92 f
  cacheController/U199/Y (NAND2X1TS)                      0.16       2.08 r
  cacheController/U160/Y (INVX2TS)                        0.14       2.22 f
  cacheController/U200/Y (INVX2TS)                        0.10       2.32 r
  cacheController/U201/Y (INVX2TS)                        0.07       2.39 f
  cacheController/U64/Y (OR2X2TS)                         0.29       2.68 f
  cacheController/U63/Y (INVX2TS)                         0.09       2.77 r
  cacheController/U23/Y (NAND2X1TS)                       0.17       2.94 f
  cacheController/U7/Y (OAI21XLTS)                        0.24       3.18 r
  cacheController/U155/Y (NOR2XLTS)                       0.23       3.42 f
  cacheController/U206/Y (OAI22X1TS)                      0.17       3.58 r
  cacheController/U207/Y (XOR2X1TS)                       0.32       3.90 r
  cacheController/U210/Y (NOR2X1TS)                       0.20       4.10 f
  cacheController/U766/Y (NAND3X1TS)                      0.14       4.24 r
  cacheController/U54/Y (NAND2X1TS)                       0.14       4.38 f
  cacheController/U51/Y (NOR3BX1TS)                       0.38       4.76 r
  cacheController/U50/Y (NAND2BXLTS)                      0.32       5.08 r
  cacheController/U25/Y (NOR4XLTS)                        0.20       5.28 f
  cacheController/U771/Y (INVX2TS)                        0.17       5.46 r
  cacheController/U772/Y (INVX2TS)                        0.08       5.54 f
  cacheController/U32/Y (AO21XLTS)                        0.42       5.96 f
  cacheController/addressToWriteBuffer_reg[5][0]/D (DFFNSRX1TS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  cacheController/addressToWriteBuffer_reg[5][0]/CKN (DFFNSRX1TS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
