-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2023.2/1059873 Production Release                   
-- Build Date:               Mon Aug  7 10:54:31 PDT 2023                        
                                                                                 
-- Generated by:             r12016@cad40                                        
-- Generated date:           Thu Jun 13 03:07:46 CST 2024                        

Solution Settings: UNET_IP::batchnorm_relu.v3
  Current state: schedule
  Project: Catapult

Design Input Files Specified
  $PROJECT_HOME/../hls/main.h
    $MGC_HOME/shared/include/ac_int.h
    $MGC_HOME/shared/include/ac_channel.h
    $MGC_HOME/shared/include/mc_scverify.h
    $MGC_HOME/shared/include/ac_fixed.h
    $PROJECT_HOME/../hls/conv2d.h
      $MGC_HOME/shared/include/mc_scverify.h
      $PROJECT_HOME/../hls/defs.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_shift.h
          $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
    $PROJECT_HOME/../hls/maxpool.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/../hls/batchnorm_relu.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/../hls/tranconv2d.h
      $MGC_HOME/shared/include/mc_scverify.h

Processes/Blocks in Design
  Process                            Real Operation(s) count Latency Throughput Reset Length II Comments 
  ---------------------------------- ----------------------- ------- ---------- ------------ -- --------
  /UNET_IP::batchnorm_relu/run_batch                      75    3997       4001            0  0        ? 
  Design Total:                                           75    3997       4001            0  0          
  
Clock Information
  Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks           
  ------------ ------ ------ ----------------- ----------- ----------------------------------
  clk          rising 10.000             20.00    0.000000 /UNET_IP::batchnorm_relu/run_batch 
  
I/O Data Ranges
  Port             Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
  ---------------- ---- -------- --------- --------- ------- -------- --------
  clk              IN   Unsigned         1                                     
  rst              IN   Unsigned         1                                     
  arst_n           IN   Unsigned         1                                     
  input:rsc.q      IN   Unsigned        12                                     
  channels         IN   Unsigned         7                                     
  height           IN   Unsigned         7                                     
  width            IN   Unsigned         7                                     
  offset           IN   Unsigned        10                                     
  input:rsc.radr   OUT  Unsigned        15                                     
  input:rsc.re     OUT  Unsigned         1                                     
  input:rsc.clken  OUT  Unsigned         1                                     
  input.triosy.lz  OUT  Unsigned         1                                     
  output:rsc.wadr  OUT  Unsigned        15                                     
  output:rsc.d     OUT  Unsigned        12                                     
  output:rsc.we    OUT  Unsigned         1                                     
  output:rsc.clken OUT  Unsigned         1                                     
  output.triosy.lz OUT  Unsigned         1                                     
  
Memory Resources
  Resource Name: /UNET_IP::batchnorm_relu/input:rsc
    Memory Component: BLOCK_1R1W_RBW               Size:         32768 x 12
    External:         false                        Packing Mode: absolute
    Memory Map:
    Variable                       Indices Phys Memory Address         
    ------------------------------ ------- ---------------------------
    /UNET_IP::batchnorm_relu/input    0:11 00007fff-00000000 (32767-0) 
    
  Resource Name: /UNET_IP::batchnorm_relu/output:rsc
    Memory Component: BLOCK_1R1W_RBW               Size:         32768 x 12
    External:         false                        Packing Mode: absolute
    Memory Map:
    Variable                        Indices Phys Memory Address         
    ------------------------------- ------- ---------------------------
    /UNET_IP::batchnorm_relu/output    0:11 00007fff-00000000 (32767-0) 
    
  Resource Name: /UNET_IP::batchnorm_relu/channels:rsc
    Memory Component: [DirectInput]                Size:         1 x 7
    External:         false                        Packing Mode: sidebyside
    Memory Map:
    Variable                          Indices Phys Memory Address     
    --------------------------------- ------- -----------------------
    /UNET_IP::batchnorm_relu/channels     0:6 00000000-00000000 (0-0) 
    
  Resource Name: /UNET_IP::batchnorm_relu/height:rsc
    Memory Component: [DirectInput]                Size:         1 x 7
    External:         false                        Packing Mode: sidebyside
    Memory Map:
    Variable                        Indices Phys Memory Address     
    ------------------------------- ------- -----------------------
    /UNET_IP::batchnorm_relu/height     0:6 00000000-00000000 (0-0) 
    
  Resource Name: /UNET_IP::batchnorm_relu/width:rsc
    Memory Component: [DirectInput]                Size:         1 x 7
    External:         false                        Packing Mode: sidebyside
    Memory Map:
    Variable                       Indices Phys Memory Address     
    ------------------------------ ------- -----------------------
    /UNET_IP::batchnorm_relu/width     0:6 00000000-00000000 (0-0) 
    
  Resource Name: /UNET_IP::batchnorm_relu/offset:rsc
    Memory Component: [DirectInput]                Size:         1 x 10
    External:         false                        Packing Mode: sidebyside
    Memory Map:
    Variable                        Indices Phys Memory Address     
    ------------------------------- ------- -----------------------
    /UNET_IP::batchnorm_relu/offset     0:9 00000000-00000000 (0-0) 
    
  Resource Name: /UNET_IP::batchnorm_relu/UNET_IP::gamma_pretrain.rom:rsc
    Memory Component: mgc_rom                      Size:         736 x 5
    External:         false                        Packing Mode: absolute
    Memory Map:
    Variable                                             Indices Phys Memory Address       
    ---------------------------------------------------- ------- -------------------------
    /UNET_IP::batchnorm_relu/UNET_IP::gamma_pretrain.rom     0:4 000002df-00000000 (735-0) 
    
  Resource Name: /UNET_IP::batchnorm_relu/UNET_IP::beta_pretrain.rom:rsc
    Memory Component: mgc_rom                      Size:         736 x 4
    External:         false                        Packing Mode: absolute
    Memory Map:
    Variable                                            Indices Phys Memory Address       
    --------------------------------------------------- ------- -------------------------
    /UNET_IP::batchnorm_relu/UNET_IP::beta_pretrain.rom     0:3 000002df-00000000 (735-0) 
    
C++ to Interface Mappings
  Resource/Fields C++ Type Interface Range Range Expression(x) x=step+offset Expression Limits 
  --------------- -------- --------------- ------------------- ------------- -----------------
  
Multi-Cycle (Combinational) Component Usage
  Instance                                              Component Name                         Cycles 
  ----------------------------------------------------- -------------------------------------- ------
  LOOP_OUT:div#5:cmp                                    mgc_Xilinx-ZYNQ-1_beh.mgc_div(22,15,1)      4 
  LOOP_OUT:div#5:cmp#1                                  mgc_Xilinx-ZYNQ-1_beh.mgc_div(22,15,1)      4 
  LOOP_OUT:div#5:cmp#2                                  mgc_Xilinx-ZYNQ-1_beh.mgc_div(22,15,1)      4 
  LOOP_OUT:div#5:cmp#3                                  mgc_Xilinx-ZYNQ-1_beh.mgc_div(22,15,1)      4 
  LOOP_OUT:div#5:cmp#4                                  mgc_Xilinx-ZYNQ-1_beh.mgc_div(22,15,1)      4 
  operator_<20,8,false,AC_TRN,AC_WRAP,13,false>:div:cmp mgc_Xilinx-ZYNQ-1_beh.mgc_div(34,13,0)      4 
  
Loops
  Process                            Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
  ---------------------------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
  /UNET_IP::batchnorm_relu/run_batch run_batch:rlp      Infinite       0       4001 ?   40.01 us                       
  /UNET_IP::batchnorm_relu/run_batch  main              Infinite       2       4001 ?   40.01 us                       
  /UNET_IP::batchnorm_relu/run_batch   LOOP_CH               129      13       3999 ?   39.99 us                       
  /UNET_IP::batchnorm_relu/run_batch    LOOP_MEAN              ?       3            3   30.00 ns            1          
  /UNET_IP::batchnorm_relu/run_batch    LOOP_VAR               ?       4          4 ?   40.00 ns                       
  /UNET_IP::batchnorm_relu/run_batch    LOOP_OUT               ?      11           11  110.00 ns            1          
  
Loop Execution Profile
  Process                            Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
  ---------------------------------- ---------------- ------------ -------------------------- ----------------- --------
  /UNET_IP::batchnorm_relu/run_batch run_batch:rlp            0 ?                        0.00           4001 ?           
  /UNET_IP::batchnorm_relu/run_batch  main                    2 ?                        0.05           4001 ?           
  /UNET_IP::batchnorm_relu/run_batch   LOOP_CH             1677 ?                       41.91           3999 ?           
  /UNET_IP::batchnorm_relu/run_batch    LOOP_MEAN             387                        9.67                1           
  /UNET_IP::batchnorm_relu/run_batch    LOOP_VAR            516 ?                       12.90            516 ?           
  /UNET_IP::batchnorm_relu/run_batch    LOOP_OUT             1419                       35.47                1           
  
End of Report
