0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Enoch/Git/Digital-Design-Learning/ram_single_port_sync_read/ram_single_port_sync_read.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Enoch/Git/Digital-Design-Learning/ram_single_port_sync_read/ram_single_port_sync_read.srcs/sim_1/new/ram_sp_sync_read_tb.sv,1755475576,systemVerilog,,,,ram_sp_sync_read_tb,,uvm,,,,,,
C:/Users/Enoch/Git/Digital-Design-Learning/ram_single_port_sync_read/ram_single_port_sync_read.srcs/sources_1/new/ram_sp_sync_read.sv,1755472132,systemVerilog,,C:/Users/Enoch/Git/Digital-Design-Learning/ram_single_port_sync_read/ram_single_port_sync_read.srcs/sim_1/new/ram_sp_sync_read_tb.sv,,ram_sp_sync_read,,uvm,,,,,,
