# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../spi_slave.srcs/sources_1/new/slave.vhd" \
"../../../../spi_slave.srcs/sim_1/new/tb_pack_header.vhd" \
"../../../../spi_slave.srcs/sim_1/new/tb_pack_body.vhd" \
"../../../../spi_slave.srcs/sim_1/new/slave_tb.vhd" \

# Do not sort compile order
nosort
