Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Feb 27 21:50:12 2020
| Host              : eee-bumblebee running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_route -file timing_post_route.rpt
| Design            : Parallel_LHT
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

clk_enable
reset
s_axis_tdata
s_axis_tlast
s_axis_tuser
s_axis_tvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

m_axis_tdata[0]
m_axis_tdata[10]
m_axis_tdata[11]
m_axis_tdata[1]
m_axis_tdata[2]
m_axis_tdata[3]
m_axis_tdata[4]
m_axis_tdata[5]
m_axis_tdata[6]
m_axis_tdata[7]
m_axis_tdata[8]
m_axis_tdata[9]
m_axis_tlast
m_axis_tuser
m_axis_tvalid

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.188        0.000                      0                24575        0.042        0.000                      0                24575        2.791        0.000                       0                  8553  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               0.188        0.000                      0                24575        0.042        0.000                      0                24575        2.791        0.000                       0                  8553  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        MWCLK                       
(none)                      MWCLK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.791ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MWCLK rise@6.667ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 1.526ns (23.578%)  route 4.946ns (76.422%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 6.710 - 6.667 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.030     0.030    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/clk
    SLICE_X74Y222        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y222        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[1]/Q
                         net (fo=91, routed)          4.946     5.052    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/B[1]
    DSP48E2_X13Y16       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     5.203 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     5.203    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X13Y16       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     5.276 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     5.276    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X13Y16       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     5.885 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     5.885    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_MULTIPLIER.V<0>
    DSP48E2_X13Y16       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     5.931 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     5.931    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_M_DATA.V_DATA<0>
    DSP48E2_X13Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     6.502 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.502    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_ALU.ALU_OUT<0>
    DSP48E2_X13Y16       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      6.667     6.667 r  
                                                      0.000     6.667 r  clk (IN)
                         net (fo=9012, unset)         0.043     6.710    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/CLK
    DSP48E2_X13Y16       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     6.710    
                         clock uncertainty           -0.035     6.675    
    DSP48E2_X13Y16       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.015     6.690    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MWCLK rise@6.667ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 1.526ns (23.578%)  route 4.946ns (76.422%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 6.710 - 6.667 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.030     0.030    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/clk
    SLICE_X74Y222        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y222        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[1]/Q
                         net (fo=91, routed)          4.946     5.052    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/B[1]
    DSP48E2_X13Y16       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     5.203 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     5.203    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X13Y16       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     5.276 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     5.276    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X13Y16       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     5.885 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     5.885    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_MULTIPLIER.V<0>
    DSP48E2_X13Y16       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     5.931 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     5.931    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_M_DATA.V_DATA<0>
    DSP48E2_X13Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     6.502 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.502    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_ALU.ALU_OUT<0>
    DSP48E2_X13Y16       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      6.667     6.667 r  
                                                      0.000     6.667 r  clk (IN)
                         net (fo=9012, unset)         0.043     6.710    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/CLK
    DSP48E2_X13Y16       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     6.710    
                         clock uncertainty           -0.035     6.675    
    DSP48E2_X13Y16       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.015     6.690    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MWCLK rise@6.667ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 1.526ns (23.578%)  route 4.946ns (76.422%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 6.710 - 6.667 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.030     0.030    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/clk
    SLICE_X74Y222        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y222        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[1]/Q
                         net (fo=91, routed)          4.946     5.052    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/B[1]
    DSP48E2_X13Y16       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     5.203 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     5.203    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X13Y16       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     5.276 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     5.276    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X13Y16       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     5.885 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     5.885    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_MULTIPLIER.V<0>
    DSP48E2_X13Y16       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     5.931 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     5.931    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_M_DATA.V_DATA<0>
    DSP48E2_X13Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     6.502 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.502    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_ALU.ALU_OUT<0>
    DSP48E2_X13Y16       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      6.667     6.667 r  
                                                      0.000     6.667 r  clk (IN)
                         net (fo=9012, unset)         0.043     6.710    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/CLK
    DSP48E2_X13Y16       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     6.710    
                         clock uncertainty           -0.035     6.675    
    DSP48E2_X13Y16       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.015     6.690    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[41]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  0.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.012     0.012    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/clk
    SLICE_X68Y276        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y276        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/Q
                         net (fo=4, routed)           0.025     0.076    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1_reg[4]
    SLICE_X68Y276        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.090 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1[4]_i_1__99/O
                         net (fo=1, routed)           0.016     0.106    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM_n_27
    SLICE_X68Y276        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.018     0.018    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/clk
    SLICE_X68Y276        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X68Y276        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.012     0.012    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/clk
    SLICE_X68Y276        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y276        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/Q
                         net (fo=4, routed)           0.025     0.076    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1_reg[4]
    SLICE_X68Y276        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.090 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1[4]_i_1__99/O
                         net (fo=1, routed)           0.016     0.106    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM_n_27
    SLICE_X68Y276        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.018     0.018    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/clk
    SLICE_X68Y276        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X68Y276        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.012     0.012    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/clk
    SLICE_X68Y276        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y276        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/Q
                         net (fo=4, routed)           0.025     0.076    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1_reg[4]
    SLICE_X68Y276        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.090 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1[4]_i_1__99/O
                         net (fo=1, routed)           0.016     0.106    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM_n_27
    SLICE_X68Y276        FDCE                                         f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.018     0.018    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/clk
    SLICE_X68Y276        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X68Y276        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay3_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X1Y22   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[152].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X2Y131  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[98].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB36_X4Y3    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB18_X1Y22   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[152].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB18_X1Y22   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[152].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB36_X4Y3    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.792      RAMB18_X1Y22   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[152].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.792      RAMB18_X1Y22   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[152].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.333       2.792      RAMB18_X1Y22   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[152].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7677, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7677, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=7677, unset)         0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7677, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7677, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=7677, unset)         0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MWCLK
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch362_reg_reg[1][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            m_axis_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 0.492ns (6.182%)  route 7.467ns (93.818%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.030     0.030    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/clk
    SLICE_X73Y182        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch362_reg_reg[1][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch362_reg_reg[1][1]_rep__0/Q
                         net (fo=135, routed)         4.930     5.036    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[175].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[5]_INST_0_i_30
    SLICE_X7Y296         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     5.089 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[175].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_50/O
                         net (fo=1, routed)           0.011     5.100    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[171].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_11
    SLICE_X7Y296         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     5.158 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[171].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     5.158    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[163].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_4
    SLICE_X7Y296         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.186 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[163].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_11/O
                         net (fo=1, routed)           2.331     7.517    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_1
    SLICE_X69Y181        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     7.607 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.007     7.614    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[155].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]
    SLICE_X69Y181        MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.063     7.677 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[155].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.188     7.865    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata_3_sn_1
    SLICE_X69Y184        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     7.989 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0/O
                         net (fo=0)                   0.000     7.989    m_axis_tdata[3]
                                                                      r  m_axis_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch362_reg_reg[1][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            m_axis_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 0.492ns (6.182%)  route 7.467ns (93.818%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.030     0.030    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/clk
    SLICE_X73Y182        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch362_reg_reg[1][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch362_reg_reg[1][1]_rep__0/Q
                         net (fo=135, routed)         4.930     5.036    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[175].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[5]_INST_0_i_30
    SLICE_X7Y296         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     5.089 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[175].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_50/O
                         net (fo=1, routed)           0.011     5.100    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[171].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_11
    SLICE_X7Y296         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     5.158 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[171].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     5.158    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[163].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_4
    SLICE_X7Y296         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.186 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[163].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_11/O
                         net (fo=1, routed)           2.331     7.517    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_1
    SLICE_X69Y181        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     7.607 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.007     7.614    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[155].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]
    SLICE_X69Y181        MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.063     7.677 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[155].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.188     7.865    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata_3_sn_1
    SLICE_X69Y184        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     7.989 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0/O
                         net (fo=0)                   0.000     7.989    m_axis_tdata[3]
                                                                      r  m_axis_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch362_reg_reg[1][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            m_axis_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 0.492ns (6.182%)  route 7.467ns (93.818%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.030     0.030    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/clk
    SLICE_X73Y182        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch362_reg_reg[1][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch362_reg_reg[1][1]_rep__0/Q
                         net (fo=135, routed)         4.930     5.036    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[175].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[5]_INST_0_i_30
    SLICE_X7Y296         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     5.089 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[175].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_50/O
                         net (fo=1, routed)           0.011     5.100    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[171].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_11
    SLICE_X7Y296         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     5.158 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[171].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     5.158    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[163].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_4
    SLICE_X7Y296         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.186 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[163].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_11/O
                         net (fo=1, routed)           2.331     7.517    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_1
    SLICE_X69Y181        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     7.607 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.007     7.614    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[155].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]
    SLICE_X69Y181        MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.063     7.677 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[155].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.188     7.865    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata_3_sn_1
    SLICE_X69Y184        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     7.989 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[3]_INST_0/O
                         net (fo=0)                   0.000     7.989    m_axis_tdata[3]
                                                                      f  m_axis_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delayMatch1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            m_axis_tuser
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.013     0.013    clk
    SLICE_X74Y183        FDCE                                         r  delayMatch1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y183        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  delayMatch1_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.051    m_axis_tuser
                                                                      r  m_axis_tuser (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayMatch1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            m_axis_tuser
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.013     0.013    clk
    SLICE_X74Y183        FDCE                                         r  delayMatch1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y183        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 f  delayMatch1_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.051    m_axis_tuser
                                                                      f  m_axis_tuser (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayMatch2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            m_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.013     0.013    clk
    SLICE_X74Y175        FDCE                                         r  delayMatch2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y175        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  delayMatch2_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.052    m_axis_tlast
                                                                      r  m_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MWCLK

Max Delay         16576 Endpoints
Min Delay         16576 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[44][6]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.036ns  (logic 0.081ns (2.668%)  route 2.955ns (97.332%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7677, unset)         0.000     0.000    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/clk_enable
    SLICE_X73Y207        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.053 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0][10]_i_1/O
                         net (fo=1, routed)           1.416     1.469    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0]__0_bufg_place
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.497 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0][10]_i_1_bufg_place/O
                         net (fo=1001, routed)        1.539     3.036    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0]__0
    SLICE_X103Y54        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[44][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.020     0.020    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/clk
    SLICE_X103Y54        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[44][6]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[44][6]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.036ns  (logic 0.081ns (2.668%)  route 2.955ns (97.332%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7677, unset)         0.000     0.000    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/clk_enable
    SLICE_X73Y207        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.053 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0][10]_i_1/O
                         net (fo=1, routed)           1.416     1.469    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0]__0_bufg_place
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.497 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0][10]_i_1_bufg_place/O
                         net (fo=1001, routed)        1.539     3.036    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0]__0
    SLICE_X103Y54        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[44][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.020     0.020    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/clk
    SLICE_X103Y54        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[44][6]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[44][6]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.036ns  (logic 0.081ns (2.668%)  route 2.955ns (97.332%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=7677, unset)         0.000     0.000    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/clk_enable
    SLICE_X73Y207        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.053 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0][10]_i_1/O
                         net (fo=1, routed)           1.416     1.469    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0]__0_bufg_place
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.497 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0][10]_i_1_bufg_place/O
                         net (fo=1001, routed)        1.539     3.036    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0]__0
    SLICE_X103Y54        FDCE                                         f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[44][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.020     0.020    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/clk
    SLICE_X103Y54        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[44][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[10]_i_4/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7677, unset)         0.000     0.000    clk_enable
    SLICE_X69Y200        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[10]_i_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.028     0.028    clk
    SLICE_X69Y200        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[10]_i_4/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[10]_i_4/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7677, unset)         0.000     0.000    clk_enable
    SLICE_X69Y200        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[10]_i_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.028     0.028    clk
    SLICE_X69Y200        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[10]_i_4/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[10]_i_4/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7677, unset)         0.000     0.000    clk_enable
    SLICE_X69Y200        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[10]_i_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9012, unset)         0.018     0.018    clk
    SLICE_X69Y200        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[10]_i_4/C





