/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  reg [18:0] celloutsig_1_15z;
  reg [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~(in_data[22] & celloutsig_0_0z[2]);
  assign celloutsig_0_4z = ~(celloutsig_0_0z[0] & celloutsig_0_1z);
  assign celloutsig_1_14z = ~(celloutsig_1_13z & celloutsig_1_10z);
  assign celloutsig_1_7z = ~((celloutsig_1_2z | in_data[180]) & (celloutsig_1_4z | celloutsig_1_0z));
  assign celloutsig_0_1z = ~((in_data[4] | celloutsig_0_0z[1]) & (celloutsig_0_0z[2] | in_data[62]));
  assign celloutsig_1_9z = ~((celloutsig_1_3z | celloutsig_1_2z) & (celloutsig_1_7z | celloutsig_1_7z));
  assign celloutsig_1_19z = ~((celloutsig_1_11z | celloutsig_1_14z) & (celloutsig_1_16z[4] | celloutsig_1_2z));
  assign celloutsig_1_6z = { in_data[123:116], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z } && { in_data[104], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_8z = in_data[133:131] && { in_data[149:148], celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z } && { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_3z = celloutsig_0_2z & ~(celloutsig_0_0z[1]);
  assign celloutsig_1_2z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_3z = celloutsig_1_0z & ~(in_data[134]);
  assign celloutsig_1_4z = in_data[124] & ~(celloutsig_1_2z);
  assign celloutsig_1_13z = celloutsig_1_0z & ~(in_data[104]);
  assign celloutsig_1_10z = ~((in_data[179] & celloutsig_1_4z) | celloutsig_1_3z);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[18:16];
  always_latch
    if (!clkin_data[64]) celloutsig_1_15z = 19'h00000;
    else if (!clkin_data[32]) celloutsig_1_15z = { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_16z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_16z = { celloutsig_1_15z[10:7], celloutsig_1_13z };
  assign celloutsig_1_0z = ~((in_data[100] & in_data[189]) | (in_data[133] & in_data[160]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[125]) | (celloutsig_1_0z & in_data[180]));
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_4z) | (in_data[178] & in_data[131]));
  assign celloutsig_1_18z = ~((celloutsig_1_5z & celloutsig_1_10z) | (celloutsig_1_11z & celloutsig_1_7z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_4z };
endmodule
