// =============================================================================
// Generated by efx_ipmgr
// Version: 2024.2.294
// IP Version: 1.0
// =============================================================================

////////////////////////////////////////////////////////////////////////////////
// Copyright (C) 2013-2024 Efinix Inc. All rights reserved.              
//
// This   document  contains  proprietary information  which   is        
// protected by  copyright. All rights  are reserved.  This notice       
// refers to original work by Efinix, Inc. which may be derivitive       
// of other work distributed under license of the authors.  In the       
// case of derivative work, nothing in this notice overrides the         
// original author's license agreement.  Where applicable, the           
// original license agreement is included in it's original               
// unmodified form immediately below this header.                        
//                                                                       
// WARRANTY DISCLAIMER.                                                  
//     THE  DESIGN, CODE, OR INFORMATION ARE PROVIDED “AS IS” AND        
//     EFINIX MAKES NO WARRANTIES, EXPRESS OR IMPLIED WITH               
//     RESPECT THERETO, AND EXPRESSLY DISCLAIMS ANY IMPLIED WARRANTIES,  
//     INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF          
//     MERCHANTABILITY, NON-INFRINGEMENT AND FITNESS FOR A PARTICULAR    
//     PURPOSE.  SOME STATES DO NOT ALLOW EXCLUSIONS OF AN IMPLIED       
//     WARRANTY, SO THIS DISCLAIMER MAY NOT APPLY TO LICENSEE.           
//                                                                       
// LIMITATION OF LIABILITY.                                              
//     NOTWITHSTANDING ANYTHING TO THE CONTRARY, EXCEPT FOR BODILY       
//     INJURY, EFINIX SHALL NOT BE LIABLE WITH RESPECT TO ANY SUBJECT    
//     MATTER OF THIS AGREEMENT UNDER TORT, CONTRACT, STRICT LIABILITY   
//     OR ANY OTHER LEGAL OR EQUITABLE THEORY (I) FOR ANY INDIRECT,      
//     SPECIAL, INCIDENTAL, EXEMPLARY OR CONSEQUENTIAL DAMAGES OF ANY    
//     CHARACTER INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF      
//     GOODWILL, DATA OR PROFIT, WORK STOPPAGE, OR COMPUTER FAILURE OR   
//     MALFUNCTION, OR IN ANY EVENT (II) FOR ANY AMOUNT IN EXCESS, IN    
//     THE AGGREGATE, OF THE FEE PAID BY LICENSEE TO EFINIX HEREUNDER    
//     (OR, IF THE FEE HAS BEEN WAIVED, $100), EVEN IF EFINIX SHALL HAVE 
//     BEEN INFORMED OF THE POSSIBILITY OF SUCH DAMAGES.  SOME STATES DO 
//     NOT ALLOW THE EXCLUSION OR LIMITATION OF INCIDENTAL OR            
//     CONSEQUENTIAL DAMAGES, SO THIS LIMITATION AND EXCLUSION MAY NOT   
//     APPLY TO LICENSEE.                                                
//
////////////////////////////////////////////////////////////////////////////////

`define IP_UUID _a40854b2b1eb480f822c338562d7fdfc
`define IP_NAME_CONCAT(a,b) a``b
`define IP_MODULE_NAME(name) `IP_NAME_CONCAT(name,`IP_UUID)
module mac10gbe
(
    input mac_reset_n,
    input mac10gbe_clk,
    input init_clk,
    input init_rst_n,
    input PMA_CMN_READY,
    input PMA_XCVR_PLLCLK_EN_ACK,
    input [3:0] PMA_XCVR_POWER_STATE_ACK,
    input PMA_RX_SIGNAL_DETECT,
    output PMA_XCVR_PLLCLK_EN,
    output [3:0] PMA_XCVR_POWER_STATE_REQ,
    output phy_init_done,
    input [63:0] tx_axis_mac_tdata,
    input tx_axis_mac_tvalid,
    input tx_axis_mac_tlast,
    input [7:0] tx_axis_mac_tkeep,
    input tx_axis_mac_tuser,
    output tx_axis_mac_tready,
    output [63:0] rx_axis_mac_tdata,
    output rx_axis_mac_tvalid,
    output rx_axis_mac_tlast,
    output [7:0] rx_axis_mac_tkeep,
    output rx_axis_mac_tuser,
    input rx_pause_ignore,
    input tx_pause_gen,
    output tx_pause_busy,
    input [15:0] tx_pause_quant,
    input [47:0] rx_address_filtering_mask,
    input cnt_rst_n,
    output [31:0] cnt_tx_frame_transmitted_good,
    output [31:0] cnt_tx_frame_pause_mac_ctrl,
    output [31:0] cnt_tx_frame_error_txfifo_overflow,
    output [31:0] cnt_tx_frame_is_fe,
    output [31:0] cnt_rx_frame_received_good,
    output [31:0] cnt_rx_frame_error_fcs,
    output [31:0] cnt_rx_frame_pause_mac_ctrl,
    output [31:0] cnt_rx_frame_errors,
    output [31:0] cnt_rx_frame_received_total,
    output [31:0] cnt_rx_frame_undersized,
    output [31:0] cnt_rx_frame_oversized,
    output [31:0] cnt_rx_frame_mismatched_length,
    output [31:0] cnt_rx_frame_filtered_by_address,
    output [63:0] XGMII_TXD,
    output [7:0] XGMII_TXC,
    input [63:0] XGMII_RXD,
    input [7:0] XGMII_RXC,
    output [13:0] rpt_rx_frame_length
);
`IP_MODULE_NAME(efx_mac10gbe)
#(
    .CUT_THRU_STORE_FWD (1'b1),
    .INTER_PACKET_GAP (4'd12),
    .MTU_FRAME_LENGTH (14'd1518),
    .MAC_SOURCE_ADDRESS (48'd0),
    .ENABLE_BROADCAST_FILTER (1'b1),
    .TXFIFO_DEPTH (512),
    .DETECT_LINK_FAULT (1'b1)
)
u_efx_mac10gbe
(
    .mac_reset_n ( mac_reset_n ),
    .mac10gbe_clk ( mac10gbe_clk ),
    .init_clk ( init_clk ),
    .init_rst_n ( init_rst_n ),
    .PMA_CMN_READY ( PMA_CMN_READY ),
    .PMA_XCVR_PLLCLK_EN_ACK ( PMA_XCVR_PLLCLK_EN_ACK ),
    .PMA_XCVR_POWER_STATE_ACK ( PMA_XCVR_POWER_STATE_ACK ),
    .PMA_RX_SIGNAL_DETECT ( PMA_RX_SIGNAL_DETECT ),
    .PMA_XCVR_PLLCLK_EN ( PMA_XCVR_PLLCLK_EN ),
    .PMA_XCVR_POWER_STATE_REQ ( PMA_XCVR_POWER_STATE_REQ ),
    .phy_init_done ( phy_init_done ),
    .tx_axis_mac_tdata ( tx_axis_mac_tdata ),
    .tx_axis_mac_tvalid ( tx_axis_mac_tvalid ),
    .tx_axis_mac_tlast ( tx_axis_mac_tlast ),
    .tx_axis_mac_tkeep ( tx_axis_mac_tkeep ),
    .tx_axis_mac_tuser ( tx_axis_mac_tuser ),
    .tx_axis_mac_tready ( tx_axis_mac_tready ),
    .rx_axis_mac_tdata ( rx_axis_mac_tdata ),
    .rx_axis_mac_tvalid ( rx_axis_mac_tvalid ),
    .rx_axis_mac_tlast ( rx_axis_mac_tlast ),
    .rx_axis_mac_tkeep ( rx_axis_mac_tkeep ),
    .rx_axis_mac_tuser ( rx_axis_mac_tuser ),
    .rx_pause_ignore ( rx_pause_ignore ),
    .tx_pause_gen ( tx_pause_gen ),
    .tx_pause_busy ( tx_pause_busy ),
    .tx_pause_quant ( tx_pause_quant ),
    .rx_address_filtering_mask ( rx_address_filtering_mask ),
    .cnt_rst_n ( cnt_rst_n ),
    .cnt_tx_frame_transmitted_good ( cnt_tx_frame_transmitted_good ),
    .cnt_tx_frame_pause_mac_ctrl ( cnt_tx_frame_pause_mac_ctrl ),
    .cnt_tx_frame_error_txfifo_overflow ( cnt_tx_frame_error_txfifo_overflow ),
    .cnt_tx_frame_is_fe ( cnt_tx_frame_is_fe ),
    .cnt_rx_frame_received_good ( cnt_rx_frame_received_good ),
    .cnt_rx_frame_error_fcs ( cnt_rx_frame_error_fcs ),
    .cnt_rx_frame_pause_mac_ctrl ( cnt_rx_frame_pause_mac_ctrl ),
    .cnt_rx_frame_errors ( cnt_rx_frame_errors ),
    .cnt_rx_frame_received_total ( cnt_rx_frame_received_total ),
    .cnt_rx_frame_undersized ( cnt_rx_frame_undersized ),
    .cnt_rx_frame_oversized ( cnt_rx_frame_oversized ),
    .cnt_rx_frame_mismatched_length ( cnt_rx_frame_mismatched_length ),
    .cnt_rx_frame_filtered_by_address ( cnt_rx_frame_filtered_by_address ),
    .XGMII_TXD ( XGMII_TXD ),
    .XGMII_TXC ( XGMII_TXC ),
    .XGMII_RXD ( XGMII_RXD ),
    .XGMII_RXC ( XGMII_RXC ),
    .rpt_rx_frame_length ( rpt_rx_frame_length )
);
endmodule

//pragma protect
//pragma protect begin
`protected

    MTI!#on[3;AzG}>A~VV-QA<>=W<R}zQ<$IO*-=;7zq=#o3J}IR?j5m^O{nE3R$8O1zO}?r2=J[u~
    =^x>T-v[;Q+|EfkQ'Be-e]iXa[zx^QI}VCX$sD72B*N52=Eo>^AT'DU2=@[}3sQPYCV~iaJ=A7X5
    On2]"'!e7d~[1[5JV,lC13W7;}x^,C_ZBWq]z,1lVQe'gFY=H^FFE2Ex'lVirC@1y]vj2m}+Bz|3
    pxGI,NpOk}j>3#w>'7ABAHa9Ck^GAj3^<7DuD>G#q#D[2_s=7H'{#'#Kz*N*\u}\G#I!RB_7lp[\
    $eY2_<]$CJR6]e,X#eu3Q;H{#,G?H[I_G@Zpl\^*9XI2s2B$:E[K?X$JVVXXkZVrnQ_AnTDCpg*R
    X#s|-^RmC}2Za}k7VlAD11[+J[V>Xz2kCuuHOM=lW;HCUA=H<Wp]Qo@+RZ?TH#;jBHer5i*x,=**
    \#$/VV>,DToYVJX[WEr@<e#vko[U7+sjh~5?7%qoA27\-]a>{r}n1lO]G,OiO<GiD[7$O+Z\7BE=
    s\p-raEE5_<r_Z^Wz;a]sIBj^;AHEm#OW,}>e^BWITKT\k@O'QIo;GZ?p7sIOo$Y$EVG[o^Cav5b
    x>mE7#==[Z$_A}}dI~Gv]\%}fxx<p]K]7J1<DYX^@7]piwUnwA^k-GrO!^^mYk^-<q}M@D>lYZ,7
    ?*B1,kK*>=}llYm#mw^D[#<YUTxVH.LIzToXTaa["f,RFlp}W~,5De5paoxz@],5vwDnxv2>U};p
    K1XrHIIQV3a\2B!p<1J!BLu^~2,TzoJAl-*i[I1Hp{XY\ZUw^CJG-2GQVW=kv]CKB\Toilm,k;_5
    *}jD[+q,aa{-[w};z-|hEK[zxaDo|'r\uw5<+7g?'YxY$JZRMIXj,ju;5YrA]H<zXD~B$i_[iBAK
    [9exrRXDnJ]au*x#{vpil+#+XT:j^]QW]BCB1i>=x1oE\=$X}=~R5!?#<Hzf'D*n\zVp@*~w[eWA
    _Q5kyIsUpL=~;^Hw_#WxWB++Kri_z@YE<uIAADBe+*nUC*7Ou+r_nJ1Yw_pRJakTe!}Vl?3DE2'H
    ^k'55^]l}K|YZ+<HeoQ-I\w2Y^u{xO,q'Jp-UB+@C[$H}rkCC(3A73%5n$TGhcPu{YG7]5#q3GYl
    k7V-OTA{\R-3?sk#3U{52['}*upum>O1rH~Iv2_m-G[mmXj~enTaAG<r=Rje,BJYEK~'~$$sH=O$
    EH![-<[R_z}ae#o~>-2>$m*Bwj!3]_V1zB_~>r-vCWsrrWBE4rC3TjWXCoz^zz7XpBB>JmQx$%U'
    EW@Uar_pVI5UZ[{+EOeiKr&\#+Ixaj{GmD;wHjEi-]#W5k]TGJ1U]=ZE>1+Wj#_N'J}3Dp<'x_vn
    }<jp!1Y~TvMIe'+Qw{B~VWU?Q<<GH=!$EkZBp*alY}}Xj{GzHU-Hr??guAX7,x_]\@TD1-*=jAej
    ,iP7=$!5>Dpu{_Xp1IrDi]7xrZDc[Zm2sQ-I!Rs]rGkrB$^2buH-C8";qnei7<DrRGiZ=j2u#52T
    x!eR\5'G1GRX]Ws<e2+rAG@jm7]2wVxT1-]$waEIpoR<7^}\+3]ku6QY@[7mX*=?=JDU++i]q0U*
    ZnlwCX
`endprotected
//pragma protect end


//pragma protect
//pragma protect begin
`protected

    MTI!#jQ-D?p1w]l*;Yi+]kTlD@[R}zQ<$IsGo=;7zq="1jEW,lC]Yv;$pwBiO3j;r*W,0=zAEv2;
    X@]kuo-Cs~{BBY6+1$'Q,AmOoXA31,['>Kj^-1V-D3]+Y~zIx*x1+Bma{}GQCe7^{=eN*;px~o@E
    /}i$~wX,^I;IZ+XO~7t~R#_-UE-DiJp{{>X4=Qr1TBw7,->m#\Eiu5XOjG,[=+oO'[OJH7KVA'RT
    >[@rOxz?qG@\Yok[VV~QpZ*uY^YzVC!Um[~JkZT*T!jH@v\}DILaI!z.!EXx\2AHfXHX[Y#rk1J7
    AT}2Z]'(pvI*OrE*O$\\sUW$]GAEvX{#aGnp9XlWnVHp-w$O{T5ZOCVvU4H[@#asY~rDK!3De\a=
    '3V2!G~QE~>Iax+e!Tnjw=io]VY{;Cc.'#=>y;EU,$JW2CVllAp3$]AK>BKlnnlY5uzMre'K$EeO
    LrEa7y$/=?$!CZAZL!VZvVRkQI=aTSvix$>x]$2x>Z73UOw1n?3p#[PRV,Wx!z@._w[~]_r!AU}}
    '_K-AAO^EB!VH>K?v'vG;^RGrsW!j\_^R>u]u>w$+ap=*W]EIDWk1wOur<Ox'}2Bv2-#&ris[EmO
    Zs<'=pi;^fnpK+<7e2KDoHBQZ1+H-obDo7k+X{C62o{vUCo]~<WeL\A-Y^!n+no{vUHY]s<U,~RV
    _=K@as_pK+RHUQ!25=Bpz=>[}]#;;]v]*?jScork=8G0C}>>Y_~<k>K@G_!YmaI$Q]AkWT>rHr#l
    #s[n}s{sTop=o3Np'HHE~=,IRk\RC5pc4eUTTex=}$.TT\}xZxT.Z{ZJc!R[B2Rj?'fvYK'SBVWr
    VA}CvpK*e<Bx9u{ZX;aGp*}1oEo^pQrK!6}E5E>va<P]x's7;lCiUV$s$5a}R[uBX[X2eZ1e,{2T
    _^J\$:D7mBL,eJwGsJnE+2<=Evj_noZEhCWz3D},#YK_laaxXjmp+ov*x$#_Cs#JoS83I<{xBE<R
    ?\J2<>$eXE'mQsz)<I1XtAz+112Z3V;U}';1<}>r#DQVQR[-BCxsH@AIXJal}VC23e_+#D?3-rHv
    2uUr]j\]~V=rY'T7;$2osJD#2rms][?+*.lUGkS-z*K-z;eUT+O+zw3u{v]^x[;o+_E@5}uCmBR^
    /'BkusUH+q\W+<lmu\KU-Jsz]DnQKltvu5Ev^;<TX\e$#B3naQv~jGloZaevWX?ZX@zEA2YEQ+Hn
    C@u\jkv=5<Q{RAeUo}j0/O}Q=xODezJ{XLRluGv<YWj;JJ>De1sW~jZRWj7KEIH'GO$AQs8#5mll
    uZ>5^57|p3U\R6E$C39f;<v*QxAr[z5m\1ko&?^{VEE'WZnY?ECJ]MvA@=BvO-fno+ol>\XzH]3o
    -Hpi}i+}GR?WQp=kvN{7i\L1~W2WY3B901RJ@kQ*I}eD^R;2~1Di\zECX7+Y-rl-k@D-7$R<Y12T
    aZ]\TPGp1{>7$'(BX}uOU_asR=\&^kE]d#BEv!ez2Bu>@{X!r*[*>@Y;Zj7r}TrY#whR^\I-zI,!
    n*IE2-mXl'#H_3v~{nO,K{e?l_kna}<m'C-N5=X$]=2Aq*7n7VrV!_,nAcC5{}KQ?nDT^]R>*r37
    [a\oT_kT$<iek;GwY>w5*~N_v{v^z![TzlJ>V3<]V<3T,!#H^[XO2W5#zI_2oA'i^I+A_xe~}zWX
    ]!'zXJj<*<^u^A!;OW1YG^Zk,;Bsj3u#=<-4^'Esn[C=<{p7kwa_HXO#$+Zn]{RUww1vEH5-{zBp
    eZI7/*wmV\!'s',_D^kO\T$2Z2EY5IWKzVPK\#$m7$O?$UG?_l2Jvj5n=Rr@BmofHaJClrlR]O~G
    VwTxp2Y]U-U~6s-u._~A*&KCjm7*\*OD-@k^<BBHn~lX-{[7{BQIU}I\B_ITT\'a\@1V1B\;3Y]\
    vVHNFIOxo9!*<<LOQ#E_mG?F7HBEY\5w+CRTR$iA^_Ix?Ta#Vp5T<OnEg25jC2\_'^_#G)\{W^c$
    i!;E]RsVwnxrTa#K{JI2s]]p@7,,1exD;xexY1pOHm[Exe[7/o'EBvCwTQQs#\7~x2YE@OVWR)2}
    3x^3^uKaN2Bz!e^XOSK,K^[7T2<Ck}8GmAl;v+Y?,v$o,]zV===<+C-W1YB3e,*}O?;yj{+AJowv
    ._Z}~[HKU}W0j\R}vKu>BWVUe{VT~w;<CY1zZT=1~aD{[l7ivxi7aw$GDxwZT7H3*K_7xT]~GDRj
    vpaAj?*jOI,1H^}5^$]BnsCulluQmCZ@@jHw2vvzC_*'om+TVju!/{'Z#rr=$bp-<aW}*k?vo,[k
    \*.\aIJcw$1-DZ3Y2xaG%o[C?BK<7,aW~x'wx'[Tj1UV+7$5s'NITXn5uDnGpO$<\B*2O7iu+@\5
    n]~l!2z<H=Il+22VQYW=1xB-Rl7IRR'i7]uDlZWvaA$K_Jxr'\<^uI!UV<D;=TTEYalA-ZWC=XV'
    Ro__xk~=oj@Mva;_GoTxwa7+E27lX=p{EjaO\>{pO33]',@>Up<DPE2=;!-T'B><lDY\\#l^VnL_
    ~{*Xp2I.EC\\d@\!+!5Yi?QpikQ-]_B17za\QepaV+ECiE#,O@Gp#75oz*x5=IZ'>#'!^pCAVv[X
    ~7/<AG$Q]_X4i]wr[oaT*MVpK#HTV[vU\XCHsZ$j!'C#seo$_#Y;1T*v^C$_Iv#=k]Vmp+3a<X%,
    ^o,K5;{-Asu-C}Z.,ZC~EOJ@l>W*ko<+'K2rdr!Toj[C7LxXY3mvQa}X{BVo"F0=;}7+s7{p>U@X
    AVx0qOHvGsekn*8V#DOnR1'GBX1N\*['[X\suVe}A7{s0a-n=A]VpD3a^1Q$i|jW^V/QpEY2{5-n
    7OCAIQu3v}Dle*w_k**y;QJ$;DD75E-oax-Y@ej'Qa3u<\}WKBinIlXjC$AID&U>J[GpVT812Ap$
    23WI2a5BG_a|;jAe^zCu*Rsz<Vvsk+CxCk<?}<m^{a~<4o+eE7o~+K^sYk{akn<K\J<;UKjRY?1i
    @v-RV2I\]J'BYRmYCo\RWseHjVpG*5>zUx3BO,Z~WH[o*}-ZT&Wo>AroXeT1#+kwwaVUV2~'GaE]
    7'a}v[ZT~EY#T?,QTZn,ivsMWN^CDe<jQ;p2pIZ*n7QH3j.XG#HF_KY'Q}1B$V-7IIo-0CYwk0DC
    v-w_vp,w7m#l<+!wT3$#<=grB{B$*OW)#l\A1zA}2AT*5~JjC@+>__lX3$**sX7<u*'R7@oD=_j?
    tR^klwvB?u1]}X'_UMQ_7eIQJYqEHXn77oX.P{*z]JA7WIQ~C,W_wzMYX!3A[v5eOYU]72^~[]_B
    uA2aVr?7e5G7e[HvC~}k}R1a7}X~RC$mrv{DB^1<Uw{q'z+=lDnDxzz~^Bn2_iXsLsEWH}X^s#UT
    ,rx!o#1irQH!zR+vW5Kwp7n!\81}kaH+COWlXQ<r!32D2}GxHske?R>r#OM}vW;naWOBn[w~I\C?
    -~rO'sB:C$2?U*5<JAxw\sp-N#Ds2-=AV*z*KvrQXo]2>2ofe~paIrQe;Ql<SyzXlj3{VGE7Z>wQ
    _vB_ZQ{-+\1KJ>-=pnO2X=!e@{WsiG$xs-kT;zzeOw&iVrkP-=UvBVG;.Npss~'u*m,xCoExJYiw
    en_n}v^?a7o[s}];C'3AQ[U,[JcIuTk,<hBI[oB@Tj(SRUA{vzWxwUB{*$z{};Q[pKYEvJ]37^'p
    lXrnVU;[}>B7sOO!>pU5OW^QvaplB>HUX>v]!=G<^zz}o*?',Z>ZmEz,<GepQ_>[eneZ\BrswGTu
    epAIB=;u1Z;mewYEo^-[SlT*WvCQuU--e7\pQXe!__i1Xv\W}7a3HxwUY{TROJ{{v>=G+>7aRK[Q
    ?G25W}i+>E[xVdE,!=KT}]!E5\^x-CQV_Ru+ZT*?a{EH5@pp]#~]V[W*kB7E5J.U$=i]Ha?2r1U7
    +a[ejXC}Q{Y2per@Y#kqA>viwTzGUaW5;pJzw><5i1oVTXx>4}z*<BTO\*R!+]*7AuoUOpu!K8X5
    5\0QO=#nv(ZjOimGjrFn\>JG\vK6jZJ\Q\HBY=!nZ$i\y*!EVI#aWvm}K8KYQ5O\Q!kIoeL]!J[-
    '@T,cr7''=;DmF}W*V2w*$?1GC{w][EY5O/*EOjUoxxJV>7l3~z^O=avxa,x7\>rC{?w$@u:Y<l~
    -V@I^Q'l5><Uo{zxc7k;5nx$n@\Ww2IUVx}[$=I!+QQYX_2ER5TuEdkAQBwTXGv#QJQ#Ij#lnur{
    Z{EZv1O1A#e2eZfoo{UO''X#IR$pbGrT]_>oz\@>aZ>-ukn~_+${'ix_aO[vo=?TI-no[O}{<b;p
    X}Xe^}\?\1w+x5@T,]-RZ}=JE1D$_TFHTRDcM~T-eviB5}B$u]2\pxRvuD?[]v?{pM<->r1e@]Ex
    HZrsY}-\xBGDz^[=V23C;{~H<_r}J'pITsiVYlF^!x}T,vI\;~Tx=,'n53JD-QY=zm+pev}$n<A1
    O_WVl*}C#wwDJR{zYAw7->A<wE>:G'$OX-72zY{pA[a-MrZr$@wjnn&$wr;ua\ekE\xaC-loD5.n
    5aZYK{zQBaao-~Qyvel~RzIr*jCwL1j_pEuV<mY7D<Aue\{lZV!25D(g'@s'7C>A2,lX_B'1$ano
    \RR#-YA7Y@Qr-p#$!O~I1e[zOzi@>sr2\G5QC^T!X$o7*B;~_@>XQJV1IvvimTp*<YVUQ~GV!ox=
    0e'1$kUjT(}wJH^OKU-V?r~aoOIq2D?C3l2DVsa$~5'e}+n\kHv!pH3rIiaU.*rw5'[~x_\l2^HH
    st&=!e]$X;ap>3JBn35E5l?\Os{$#xuCn-YuU+VA^YYGUwXO_{Kz^J@W5Zp^;w}oCAN{oau5sTQ&
    vCZpIjev5-U?r]{X{-_U;l*^Z7^DI#5YbMd+G}i7?2vCKQJ\OZT}D2G[{ZujQiC4lY[ac3lD#)QH
    =J9^~{1'Oj=Iow{pZ7\\oYx7xArj1,2|rslu7l5_-=YT!j-Usm<Vfov1Z_u32oEQ=]wA#kQ'>5Jl
    Ce$@>:>RCRShKe3?^b6(IHEusE$\@B;;1aR[:ll>UEVm*7sRzJR!{(D@Gr~QnjLl'1+Mn]usxy'#
    JZ#BjU,W;VsWowC^A'OGY1!{leoR5OEC,_T{W$oK~T*m~u&z*5{xav~PwvmrYJ'vC)K>E^>EsC{\
    +lK^@-=EY@[;HQoTl_S*%vIH\Kxl#I{xn@51i'oiU=wDRx{*!QT<I'jxT]1VCz?5+gk5Bp]]l$#1
    ;uJ=p<mj+{V$7B*v<sRA7zrr;=%x{5pRArWwnDp63Hs-?H5=,[H!VO=pC~wp)o\[=-a_'Tp'$@8x
    ]EIAjmzkGApS=sQ$jFuxxVzrl7o5UXfoWp2$]-7yQuuW)vA7{>$#VaoUQ\ZUQjCZVEs]IDn}W^KV
    7h'ZaKz?GsQZvR!a@KpGa]AU;Hz2;EIpVwVZQGwa7WGC#>C_RW:U}oI[XwC$\W!y5@R-Er>C~w<x
    #757#wp?1_'Dq"5_@A-'\p,]2T|<Gx5CZVE;(l$AI1UG5@Y_=pgXXe~!*eY?C[iXzQz5e;W>x<zB
    BeeD'~Omjs\aIE=r^??J{57uHXOl{@Q@'T,#Vw}\B,rmRRmd^[zJ_C#RwG>ssJ7'[H<H7mwK[Xo7
    2j$ODX2=^HK'*x$E!vGXs~E>vka@Q\1RTnOO3\iB_AB-oHowQ,VU=zH[p3GYKea=._>CTWOjpCQ\
    UH{Wsy>5XrMG7EsY}k!^5k@eV>zn,Dl3e[BQ@He^$Xoc^#_1pswY7Djx++$$KR/$sT3BzAQ!Tu\\
    MGr-s=ou5+jp_-xA7+Ce$K,C1}x>rC'A}HGE7<ATok'G<!\rXK1+]DkAm\7l='pWlxT'{;n;uXoA
    W^d%TvO-2GQu\awD#j7;sElZT,!^yo^+EtAnv#{w[eBU]+<X^i~xkwOjTeC>D~_nl'y25D>JQiZ+
    A7eZTXBzC{']~7@YJwKl{ziC}Kk?+Y]ia,Q&a7aG6QIsRG*JE1#8Y\{sTCnCd%!zUecXQZusQ~Yp
    e~[kskrEY\E"z]BOVnYj:DC11B,J](LWv@oKQ<EjX5$,pJ@RWQ*sHm;~]\}"Ho-RIBK'a5~RL'e!
    o9sT7{xfw^kI#'<kv_K~~hZo!'^5i^s}WrZIBED~^sP<aBepr#p&:'U+Dxel'z3+'s[1'l?-s^RX
    ;3+AUsI}A6;=?5-aZOe5Uz:3+o1<pa<X,1+TRs+Y^+@m1{+*;[iaI'7*up>CXz<s?V\u$W~JzoRn
    O{J1G!OUDRHnXQXCX$X.T7}?(CT<C*w1wEIw~qljp#*e?3D_-sb#CT},O'KYYJmV$~e~V5H}>wZ-
    Rj+^o,O-U_kC>wo]xlXyOYm@l'~pJUvDx]IVzZ]Z1X-Tzi-B[Heo}mZ]Qia?H]]aO#z5rp,?v?o;
    Bja2A}e3KI@u->KraQ~?@R?H\=+Dbfz'Yrsjmni<uaU\A-a<mD.-nC_-1=3!A2]ZH}=i>72r@@<'
    Bi?RVTHJ^XZ55ZD,u~Yx[vw'-wZXpZ_lk[zTTBTZGz$'vHzIi>C;a-$-71r9Ous]lC_#ZlxJm,2]
    t\ml1RIR$8>\rnA\CU1xQ'#R7i*vu\DW}}x]CYTpW;VE\TGlYE,~$AER++73R77^V?@a>K]YkXzO
    DR#x3O{oToBG-7Dw+xB?Op*1?APRR<=s~zkg7i^U+|:*VuswjARG\CnHz=58z3~$In-=}a\@a7_1
    $$Hx(*<V'BwwJ?+[W$O<zn[,Wq8H'{poQi>pm@+;[J~~=a+2eIzj+RC3+2Q,>z_WC5W,;H!AwE[]
    XKV)'H];pxoanaYIo}QO53'IQ[lEvk<7O@zHGHE#VLIX+=|$QHwi<D-[WC$p?=1pea+B,Q+gIKD$
    &0~G5VrBQO$GOipC?GvK}j\;>IQ=C$Jlj3_Yi3~_5-D[+rG7D3p@W^B*m}R_u]RTp[Y-[;rHoexD
    -oA7@IfWY9Xax?3QRoXoOE,nOYQ5aY'\DkKDeG,kxV1G#vBK\r#EHr2>=\xk*C#<BX>7j2HYK=Il
    >1/~-<2axUG@H++lI'vD2J-]sn'w[DZ$3\xL^V-!U{!!C\pB_!xA!aDj1s~$zvx~hiH$Y\axEZs2
    >x}Q^BODQJho|aj]3I1H=@zA?2UGJHB5{*QI@s^1~7Yu@+oJ>UU,!6zuv+F5ij?5_km$T{3HUVHY
    {Ye-QGWV7$V[9^Kn',nJ)3IArBKe*A[lV#o'-IfcH\\udz2K$z'$+eJ[1qoaB=;],{^\x2[I$GyR
    kV\-O}BhYB-D4e=p}_mT!k<Yv~]]VmIVn*XpR>_U,5m$#I3^l7n7!@lnUL1EWz5W-QqECH24<aD2
    45lzx$0!lvR'Kn+JCk#1*TulY1hvsI}nCXWC8]u[KaYI>o{_GN6,<a#@-*lDu2aXouU}CORja*xq
    QFh_n5-hiR}=E[i2W51<n+XjTt>zEamV7$<+7;IiVVo<JGevOA);BrUz?AJ'v@G6Ra5OIWu\mR#*
    }Sd.'UlG5TJmR*13_C-[+QR5Gn+mj~pk_R\l2Iv]=,urlo#$7{OHXUj!]wvazXX?CR5[~[\C2-uC
    QX=T3[QUI{Aw$FVz1WEC+urjCxGkn^q>O]G)g8sVH7?pIVx#R?1,@[H7QYA<,WX\XQE=$~B^on*A
    TR|N's7URQ*^;{TYy[}+<~BA>z=z^8V^7A'7HRj+Yp3x,rZA~5,^[3P!'$>u_B7kp?w_ujl,D<Zw
    C_!x>@5n{,~Ozj^kQ=jG5Olval\$XZ155*x;RiuiG(\|(~tjE@C!$'rz>A3~UJ[Uew#X1*?eOn-z
    Xxjk=rkuGjlyKHs$U7Q[bj>7G^\U<ojk_]tEr+U!'+RF@^Aj$<T=],!Jre_;2};7V,'[v4UUeJ,+
    $
`endprotected
//pragma protect end


//pragma protect
//pragma protect begin
`protected

    MTI!#plA{Rz>H$B]xM0<ziGV[C3^<=$ylYIs=#l?K7"w'^<mj'mBOM]=BiMQaVoW,^==zAK$u;Jc
    NB2]+>YT}aap<+1$'Q,AmOoXA31,['>Kj^-1V-D3]+Y~z=x+=1+Bma{}GQCe7^{1eN*m\n~=JRTs
    #pf.QOVDz]CCw'\#N~R#_-UE-DiJp{{>X4=Qr1TBw7,->m#\Eiu5XOjG,[=+oO'[OJH7KVA'RT>[
    @rOxz?qG@\Yok[VV~QpZ*uY^YzVC!Um[~JkZT*T!jH@vp!YI>,^NmB[T',@Z7*r\<YEr;_pKkD5U
    jxAG1DZKI#~!B\r]LJ(wz_XGxunq|(*nZ!Bs@X\,}Elrvm?lQ\$wT'^@XB;E*#Ex?=HGz*T,_Ji'
    p1#*rs^=H\7;$D;j=~Br5TGXH_ov'JQQIsQ\KIkv'<V3am-w<Wup_+^*}XnVHZr]CxDR'!v5_J^i
    <{nV;oo$>x-RCDZUzVGCV}\5YpCR\[jCoe#DoH^C!2*-<G5>!@o_J~EODB+r'J)]w+w/*{]GIw!@
    \O\]$Oxrx$QIT1w$Z<@~^VXo^@D2D#luy_R3-pus\lRZk&v*CZia-2Q.CDkn?15pmp;~uVGn:rz<
    5UjmIz?CD4wQ]_TR!{WlCEklGAi[{,H7{x}j{]GEW$'OZ^vHsXZn$@o^<^/!XAj'+]Q&{S*2-Hr,
    VzX7U^kTn\G@$Dr**GGXCkI^okDX_~<rJAXE]XB$ZJzK-1aVj\V!m,1Qvx_<_CZw-<V_K_\,*u5J
    'XEevQA*;G2T}^>]\xp-\Y@OelE^pi1OR,&>soK@=rrolQ]Y>,}_]W~WYHwhFZ_]a<GYC7u\pVxO
    **oz!&[xXE.o?{Y&kAJ\Rl*39p@E,lr+$sYJ-VK\n!O*x@Ee=<>^;>GE2Hnje#>A!5W5AM-wj#zw
    <YPI[1kz}lxpYk!]E,xi^?Ex=Q@K1mR\HvTE#a@qV'O';{[rCYv$pD@e+<}@Uoipo-u2G/YGkpw,
    x'}Z=a-{xG,*7IYOvQ$x<Z0TvOT5>'uz,ikVU[[k<Rln},*jxnDpE?[r@_o{-;jEa'KD2aH{[^WW
    *TsprGj6_>]2@O#}D={[v!YBXRDmr\kUIz[oIZHXdIo=$3euDDB=EI\I[^A\ZG?rXxe~vns2A!nl
    ky^{n!CaV>SCrv1Yn5~wXA=MG\@{C]o$}@Y?R2*aX'O#DunB[Jr$:wsiJsCK#D'IHaR{<BuW#c>5
    ]W*kZKcdDw!;mY{Vsx'<_kmYD>JH!-nVq[l^,532}mV<wCx+}sez3@<pzN|Z+{vn^Qu7KmTox{@K
    EJAJjAx*nWKQ5lJYx!r];T[YzA]I>VT=_Yv;V\Hr2K]woo]Kl~kpwrA<pXQc!\'{3wH3SC}1r)xv
    17ElBiu&2r-[C+Xr\CAl>lRr{QJ-4e{'lk,jUzes@V3pV$DZv<q;oRXOYT>KzveeG~uVo_K<]Tj9
    }Z=W92XuT_GK>Tvz3+eOlYX[vsR]-!QUOl{nE-{5+zJK[!$!zjJo^[^wz<}aYY5'@UjEH.f\j$R3
    B@>l*3+zDp'U[$@HIKak&e$JR2XGCGBi2jJEBzek_{B\-#SvEQClZDI/WV#O]Y-I]2;k-U]mb5#2
    Ty-'W?cQ<E]\[G#=ls]+a3l@ri]^n]3{<Gk2BlYy^HEX_'mJ'O3_}iwe?r+le$DT*+OZ>Oam)EA$
    ?={7ls#I^wG[#CIjo[^7j2]@XtVEj2~$CRm<11Em]vvRlJ{'BBO.'3J{p*=<-CiJ7I^HeWepMlTo
    -w$5*IL5aZr9<\ws3e2-G2GXOGwk{5\eKDiZl?YB*!E_B!B+J=]wGs,ipur5n{BE$@li~s!ouCoX
    oY?--wa-zlV*@QV_4>Tr7m><38eEk]l5C525[A~E+-xOO_)m1#],Ao!_s}j=[NG}\<@$m#r#ak[{
    \HTT^3*5z{I8UE;1!HxT~X}W$]#}7\RBDvWYnB~GwwB<x^UKckAO[ja+_G~vnYjpKE[}}Y}Z\}JC
    mBIoZq>r+=kDQeK{^3=[#-n>;lCW7vZTu+CVGWj9SzIBRpZ]E~e=pvaCJLJC-;?R$>ZOWIJOwDR[
    Hk-x<+Zj+]}uxWe;J]ne{x2E\!+7{>GH+uop+!8{xzVr;m'>Quk\13CZG@GcA5+nC$=-^ejTko3^
    'Bn,wBQmeW+p%oCQ'A{u\}n[wLeOWBnwe}@]2uO.iz>;)D*!,<-WC<}Q<y![{${\3EPr$]^lsiXl
    !ZIIG@arpmo5[MGY,5E3>a&Z]+Ra6l\,O"L['sK?aYRvCto#Hl$;*+<T$<>X[s>13ke@veC5X{gU
    Uo!^Dv!s+RQ'^V7%VW<wI#zpo7$XB\YV;G[xh:JVHEWhUQ*^DiplBE*27GAVEjpCCI]rVBTKO$?v
    kB#1Ou3Hej>k1#vBvsAnbm,XUo$?[f?*kjkA!*5K=G<ng}v<AAe'?z7IJ__=ns!~{VAa!n85ziw[
    ;UCv~JY\A$KD==$o\]_-xH#6q>CJokU!2@Y'Rg-Q<7R,TTx(UwxWK'?]TlJWKoG@U{n,BE{D,hDt
    ;a!3JnYUHQjr?G;pi_CvQ'[vJ=D!Xro'<-^RGLBYA#[pQp\v~<)63z]{mG'HL+RXpEQX#]@-Z~YJ
    C"'YZzAX7-h*D![I=jW[}sRnY^a}piJ@>rH+n{kf6\w[2gu[UlkRGl;UH5BZ!EIuEZ}aavu]7a/}
    $wU?'11Y+T,9,s}HzB1nKw+@kBjoO#B~{l[?z_j7U5zjmDa2w<QW2AekAwpm2^?{JIksaE*5UA^U
    {^ue"e}<Q=V]@1!@YIu\~[E\iLLCTEl=s-Y9:}[mD5_<Uje=YJ5<o9-<Jpo+YX7H[s_;_TYzR]rz
    Hz7e-wr^|[=[X*IK_x^+UOvH3BX[EiR#'4};O_I-]JW-KE]w7=W{2zC-Kw'H_}u{+~#QHBj?;5BX
    p<OUeV(pCrxWVI$H_=+B~Q>9w15#DT<w65|^<Q2awvrEJ!!-a{Dn+_wb}I5XQ_[#su=oI;$n#E2p
    #j2p:78nxJxjx->BjB^H}v+=v2*v1!R|j,<C7s'ial+s31,T5-J^Y\WVAelTIlJ~QXAJ3$H]aV!Z
    >BpTo[AlQ~u^I/'n>};77sO[Kw#I2wU7<k;+Ku_JDu!l{J><lRh=~oZ$z};zQZJ,ocK[!TBE=~^v
    HAH{*}>X7@r/Q;=5|j~r1}'$u7vsn.'ZZ~~e~DrGa,R{oW_;QGsoT5OA&s<<27apa2XsHie>7R#_
    zIQ>\>=E?wC{p{e'aa}RkJRv'oj@<gmB=5'\unJB}U4k<[o2eW<C#I{5wez1>>l1;IOCmX+e=JR-
    H<wOUJ+'-B]f<'}2<D]uE\wo*oGR?wW'QB~^[=rRY^3,.*[D<k7k3u7$IA\~}zw$\EC7n=s7u=aj
    +ip@A#>@I-'>3~=R'O#7uLwI;$ZsY\%S'H-^{]o7>{u3Fs]Ds,I@p>==v\\!HFkB-pfY'][4xa-o
    qQms<xue}2]~Z=wm?#z'oN<{Bkea{U3jYUlKAvx2o~m]mEp]@k5{+ewo;aF?CsYvj5D7]BGw+A_e
    iBZ+'@+~,Jr#jkBO<V3RB\2h$wD'_lOunzi+GW>s{XTBmUe~br_$2&h7QH>}*WQ7@$=qWn7'w(E$
    Xx~EAUkXA;mUW7"^[ITwEK,jUVRv?={XY?~*ljzYB-\HUT,?pVC?^m2isa3*5opKr11.*j111nV@
    As[}I1\wVW7Xw*T?xB>~;pYkZH!Z!}=r<r5-lK;#!pUed,{nsWU_{d1zwrx;]Ue7@wGY_UQ~uGn$
    nWs53<sO1=5a\31UJ!Ej1U2In}OiCV/]v![5*nm-emlOX5Op&oBKpCnsux]A_xU3DN=Gn{DQ_a~r
    p|+wVG'+Dn1m~zA,Bvas->9ZGJAuAAuW']UPI@AumQKG2oIG=eKCv'ka[<IwI\u]e:GiKDrIm\8!
    oX5G;-n:vowA1xIZToG*'lUwxmR$$'uVY@<e]#{*yw\XO{TOUlo$iXE]lWY$VjG[*;U>\Y\GRt,i
    lev2]{\1{r1<'k(.{-U~'vVD\?eVIx3$WIIo9r1r]*[+l1x$JkTR~QGou^zTmMY;zaCW*Ke?Q55?
    _1$Km\>qUBx~]<\U#j$!Bi'x>XU,z^DWiDxDbDHevoi-jp_KO*?2QQko^b#DrnuQo>_mG{UX,r71
    p'cE>1}m^eT\Kr*K\$U]eRT}pQA]XEpzQ<_}^]3--zvI3,aeWW}8~A5*#wO7oZuwjZEVwCI1aG1X
    DCRn]<+Y9w-[V$+jsOq/?$QG'vO+-*o@eYA1|f_kWJy_$v*@7<o=\\T3r{Uj2+j:XGmplW~Q|3Yk
    p<B<+xQX{V@e=.=K;xzQZ#mHpOr^xBL3lr*p2$zZVlTOKCEB-$vSbr-~DX{7A<9R<RB3HzC7k3=T
    VkJDwlW2eeVd'OxOx@D#9r7JW95V#kL\D<TGYB[Bn>X=GD{9])M}UZl$K@AVil<mxA}x4eC~H'xn
    2sZEI0l\7C(-Hz;W=G!XY#KG$l{nQpxlHaO~aW}s3=T\u=ag[]>=wGY=a1[nWvEpM*Q'-'1Y!kpQ
    C[]W7CBz#4x#Trza_EftI2s'Ip7>O?7HO^i5pK!~53wCf7[*ovKBA7lHYTV[eB@o;Xj__U<Q<I=7
    o<C[,,ZO~-zR=2$Q_Rl@z@axzD~v!*G3Kx~D'3a>xlV{^+GeC]8Wv-=krBj?Vjo2VT~6:~OAH?]-
    KsOK<,*#]o*EXUE7>$y^^R]j$<k3<QDrQ5v1^EXenl-2TEZ7HY@^JDWk'=B\l!2>e}>xNtLA7;Jp
    K7W$#nj5'rDmvH\ZOR'<rCXpWvwc'#@C+<eak{O$7Z3IHN}=OKvi]OhCV{\@_j-3Ql}Q!_]}np?\
    {2rnj?vs_7<#-!;r#QR$eRxgn{Ik_[ke_-QHzQ$#g{{~nvj!AxL+^]U3sQw1>JKx~rI;CIY(<*~$
    ~n3$Wlm+j]3vRsOuuVRTW,ATfp;[26ZC[lDaUeQiY}xmD]C!<,As_-@D[ppxAA^{'TKY-<3z<*]B
    #w8:VW,^an$vZ_i'G\O5G?_e./,Z<znX!T^QKkV<l+_v<OTVo]$[xJ(~QrD!{Tu4B?YT;jnTOX!$
    Q7e2JrBG_U_;aIa1,I'A_Qr^2'na\n<Kxk7])52mj{B}Rp7{YZj*GK*{,$E>@f8\5+Z5DpGVHT?s
    HD;n<^wx5DnUsaWAz1E9Y\Y\lA^w,[G=p^UIQ[p{IEVZi=_5uB5$2DoxKTV^Cz;EhvC0rAXk,QWO
    @C$T&IKXUnvz]\7[=rkK~rEaa;e?!BjXB}7}p[=]T6Kse7u-n~B;<n<IXl)<pGuWv>;[m{z@_oB5
    'A^2zx}5+O5>[D>k+2I(WjQw4h\i'^5IE'lj'u)^C-1LorBVDs7^kpv?ovmTLliVsurNW]?I7CBC
    EE<CeaTmb*Ei}\~p'}.E~U#,_[<oQ?]C*5r#E{^W><~DKx+5}IK8YR2r]>Cade#Q]lRIZIm>7e1[
    '-D1-Ts\ozOB7lJsU[,@W'~]Cnl3,p*eIBm=ZVKXu\\m!=}CZ}O2j/mQHa,W@n7uS$YY=l{aVezv
    jI?<zEju'2OwA'O#}aT-3{_Q~C7\}OJ57uOas}r+rYlO@JRlZX5-kQ^r^/J1*Gzw5QU_*7]ZQ1tJ
    7]7G}Jx5D1Hr*~n*1pT9TXUTY-1#zpe5Ev@\$K{\W\~__+72:GRAV!p{$R>-HQk7]O=a~^)xO;ZH
    ATk$]A7p@OrVvoZWEoY#UZw|~D~Ym^Er1H={7>BOx/EBsp]1{ms5=!kp;\TrH$l7Z{4epDw|I3ur
    HvTH[?a,oxauD'5'2*[m3$Q?l<U{VC!Ve@$w0kopr_p7pX_XoyATG\JY1sX*7I_1wwB~O]GzEIVR
    <z$J-G{<<1&D~UT!l^!k[$ELloJZ5[{_}=k]-<HE;^;$A_<Hr~,sy{DY]CzK=OD*oo#AG__1+x!s
    aIm!o[Ha2Fzi{-n'Z^lG-ROQ^-\XAV65[BW_o~e_mOV(rD=Z?CY'*WR]CIx2OpuUiX_#a_j@$#R*
    N>H[E$VEOj]#m4\!!Hi[x5AECI_lm1U&BoGfcR~+EE],XM;Xpe@Ou=xH\VpJ\VzZHOsiu@vi3<Ii
    eKQ?e;nGX\DSW=!$}eVxwI-HxOC1}lk~21Q~BG{I2>+oYRx*;pl-,}RY3^k<'3Rp$NVsW#55XTxA
    5mm^K+MoH[+RE-_53'T@Gx;^~1OuG-Tznlrx]}O,TA#?DlUl{>xfWw}'*,HmwXO1W$jZenTzYulo
    vj>J_On=s;*~>Tu3\xQi]_U,$Y]m5ere^QR^pHRK'[Ax$OQ{ExeCppK*[G\ui$~3_--mX[BVC]E#
    =?\nIQUOpxp2]j,T;AHU#VE<=]_s[k2vI5Io,Cys#]reDeunp{zG-*A2onY;s#kT,exei\K*Rx,_
    u\{Ol1vCYZG{lT}Zrrr^DzK,Vo@YwUu$;xR7o1nIC3K-7vJ@<G$1uU<}2wJ=uG_QW$ZevG=v~}ai
    vZJx}7rC$^\i{UG'++l_BwV;G]@wYuU<zIVOl{py)2rjZ*DCm&X^<$<VE}wl7{pa'-KYuU7islzk
    RKEWvn}5#p,I+V]Kn1SLTQ7HJRju<HU>^@Eo#p5]B_]jDji7Ejp'Y!n}#*lnRmA]=GIJaVWCZ+-U
    mAC'xQsatx*>'C;G1k]*CUs5JHDZo,_-u3RJ=sWIC=<~Te;s$#>[B5ZXEmsG\np^-wX'mn>33~j2
    7[=vsUBpr=msn[^*+6u\@T7X@U1oT-vV{,?5@eI2I$)BxBv1I1_wzaJ}i<V^k,RQI+Y}*rQ;,7H[
    n;X>_l]Luv'YX-~\D>wzmx7ICt.{-jD{+Ruv1O1?xum<UX!EOvxIHnV*jJR@Vo77?Hn%laZtaE]]
    2AT'woo?,Ynex7'15o#nLZ,Gu<53'zAX7X<a^^B}a'*sep'^ntB7D*dj=We1u[v$TAK\g'=ku_7=
    jBJDG%3{<\1Vjr2T*?XQ}_k>WB1xR2C=U<d5mmvW'T{@n\Zs*TJ_r!zl^uJ4o_HUY'*KKwV;!GDK
    zT\>~>J{VxA$e#*s\WD^pk-llvUv#IQ\J{];mXXasQYaX\^{\-2xvkxDK'#k,lJviGx{lTlk5XEp
    ]_C$xsp<#CGjlTG,aE^T<B_;+\>3$r+mU12j{YUo'*_r~+]@$WE]Qv2*ps~HUvCCR%7$>o-T-}rX
    REs{D$V+-YUpuYIEmpCinIx=~shjp\}BA-lfMvZA_vlIEEi+mmxCvEwn_i_2]C+ei~\sll'uZopJ
    +K_QT@o$}pD'-jelpc[kpTI{]+AUQuK>'v@vwrz^3$3Vj,3\pwjCA?KGJV]@sJO3EmDYUuzI$rv+
    zIkswxO2U5/-QWJ$_Q^,o=+,o]@q*Io#R]l+1^?u*$arZ[xiZ^<HmNj[lz!sO-pZDUGB-?LR!Qwv
    =BOo3X#BX3]u+3Xk\EuO+omw<zuKwJ[?*7*eWO1*}E^,";n-RA+-j$?JA\~eieV[w@[Z',Q]U][]
    ,N-UJ+}JDk25Z'!nI1V7T>Yv_u_<^mur_wevj>DRas2$Xo5}C[z'j$_IHx5Ox~;O#?wei1#\wl}a
    \{^XrkCa,[ABK'wIAUD{]!BJ-E!alXHOIEOlQV6+*Dsy|Ue5JcTVroDjXo-AO]k*U]~+U#ZEVlUD
    3eRZxA7sHuWjw!jK5>Yl^wm<\25s}uv2QjVjwR9BkE=>=z]*nZv(_;D[#5<kWjxrd'^'2;+v]^R}
    w1WRAmI!Z]aA''OOkqgl\T52,A__w__jx;*D_[T}^;5T^{{bCWs]Lxskmuw<sAeD{TBww3$DEOwH
    m@lGKW>_2^+m*F{OV]+V*5ZI2{==T,}7opZY?T'iZKBGXw
`endprotected
//pragma protect end


//pragma protect
//pragma protect begin
`protected

    MTI!#kGrlk<Drn}a\PJ]iU>oEAAwTWyyl*zn=#l?K7k[uaC<HX'mBs_T]a*>y(;HzO|!'RiLI+rK
    ?T3#vHARvjk}]irz!w$wIi@DFzx^QI}VCX$sD72[$N!U'wz,imuasUW[~*}#rmPwaZkaw$xz7n5I
    _Bu^ao;gHXv3}i]J])E5AX{s@=T1@}BV+_Bv3ZaYv#+&G7<KoH$2[7@>S,<W_tp-~^rC+;2rCILo
    ~lQO\z^TR<5*z#BQpuO=AQ=XX17,a_[,@]**vGW^=@rHro?T>]s[i;wwrDmxZxEHEilOG-GUAxO,
    >G_K+X}OCZUxuC$>>!B}7p*'<K+{NXaWJq^aoRI?zlm'A#glgYnHW!TC<$!D-,]*,/_]Juh2a<{1
    O5_l3Ix5[K<Ts*[z$2sCTl!DRRI=B{uT*}>sVAezcPrTH;LBG[>QB-[[v$@,ieu=2^u;vVv=x\V'
    R+BJX!]o23*{jE7_VV=RnA}eY]mH>'m^7\WD~}J~,mQx>\3pY-u+viU3(fE.mT~lEiO+7$a2IHJn
    ]XQ@QVB^1#<k2*jx[^3@G3t-UA^rIE5QG@C(ER,^-sp~+v1[AaEZZr@Ce?lD~^^E!'<,onHpz+z*
    C?B>oZm$|}}ZzspK;m}']UGGQgpmYQE}-nBmrE_7iuuw$=$EC[<C53dc77KZhrx!e^61J@!rW<Y.
    JA{7G_U$FeO*$zJ^T]sW],YXujk;o1~I\#GYaJw\'ns_?]m@so>Zkl~ROYXs@]^e@&ulpkEm$YVF
    K-2[s<wCW$-}Av3u[rE!q1:l_x1%mU@awxp[\5a>B64@O$J#}^l*G]e{GuVbl?+s\GR-~II2iX_K
    kvuKRRu7O1r[Fq\UzZnDs]+j![~5EiF>VK[ZDX\WGA]2OIn}~!sa}Cv>{[*H]<!!aU@9|Tenu$Gr
    {_v$}[<R5t!CVpYVDeWQp#>j!<XnD,D^rk~{A1v/RAZO#}-BGRi@jp1[=*lGxks+1Dis1?Y[B#GY
    K7p*^?zm$fw{>zz_BoDm>T63X1+)Da_@a__w}{QUFVn$jaw!<CU5Kpq*=<j};vs#A1!9$#Zs7Wp1
    IwKlLI'IBEQQA#$UkQ^VTlyr^s\En=sw{Yi^Bz>Xwv?}<a=z!mH%ECoweZHT7wwel@CAl'sD,Ou{
    ~<H2~si$DtIs[ZE_OBOlOHo5UY1k{?r~_v\WAosVe7k^~]3$7<'xn7j'KVKrVTwCCusaU3+I}>~r
    QACEkCeh@T'Xe=!XLmV}^{Aj7DW]^CJ{7Dv$WxX]mwlm@,BZXmz*<s-VBT7DBUwxxQ!D[o]BskCn
    ^tiwH~xA]E=^J\iT\DKsRI'O{^[I<7eOjrzoG?5$'#5nA#avW_oBH7Zjl-zlXYrupkom7R}OYOw-
    xUwQA^klekTp7\]*3=:[\T\~l}=F~p_Jrrmu~}<rCmA=!eAU$C?]VuYHw+<B}2*Is#Ou>1EYE~GK
    [,nk}3Q2moYB=_2p#x!l[EC!rlze2s$a#7@E>9[@wVr2QInYv7U][s-aA{ix=w-rv<6XYuZzj2Dv
    ^A2$eT3WVz$GK=3wz!zHj@<}rD[ZYxK=SB^<GqV<5xZN]7T'oio^RlJZ5T+@[i+I]VQ#HTnmrBuG
    p}??<\;AIuxWN5o"]o~Y[JCukv;<JY{=z=BIYp?R}T~~snAK}[nO<{{Q*Ga]orJ*l2+]uR<*++<R
    nY?#E\2\m\jKVIG[RDIs7aK-Our,{jIDIYHj.1me3e52Y-ValEOKv<eW*=o7;lkBQr3n>E5EEIsG
    RTV!3N7^lkAUYu0^o{^5'?2t?S$KYGKp>k\Y}o2D_JpGzWm$3*p;l<Qvra\kTXlm~O@}pO=#mY_p
    U>I1W=vGs{{+R5naGIZ(=U-Aw>njxV!nTeo;1uOsw*m7gUxK=pa^11O#-]nBGr=-JVG#YvT^<f}@
    +Qe\lDe~R]}OG!m<GW*3nQB$T}YVs-IGaJ,m--<$WC2YmYIXJ,X}H@_55_;>z<EZC@o?3p,R[=Ck
    7RCJCF}B>DT*?{#eKvmem]f-{u^/=1]^E#JsRYe>$]@{Z5oTi+E!X<-~!7Z7+n3kYj~Di7E_W$>_
    7@OuQJUV1T$jX7}z2'!nMCn}3]wHUoUl'~GV]NpG-k+Cw#YkAR>LT}ZoS/nnz3!wj+[Y'\x@{{[-
    '=|h,&P*5];=+Au;C5>QA++4D*r151r>|qn5~'WR*@T{Gu[p^R(B33!&#n_XvYk[X=wE;e'Xe|Rk
    E}mTExO{u<52AxUT+R'GODoowOGm\-<[DGiTmJd@+X_G#E*<,;Is[+?9Bm][lls]CCueEW^i{5\O
    Y?ZQ~7s5S\1><O+vGHvGkuV]B0I0]\vJw7,2AA$sK|Ik@w_e!H*mO!^mziz^k~TCY{Q*!}2-*IYi
    QRx!T7wriXXAjO;+3VRVVuD#s!|C-Y*iY^rKA7ocln^OUIA]Dqa_1BOW*k]v^T'[BC=pVuTQQ~5_
    C=MF*iEl-,RHFu-Kkfej*RiAYEJE==E7Wux?}x=#rVzYnm25g}Kump{$E~<
`endprotected
//pragma protect end


module `IP_MODULE_NAME(efx_mac10gbe) #(
	parameter CUT_THRU_STORE_FWD			= 1'b1,
	parameter INTER_PACKET_GAP				= 4'd12,
	parameter MTU_FRAME_LENGTH				= 14'd1518,
	parameter MAC_SOURCE_ADDRESS			= 48'h0000_0000_0000,
	parameter ENABLE_BROADCAST_FILTER	= 1'b1,
	parameter REG_WIDTH						= 6'd32,
	parameter TXFIFO_DEPTH					= 13'd4096,
	parameter AXIS_DATA_WIDTH				= 7'd64,
	parameter DETECT_LINK_FAULT				= 1'b1
) (
	input  logic		mac_reset_n,
	input  logic		mac10gbe_clk,
	input  logic		init_clk,
	input  logic		init_rst_n,
	input  logic		PMA_CMN_READY,
	input  logic		PMA_XCVR_PLLCLK_EN_ACK,
	input  logic [3:0]		PMA_XCVR_POWER_STATE_ACK,
	input  logic		PMA_RX_SIGNAL_DETECT,
	output logic		PMA_XCVR_PLLCLK_EN,
	output logic [3:0]		PMA_XCVR_POWER_STATE_REQ,
	output logic		phy_init_done,
	input  logic [AXIS_DATA_WIDTH-1:0]		tx_axis_mac_tdata,
	input  logic		tx_axis_mac_tvalid,
	input  logic		tx_axis_mac_tlast,
	input  logic [AXIS_DATA_WIDTH/8-1:0]		tx_axis_mac_tkeep,
	input  logic		tx_axis_mac_tuser,
	output logic		tx_axis_mac_tready,
	output logic [AXIS_DATA_WIDTH-1:0]		rx_axis_mac_tdata,
	output logic		rx_axis_mac_tvalid,
	output logic		rx_axis_mac_tlast,
	output logic [AXIS_DATA_WIDTH/8-1:0]		rx_axis_mac_tkeep,
	output logic		rx_axis_mac_tuser,
	input  logic		rx_pause_ignore,
	input  logic		tx_pause_gen,
	output logic		tx_pause_busy,
	input  logic [15:0]		tx_pause_quant,
	input  logic [47:0]		rx_address_filtering_mask,
	input  logic		cnt_rst_n,
	output logic [REG_WIDTH-1:0]		cnt_tx_frame_transmitted_good,
	output logic [REG_WIDTH-1:0]		cnt_tx_frame_pause_mac_ctrl,
	output logic [REG_WIDTH-1:0]		cnt_tx_frame_error_txfifo_overflow,
	output logic [REG_WIDTH-1:0]		cnt_tx_frame_is_fe,
	output logic [REG_WIDTH-1:0]		cnt_rx_frame_received_good,
	output logic [13:0]					rpt_rx_frame_length,
	output logic [REG_WIDTH-1:0]		cnt_rx_frame_error_fcs,
	output logic [REG_WIDTH-1:0]		cnt_rx_frame_pause_mac_ctrl,
	output logic [REG_WIDTH-1:0]		cnt_rx_frame_errors,
	output logic [REG_WIDTH-1:0]		cnt_rx_frame_received_total,
	output logic [REG_WIDTH-1:0]		cnt_rx_frame_undersized,
	output logic [REG_WIDTH-1:0]		cnt_rx_frame_oversized,
	output logic [REG_WIDTH-1:0]		cnt_rx_frame_mismatched_length,
	output logic [REG_WIDTH-1:0]		cnt_rx_frame_filtered_by_address,
	output logic [63:0]		XGMII_TXD,
	output logic [7:0]		XGMII_TXC,
	input  logic [63:0]		XGMII_RXD,
	input  logic [7:0]		XGMII_RXC
);
//pragma protect
//pragma protect begin
`protected

    MTI!#5UIeHl!]BCu3Wes{C,\5Ie$We$3?1m[1=@oe&}"Yj,E>=CXmH3rl}Fc&;_m,=\W?j2z<<'a
    nN[x$+>*#^U1@GFEAQWsU^rf[b_dV@jWi${E}'+7Ph}_xUkV$}!{2\fO'}],5'zeE[_x*R@ZTUp~
    aW=A]WATX'E*@U[p?lX=2j@^O#a5I!El#$wZjXpj'<@BBlzKDV@,nZKD5w!}X,[(oke~sp3AoC7w
    [XYkj~-Z5H1owUAH]Wz@rCH;RWvK^ne'EeYo5^Iu2IuHnr=EXs?Jb^=por!7kCC[RUO$k]QRO3tw
    w1n|9Q+CGr>=,Qe!a?7Eu*{AT$@e$ZCiH>zI?1C?uZx}7Eo--IIoiS;D?B1vnY?UHscBnp\_aJX3
    *}*_GWmY/BGJ[]7JW'2KE+1;=UU@K(s_zX}G;={j}5-Ux*-x>_=oweI@7i,eX$7B1;m=ee_RxZmj
    *ji''iUp*>'V]pIDu[EKC]Ba*w[=BXavJG~]{aSvK~^[Q>seW;Q>[XIsI_wj]urf2v1Z$7UQ?+Zw
    On~AtRL'n5~xCpv8oZxik1mp=5vz'Z{'-1*uVY2*41ll#^,o572IrY?n=->;TRK{m7~COTO!l$nC
    V"YHB!.>VOBGD#_*[7?RoATR2s@)rm+\Gw1'p_eKrJeGb\V#IsOe{=;;TF|[~HZyf,}eshs'W{n=
    r?C,wQvwmROKX*O\s]eGe+2l'}U}*HpX-{7DWk1@!Y>^Y=v0NBI*z!1$WZQx]a1V2]J_W_vmE:}+
    15rj+?ej\]rCsVI'QvUD>'GIY$B!rvKaej\ou2D[7#%"u[!KTQ@aYXrOOxB]:2l@W][3;o<nB-V?
    BsQV7;}kO$B}s#zHQ=Hl;,Q{Wdon[Y1TYR+QlrwC=$eG?Ue72z*T+sIJ'UN\+z<r2[lZDoE2[@v{
    amauxnH_t(,+-;-1<Qr2j_z^aBDQAzX,-awI\lGD;Z[>*rB+]QA=Xj~+JZ@A{Arzj#]'_AVsI31v
    Hl3za_<$<kAawKd]^$rQQK}xCn<!X]\?DnkE>zxla@{[5r,$OTZI5~XB+ZOJ1Gl*jasQQVuC<D'E
    M$+H3\IB=>EzE*1Ii/$lT${a<?!oQZ$wVI&uxnEZ$<?[]ml'QO^tkXpHi[AXi-2@~&T++Bz*Yz,-
    VDaBx[7OCTi*,p<1>\VQa*^n-#p\A^\^]Oh*Q>nli+=\#GQ+O3?%1E-_.saD^\cWpEl]n2J'KAju
    lB~R$@K3=n^vF,EXU';Q=WG]Rf.V7UBDABIG~RW,{_i3s<umzQ25b\~Bv31DxeR<3zn~!lx'ZXG1
    KQ*vR7J2[|,AY[r\5D@'?\-X<1e$lmuoR='3P2E_m^W;#{{O+$-UXtnVT=H[kW{l!z?Y=p-7Zl[J
    =@<z+?cXj{w'uWwiw_[DWZ2bECUXIZOWpE1*\_apLeKXorK7@E!Z5_kI>e2G;-AQ3jR*<7Jz<_b^
    #XuM>oI;U5[@:}xG}#TlE{V_Ba+TpH[n?=nA=-ru-<H3s<B_-]zXTQpoEl~~QUQ5rP\YBJATI#=k
    ;J]!}Z+o-^e^kx}^$es7*~~zp=RKaKbivDX^mz,5?s2tQI-xe,EXIjRm3TKBV+KA3T'woAHw$1XY
    wz+G3*eAY>UvKU@ksDC=l,B^,-{125^^=J*W+wCiIH73eHpm^m~$$j{@}wEa^2W_R,xl7$xo\@^K
    5}2]<R$50XQK#FZ5m^Q-3>=evx\w-UEr-vY[Q_XY^7PBLQ1U-iYp^5I"qH>!x7R#Ba_1!'3mxKsu
    v^[\$U>j{&\RwB$}oa5v~]];pD*wmxxs>Ke25_TOnrRYu$3^v$Ov]EE*[jIr5<Gx<]B>m_@5{lVD
    Ev7\=sHp]__X7Bsg=gp<\,Exn[_me}xwZ557
`endprotected
//pragma protect end


//pragma protect
//pragma protect begin
`protected

    MTI!#O[Q2<xWumj}=GsZ\bVJs=ETQ$B=5<$!xi1?v]="Y@mW,lCu>x3]I'9:1EpoEo[K}QQQp1;w
    3$<uj-ns~{BBY6+1$'Q,AmOoXA31,['>Kj^-1V-p~]C?I#z3DY\oGm;<]uBxoKj<};[T,DOXT$*5
    R[6?V@^x$OD@=eaR$?nV5\TCWX$[ZA-3pn]ji+n}~e,*Qs;b<RwD\s2Coo^zkUvjzoiKLTo@1Q{E
    3CROK6B]*QB3\5FDB7*Yn[B=Eu7sA[XhrXG3_H;@zCuZkaGHa\kv#(}o1$vAT]|,in#l#Cs*BXk[
    [WA/;Y{Y[C5+;[v]srko3r-O%+p37$G,Yn[}B?Rw+w{TDeWQ\^\Wrs*Yo;QAu'zK[Qj\s1IR]+<a
    wm$AnRW>3y2>p?-X3aw9f<^X$lV5i$eBsmh6Q;1^1Vks*?o<+_D?;]3!_i@_U1n'q#wo{Yb9^Yri
    k]\+ll@QAraH~]AYxCX_eGmo*=]w~x'pVxasxWCQ}tourW8]ATkU{R*Y?OEv+I@5e{HIzppm<,Wp
    HI@i1K$<OunRBs1HnnBs5r;;UxZ7RpI3zAAZx3H[~I1kXp^>n3pKHX~-o=xD7usWX,mR*?r1Z5A]
    IHno5]vTo]jkU;rIj3Qh]aJl!=jBolmjI:O#oThQCP<vCTkwoH-]]Ko!Y[EZK3gQeWZSW5Rv1U3_
    ;lon7?wBRJREa'V=UUus?X5n^(Uo}\~HZ<}WT'Kz\DuRl'eXu2NieAA\iJ'{*5-[r!E7uT7$$p\~
    lwjD;HC^{5-'f^{veskYp$Kzv-nI-Yi^ixp#~>w@})RB=eE<1k*uGw$H^Eu]u~rY-DYH<3$E!3BY
    >w&_XD;eIsx/BXHVIQQ5-sH,OEsAQjCj|H{R#GECVp<xE63]nE6].1\_C-'pCoX[]hh*pV3mUC<f
    LqGQreGrT='?2kXr_[ZA>!2hN~'u_D;<z=uKVD1**b\Rk'Y?xuz[5-wTXBX-]s9I+!1Q\D'Le,J>
    Mh?s3r=Oeup@OO"e3BWr^_zH7TO_{s[BuXV@Cv$*[
`endprotected
//pragma protect end


//pragma protect
//pragma protect begin
`protected

    MTI!#U(u+=ZI?-^xziQiw$W{Bw^(x!5Z]2KkN1?v]=~7u2hGVl^aVOlnC~<+r@7vexEB>r_v$2Oo
    QnO:X<+2U{){Ck;G$k\s{ErsSKwJUz^;};<Vnz'HXTBzm=&wX[KHaY5WlwB1p~m7;v\IQ!}uUpnF
    pIv_!wBH'\jW,"h$#e!lkz?tMO]o7r=7}NIir+$.p;]#4Pz5X$zn~QXY*sDkQ=fBn>UyPB_nne@j
    Ol7?7+15uk5{'!EzwMn5Dl$Q!~mpmV_aIT6/Yi2ZF/@^K5s,fv'p7AB-IvN^?7Em'z'2Tp#}@w7r
    Ov2:(~,![P3RZ~XYjVH*ins1l2IRRun]B~5IXZ;Oe}#spmoO-*7K5Q;[=mjA_!v;QT@H*UCTAs$Z
    3JlAYY=p$UOkBHcka>jOIwGtaQp#f$X_p?j2JAsOY^2@=>wju[+5Ol^v\Q,XH2aerg=<=u~wlaQ^
    n'Qj>E8,oIV,Cp*YxOnap};?vB**CTYDC|:1,3?nojiH-=TTjuDD7vX^\1E}R-={zZ#J'T-ip';_
    p;7flKmX_2sBEJHVIn=*Oa,Y}iC@UDK>tiVXmU[i+$wpXmraerT<+[xD\w\An]G+BFB,am<n1V(m
    5\?*OZz,m*-CK>Xx}@{okvi3lQ<i[}z?p!{G2Z2}V;2'$2;s$V;o,cgkTE7V7UY{D<]!'>ll+VRz
    sJGjoOY^uUJqY{=a:zQ,Yo^TOG!_Zn^L{UJ7'*XH>}nEm=@Y?T@}u1x,H}#Y>5@]aoZ,C)J1I^(l
    ?X_O[o<2poO>{-^}ZPWU<ozQpm@eu,#rOX-E~C*<XzkR@q]n;X3U]p1?o'~T7E-I57Q7sO-ER[.$
    IC+7K_>aDkOCwa?HQmrIUu?k1,>$G3<KeDjTDT?JQ~E8D{JD\YW#Rz{YLK[U02I?$#s$HlE>lXTK
    5Z'w[1?nE;zyl$?Q[ZuIck7v-#jvx{'Al|]*3BJ1D@#sD*xe>?x2p7b=A-^*_QQZU'#7zsDis1jo
    AUakBGUK'Y~j}CWUwol,+YjZV^lFf]-s,RAQ,OTnz{o^2A1,'E5G<IzU;YYQoommp2Gp>Oj{W'{2
    o$~U-<GlaYI_xU,5Qd~oA7+zn7H{A;rF6GOo[r@1i]^7HYE+_$rGk#s$$[#>en]DE]*3^~5zI+]Z
    eq^YkJ}<JDR[x8sBilLji3>l^#AC3=}a1PsV]u7KGo***mRoDBc4B>pI%l{u3djBHzB^aot&<X1l
    >[-EV+~@Cauo_@RlMF-}WHu]!CI0nO]!$V]aY{]kmliusl~D5j[]!E{VWoDr>52I,[z~DxAariVI
    [!DY_R{Exi7i!\]_^AC>ez,2~\G![V#A3RZXAsAkEJU~,K-s5Ww53Qx,Y+$uR<T[$>G-UO$-OD1_
    Ex]WZUY!lnlrvE1V?Hv1\3vV.YK2,Jz[[+x3W'rY~x@r*uIR*n{YGWQYB1i3jR+G\BmE+*ZIi+>_
    $='?-uY~pkT<{G)GOeUzB~}n$s2u1@lluBBIHu~:K_;UA5lwBIo+YDH]H\*[N3DIADWzrRAV~?^7
    >*JQT-,;I])QTGum<>,~aA>m$XAA5X$!Iz*,=Ap'3Z=_'GC*3VXvE3z+>s;*{{C5kemZqO\R-#^!
    >|GW+A&V[X}oKBCXD{#4e[ji1;I[v'QYt1Z@OjBl;*!A\\RG?;zj?EO!$[]?u'vl[,uKWR^zVJCm
    m\Wl]K]:!w!?Q7A+B$5~j\'JTl*'5<!+Z-<1dU,;DQ$o39pH<?7pEI#Uz2i&mEoJT<HUAY1]9E}B
    {HtvmK$,Z]pR!j#<]\sGp-']vZsv;=l7;'okr_21Ba}+5<},[{_$-e,[A>pr}s'rUW]-5-!O$ssX
    5+V}KVVU'\CSlX!76['$~-ow{}2vx?5*CuR!-CB<ng=5l,m]'~G3BOk,X2Knn;hc2rma^nCj(=QH
    TxZ_nzeouEwsn5l3x"w7Ta7npmX[Y'2'Ik}Bn}~^ZIf{Ri-pK=Q'*$H2vX-gpH<j-'3Huj*}(*s^
    m)1B{-Ru+J1@jmv!w<BuI^1#Ynxu<-ekOx[^^w;ppzQ~J1<-x~4"p_-k$;7X's]'U^BHb=|x-~z{
    ^*jYJY[F\39{5!pl=XssZJl,nQ2]TIYQUU\ouKO<\lRB^zp]21_-$-ui<[Gn'3Vr_@,>$-O/]<<X
    2zaEn=@H$[o21}{Vz+e2zY?</uEHwsX<<c\Kvv5Do2wrxH]qR?-RJ{55\OHu2OR;sXm]ioZ3j$><
    ]^~lsG}mzA!s|RaXK\>KIN.]o5;zDe$+^V1BY?mJI+r;^<w*;T5'u}]]$v3tEJ[w_8wYa[rqJ,^,
    QRj<pK<TRA_a1l,kqpwa*6[5?W<pQl\D\!DI*'9IH!;j@\weDB\JHlBZQHj#O7Tk_u=lk7EVW}@D
    _TZnC1[v;]]M+QgPHQKCp<13#=w$6xju*EwJ+oA~XEp${-z<j1_i'W<jpp,\n=x3}c.,K3TJIYOl
    -+2t!AuRiY^W\BG@T9n{$+J[kGBpCA2-zQmh%73ez^QKe?v=l:F^={k)~jCD!<s?YTYG\JEVAD$+
    -QBm[KmYY\_[RCEo@v+xF=JpG3{vVz{T*XYoA7R_<~A[2$r+>vpKYBs-[2YtIo-3vVGX^AAk#=eI
    ~p_i/QrI^"SCjujijR<:@E[k7jVm}X[JXnZ>v[o-1a_v!R'x[w<a}X=a^#jGa*vJ$u-oEjo#x%up
    kJ.!rbW,-pWj}WB*iDiV+o7s\-jGJ8-onHcmj,{xAj[*p}</+\H{;l22WoIUuB!VljUBz<Y@<_<$
    Cdwxu[R@*Rv#r?DeAIQIH>a7^aw<jBHnYz?*A[J-ewe#~*mE$x$D>]1B}i_p@{<\?;^ZmAR2mxnr
    o1nvZIK_;Ym5\i97;]R1n@G.]<7T<n@Er[o{51rTDx=;:2_|_X[vxRD~KT=,^'\vXvTzOC=BJleu
    nT><RD1E,KoY)ZYnsTCxXB#jT<.$_^>r5lmAa<uGBuDJD>G~+~uYH&aGu~K\'['!73RvKIl7o2/C
    DT2R+oVUO<G;pYjn+TE/'mu}E\*?{EaVfBQ{m5x#J#C5$EZXI5wjlD]K=$r!-=z~{,+Q-f}m=Va$
    1_~[QuIo\]YB?'XH5}#pR]r5D,]7n#ITB^ZO@3O+,_9*~<=w]p>LZao3dv'E1b5Xs';wBpB,YA+r
    @a(%,iAZ3=[;FEaos]@KUS]^s;vkZKwG,@w'JE,f(1TYzFpJ]YG?ZJz}lHIsr7,e1C.I2nKOI'K>
    8,]QJAXmBD^+Hyli3'_RYaSXIs#C1^<[u=*O>n#sER'bB!}[,#]>iIixX]7E{wuj\XrZ#<]^r-1*
    RxJ}>-pwK,_^Q[Y=$o^a<DnK1*u@C-Ypwl?nK5wzi1aa2]jV{X3AVQ,R+\s~G[1Br[w$HQ@H{}u$
    q{[{OaGVpV\D5x,RW+^lD[a-x>RD\\s;'>O]eW7D'\m{UOZujjAxR5+x2s'D-@{]?;X${<EU<gKQ
    7]i\!2Iz<;KDJ!p1O-$pD]R[?vsZziIXe2Pj^WI*GpnsV$G~TD>rw@QdRYuU[YTl5RjJ\z$ljxk5
    }TY]sx}'4\7X[TUX~Xrwx$BGRnt;[D'PR+m;f{wj+Rl?HIz!]W5xU!v$ww<1$@'J'z1Y;jAlD1AY
    =FO([-^3pa@,wj>GBk@j*IG^pT1!u^VHw}slE3YjHR5<frJJpm<{ZQ$v=P5j-K=l]mla,{slOUeV
    ^Xv'l2AO{>oC_=u=lB!=e1tCru~Wv~JYHI1^'xH{]ArxC++e!YTml~0'i<Q2h'3-rJT*[mo$@~Y@
    <!w-w1GipeRj'*KTpP*{nRY1Kk]_Kn,#zOR[rYHR5UpTEu~*r_JDk_r'+jvI^=T=_#E3\;uS$5Op
    2HrrcrOw_YRuaF37OUwI7'aTzoBnZaq]C]zlkI{{Ga~CW7',-p>EA}kyz'Oo[X-v%5RJTCce-[Y*
    vQ3Ds!]!5;D"35,5Eb_!{=lxa{rDlZ^aD[nQn~Y{oIx#Z\^>u@{OiTuD2vrUTk5H<V^=ji1!IOuz
    $3FrViY_T{lGVG@2U*vBkp@\{^TZR}5!jC!=xE[NoWZ</HAHQG{eT=m{Y13QKJB-DDa{K9<$j22+
    ;xZ<wmT{-p*D*p+HvppY-Gcsz]oCGE5p5@wiYE2[}ZvOp*T}}==ywxY+Yer3^ep+>l35[JYCv2s\
    R[O}1>T<bmrAO9E^j}xgQT\-{a}!m=\$ALPW$#sMfcZrk50KnR>#AnBDzuepjY-8;<Tp,W]1j\Xe
    W>UY9kB^2&~[vDGfzO@k$!5<'[BQe5?^{A@;IoCxnC>+RvZpA<y1X~O}=<I^!GTG,='>A-RxB\Al
    wK{ZGBly;D3YVkAUu\='>7Ujr7,I*]I_#EVz}pJaC7XX\T-@:Q7v,IGUB7u>^e@T>w75Tk{}-#n+
    !hUTTG_a1mp[@e/QJ^sfv],-'kGEo*{U1]1a+r]lDJAT\eZGJT_[\1{e^,+{UXnzDH~~|0vK<v,Q
    n[YZ1U^[pnUwQa/Ulm_vDn{E@=;q#}~+\QJ2-{5#va,[d^D}Q}><[lZX,$,-Bv5I]}@2sKHCW^{]
    @A{=_=HQiue17_CXE,k2\e!H+uA3XOOH*Z\X@,!=]@s@T*-s{=eEY\v^Z_H[s@xC>pEJ#B1*YWl?
    w=e!p'oX^B+snYZTmMIf.Wxw[TXYwplR5905DE!S]Cix=HsC'uY@rHmCsTHu#'krl>ECzr${WO1'
    >]B1R<O*T]^~;pC_$GpKuEUz5U11=lCDlQIv[E<z$V~nu-zwt^e{]|w$=e?1Z}DkO+v^'e$eO?$R
    iRmnrTTBH#'{*+^x_X%}wK5B[#<X7DKC~nTa5!2!Vj<,Ysu]V7^_G\VCZnrVAm=V]H$LJ[\YXB3C
    QTToTQC+e*3Y]5Q'W]@a\orD[#2R,w_@,BaH2>UxsC!{1!]~oGnD3YQG;]_}$tvRT_<n>p[>,*WQ
    1Zserll<!{Rnn^<>]_o'lx=KeRk]D}L@smuR%2C,Bl{m=btnGXOk\$[}DV23s+_2G@*@YkpBJH'1
    I\v;SCHs=mlY?o_JE2HuD%53s7Kss2Z_>Rmp!@b~lTun]\,S\+E@ll_1+,'DxC5UZsOR$Jv\VWj=
    =u-2xN'@HE[lnu*x^H.pEQHNYQH{V+aG7Gm1[^l>?s#R]I]ujzkTls[Tw<U=R#{A2_'V<Exn*aTu
    Y<539G!2!Fl!AuZ[XXA}TW75uT[;Dxvw5{0Z=Zp\pka'as7wUrw,z<*h)owJ;I$-1xT!uE!oYYts
    ~$bxDAR3UGC$e'-2<^Y?*YDCUG<TD{!-}s$_x1TM--1{K7k$E1w_vwosrr#AApE>j_*,o'e<YDmv
    #]G1@,p7YO?krU[{I>x1jG2o4_HY#m+CUpkU1L^D7Hg-OJ]uCQW#aX=\,E1V7D}eQ;GkR~=H5Ir_
    u,uZxHsBk]U{$5!vs;u5VT=e>+>KI_l3}*-<<<l?CSnpmvr{~3jU1V,B\Hx?^QXC7z2]=reAGZjj
    u#$3R_Y'x-1V>GEj{Usp]]yj#13D+\=HGAn)uOVesYun{Y{CpAuVqs^*2Jr?T+DnWp=WT<>!5}CX
    >1Y\Un_I\Twrr6,Z!^.Dz?pw>w#l]Avfo+K*&Kj2WZOB1[!sK=CCmxXr7m[wuBiG,'3Okl_H$>$-
    su^HOAH<s7UpHKvsGFm$H[^avp#T@3WzUD\1Qv<v2OOQwYj[zp+-}[fZ<np!v~KWB]>z25*^Ox]Q
    u7ZwwEjue_rBoi]I@HJXYWW,B+TY2R1XOwQTEBvb!pl*^3GWvBYIt>Cjr}@-I7moiGI~Q[1*pule
    ZFyr=\n~5sC
`endprotected
//pragma protect end


//pragma protect
//pragma protect begin
`protected

    MTI!#v>rm8p+ER[#H5(s,YTH[1{Ja!3?Tu3_oiu|Q=i7?={a4AR'1byA+;]v)!po;.<rP6=VrK?T
    3#vHARvjk}]irz!w$wIi@DFzx^QI}VCX$sD72[[NPxB?Wrv3~BH71iDW[J1r71nZ=!TX[)H-!2^_
    ?nB=]@3o7~E4CKji]WxwNVi+[YkQ{%rM7U3<*$O7j!ozo\ZuR\Z7gxs+pvz<!=G=a?nY$KTC^?O;
    l7HV5W{Q}DsZT5R3pliJ@h+'{z\x+HiDro1+~Hpv@Zvi~!7Q'\BJ'I9~YQ["E=\o["sR$iqFB]5]
    ZXV~Xj@\+j{#tsk;U1roxjBTmrvODp837bi.u]?=N]pWj=wCk7VT~=nO}jDZaFe7Be{,jT[v3r2o
    B+lxzl3]=oQaJ-2=1x;]V'\]i@}OBQiE?U&[YI][/=~3_r=Qi3<p5-wj5\2]nL\Upj_x=p;skpss
    zYo!rD6\T7kI51X+]v-mRY]ToOJNl=OV!-rD*7xG(<[iKfy=Xn-[CzI=DDsnVX#t#ei13XZD}kwB
    =XUB~[ispFG?a@+^}$HEeQj}1T[?}?wEeBR1~=VeB_EGl^knl*q}rKQJ=!X<luGsV5;-UBoZEm5x
    xsU^ms#/?rKX_X<2[o'JBz{YdK_RaB13?'1jR?Dp$BCmJ2zo<x73^ez}B1s$^$Ou!i{E$er5u5YX
    mjZ1XW5x5w[';[A;n7em!QO;O)1jR_jE_>IjkO3{=?-VaB'qvQZs2$Ri$DHJ2z~BlQBe=-7j2}=^
    ]3vpB~G?gdO'7VlaGK;{'W{Tewu^IH,Dn!!_^k}%1wnAci,D\sKB>e85=Ou'|Qw]r~{IpJ[w>xp>
    _H1YeZD<TL(1+3G/w+-?\_u;'Cnn5Gr>jsxK>R*Y~]CAYqHXI$+VKalY\-YiHx#wT''UCwi7?J;=
    \O/WTy0sbG~@Am}@^~Vm!2>I^1V@@$*\G-Ba>[6[Uae0IHEQ&e~owGAK^GEOGw\7z$*WV}E[?\2O
    oV^uliQQK\T>{=[Zu_v+<_e@Bx}uG$\O$$Ar5=jomIw(z=k<OA21xCu\H>-Er@as,{V552G*=?C;
    Q>o@WTe^@XG*e#!#~or[p@m<<BanUY{{e$CQ,?[wvp[Bw(WxXn,ppw=@Z}Jzm=nDKUs*AR@ameI$
    IJ$JWIU^Axx$Hxwo5cl-U^HaQ@~BCxDWsxz$[wm>]<[]kG^k\;D-*O_^Zm@Hu<xs\To]IuR{>V:K
    5mkGE3+G~]Hw1uo-$K;ww~Z,7R#x*AJ+7asGmKRRVuR,B+^x<^BDe^mx2K12l>j]zUH\B;?pQ=\{
    \5o]'VQVRx7ERAUBs*ToC\R'5B,?=XD55C5,HzAlJ-C@1w~h6r^73!{x=lRw<*7QGz^v*Ks@1[rp
    ~lnCG_!vx_2{u2^E{?Ova2RKmY1HG{eXurKWs\m@zRS}QWC]*[B*-soql7U,=G>uU,]Tf?{^X[@7
    [G5}[CYm?KX;ESB$a\l+X<'rA=TY~1UR}#ijfo-mRUDV#=W${}v2aoo<\aOpK~XKD<$eJuYZ!#Yl
    !^J21Z1UQaGx^WeCQ'@oR2E*R]8zsD-*U-QVDA#[5no(2I~nb(r\K\>CwQ}V$@1@]{r!Q{@YO_Qa
    E?{UC^,Xj#\o+KF_oxAz^3$k\n!@-~R3QE@iG+[|nXR'^$!ev#pJ8jHve27${^UDT7\<mB?z_nO<
    CIR-~=s3--a{Bl\{Ia{_wO+oV1vmCCWe'B~YKlF_ap~bDzQHkjQI,@!p*3~QDAG}k=TvBk@n^{e]
    ,!Is=HnJ{le}YZU<]G7k5KEv}X7Zysw5?'JewwvEx}>D<^3]i1Yep$QOkreGn']1wTlA~3j+'s'~
    -qC\5@nr@UzQ'B^smxB_K]lKTppu='D1}wYBe=_z-v!v1!T1GwoCnr$e23pVCZ+YOEPPjiE>Hn}o
    >aR#eAA*57@ptzu=i312}eOskHw$Q-wqq([K7XU*~\C5n*em<o[03B\KHppe
`endprotected
//pragma protect end


//pragma protect
//pragma protect begin
`protected

    MTI!#m55n*C\QY!r<z_XzB@7@V~!H[[$3<<jsF:|Q=i7UXWa4E52,bVu@oli7[P_}e$Twu'v32x{
    <v*lTdOZz%lwJ#*+[[o_n=['CW!Ul$HUlIH-BA'O#DE-=iOx[uJh>xrx}Z2YKoDu=;2oKwA'6iTo
    .Bk3ZBJl;|FOLlz>{$\zB_?+2Qs<\_]i!^+lO~R@{KUXH$72[iYJE;}'V@emeHl{YO1%V}#I)7ao
    3$~oJ2[{31H~D$z?xe}s3nIKH?]O=mnt[=BCaenr}eXkt;$al?-A~B!Q7]cZB^BQ?-[llUkBAZ7:
    l2o]Q@}1%iTKjvuG\sx}$Sw[K5OGz,$\a!H]xv+1~][;=l-G2>usme5n3E;sRT2eVXGCa3lCa\1U
    YiYwI5:Y+r?#a-zpoj?QU1>s]nD-I*2O2\a\Ba70Cuo^K{mTrz5a*x?2v,6!=;'g9AXx7\AVIp@7
    $i=a[pQXB'2=>2[D^3e@+E0!Xwsp5'BV;n]x_^>7?^JGoXpx2z7RG1Ke%>[Y##AHK_&}Z_$U_>nW
    '^w,S*#H>rr^![$!k,nBsBU<vp3R<EJ}G~Tp+-njV}c{e7i+I+HI~5,XVkUZT5;,e;n$ezI'_JTn
    ]zi+s~Vw{1apQiY}!'YvZKe1>+<Y]pT$ZRixpe21GX53=7;wra'k5<AIH,w^s5O'H$I?xvaT=u$q
    2YX}C2;w?w_w\T2#kT\YD#~=o3GCx3<=l#=R^,k2Ha3ZCZUx[><5pjk[G@e2F^#oBWam!r]nCM=R
    Js{XeE7,TTl#EHHpk*Y9xpoOok>VT<H75e=QsTunt,QQ]G}ov2'+oop@,,D'l>VdjM6,(eKzxx},
    UewmGQGpE2*}VjeTKj\X@QD5A^$Bnl7uOOEU_#_+wAVw{@a^~g+HTHR#}al[s^MV>1V-6jz;R;C^
    7QWwv,Dl\3]5EDO3;7HJ;eV5{9<V{{}?wC,~-s1$o?'wRKY!_zAOJ5}PBG_]VJ\eo67'UuGCTw'E
    ~_VH=s_zo3s_}Kj>*ua57][r<\'Q~l=VX_o>pZ+*+HsCpT;O^OGw$EDDtHsZD'}WvEiurV5-C>w+
    !f5V=s;zX\pn'Hz_=_GT\}OoV#z7OR<1$YE3Bl2reTo{{$8$<J13a_[BVCsC?YEuBp?]<B]7ArWj
    eo#5[;Y9\1pJEl-onT^*|_ip2Bp]YI2AQ]e_{{EH2x?CG72-IU_Z^5Iu7*zpnQ$uK;,3$!s_2B'?
    !TH7G3]<@ss=s=p-Z*uR;NCw{s2HEO1$x[F~si]@1TKn$~vsmz3jC\o$nnxrW_UGl70}@][<HI5G
    !<W'=J+RBQ35>5j%$6HjTpIzQK=WAn*E2=?H>w{<p@oD\r;IpnP=@mZS)lwJ;}suWv5var>wA^3R
    j>_WQ<,xaeQQ~Y{EJ8sU'rpDun5Pz#'sy\oC>(;^?{lxJ32s==7'#]1W;Re'\R/cozZ~'ej-o*C]
    \fw]IKO^TGV^^jwDWepwsnHvj1J6eR!}>A3TrEZB~ax!MJx-oeX,z9p\Hm2Y{xOWpw$XV,6<pzl'
    U+oUxvH*v2rT[@_WpHuA7\X?Q}X_YIU*nw$-lVWvIZBH<I'v!'J*;jGUskwW}~~ct"ZBVGC,]v;*
    "9G/]7RHouAsOKlQpHuvu>{E8oDsGf$X,ruv@IAAA1n],2]7Q!aBssP)Y}CEv,IG*KYme[~QKz#I
    KCm~Ww2W3EUzv$=#2>!@mGu]}JwC/I#I[~si\<RmWy2z}jBW]T#r[])}=o>y]Ue>7R?$g#\Z>Aei
    }iOH><x5V[TD23YnD7T!x-]H3*n~o5$?oB~o^}ZeY;7^oZv^p~l57a-]5Y-Gpw[_^x3<kIK]AAoX
    <B1#[^R?2'^REO[2as,U[x!ss3>\x\7
`endprotected
//pragma protect end


//pragma protect
//pragma protect begin
`protected

    MTI!#Vk$=\B*ac'e-OV;{*$v'TsV3jx;A5$px[,3ja|.$;=[oz;=<QRIO;m$EGR7ee?e^>x_\$2;
    ,QZOcX7+2U{){Ck;G$k\s{ErsSKwJUz^;};<Vnz'#XTBz~,AG$@v^pvm${-5Y{WB.RUuVeAV_r3~
    T{E,v=K\EYKe_**'zW{mo'5DjB}'_7p$26oR*{lxmuV_zesmEX+{'Qo_@ppio?w{n]>|i}@<rsks
    Yj+~z~}=~+$WzQ?Ix|vn*OvIrA0x?!?{&[31zeYBe53<T~]lOIVpK!oB1[KaxUj[1bRAj~$7kQuI
    2$k[;Q7AK!WCzT}!>5cKRI<l]T;@RVrXwmp#$9CUuZjOW@x_l?Q'<U\XX~%^wnCZ_oZHp>CU'XDD
    *7Z1wlTHAY_UjZKXpK$DH1uB+\^R*}CRsaI-Qu]nvk@wox?Va3H++Z{C[wHA};snET+?*7\]$seM
    ve[Q{ne!ImJ#?}=Q2Q#RixBJ['C{VExi*O-v?l;DH$TuRpC2ERzrLY_=Qi]lOr#-A?$;H3{,a=z7
    I1]E#As{rvl<Oap<vP}!a1\pUVC{^zYW{2|$\Vz'ze7_'k'+BUBTzHx]^<Wo+AY]_,eR3W>1p;Vs
    7p]iC2pr%AI3Bop2$7;5Z=N},K7@,we={\CYJ*nE5mKV@KO]3U*@{3J$>juoWO@=XvzC'nY:2txJ
    ~?mOrnBRZ'E-C}0!XuDc'2O]aUIKUna}aOu\~^x{YZraB1}ZYkX]UGaj{,[e'G?mqz,@$-nECzEk
    HUDRB:E{JKjBkz&TXWH+epn:WDE>V>YuJpx7A1<RpgIU2Bj-o{UDeUeIW+e^G7Hv\G4Du_[c@r,e
    +w+{YJw[*W^GBZG2a<^_^ujK}-$?#5JH^e<B,J[[pCmwBE]VHjU,pl2T~7*uAsJYsQ<3AX+~TYI;
    ;}kHGE!x)"AE,5ORl_Ds@WD~m;oVp_a],ECWs~v@@QXs<x7#A#UAE#xO1?*+ekV![BIx;Qe.;12*
    (QXrn~T7}uw_\7}]E*1@OpuC{~CzTLbpz[i,_DDaG@@rD\u<Y^ue=uH<Bu~wo'nuVlYs~EQ$-@1?
    x]57wCJpZ\>\*W1E_?uI_RoWwY_p+>RWDs$vU2pV!+7>E@U1XJ,r{3+v$31U}*zp=7ZenZ}3U]kF
    ?wo1}iAaOD5XsAm}r_=v$@Zx7si<BQi!lG~UmB,2@U~#@Y@po5#kDn'TT\'@p}O#t\$*o|i\7p[H
    ~,<'^Q<ECCvx]ik+x7EAIp1pjp2Ye};Te7\pK\V;p=TYYI}?Z2{n~~w^K,1E(#5;#WX=lBw!TH5}
    [1TA*+v!p#{g\CQ~UTOCAAvxA>DvzxkuD&IspnlYO!5{w<]kQ+haIAzx=Z]REx\2}m3$A!2&OA'W
    iCxIrK{?-sD2izl2jGme6'kDY[EeaTCUXqhgBH@leWC~IzV-xY'2?}#?K,'o*eRR~x@EOjwICJvB
    }!CJmU5xgipZ_irx$rT5B^zwDE'pR,I!AgCY51PY-!WQBu!*Y<BsSbjjGj*IQeLlIuD#QvOi$5\1
    }+kXRe[QlE>er7Re>{jV~x+!UD\iD-5R,Q\uwV7E2!p#]Z};-ZDmx^\5Dj=vCeue\7rIl{A,@EZB
    \,r[<3z[kxoA{{?TamI>$Av6p5?X}=]I'\zC'{VTx1\x_r12oQ>A2=[noDBaY}zpp~\1ETo?hlrm
    uZRpnZzGA=p*A{n{\P];n~m=+{TRQkDoW{rIVaWjuazExm<Xpx#*xKp7UU7JTn,vEU!I^w,#$x^D
    ;s=A_Z<a}orkw^o'^!Rp7pxuBkBZ{#-Vs2nT'#@[JK_DwEO#K^{VZ;vjXrQ1VYzrX$,!1HkXA-8y
    3ROsCW\$yjBY@OnYz,{^ulm7{9[s[kT1v_Ga1x5}3p{'C!V!=p12E5Z$a_k$EsYH_1s~enz-]>ei
    vZ2]@<UDJj5B_7_;<O@n5?t!XvvsY}7UU'Z1*Ix^3VVnjZT-'XCZXJZY~nsKQWT)xu<s9ls^K:iE
    #YEuX-z-E#lmeQTz-O2YQ1/~VsGv~T[R>X5Qu\5}?QKRC=v'51>T$Ywz$~\JV$UFBk>T]3]p$aA-
    bp*=YGZs^vk3js[!!Oje{^^s]c?Vx]m{wj}!jxgJ5{7~pe-I]*rK,~z3OlnX-z!WpYrKO*]?U''|
    Bfp7>a>EQIr\AJT+\#vW<$1_eC[?_Z^mjIkl~Gs@X1QI*aqtRZ+D#o]\{}puk7V}c=:Dk$$rRY#x
    1GD.]_k@*Uz21>oQ7];5nnAn},xINr{Wa$s4jQerG[V-n}Exw=nXQQ^K=RpxzJO@J\BasX}xIw<G
    3H],fO*$E]Dm}[{D3x_1_zWR$*p@56ZCQ<n]{l%#'TYKzj5vs=[H<XK?n\Uo>C]9_[V>^^Ck=PMU
    s\,nxkxA<xIeW=_*x$afi[a^}*ZKTa7[^?@Vhr{Ql][\ZD-aTf*]jV'HU'*n-v4?EapH]{okQI~'
    A$7$XO>w+~8jX7D<OBa/w7#Tf$]}usI{X,9$@G2kXmzRkmQ}#oHEGvlVp{T[cMl1XAeT7epAEpO!
    E_;5KBr$DI{Y5!^T[WRa-~T-,^0pUe!KYWR*#7oyYaD^Y'+pu+Jxz*JC7RI}0uYJ,B'A'Da$BsWj
    >nXo$m][\}I}UG#2Wje=E]{{IMpE{}o~J@VsE*~p^X{\,J1}D[IG_nH5I!UDiIPO2U\GaYr5'-<#
    77pZ<T$vp!r\Xw-YiQ;>{\IgHwDo1U$#aw\YI*H\3B@Q2<n<a^Q2K-HVzli3={GJoBre>]uE,jn{
    5p1D;pj<'\J@#j'$Ha[r&H\rA,]T+6BD-ls{=Iu<DiBxYT~U}rlunGvHnU{OO!~I?lKp@mYwoDiU
    aY,<;Y?1UW\\Z~}R-wZQDDl-s~1!mo?U*D_^v_+^Cz[Y]Ws1*;Wn_WrmO2Ek^T*[<xuX;=!IWO({
    H>!ff^w\ad^GYQk+JJ*o]?_J@~L1;z<=vKWYX1FE}vI^DQE;os\r]#V-poRu+m*_rB]\'X~vK-w_
    v\D1sOln,TuB5_22$_!;E{#-z;#Y=Kavk\wolj^2sk=Q3>]Gp}iEzYUE!Baxz<*Ej?v7;ux7*?Dw
    E,?Q[7lB3lT|s,z1n'[rPABv\Z=zH+=pUcvie_x1Q@H1GE]T=aT_j{U*-Q-nwEAe=CC^-ZM#\upE
    ok2B#'}7~*CG2-VpaPtIv1^pVR?uR]^<*O3~rArWzCOdoA5uV#@wYRY#lrn7XXJE~I_@V]C_wamD
    ~T+O2w-Q+UJ'siJJ$wZAw-'z\[&oB5lQW']ul\Bel^vD]HzQ\e[l~o+X1wH1^'T,kGJg<EKzsG$+
    nsp\k<[w}!Kola\QEDor[zKs1ne}Gw,xX,7JzkE}&Ez_^<5Cp[a*p[sr31O3}SOG*sP}}'ul273j
    WGpxJn*G#g|X--vT{+]
`endprotected
//pragma protect end


//pragma protect
//pragma protect begin
`protected

    MTI!#uOSV]a*#_}vk*2A>'EADijrB}1W$<se|%!X5i];A;7ZCuA};\a}5{dGxQ<}*u>^+R\[K3Q=
    %Ql#>#Ull!r#~$!RVN^,]Eemp[KwJUz^;};<Vnz'#XTBzm=&wX[KHaY5WlwB1pKm7;$Z1,!a@'pn
    FpIv_!wBH'\jWjkpIoiDa$V>?t;C@2V'kW6|>p<HbGk@W-1TV2^\!x*_kC>**~X]iCH[2}IQi[^R
    1mw=l%le7ly~jB]n<001UA_>EIWe[CO#zUvn<p2vA[kp**<BWx~lU]UH1siXXY<C_-<*s#TE?x^i
    7o5}k_aQ3VI\>DZC%I2=$z@C7FI>3e~H7YlInr^RiD>E{}"Ua$ETQa!aVxpIJ-o~>r{TR!H[e1+@
    QGx/}]Hp3UBr6RR?IFe,'R73Rv|*JQ@]T{Z1_2n+*HZ7nEDZ_CVOQ<^9_,V$Gl,D<X\$T7=I**7i
    \l7lvHVoH}jHG^nx*5Y@6%5v[]Qp!#H[A]{7[ZK^z7Uj7BwDvB^'EjO'A=Y^l}ZRUXiGi@VXETx+
    w\n51Hbl6YR5*zYArO<D#-oV*;_15Z<nlQCnVG?]sHswWV;_?l$*A]O,n8$s[UsZr's;-slizOWG
    !a*vnYo,TZnTA+$^r^w$3uvVk~~'R_)~$?IruVEj<Dr8$]a21_\~'Swo{IEHVAwXGl'*?]=3a-:Q
    1Q-jX_X9k\A-}mI2I#^{e+x#YE*_\lJ-wlIvoS!A>IB~K]6I@s~PCUJ>'DBG9_7;{+'kOlx2n3}V
    ;ra7Q45_z-WT*[sD*=\>+Be2!He5mA[2*j=?!=f{6$@Z]qnaBVZj__ls<W.1A*EpU2AZ\z2\<T#:
    y[pgQ#[Wf\o3ol|'!~OrsZ$,a~^]!x5o^@W[>WW2^xz=_H!~{C''VQXZl[*XAAV%Vva$rx7,@_rY
    =I7RgwYXw_^]pWrW@R\;;mG$==vGUn[V[7Q32o(5V?@QIa,:,ZO*lQIIe9C2H_!zo'[w@~eRYE'z
    }=5UT,uD2nuT,IY;p{7X$1-*r]L#C--~qBKuYf?rv_BBuWe{juHRwBah,j,\GK7_$Z|C<eVEf2sn
    <HR{xQs,uxvkQHjeB8TYzUC~A@s;Z<n*>^Tj{<z_<nC52Y}OAs}$jneGxoI~j26Fe@B<-XRmYQl?
    2GJT~5B~5znori'Je{GWhqP^-GZ=OB?iC2kD1KRQDe@IOCEC;YG^ae!X7-Tf#Xmo_CvUd\3p$AsQ
    Ya'DEkQQ<2VXBGmZ7^js[YMRORBA=n{\3,BM\-o[*U$V}Z-,>p2]IC-\^_Bk{'l-QP'oZY-eE{jx
    @E#E{[c^3v\Y>!-w_l]^7B1x_YJLwO@=@UGv[JmO\xQGZ]2!;neJYAAl,WX5)r0k's#bjn\'KEYl
    E_J'Iv^l?UWl=@I*Y2QZ]zsOUO[@ousnl|3CzUrG_R5x#nmQ=iP^I#]CoB.e#Y~%SavTx[/8{-DJ
    8*GRE3'GUWw2u3Tp2r7Yi@eu!xZrGv~wQQG?]aD*CyG;JsCRD}0twEa<=l?3>}OkP}kxKa<a->'@
    xu}pWvrele'@@>xin4l!Y2D'wKMoj*u',Rw_zliBi[O\>7~-7JkHaV@)6PQ#!1->2wg$?V'1-7Ti
    5wB?7@?%O;=H_HY{N]kum.xe!2$OX22QY~Nok2nC9E>jDe'7+[[H~o]T+a>J[]I#lo4r+wk_m;[E
    YIuA>HDx!r=z'!An+u<)CU*Q*n3sX,!=#r{}jm;?1DuBm^{#,V_pt=[liH5v\<{[+NK5V-,REGBl
    VazoW#VTEo5JsEYiDm]l8EmVAO1Oe1e-Z,nX3Qw*Qj@}+aUYTu[>[^>31#Xl~l.+va77QU\a7D[T
    ok?]}]NEIYrBX*OGK],UC*kf^mw5[WxI*mo+7r^+_2w~}<u*+r^KUXG?9pxYO2jVIOCT3*l<rsaw
    k,_x1ouB}\HYz~s?]soB#M#AYr)_7]AuVA'HaJjTvZrC,Z[AVw<AoHV!YkrvHUOJ[],?>*WW+V[;
    leKJ\DCBCnI{I$j;HU7(,57Khj+nVpYUO,=AKb"[>>-KT\HC=z2U^Z^y_$_BX*I;p-Axz}omO'i[
    5[aapU-a9uYa,@1>@!rinnHQ[Y>$D~oXXu}-JOWp,uCr}5o*Kr@X}4IzVEnAG~,~>Xa^Ds4YYH^T
    R$ZoD^G5^<Q^_7I~r[VW|I{puEiXlxlnWLbeDO^1(Aoo!{Ae*tRv{])p*]wS=E<x+5J^}{_n*H1o
    !T=~k*;5EHX**]*3j,C*<C-Io2[=QeA5b1[1=zA,iiH\e-BG#H<5@vuz{1J7*vXZ^?Q+^1v-o+>}
    Z=;A\}}Oi];m]X{ukI3J!!w7#vnH$4C-@xGliEv"IroH<*?{5x%[m~R/yr\~-Bo=aO=~eXBuEun<
    @zO!57Cn$V~WU{j}3b*p[IH]kl#U!I-poG5Bu![~[{u,<n[7mK{e@xG@Z-Q>}*CXG5B;-O'@^p;O
    <R+nmz$D1GE\rkxGDsIO_wo+oH_Y~^RmJux,{-\AXJD#p#,Yw#W^vYupk\A5m\-$jT1iB!q7#<eJ
    EKZ#$n<'@^-o@Kj7;IeGX<~KDp!K-K^ZRpAAp}k|H\<wY<^u:r]*uDIRCGeXV8@o#VC?o=D'1K4w
    IQxBm}3_tp5;uiYWXpUC?]l!~V^n~X_XnnCe[$;a-,C@AUT!rnzB3Urj!#w7@r2OV]*GI[rG<$}+
    @.Yzou@H5wqs>!wH,?7~Vp{OH_n-YkvyzxlwnG[->-l!;ICD-\-@*;^{;$A]^#uKDG1^h>VEC9uT
    UU\G~;+RAHVWUQQ>U+wQ<ucR<JBExEQs!KOE^$eQ(=lanvx^snOnS<Aw@']pGtxrw{Im_u_YR>kp
    7xCiHJQ_*XDVrzo+7O/1H5o7iX^e<w@skBa2^=;]XGJA17[jW[D^>Zel=k_o~W]tDY=w1K1uQl'W
    *#>Cs,_>_o$>TBA<WImY$R$p01RA{R>K=H>ewsDv3]l7-$QTZnrXHDnJ'1(kU+$2_!n5eG<Rl}k;
    7D~xi~ro2$vrn+1w{Q\~>XIvs]HxH}=1+o{R2{!oYE@R!*}r[vI:Qm-_E$KA+&w{'5EnYe_WA+iV
    nTs7o\=m}JR#m?1wWK1[[X\#lmzB#<K\\I#HOjvrYaZ[e<Q#TDl1Yl-j\mCzWew+pQ1p$OvY]{ox
    V]^Rxz9,Zuw,X+?'I-GC1AKnGjB]\?]NODC*};H5];*C!a~mRGA1!X71-*C>{CG2ks-JC2ZJO\,3
    eBkk3YBo7<Vj]A_5=Au=YG#vrsx@+I}~qBU$k{<@~DK{e|;wwZ2+;AO$aX|?T*Z3Y;vO=Eef<VT3
    ?V+pVl!IYG<OcVaGIGx-vsp,vqepV+AVne]7'],GCeuVBsB<<D]YDkVmlxD]i$pRWHI&,7K;-sXE
    k{$R1ks$KG@=pxe}wCBHm<e\,-+vGw3O!v#Q:jAZU}O}YkVO2e'ilCBT3r_UjBHJnsD$$Cpk;w*~
    rkx}?on,^x@l*-p{Z5jHCDY_+h!^_!yB#H!hkV}D[B]#a,l\^_^kxcQVj7n[^p6RErekz_{75w~R
    e-VVHcF~UA2C!3'+aR@BVj1,e$C~HVjj=]\;=tjTX#i\zpna!D6xuVpW++I~H+@Y,~YDe}v^*B@'
    jBY<XV<Gwn_pj@#05]kes;=Y|X+UDG"kYenxHHGXAp;GZ~{7@!B$mB_ns?{RjHau[Oew$o2}=*2}
    j,nTC+X1wU@op#!5{Cx{']EmB#[$o5r2aBZ\b'_<2oime_ir,OO+')VREi?+O{CG\B>,--i5z\ix
    >,88g-Y?TKl!Tv\Bl]5[,Ie,B\p~U7(%jK+}7blxpi]C$>FV?xp}J9HG~',-;pirCj^j}ZapOTl>
    Z[=-{xQ*s7OluuYUv'[G?,5j_[_sh1<Az$JaXTE'#p#r*O@}+{wB;p5nOvle5i1R=G'OB[pmm[aW
    25>lQy{7#QKYG$KBAJZe5XMV\-@Q_{^+H,XzBOKaOmY]*+^svXIlJ<J<=n7VEG$'Z5HrYYm:oG,=
    JQAA5Bkle?>J_@3U2}\lW$x$iR[oE+jr|z8i[>~ruuzv^IY{'VGe[]^%"[K+2Q<XrB2e]^r<V$1*
    =>G-}e?<1I;_'4MR^;\*1xYDG<57pYZfo$G]Hn[d^K!#=e}<i5E]7j?kIGkD!I@QEnJwOl1{1HGC
    w$j_-Cri\_wX?5R*^/&\Vj2Q*[lhz1xaXjx_wn{k@^i{h5*{x#X^iiTC3E@_5Wl;ROZ*][?Xm\~e
    wHxnw,?2[?[E_u\swmo--n5ZaEZ=>#1kjs\A]a,Ku]V"uEua<*e}el{!,Rx'{+z?Q23'nXAaZ{=R
    B#lz-z>3p>;+#^J].}3UjQve-w>>\h{$QY*JA^@51B3UE#\Z+VnB@l{^Q*eivv_^G<*pRY|riluj
    vsjoOx2j$rC+jnAB{Ts@n7E}*7B=-{rZ'lKZ,2wYNE^?ThjZ2O[B~<pBe~TTI>rDnJ?>[a'WWTW(
    R'w~;Es#}*+Hv5!~QzH$o^A@eEZE'~$oAG>Hw{>eG@*u\*7U_w=xZja<Yur]5lTUNepZ]d\XYJd7
    e]pvXEnuUeD!'Tz3V-}1Z+uU_Q]sw=lMTtZx@?v{eoG_$TUH~3<z>,hopC^B@QWQe'x!pQK\Iv?&
    +jG-fp?7'l6^llx^-~2Dn{[Hln;d6coOl1OAQ<Y,ODUYn#H]T'{D}@p<>Oo#7*l2OCB~'B<E{ulm
    ZeJz\1OvO;?5*!zX$5we3veXl<V1D$RGTol[3*@YlJEM3T[\;+ETB#,o9gQ*'m!x;X3>w}QZ}_#p
    UCC:3v1WKBB^QHAv7W!U[j#?m'r<aomY3*zIBOZoip_p!_[^,vl!WY,Qs{>@_Y$*>D-~xeI}p~p[
    ZeQQp=TB;j++}U!Vix2_z5UQ\RvYi[$lujHe*ojV%-,1}lR$]P*;V?BUovl2GUQDHW5}_73{!=lp
    wYD7uGxzQRaom{=D=Cs_[kru1TZY\=1Gr]v$AafUzm2iIW}7iU7k$TuV_Q\YXp{],X~n{{o03DZ~
    z]vR^32AlRZHz_?X3_~Vi>,lCGEIRMC5Qo?zW@gksY[?j*3oQnk:s*^{jeCAC$?OpQz~\TODrn-T
    9W>rXz+D~'a+AI=?J}zGUDI5l{|WI{U]@\DT^\v{GZ#ol{Z;$3]sw@RI_aa1?mH75Z@x\nx=?-_2
    $?Uc\nV}fx+$e<[D30e>'A^_#x%\#DFYeaCB_K@DlI[Y}7x]{I~,J3@j2C>Qa-*'xEkxOCkKA]zn
    +W7EUA+q+pzv]kX_:[Z>Wt)px>-Fvx[*OVH$rTBr^$kZoJ1W;QimvuBe|UD+Ar_--xKj~6^z_=[,
    =zul-!+$,TxJv*2wpsJH*o3jpk*v}{lE*34u^!~~Y}YIHz$mXZ~}E'vCWp#IBWB$'Rm?e?$FOj,O
    NkjvE,jR]ZrxU\{vBblQv]'UTr^T$OQQj,<q'*'Jqf]3@Q=UQE\5HpRno}C,YIO~{@\r-WWXoDz^
    ^zl3o1S]zKJDQWTC55IUG#$jUo,3o,C^+sXoCLvJJ^p=}R+BAQ[CZZA<TarAA78#pIj[#{{u++oa
    N-A}k'}~OKYw1vw}Ia*vKwnVa^pwo}2WsOr^o,<r7aBZB7ze7OmU>Y<7kBG+azCWK+xz@sDTk~om
    3gGWJAnn@k[EZ1e;za1R_pckT$RODT=>Cwn_,Z~e_rU1{z!Q}G}Bz-1x1Gj^;,UAv{3$Ax@'B3G_
    ue{ApEZMRJoa5?~pW<>}X5onve+w+'QerJEnnHO[\K{^P^BTTqVdxDTs*@Ja21oJ{]--:[},GX1B
    +2TIX2]G=v<WUu_i_E]u\}qR21U~$+Jz$IpaXOz;GOU~5J]5'V~ka,,Zn1r{BV}[7J~,]+wj+\$~
    Oo\k->1#[pioCzWWp_2#e}pO$=Wj1j@ji5>K_3w+G[lZ_<'RFv$BAZ\<W[mDp7mRTOWXjCBH;5iT
    wa=*>Y>-C#<HxRvOos'XT:}mEOnO=3&Y]v<-sxe~};G~I1VY!+aRu-7/\^U[Ks]#'Ce_M,emDD?E
    }{CmJAX=vH=T,QCz^>Cl=n{p}d]e-+{l^niaE>CvxVQJBoUB>wG+2Y7BeU!7YEr\#O@[EWlli]vD
    lkHXB!+7<<Uszu'12r<XK[fQYaEJ]a!
`endprotected
//pragma protect end


//pragma protect
//pragma protect begin
`protected

    MTI!#5_~;rm5~EW!C.+U+w_U*[?woJ*},-Z^B[%!X5i]m\7oZHu<=zD}}JK5VOi,uX3cAw~'v32C
    AavQl$dOZz%lwJ#*+[[o_n=['CW!Ul$HUlIH-BAx_#=\l$#BxnH!'il[Q5}X[3-<aAY2o$GV($\<
    EC5Z#<wU_o>nRBKEjOs\B5Ix[p;~{hjwV?;'l~;12WS0PPyu{oZOUH!u-]2![]+3runej[=5kvG}
    T>\]x'Z5YA]=;=Tp+z*n-;jZT<[+]A#ATK2j$+[XGDZV~~e7VY\oE-A_j2]*-{DHzJxw]iCRCbE#
    _}YA7]Y@sA>p}C}+np^\xUKX=iJ\A_}3rTY,p;p,x,aO"}$+#-^A?DR^=OJG?Wjjpqp~!I'7W}b}
    ^E1R*Ox5!Z[X}w~,!<BjIDa~oxJ3Y>KYL1Y~$j;{o3>O'ei5^@=zx4Ekv$a{u$}jD?sk>HY~]n\7
    -^V~o+,_ZGj^CB1pQo@X$O_#TpFU^~="w[ZD6?BE[E*#JvVo3i5=*<ru_]COK(k>E}BRw=wG*>|n
    sapD7_BGn5^1~U+Hx;7\UlHvav?a$a{ZpAs@Qd8*=Z}rGv[a55l}jsCoA{JO?$[z#Q\a,CTkU=7~
    tjDIl5!Z@#r~Yi,XkUrR?pW2rOn$31DGA?<je7RwI8Em'U*kepi]B^Qj2XZjTZa]{Yo1<j,T^3eT
    ZYAC}Q_#_r=C=@=1p2rz$}:i7!Oi1Dkr${1=*V[2a1*_I;W$^QC5DAaS#S]!n>B2r~x7##2G^O$r
    +p,5Ap=uW3^R>#t!np@{IJO[GI[H>KVk\vi@OGsTe_r(U_jCeVkTVAI@2XTO,@rrm>rw!l+CkX2a
    0b1CI^G3Q~N~_p=}5K;pz~K+';U~rDaY<sarRk1DZW~dk>Xop;wa]je@i\x@OaKz2j$1BmUr~I\-
    p5B#mOE~E#]Boi'#ke\*BKoE<7_As[~5l^$!71*H{{{K=gGk5El3[5$]<W<5~=]+jroqUT+~2l\*
    A-;_V}AzvQ'],Oe!@TA*)>Ho}cs=T<G][!@D$kXa\nDZ<eyEBX'XsA!'*+!Rxv-aoxD[=~V=*1ZN
    -&2R~<EzmD$GpB~o5^lmvut-<j\aHm?G#$EAsY@!rYv<5nmjE7QuCJ'a,mHm75ZRQHJF=3ETIQ<k
    CkY?v{wpKwmB*+*2Gsv7b}Q1H7j3mm[O^]Cm?z*GHe^@eRp'o,CHY721Y*U{Hw+UKXA<V}!<jlBK
    =;-xRs}VBfR6VHK1wO=ojeu}=k,OmpjuuEHk@pQw{w+O''z5I=VIZEG^2Gmr^GDa#'l@Hor':?re
    ]WEnoVrH[lpGO5aa$1Ij_z+ze*?1oXxu;3{B'H[O{]me]A[xY^iV#oRxnw>r*G}i]vWUer[@!QHI
    \RVp3,+j!sU^xH-Do]gGA5XXVG27W1Xrn-{q~Hw#Wo^-j,p#bP,?QOU5ZGvioEQE#Bh->j5&$DT,
    cqT}zv;_HkWR]II#DJGae[92+vv1_XXi'#XEoD!_'~3H]+;[j23Iij~6Jva]m]7u&eG-1-C{;k*K
    ~=n2<.KQDY\.m.V,ilv+ZO}QRO(ZpmnkQnko#u\ZQsoQa!!8Q<K=4?o1B:C=eK)1RWu8rei-3r2{
    :7YX'nO-?PJ\x<1eiG'@A7oZJpM7nZ,}Bkw'n7][r-r1T*[PW\Ao_j!TH53u(NdC^Zn-5_U
`endprotected
//pragma protect end


//pragma protect
//pragma protect begin
`protected

    MTI!#3,-@O~\jr>wa,TR2p}@IEGjJ5UV3W5$[[M\*#[Qi5K|!$,;}R2YAI!=$I#<]B5_~XzpEK;A
    x?K;dX[+2U{){Ck;G$k\s{ErsSKwJUz^;};<Vnz'lXA{V~x\G[w7@pE^vkB,mI\OOi%KOriHIZ2+
    jiai+~l5,_TVV~'B5C-v<<#&&k-$u3wCo2173:Ho@WxmAA][5>DJ2OEAV$K'\7hlZVK|kG@>I2u2
    =sX,OYEn'0'>mUEX<rQ@Y3~v[^A15opvX}H-OC^>,$+=2\8=Xz-!Ej@I,Hw=?QCGZW+Rr8oW_'/8
    >XVo1,?ol>*>WE1xz-Uv8o<3O#5lj=a51^QRKrZ;[HEEV$I*H!owpRQYzDZ,@r#,]r9i\;Y3ETzz
    !XabC-_BTw_p=ZaWU1vIp}b7s~z[!'wYRY@!B>7\-rY/*yTD<Q=5\1\<TJ5Jl7,P\i^KQ%ij*OR?
    77&8$|Gm1n~=@I*WD$*[z7\vzB#n2Y^Jr[K]wJwzZ\=?uI%6RvE[j^s7G?<V\7_AUI>-5'+'-Uv3
    v<Vxx#UEcxu1?0=_XG\Vk;]G-<?}V$$_ixQ+jW<'J=>p}uoeGA%e<E,I^A*1O{_ADEj}p7?yzU;<
    ]VY5?rXJ;Yw}UzwukCpQ3zEIeq~9t[eD5T<;J$vn[wQXVqnn$ELoxijB#KUs!IBU]m?#C>C@EGWX
    E<],jn@1k@;$M2XK!zvW*$<]KXHp^flY2U=Dn<27@kQ?}iqn,u@YIY#7V]jp+V3O&L+zxjzKJ!FU
    <-lI1?Z=eKIGXB[i5{@6}-oiEI\}a}_u\[Ua49$;2TBzn#}lzzu]#rs$m]wT$D-T2m[3xu7,mR;1
    TVKX>HlU!u=>K{G3llH5vTQ^Z-uIXOj_nV@C$x@oH1j_G<%k>YalXw_OGK>7JW{W=1>mvWA[7#>{
    {*2GRe7Gx7W[1R5V5s~(#*lv<5;v5z-C:H,]{u'>wF.QnYp_'HR,JTaVWoTl~G}#<RGoRUQjQ+3s
    Q\1?w@skaa$YsHvHwpsV_-57~VeW7TR5GZ[xww^bil]kkls#V[kn@Es@AB<pR}e?r>C$olpDjGC>
    #]lW]U*HD$jGgz}U?^W1w}o,+r,mjPDX]B]5rj1jB;Rpl{QezsK$-T,^XG$1zH{Ox_0D~{nu^=^E
    *nmB,TQ~eA[$m>K'5kl%[,Iw<}k\2X\Xr+~{uYAjTO>-Y($WlB!jQz-BBTOFJ'Vn8AA*$H5K-J$I
    AO}]5<G}jRv[$Ix{k}eG5e+XVClmX\rJ7'lKevAx\Tvu$[UT@-CB'r1;;@p!aG3u]x%1a!xx=*~R
    \KD#rEZ;SP"G2a=CaEp'V7euvBVBT2u{Uu?@aZA';pwOjTxrV<K:Yr#@3sKO^pUUw{~y3+-=I*#Q
    tn==u'KxVlxXl=]Hu5I5-'*uGCEl7%!5^C=zTU6x$*#Gz@JO2@RrD{Yww2Bo^wm'iuaGiH]tel?C
    R5{zDw[7}a+=<a^,E5kY*kQ<GR^1Hr1CDi[jb?E{GJ'#u+nxzr2^oRG~1VOEiu>sv6Wl[$$Z$}BU
    @{B^t;VRaAs_U_r]RKV5O,Q#oGu5Bi=Alh[]?@BxNSj+I7l#-GFRk[RE37<kjord(<e}QPYCVs[p
    nkK1[sqX='@DmA's3@\G]}=OCvWT7-@^W$2QsiRI+zD=&#5mC,sToC_Z>,@<{Q<!-#Re\yD-=IOR
    3,BUIp7>E{XxvrOZa<r$e]6+1um@zHv7+3#VoI{OxQlFmop3IsBR$;QW3ae$Be-z]}-]laQ*qJ<-
    ^QpR]\Im12T^~Cr~QrWuJl!SXOC_@T!@UCmn*qOm_RJVkO6<j@QE*\k)*M1}H]XL,+A<=cxDI,v^
    EpqoGUIvWj1<GE}^J3V[-E+^GH+(=>5Tlk2m\>a@@T<2^A$[NDwaIpW$u*{luEA1sGXH~CrYeCz$
    '1o[$W\o[2{_apDUB1K5@1J{J.KIG@E\BR_iGZu1[TRj_$'E3=^j^]_=arBR{~1.o'1wUn+^C!z#
    w$>~J<z+37Ru!aueFBBOQ#zO$xpvj)JjJG\>^ZX7#mC{J3Z5~E)AROjz>Ze]7m'H}a5TorOemGBR
    VI>EvV!nv2mo>wDz>@RGVrDw]m;p[amKr]+xTaxRA~{Y#jVdZe$~^-IR+ru'YW<BEY*iL]+[[{Eo
    Oo5<lJx}n*z']z5Q3]OpDX{e5]5H7K5;QjCQvm5l,Y~soVD+!=],jx~m@z~lTTpe$is?-Hs>CG[p
    #,i$E#*p^X=D{esiZ^rvVp]x>@'sx7,T-bj?w+>5HCQl1=QeEQ#nZ~@>Q>^_=AR<1^^OX^!n*aKQ
    1}\{[eQar\(#xG2!U7+'>W,k*mT2eKalH7e'<!?,YXu>+OR$>2mvJXE}-OBOpII0&11-#]k*J^k=
    $v=<{Co'{$.D,RE1D;>8XY5!N[rw+n\'~OppAokVwqR7?K[9O'E=E=\zelJasTJX=W5epT7]I$XV
    p{!sG@n1&B>,w=}^}'Am\A\OUE+\Q=$kRf1Xokb~-1s*[QW}]5@hO#l*QUj2zT+*VioQQiDuIv-Y
    x#K>J1ETBY<mTDlCWG=#iG,Zs#s]RelI'eXv}s>z7Ej1j^RW?}HREeKnn+s<I}+v'z*jpW22YeJJ
    l@W5LzIYn-a'Q9msXQUa2\mwVe->;Og1+Xw7B?n}oq#IxD|-7uDGus!37jBr7H[zB$m3]o7esW1*
    e-DzK2DI3T!E_^z1I]QI{2xVuX[V5*zBImsN<HzvBn>rXA<Z-Yp2fN{]a3^!3?E2\^Vn!mEYADS^
    +<UxA+YDl~[o+wGCGCX87Cz5Ewxm45EJ#}JnwBRIG3=;\'rjR_,mag]n*v.{>A,\!;TKsKs{_ilB
    D!a=u7Oe#+$IWra{+'2~sww75'xrEnE~ArEE1I\|C-[@O$U~Ya+DGsT2zBkD<7Oj!,Km+D>J}<Iu
    RIaAx;Y3RTTA{s{KrjW>G;EwXI_$UjD^ED2Q[ZluW^1='ZUox-sGG!$CW]rAu1s!7o>nIj*Y'sXT
    =Ou+CR2-1wJrR2jC=KR=1O+51xo}-s[=<srH25!3Q\\w'r;uRzmpzp=^$>7Vo72H-*CuyK_<CcMs
    KE=1IIwa]G<,,'VmYXH]7XOX]W#IVJ_5sQ-Z$_]'TIzGZlIEa;![}s{<oR3x;1n/pKpCUzKjrzu-
    n{=-^'tIuj^~s5D+CsTIBEQiARip_,pUHzU4QcpEZ@<nm1h3$WT_<_O~n+#tsOJ\1iCsV$;xWQ'-
    ei=,nDU+WCsix?21I,T=sV-lA}ppA$>#HOz7?QY@pXr{;];DKwVlZa-5mGzVNBO$~s<lr]V+DjEr
    _]@B{Ce##Di['ur#\BDs]5WmIzCYxk5ABxe;JwIia~V'i2w}JSEW~{k'U+DYnBBkz<?Qj1\3<J;o
    w_$^_3(7ip^X*E+a]=zlm!xE?{J+--=TQ}?$K@a#<*\CC3m[[iKp?$B^uY_UE?a~l5{'v2{^_GZe
    bDiwz@_V7z[
`endprotected
//pragma protect end


//pragma protect
//pragma protect begin
`protected

    MTI!#u_<'7v,5K}^!-XWv7QU77GjJ5UV3W5A>[M\*#[Q#W=L!$=?^R;Y[a^>O$?'^,JTO>Q_G@x2
    -'v>7]dOZz%lwJ#*+[[o_n=['CW!Ul$HUlIH-BAR_#\e-uJOxn-Jh_Crx}Z2YwoDu7Z5oWXa]6a{
    KX[K'V>=V1@o=@[>*m=W,;A'UT{xk*pKvzlZxw7wXHxrjAHIUK:Tn[#]@A]u[e^d~=JU5Y77_CT$
    }cIBIZeCrVsj}m]BE$*C27kIIU^;I'RT<up'!@<lG?[*m#pK!a^wlTH{r!I\@o=]>wxnVJOB1*D@
    ]GY'vnHUX3TsAw1+ArrkuYYuT@<7,Ke<pBQ=~]j$eY;DZpY-pe*UJ7y?+;@72DsnGze!z*3Oxk>;
    <=zQxpxtTE!EK]'#{OiuTlArRCZQ=nQa'ZOGMJ'kUJoa*<\Ik}BEpA}ToBGEY~s}=[=a;<a{^~RX
    u*r#?^o1D=OKYv~[!joQmBi}5-aasBOjijCE_7~2'O7X}]TY<*GYvI>JOJeCuk^a[H{o_aCDZ;ri
    =~I@;xITw^xQwvRBHx>p[8F57#KaXU@@7B_%XoD"=*T3KUwz\1]<e-@5,{\nCjCxuE]]U$ka4J<{
    [g^>BD~G;+K\Ve~rAVB>2>C?~~;*{TizjGD^2@QmUzwD+!sC2lax*@C<[@eTvTa\$2>Y{^r~-<=3
    j[H}AC=kK=GmHvoUp;:[lXE@l@$WYDspK_,Ao@~2D!V2U{UQrrGBJHa8GCuE=9-{wK%ulJ:vj+,B
    GjGO;>psW~B*xaKTsY!QBpC-1zQJapQGiR3r-v]2=<vGQ>IXVZ@$Elj7m+{l\H!IZ<Y@wJ3#DB]V
    I@wI@\HCJpB0rWAnJ$n+I*T*v/_@JaiA9VCD*5IU]\?=$'A*w<_^wOoujHvroBv7GjaBp}BY@ImW
    ]UOKJ2V\3-A^s^w\{[<lOXoWppkVXiC1,io$RR@2sOHnwdOCs!<7BuUQoKbKU>bS_[RBQ#HrHlUQ
    ;_>-A}C^^n3j?a7XnrJjKR>Z;DE=Olj<Q>m}#*z#}=~*EUTU=GX2O^s1j]>}w\\nQJ+ElKHneG?=
    {6CT]Y>a]_^IGYIC1DV_,zSm]lzc\;{?-O[Ra+U>$uDuH<m3E-U[kHD@(R<oDS#R@YV$TpxjK^As
    !ws]Q]2oW5j?@3'{_pYD,,*^Y?_mRD8TnYj}KEo-$,^p<Z#sw\W_[Ii)2\lCE1iUkoDrE1C[!TBo
    fWBOZK,xub9_=7QBT2]p!rO[XjY+xB}~*wlAR*XzQG_(2lRw[H<V#G2Us*x_wr@;_+HJ#VZ;<p=I
    s[jp-D;s>=De^RB>q8{pp=|-TI]6G7@+pj/.O]#KYJ*puz},}2-3C*+H:<[
`endprotected
//pragma protect end



// synopsys translate_off
`timescale 1 ns / 1 ps													
// synopsys translate_on

module `IP_MODULE_NAME(efx_asyncreg) #(
    parameter ASYNC_STAGE = 2,
    parameter WIDTH = 4,
    parameter ACTIVE_LOW = 1, // 0 - Active high reset, 1 - Active low reset
    parameter RST_VALUE = 0 
) (
    input  wire             clk,
    input  wire             reset_n,
    input  wire [WIDTH-1:0] d_i,
    output wire [WIDTH-1:0] d_o
);

(* async_reg = "true" *) reg [WIDTH-1:0] async_reg[ASYNC_STAGE-1:0];

assign d_o = async_reg[ASYNC_STAGE-1];

genvar i;
generate
   if (ACTIVE_LOW == 1) begin: active_low
      if (RST_VALUE == 0) begin: low_reset_0
         always @ (posedge clk or negedge reset_n) begin
             if(!reset_n) begin
                 async_reg[0]         <= {WIDTH{1'b0}};
             end
             else begin 
                 async_reg[0]         <= d_i;
             end
         end
             
         for (i=1; i<ASYNC_STAGE; i=i+1) begin
             always @ (posedge clk or negedge reset_n) begin
                 if(!reset_n) begin
                     async_reg[i]         <= {WIDTH{1'b0}};
                 end
                 else begin 
                     async_reg[i]         <= async_reg[i-1];
                 end
             end
         end
      end
      else begin: low_reset_1
         always @ (posedge clk or negedge reset_n) begin
             if(!reset_n) begin
                 async_reg[0]         <= {WIDTH{1'b1}};
             end
             else begin 
                 async_reg[0]         <= d_i;
             end
         end
             
         for (i=1; i<ASYNC_STAGE; i=i+1) begin
             always @ (posedge clk or negedge reset_n) begin
                 if(!reset_n) begin
                     async_reg[i]         <= {WIDTH{1'b1}};
                 end
                 else begin 
                     async_reg[i]         <= async_reg[i-1];
                 end
             end
         end
      end
   end
   else begin: active_high
      if (RST_VALUE == 0) begin: high_reset_0
         always @ (posedge clk or posedge reset_n) begin
             if(reset_n) begin
                 async_reg[0]         <= {WIDTH{1'b0}};
             end
             else begin 
                 async_reg[0]         <= d_i;
             end
         end
             
         for (i=1; i<ASYNC_STAGE; i=i+1) begin
             always @ (posedge clk or posedge reset_n) begin
                 if(reset_n) begin
                     async_reg[i]         <= {WIDTH{1'b0}};
                 end
                 else begin 
                     async_reg[i]         <= async_reg[i-1];
                 end
             end
         end
      end
      else begin: high_reset_1
         always @ (posedge clk or posedge reset_n) begin
             if(reset_n) begin
                 async_reg[0]         <= {WIDTH{1'b1}};
             end
             else begin 
                 async_reg[0]         <= d_i;
             end
         end
             
         for (i=1; i<ASYNC_STAGE; i=i+1) begin
             always @ (posedge clk or posedge reset_n) begin
                 if(reset_n) begin
                     async_reg[i]         <= {WIDTH{1'b1}};
                 end
                 else begin 
                     async_reg[i]         <= async_reg[i-1];
                 end
             end
         end
      end
   end
endgenerate

endmodule



// synopsys translate_off
`timescale 1 ns / 1 ps													
// synopsys translate_on

module `IP_MODULE_NAME(efx_resetsync) #(
    parameter ASYNC_STAGE = 2,
    parameter ACTIVE_LOW = 1
) (
    input  wire             clk,
    input  wire             reset,
    output wire             d_o
);


generate
   if (ACTIVE_LOW == 1) begin: active_low
      `IP_MODULE_NAME(efx_asyncreg) #(
         .WIDTH      (1),
         .ACTIVE_LOW (1),
         .RST_VALUE  (0)
      ) efx_resetsync_active_low (
         .clk     (clk),
         .reset_n (reset),
         .d_i     (1'b1),
         .d_o     (d_o)
      );
   end
   else begin: active_high
      `IP_MODULE_NAME(efx_asyncreg) #(
         .WIDTH      (1),
         .ACTIVE_LOW (0),
         .RST_VALUE  (1)
      ) efx_resetsync_active_high (
         .clk     (clk),
         .reset_n (reset),
         .d_i     (1'b0),
         .d_o     (d_o)
      );
   end
endgenerate

endmodule


////////////////////////////////////////////////////////////////////////////
//           _____       
//          / _______    Copyright (C) 2013-2020 Efinix Inc. All rights reserved.
//         / /       \   
//        / /  ..    /   bin2gray.v
//       / / .'     /    
//    __/ /.'      /     Description:
//   __   \       /      Binary to Gray Encoding Convertor
//  /_/ /\ \_____/ /     
// ____/  \_______/      
//
// *******************************
// Revisions:
// 1.0 Initial rev
//
// *******************************

`resetall
`timescale 1ns/1ps

module `IP_MODULE_NAME(efx_fifo_bin2gray)
#(parameter WIDTH=5)
(// outputs
 output wire [WIDTH-1:0] gray_o,
 // input
 input [WIDTH-1:0] bin_i
 );

//---------------------------------------------------------------------
// Function :   bit_xor
// Description: reduction xor
function bit_xor (
  input [31:0] nex_bit,
  input [31:0] curr_bit,
  input [WIDTH-1:0] xor_in);
  begin : fn_bit_xor
    bit_xor = xor_in[nex_bit] ^ xor_in[curr_bit];
  end
endfunction

// Convert Binary to Gray, bit by bit
generate 
begin
  genvar bit_idx;
  for(bit_idx=0; bit_idx<WIDTH-1; bit_idx=bit_idx+1) begin : gBinBits
    assign gray_o[bit_idx] = bit_xor(bit_idx+1, bit_idx, bin_i);
  end
  assign   gray_o[WIDTH-1] = bin_i[WIDTH-1];
end
endgenerate

endmodule 

////////////////////////////////////////////////////////////////////////////////
// Copyright (C) 2013-2020 Efinix Inc. All rights reserved.              
//
// This   document  contains  proprietary information  which   is        
// protected by  copyright. All rights  are reserved.  This notice       
// refers to original work by Efinix, Inc. which may be derivitive       
// of other work distributed under license of the authors.  In the       
// case of derivative work, nothing in this notice overrides the         
// original author's license agreement.  Where applicable, the           
// original license agreement is included in it's original               
// unmodified form immediately below this header.                        
//
// WARRANTY DISCLAIMER.                                                  
//     THE  DESIGN, CODE, OR INFORMATION ARE PROVIDED “AS IS” AND        
//     EFINIX MAKES NO WARRANTIES, EXPRESS OR IMPLIED WITH               
//     RESPECT THERETO, AND EXPRESSLY DISCLAIMS ANY IMPLIED WARRANTIES,  
//     INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF          
//     MERCHANTABILITY, NON-INFRINGEMENT AND FITNESS FOR A PARTICULAR    
//     PURPOSE.  SOME STATES DO NOT ALLOW EXCLUSIONS OF AN IMPLIED       
//     WARRANTY, SO THIS DISCLAIMER MAY NOT APPLY TO LICENSEE.           
//
// LIMITATION OF LIABILITY.                                              
//     NOTWITHSTANDING ANYTHING TO THE CONTRARY, EXCEPT FOR BODILY       
//     INJURY, EFINIX SHALL NOT BE LIABLE WITH RESPECT TO ANY SUBJECT    
//     MATTER OF THIS AGREEMENT UNDER TORT, CONTRACT, STRICT LIABILITY   
//     OR ANY OTHER LEGAL OR EQUITABLE THEORY (I) FOR ANY INDIRECT,      
//     SPECIAL, INCIDENTAL, EXEMPLARY OR CONSEQUENTIAL DAMAGES OF ANY    
//     CHARACTER INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF      
//     GOODWILL, DATA OR PROFIT, WORK STOPPAGE, OR COMPUTER FAILURE OR   
//     MALFUNCTION, OR IN ANY EVENT (II) FOR ANY AMOUNT IN EXCESS, IN    
//     THE AGGREGATE, OF THE FEE PAID BY LICENSEE TO EFINIX HEREUNDER    
//     (OR, IF THE FEE HAS BEEN WAIVED, $100), EVEN IF EFINIX SHALL HAVE 
//     BEEN INFORMED OF THE POSSIBILITY OF SUCH DAMAGES.  SOME STATES DO 
//     NOT ALLOW THE EXCLUSION OR LIMITATION OF INCIDENTAL OR            
//     CONSEQUENTIAL DAMAGES, SO THIS LIMITATION AND EXCLUSION MAY NOT   
//     APPLY TO LICENSEE.
//
////////////////////////////////////////////////////////////////////////////////


/////////////////////////////////////////////////////////////////////////////
//           _____       
//          / _______    Copyright (C) 2013-2021 Efinix Inc. All rights reserved.
//         / /       \   
//        / /  ..    /   simple_dual_port_ram_fifo.v
//       / / .'     /    
//    __/ /.'      /     Description:
//   __   \       /      EFX FIFO
//  /_/ /\ \_____/ /     
// ____/  \_______/      
//
// *******************************
// Revisions:
//
// *******************************

module `IP_MODULE_NAME(efx_fifo_ctl) # (
    parameter SYNC_CLK           = 1,
    parameter SYNC_STAGE         = 2,
    parameter MODE               = "STANDARD",
    parameter WR_DEPTH           = 512,
    parameter WADDR_WIDTH        = 9,
    parameter RADDR_WIDTH        = 9,
    parameter ASYM_WIDTH_RATIO   = 4,
    parameter RAM_MUX_RATIO      = 1,
    parameter PIPELINE_REG       = 1,
    parameter ALMOST_FLAG        = 1,
    parameter PROGRAMMABLE_FULL  = "NONE",
    parameter PROG_FULL_ASSERT   = 0,
    parameter PROG_FULL_NEGATE   = 0,
    parameter PROGRAMMABLE_EMPTY = "NONE",
    parameter PROG_EMPTY_ASSERT  = 0,
    parameter PROG_EMPTY_NEGATE  = 0,
    parameter OUTPUT_REG         = 0,
    parameter HANDSHAKE_FLAG     = 1, 
    parameter OVERFLOW_PROTECT   = 0,
    parameter UNDERFLOW_PROTECT  = 0
)(
    input   wire                   wr_rst,
    input   wire                   rd_rst,
    input   wire                   wclk,
    input   wire                   rclk,
    input   wire                   we,
    input   wire                   re,
    output  wire                   wr_full,
    output  reg                    wr_ack,
    output  wire                   wr_almost_full,
    output  wire                   rd_empty,
    output  wire                   rd_almost_empty,
    output  wire                   wr_prog_full,
    output  wire                   rd_prog_empty,
    output  wire                   wr_en_int,
    output  wire                   rd_en_int,
    output  wire [WADDR_WIDTH-1:0] waddr,
    output  wire [RADDR_WIDTH-1:0] raddr,
    output  wire [WADDR_WIDTH:0]   wr_datacount,
    output  wire [RADDR_WIDTH:0]   rd_datacount,
    output  wire                   rd_vld,
    output  reg                    wr_overflow,
    output  reg                    rd_underflow
);

reg  [WADDR_WIDTH:0] waddr_cntr;
reg  [WADDR_WIDTH:0] waddr_cntr_r;
reg  [RADDR_WIDTH:0] raddr_cntr;
reg                  rd_valid;

wire [WADDR_WIDTH:0] waddr_int;
wire [RADDR_WIDTH:0] raddr_int;
wire                 rd_empty_int;
wire [WADDR_WIDTH:0] wr_datacount_int;
wire [RADDR_WIDTH:0] rd_datacount_int;

assign waddr     = waddr_cntr[WADDR_WIDTH-1:0];
// NIC
wire [RADDR_WIDTH:0] ram_raddr;
assign raddr     = (MODE == "FWFT") ? ram_raddr[RADDR_WIDTH-1:0] : raddr_cntr[RADDR_WIDTH-1:0];
//assign raddr     = raddr_cntr[RADDR_WIDTH-1:0];
//assign wr_en_int = we & ~wr_full;
assign wr_en_int = OVERFLOW_PROTECT ? we & ~wr_full : we;

assign wr_datacount  = wr_datacount_int;
assign rd_datacount  = ASYM_WIDTH_RATIO == 4 && SYNC_CLK ? wr_datacount_int : rd_datacount_int;


generate
    if (MODE == "FWFT") begin    
        // NIC
        //assign rd_en_int     = (~rd_empty_int & rd_empty) | (re & ~rd_empty_int);
        //assign rd_empty      = rd_empty_fwft;

        assign rd_en_int     = 1'b1;
        //assign rd_empty      = rd_empty_int;
        
        //always @ (posedge rclk or posedge rd_rst) begin
        //    if (rd_rst) begin
        //        init_set <= 1'b1;
        //    end
        //    else if (~init_set & rd_empty) begin
        //        init_set <= 1'b1;            
        //    end
        //    else if (~rd_empty_int) begin
        //        init_set <= 1'b0;            
        //    end
        //    else if (rd_empty) begin
        //        init_set <= 1'b1;            
        //    end
        //end
        // NIC 
        //always @ (posedge rclk or posedge rd_rst) begin
        //    if (rd_rst) begin
        //        rd_empty_fwft <= 1'b1;
        //    end
        //    else if (rd_en_int) begin
        //        rd_empty_fwft <= 1'b0;            
        //    end
        //    else if (re) begin
        //        rd_empty_fwft <= 1'b1;            
        //    end
        //end          
        
        //if (FAMILY == "TRION") begin
        if (OUTPUT_REG) begin
            always @ (posedge rclk or posedge rd_rst) begin
                if (rd_rst) begin
                    rd_valid <= 1'b0;
                end
                else begin
                    rd_valid <= ~rd_empty;
                end
            end
            assign rd_vld = rd_valid;                
        end    
        else begin
            assign rd_vld = ~rd_empty;                
        end
        
        assign rd_empty = rd_empty_int;
    end
    else begin
        assign rd_en_int     = UNDERFLOW_PROTECT ? re & ~rd_empty_int : re;
        assign rd_empty      = rd_empty_int;
        
        if (OUTPUT_REG) begin
            reg rd_valid_r;
            always @ (posedge rclk or posedge rd_rst) begin
                if (rd_rst) begin
                    rd_valid_r <= 'h0;
                    rd_valid   <= 'h0;
                end
                else begin
                    {rd_valid,rd_valid_r} <= {rd_valid_r,rd_en_int};
                end
            end
            assign rd_vld = rd_valid;            
        end
        else begin
            always @ (posedge rclk or posedge rd_rst) begin
                if (rd_rst) begin
                    rd_valid  <= 'h0;
                end
                else begin
                    rd_valid <= rd_en_int;
                end
            end
            assign rd_vld = rd_valid;
        end
    end
    
    if (ALMOST_FLAG) begin
        assign wr_almost_full   = wr_datacount >= WR_DEPTH-1;
        assign rd_almost_empty  = rd_datacount <= 'd1;
    end
    else begin
        assign wr_almost_full   = 1'b0;
        assign rd_almost_empty  = 1'b0;        
    end
    
    if (PROGRAMMABLE_FULL == "STATIC_SINGLE") begin
        reg    wr_prog_full_int;
        assign wr_prog_full  = wr_datacount >= PROG_FULL_ASSERT;
        
        always @ (posedge wclk or posedge wr_rst) begin
            if (wr_rst) begin
                wr_prog_full_int  <= 1'b0;
            end
            else begin
                wr_prog_full_int  <= wr_prog_full;
            end
        end  
    end
    else if (PROGRAMMABLE_FULL == "STATIC_DUAL") begin
        reg    wr_prog_full_int;
        assign wr_prog_full  = wr_prog_full_int ? wr_datacount >= PROG_FULL_NEGATE : wr_datacount >= PROG_FULL_ASSERT;   

        always @ (posedge wclk or posedge wr_rst) begin
            if (wr_rst) begin
                wr_prog_full_int  <= 1'b0;
            end
            else begin
                wr_prog_full_int  <= wr_prog_full;
            end
        end              
    end
    else begin
        assign wr_prog_full  = 1'b0; 
    end
        
    if (PROGRAMMABLE_EMPTY == "STATIC_SINGLE") begin
        reg    rd_prog_empty_int;
        assign rd_prog_empty  = rd_datacount <= PROG_EMPTY_ASSERT;
            
        always @ (posedge rclk or posedge rd_rst) begin
            if (rd_rst) begin
                rd_prog_empty_int <= 1'b1;
            end
            else begin
                rd_prog_empty_int <= rd_prog_empty;
            end
        end
    end
    else if (PROGRAMMABLE_EMPTY == "STATIC_DUAL") begin
        reg    rd_prog_empty_int;
        assign rd_prog_empty = rd_prog_empty_int ? (rd_datacount <= PROG_EMPTY_NEGATE) : (rd_datacount <= PROG_EMPTY_ASSERT);
            
        always @ (posedge rclk or posedge rd_rst) begin
            if (rd_rst) begin
                rd_prog_empty_int <= 1'b1;
            end
            else begin
                rd_prog_empty_int <= rd_prog_empty;
            end
        end  
    end
    else begin
        assign rd_prog_empty  = 1'b0; 
    end
    
    if (HANDSHAKE_FLAG) begin
        always @ (posedge wclk or posedge wr_rst) begin
            if (wr_rst) begin
                wr_ack <= 1'b0;
            end
            else begin
                // NIC
                //wr_ack <= wr_en_int & ~wr_overflow;
                wr_ack <= OVERFLOW_PROTECT ? wr_en_int & ~wr_overflow : wr_en_int;
            end
        end
    end

    if (OVERFLOW_PROTECT) begin
        always @ (posedge wclk or posedge wr_rst) begin
            if (wr_rst) begin
                wr_overflow <= 1'b0;
            end
            else if (we && wr_full) begin
                wr_overflow <= 1'b1;
            end
            else begin
                wr_overflow <= 1'b0;            
            end
        end
    end
    else if (HANDSHAKE_FLAG) begin
        always @ (posedge wclk or posedge wr_rst) begin
            if (wr_rst) begin
                wr_overflow <= 1'b0;
            end
            else begin
                wr_overflow <= we && wr_full ? 1'b1 : wr_overflow;
            end
        end
    end

    if (UNDERFLOW_PROTECT) begin     
        always @ (posedge rclk or posedge rd_rst) begin
            if (rd_rst) begin
                rd_underflow <= 1'b0;
            end
            else if (re && rd_empty) begin
                rd_underflow <= 1'b1;
            end
            else begin
                rd_underflow <= 1'b0;            
            end
        end
    end
    else if (HANDSHAKE_FLAG) begin
        always @ (posedge rclk or posedge rd_rst) begin
            if (rd_rst) begin
                rd_underflow <= 1'b0;
            end
            else begin
                rd_underflow <= re && rd_empty ? 1'b1 : rd_underflow;
            end
        end
    end
    
    localparam RATIO_WIDTH = (RADDR_WIDTH >= WADDR_WIDTH)? RADDR_WIDTH - WADDR_WIDTH : WADDR_WIDTH - RADDR_WIDTH;
    
    if (ASYM_WIDTH_RATIO < 4) begin
        assign wr_full          = (waddr_cntr[WADDR_WIDTH]^raddr_int[RADDR_WIDTH]) & (waddr_cntr[WADDR_WIDTH-1:0] == raddr_int[RADDR_WIDTH-1:RATIO_WIDTH]);
        assign rd_empty_int     = waddr_int[WADDR_WIDTH:0] == raddr_cntr[RADDR_WIDTH:RATIO_WIDTH];
        assign wr_datacount_int = waddr_cntr - (raddr_int/RAM_MUX_RATIO);
        assign rd_datacount_int = (waddr_int*RAM_MUX_RATIO)-raddr_cntr;
    end
    // NIC
    else if (ASYM_WIDTH_RATIO == 4) begin
        assign wr_full          = (waddr_cntr[WADDR_WIDTH]^raddr_int[RADDR_WIDTH]) & (waddr_cntr[WADDR_WIDTH-1:0] == raddr_int[RADDR_WIDTH-1:0]);
        assign rd_empty_int     = waddr_int[WADDR_WIDTH:0] == raddr_cntr[RADDR_WIDTH:0];
        assign wr_datacount_int = waddr_cntr - raddr_int;
        assign rd_datacount_int = waddr_int - raddr_cntr;
    end
    else begin
        assign wr_full          = (waddr_cntr[WADDR_WIDTH]^raddr_int[RADDR_WIDTH]) & (waddr_cntr[WADDR_WIDTH-1:RATIO_WIDTH] == raddr_int[RADDR_WIDTH-1:0]);
        // NIC
        //assign rd_empty_int     = (waddr_int- raddr_cntr*RAM_MUX_RATIO) < RAM_MUX_RATIO;
        assign rd_empty_int     = waddr_int[WADDR_WIDTH:RATIO_WIDTH] == raddr_cntr[RADDR_WIDTH:0];
        assign wr_datacount_int = waddr_cntr - (raddr_int*RAM_MUX_RATIO);
        assign rd_datacount_int = (waddr_int/RAM_MUX_RATIO)-raddr_cntr;
    end
endgenerate

always @ (posedge wclk or posedge wr_rst) begin
    if (wr_rst) begin
        waddr_cntr   <= 'h0;
    end
    else if (wr_en_int) begin
        waddr_cntr   <= waddr_cntr + 1'b1;
    end
end

always @ (posedge wclk or posedge wr_rst) begin
    if (wr_rst) begin
        waddr_cntr_r  <= 'h0;
    end
    else begin
        waddr_cntr_r  <= waddr_cntr;
    end
end

always @ (posedge rclk or posedge rd_rst) begin
    if (rd_rst) begin
        raddr_cntr   <= 'h0;
    end
    // NIC
    //else if (rd_en_int) begin
    else begin
        //raddr_cntr   <= raddr_cntr + 1'b1;
        //raddr_cntr   <= raddr_cntr + (re & ~rd_empty_int);
        raddr_cntr   <= ram_raddr;
    end
end
// NIC
assign ram_raddr = raddr_cntr + (UNDERFLOW_PROTECT ? re & ~rd_empty_int : re);


generate
    if (SYNC_CLK) begin : sync_clk
       if (MODE == "FWFT") begin
          assign waddr_int = waddr_cntr_r;
          assign raddr_int        = raddr_cntr;
       end
       else begin
          assign waddr_int        = waddr_cntr;
          assign raddr_int        = raddr_cntr;
       end
    end
    else begin : async_clk
        reg  [RADDR_WIDTH:0] raddr_cntr_gry_r;
        reg  [WADDR_WIDTH:0] waddr_cntr_gry_r;
        
        wire [RADDR_WIDTH:0] raddr_cntr_gry;
        wire [RADDR_WIDTH:0] raddr_cntr_gry_sync;
        wire [RADDR_WIDTH:0] raddr_cntr_sync_g2b;
        wire [WADDR_WIDTH:0] waddr_cntr_gry;
        wire [WADDR_WIDTH:0] waddr_cntr_gry_sync;
        wire [WADDR_WIDTH:0] waddr_cntr_sync_g2b;

        if (PIPELINE_REG) begin
            reg  [RADDR_WIDTH:0] raddr_cntr_sync_g2b_r;    
            reg  [WADDR_WIDTH:0] waddr_cntr_sync_g2b_r;        
        
            assign waddr_int        = waddr_cntr_sync_g2b_r;
            assign raddr_int        = raddr_cntr_sync_g2b_r;
            
            always @ (posedge wclk or posedge wr_rst) begin
                if (wr_rst) begin
                    raddr_cntr_sync_g2b_r <= 'h0;
                end
                else begin
                    raddr_cntr_sync_g2b_r <= raddr_cntr_sync_g2b;
                end
            end
            
            always @ (posedge rclk or posedge rd_rst) begin
                if (rd_rst) begin
                    waddr_cntr_sync_g2b_r <= 'h0;
                end
                else begin
                    waddr_cntr_sync_g2b_r <= waddr_cntr_sync_g2b;
                end
            end
        end
        else begin
            assign waddr_int        = waddr_cntr_sync_g2b;
            assign raddr_int        = raddr_cntr_sync_g2b;        
        end
      
        always @ (posedge rclk or posedge rd_rst) begin
            if (rd_rst) begin
                raddr_cntr_gry_r <= 'h0;
            end
            else begin
                raddr_cntr_gry_r <= raddr_cntr_gry;
            end
        end
        `IP_MODULE_NAME(efx_fifo_bin2gray) # (.WIDTH(RADDR_WIDTH+1)                                           ) xrd2wr_bin2gray    (.bin_i(raddr_cntr), .gray_o(raddr_cntr_gry));
        `IP_MODULE_NAME(efx_asyncreg)      # (.ASYNC_STAGE(SYNC_STAGE), .WIDTH (RADDR_WIDTH+1), .ACTIVE_LOW(0)) xrd2wr_addr_sync   (.clk(wclk), .reset_n(wr_rst), .d_i(raddr_cntr_gry_r), .d_o(raddr_cntr_gry_sync));
        `IP_MODULE_NAME(efx_fifo_gray2bin) # (.WIDTH(RADDR_WIDTH+1)                                           ) xrd2wr_gray2bin    (.gray_i(raddr_cntr_gry_sync), .bin_o(raddr_cntr_sync_g2b));
        
        always @ (posedge wclk or posedge wr_rst) begin
            if (wr_rst) begin
                waddr_cntr_gry_r <= 'h0;
            end
            else begin
                waddr_cntr_gry_r <= waddr_cntr_gry;
            end
        end        
        `IP_MODULE_NAME(efx_fifo_bin2gray) # (.WIDTH(WADDR_WIDTH+1)                                           ) wr2rd_bin2gray  (.bin_i(waddr_cntr), .gray_o(waddr_cntr_gry));
        `IP_MODULE_NAME(efx_asyncreg)      # (.ASYNC_STAGE(SYNC_STAGE), .WIDTH (WADDR_WIDTH+1), .ACTIVE_LOW(0)) wr2rd_addr_sync (.clk(rclk), .reset_n(rd_rst), .d_i(waddr_cntr_gry_r), .d_o(waddr_cntr_gry_sync));
        `IP_MODULE_NAME(efx_fifo_gray2bin) # (.WIDTH(WADDR_WIDTH+1)                                           ) wr2rd_gray2bin  (.gray_i(waddr_cntr_gry_sync), .bin_o(waddr_cntr_sync_g2b));        

    end
endgenerate
endmodule


////////////////////////////////////////////////////////////////////////////
//           _____       
//          / _______    Copyright (C) 2013-2020 Efinix Inc. All rights reserved.
//         / /       \   
//        / /  ..    /   pipe_reg.v
//       / / .'     /    
//    __/ /.'      /     Description:
//   __   \       /      Parallel Pipelining Shift Register
//  /_/ /\ \_____/ /     
// ____/  \_______/      
//
// *******************************
// Revisions:
// 1.0 Initial rev
//
// *******************************

module `IP_MODULE_NAME(efx_fifo_datasync) #(
    parameter STAGE = 32,
    parameter WIDTH = 4
) (
 input  wire             clk_i,
 input  wire [WIDTH-1:0] d_i,
 output wire [WIDTH-1:0] d_o
);

(* async_reg = "true" *) reg [WIDTH-1:0] pipe_reg [STAGE-1:0];
integer i;

always @(posedge clk_i) begin
  for (i=STAGE-1; i>0; i = i - 1) begin
    pipe_reg[i] <= pipe_reg[i-1];
  end
  pipe_reg[0] <= d_i;
end
assign d_o = pipe_reg[STAGE-1];
   

endmodule

////////////////////////////////////////////////////////////////////////////////
// Copyright (C) 2013-2020 Efinix Inc. All rights reserved.              
//
// This   document  contains  proprietary information  which   is        
// protected by  copyright. All rights  are reserved.  This notice       
// refers to original work by Efinix, Inc. which may be derivitive       
// of other work distributed under license of the authors.  In the       
// case of derivative work, nothing in this notice overrides the         
// original author's license agreement.  Where applicable, the           
// original license agreement is included in it's original               
// unmodified form immediately below this header.                        
//
// WARRANTY DISCLAIMER.                                                  
//     THE  DESIGN, CODE, OR INFORMATION ARE PROVIDED “AS IS” AND        
//     EFINIX MAKES NO WARRANTIES, EXPRESS OR IMPLIED WITH               
//     RESPECT THERETO, AND EXPRESSLY DISCLAIMS ANY IMPLIED WARRANTIES,  
//     INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF          
//     MERCHANTABILITY, NON-INFRINGEMENT AND FITNESS FOR A PARTICULAR    
//     PURPOSE.  SOME STATES DO NOT ALLOW EXCLUSIONS OF AN IMPLIED       
//     WARRANTY, SO THIS DISCLAIMER MAY NOT APPLY TO LICENSEE.           
//
// LIMITATION OF LIABILITY.                                              
//     NOTWITHSTANDING ANYTHING TO THE CONTRARY, EXCEPT FOR BODILY       
//     INJURY, EFINIX SHALL NOT BE LIABLE WITH RESPECT TO ANY SUBJECT    
//     MATTER OF THIS AGREEMENT UNDER TORT, CONTRACT, STRICT LIABILITY   
//     OR ANY OTHER LEGAL OR EQUITABLE THEORY (I) FOR ANY INDIRECT,      
//     SPECIAL, INCIDENTAL, EXEMPLARY OR CONSEQUENTIAL DAMAGES OF ANY    
//     CHARACTER INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF      
//     GOODWILL, DATA OR PROFIT, WORK STOPPAGE, OR COMPUTER FAILURE OR   
//     MALFUNCTION, OR IN ANY EVENT (II) FOR ANY AMOUNT IN EXCESS, IN    
//     THE AGGREGATE, OF THE FEE PAID BY LICENSEE TO EFINIX HEREUNDER    
//     (OR, IF THE FEE HAS BEEN WAIVED, $100), EVEN IF EFINIX SHALL HAVE 
//     BEEN INFORMED OF THE POSSIBILITY OF SUCH DAMAGES.  SOME STATES DO 
//     NOT ALLOW THE EXCLUSION OR LIMITATION OF INCIDENTAL OR            
//     CONSEQUENTIAL DAMAGES, SO THIS LIMITATION AND EXCLUSION MAY NOT   
//     APPLY TO LICENSEE.
//
////////////////////////////////////////////////////////////////////////////////


/////////////////////////////////////////////////////////////////////////////
//           _____       
//          / _______    Copyright (C) 2013-2020 Efinix Inc. All rights reserved.
//         / /       \   
//        / /  ..    /   gray2bin.v
//       / / .'     /    
//    __/ /.'      /     Description:
//   __   \       /      Gray to Binary Encoding Convertor
//  /_/ /\ \_____/ /     
// ____/  \_______/      
//
// *******************************
// Revisions:
// 1.0 Initial rev
//
// *******************************

`resetall
`timescale 1ns/1ps

module `IP_MODULE_NAME(efx_fifo_gray2bin)
#(parameter WIDTH=5)
(// outputs
 output wire [WIDTH-1:0] bin_o,
 // input
 input [WIDTH-1:0] gray_i);

//---------------------------------------------------------------------
// Recursive Module
// Description: reduction xor
generate
   if (WIDTH > 1) begin
      wire [1:0] bin_1;
      assign bin_1 = {gray_i[WIDTH-1], gray_i[WIDTH-1]^gray_i[WIDTH-2]};
      if (WIDTH == 2) begin
	 assign bin_o = bin_1;
      end
      else begin
	 assign bin_o[WIDTH-1] = bin_1[1];
	 `IP_MODULE_NAME(efx_fifo_gray2bin) #(.WIDTH(WIDTH-1)) u_gray2bin (.bin_o(bin_o[WIDTH-2:0]), .gray_i({bin_1[0], gray_i[WIDTH-3:0]}));
      end
   end
   else /* if (WIDTH == 1) */
     assign bin_o = gray_i;
endgenerate
   
endmodule 

////////////////////////////////////////////////////////////////////////////////
// Copyright (C) 2013-2020 Efinix Inc. All rights reserved.              
//
// This   document  contains  proprietary information  which   is        
// protected by  copyright. All rights  are reserved.  This notice       
// refers to original work by Efinix, Inc. which may be derivitive       
// of other work distributed under license of the authors.  In the       
// case of derivative work, nothing in this notice overrides the         
// original author's license agreement.  Where applicable, the           
// original license agreement is included in it's original               
// unmodified form immediately below this header.                        
//
// WARRANTY DISCLAIMER.                                                  
//     THE  DESIGN, CODE, OR INFORMATION ARE PROVIDED “AS IS” AND        
//     EFINIX MAKES NO WARRANTIES, EXPRESS OR IMPLIED WITH               
//     RESPECT THERETO, AND EXPRESSLY DISCLAIMS ANY IMPLIED WARRANTIES,  
//     INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF          
//     MERCHANTABILITY, NON-INFRINGEMENT AND FITNESS FOR A PARTICULAR    
//     PURPOSE.  SOME STATES DO NOT ALLOW EXCLUSIONS OF AN IMPLIED       
//     WARRANTY, SO THIS DISCLAIMER MAY NOT APPLY TO LICENSEE.           
//
// LIMITATION OF LIABILITY.                                              
//     NOTWITHSTANDING ANYTHING TO THE CONTRARY, EXCEPT FOR BODILY       
//     INJURY, EFINIX SHALL NOT BE LIABLE WITH RESPECT TO ANY SUBJECT    
//     MATTER OF THIS AGREEMENT UNDER TORT, CONTRACT, STRICT LIABILITY   
//     OR ANY OTHER LEGAL OR EQUITABLE THEORY (I) FOR ANY INDIRECT,      
//     SPECIAL, INCIDENTAL, EXEMPLARY OR CONSEQUENTIAL DAMAGES OF ANY    
//     CHARACTER INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF      
//     GOODWILL, DATA OR PROFIT, WORK STOPPAGE, OR COMPUTER FAILURE OR   
//     MALFUNCTION, OR IN ANY EVENT (II) FOR ANY AMOUNT IN EXCESS, IN    
//     THE AGGREGATE, OF THE FEE PAID BY LICENSEE TO EFINIX HEREUNDER    
//     (OR, IF THE FEE HAS BEEN WAIVED, $100), EVEN IF EFINIX SHALL HAVE 
//     BEEN INFORMED OF THE POSSIBILITY OF SUCH DAMAGES.  SOME STATES DO 
//     NOT ALLOW THE EXCLUSION OR LIMITATION OF INCIDENTAL OR            
//     CONSEQUENTIAL DAMAGES, SO THIS LIMITATION AND EXCLUSION MAY NOT   
//     APPLY TO LICENSEE.
//
////////////////////////////////////////////////////////////////////////////////


/////////////////////////////////////////////////////////////////////////////
//           _____       
//          / _______    Copyright (C) 2013-2021 Efinix Inc. All rights reserved.
//         / /       \   
//        / /  ..    /   simple_dual_port_ram_fifo.v
//       / / .'     /    
//    __/ /.'      /     Description:
//   __   \       /      EFX FIFO
//  /_/ /\ \_____/ /     
// ____/  \_______/      
//
// *******************************
// Revisions:
//
// *******************************

module `IP_MODULE_NAME(efx_fifo_ram) #(
    parameter FAMILY        = "TRION",
    parameter WR_DEPTH      = 512,
    parameter RD_DEPTH      = 512,
    parameter WDATA_WIDTH   = 8,
    parameter RDATA_WIDTH   = 8,
    parameter WADDR_WIDTH   = 9,
    parameter RADDR_WIDTH   = 9,
    parameter OUTPUT_REG    = 1,
    parameter RAM_MUX_RATIO = 4,
    parameter ENDIANESS 	 = 0, //0: Big endian (default)   1: Little endian 
    parameter RAM_STYLE     = "block_ram"
) (
    input  wire                     wclk,
    input  wire                     rclk,
    input  wire                     we,
    input  wire                     re,
    input  wire [(WDATA_WIDTH-1):0] wdata,
    input  wire [(WADDR_WIDTH-1):0] waddr,
    input  wire [(RADDR_WIDTH-1):0] raddr,
    output wire [(RDATA_WIDTH-1):0] rdata
);

localparam MEM_DEPTH         = (WR_DEPTH > RD_DEPTH) ? WR_DEPTH : RD_DEPTH;
localparam MEM_DATA_WIDTH    = (WDATA_WIDTH > RDATA_WIDTH) ? RDATA_WIDTH : WDATA_WIDTH;   
localparam LSB_WIDTH         = (WADDR_WIDTH > RADDR_WIDTH) ? (WADDR_WIDTH - RADDR_WIDTH) : (RADDR_WIDTH - WADDR_WIDTH);
localparam RDATA_WDATA_RATIO = (RDATA_WIDTH <= WDATA_WIDTH/32) ? "ONE_THIRTYTWO" :
                               (RDATA_WIDTH <= WDATA_WIDTH/16) ? "ONE_SIXTEENTH" :
                               (RDATA_WIDTH <= WDATA_WIDTH/8)  ? "ONE_EIGHTH"    :
                               (RDATA_WIDTH <= WDATA_WIDTH/4)  ? "ONE_FOURTH"    :
                               (RDATA_WIDTH <= WDATA_WIDTH/2)  ? "ONE_HALF"      :
                               (RDATA_WIDTH <= WDATA_WIDTH)    ? "ONE"           :
                               (RDATA_WIDTH <= WDATA_WIDTH*2)  ? "TWO_TIMES"     :
                               (RDATA_WIDTH <= WDATA_WIDTH*4)  ? "FOUR_TIMES"    :
                               (RDATA_WIDTH <= WDATA_WIDTH*4)  ? "EIGHT_TIMES"   :
                               (RDATA_WIDTH <= WDATA_WIDTH*4)  ? "SIXTEEN_TIMES" : "THIRTYTWO_TIMES";

(* syn_ramstyle = RAM_STYLE *) reg [MEM_DATA_WIDTH-1:0] ram[MEM_DEPTH-1:0];
reg [RDATA_WIDTH-1:0]    r_rdata_1P;
reg [RDATA_WIDTH-1:0]    r_rdata_2P;

wire                     re_int;

generate
    if (FAMILY == "TRION") begin
        if (RDATA_WDATA_RATIO == "ONE") begin
            always @ (posedge wclk) begin
                if (we)
                    ram[waddr] <= wdata;
            end
    
            always @ (posedge rclk) begin
                if (re_int) begin
                    r_rdata_1P <= ram[raddr];
                end
                r_rdata_2P <= r_rdata_1P;
            end
        end
        
        else if (RDATA_WDATA_RATIO == "ONE_THIRTYTWO" || RDATA_WDATA_RATIO == "ONE_SIXTEENTH" || RDATA_WDATA_RATIO == "ONE_EIGHTH" || RDATA_WDATA_RATIO == "ONE_FOURTH"  || RDATA_WDATA_RATIO == "ONE_HALF" ) begin
            if (ENDIANESS == 0) begin 
            	integer i;
            	reg  [LSB_WIDTH-1 :0 ]   lsbaddr;
            	always @ (posedge wclk) begin
                	for (i=0; i<RAM_MUX_RATIO; i=i+1) begin
                    	lsbaddr = RAM_MUX_RATIO-1-i;
                    	if (we) begin
                            ram[{waddr,lsbaddr}] <= wdata[((WDATA_WIDTH/RAM_MUX_RATIO)*i) +: WDATA_WIDTH/RAM_MUX_RATIO];
                        end
                    end
                end
                always @ (posedge rclk) begin 
                	if (re_int) begin
                		r_rdata_1P <= ram[raddr];
                    end
                		r_rdata_2P <= r_rdata_1P;
                end
            end
            else begin //endianess == 1
            	integer i;
            	reg  [LSB_WIDTH-1 :0 ]   lsbaddr;
            	always @ (posedge wclk) begin
            		for (i=0; i<RAM_MUX_RATIO; i=i+1) begin
                    	lsbaddr = i;
                    	if (we) begin
                            ram[{waddr,lsbaddr}] <= wdata[((WDATA_WIDTH/RAM_MUX_RATIO)*i) +: WDATA_WIDTH/RAM_MUX_RATIO];
                        end
                    end
                end
                always @ (posedge rclk) begin 
                	if (re_int) begin
                		r_rdata_1P <= ram[raddr];
                	end
                		r_rdata_2P <= r_rdata_1P;
                end
            end
        end
        
        else if (RDATA_WDATA_RATIO == "TWO_TIMES" || RDATA_WDATA_RATIO == "FOUR_TIMES"  || RDATA_WDATA_RATIO == "EIGHT_TIMES"  || RDATA_WDATA_RATIO == "SIXTEEN_TIMES"  ||RDATA_WDATA_RATIO == "THIRTYTWO_TIMES" ) begin
            //integer i;
        	//reg  [LSB_WIDTH-1 :0 ]   lsbaddr;
        	if (ENDIANESS == 0) begin
        		always @ (posedge wclk) begin
        			if (we)
        				ram[waddr] <= wdata;
        		end
        		integer i;
        		reg  [LSB_WIDTH-1 :0 ]   lsbaddr; 
        		always @ (posedge rclk) begin
        			for (i=0; i<RAM_MUX_RATIO; i=i+1) begin
                    	lsbaddr = RAM_MUX_RATIO-1-i;
                    	if (re_int) begin
                    		r_rdata_1P[((RDATA_WIDTH/RAM_MUX_RATIO)*i) +: RDATA_WIDTH/RAM_MUX_RATIO] <= ram[{raddr,lsbaddr}];
                    	end
                        	r_rdata_2P <= r_rdata_1P;
                    end
                end 
            end
            else begin //endianess == 1
            	always @ (posedge wclk) begin
        			if (we)
        				ram[waddr] <= wdata;
        		end
        		integer i;
        		reg  [LSB_WIDTH-1 :0 ]   lsbaddr;
        		always @ (posedge rclk) begin
        			for (i=0; i<RAM_MUX_RATIO; i=i+1) begin
                    	lsbaddr = i;
                    	if (re_int) begin
                    		r_rdata_1P[((RDATA_WIDTH/RAM_MUX_RATIO)*i) +: RDATA_WIDTH/RAM_MUX_RATIO] <= ram[{raddr,lsbaddr}];
                    	end
                        	r_rdata_2P <= r_rdata_1P;
                    end
                end
            end
        end
        if (OUTPUT_REG) begin
            assign re_int = re;
            assign rdata  = r_rdata_2P;            
        end
        else begin
            assign re_int = re;
            assign rdata  = r_rdata_1P;
        end
    end
    else begin
        if (RDATA_WDATA_RATIO == "ONE") begin
            always @ (posedge wclk) begin
                if (we)
                    ram[waddr] <= wdata;
            end
    
            always @ (posedge rclk) begin
                if (re_int) begin
                    r_rdata_1P <= ram[raddr];
                    r_rdata_2P <= r_rdata_1P;
                end
            end
        end 
        else if (RDATA_WDATA_RATIO == "ONE_THIRTYTWO" || RDATA_WDATA_RATIO == "ONE_SIXTEENTH" || RDATA_WDATA_RATIO == "ONE_EIGHTH" || RDATA_WDATA_RATIO == "ONE_FOURTH"  || RDATA_WDATA_RATIO == "ONE_HALF" ) begin
            //integer i;
            //reg  [LSB_WIDTH-1 :0 ]   lsbaddr;
            if (ENDIANESS == 0) begin
            	integer i;
            	reg  [LSB_WIDTH-1 :0 ]   lsbaddr;
            	always @ (posedge wclk) begin
            		for (i=0; i<RAM_MUX_RATIO; i=i+1) begin
                    	lsbaddr = RAM_MUX_RATIO-1-i;
                    	if (we) begin
                            	ram[{waddr,lsbaddr}] <= wdata[((WDATA_WIDTH/RAM_MUX_RATIO)*i) +: WDATA_WIDTH/RAM_MUX_RATIO];
                        end
                    end
                 end
               	always @ (posedge rclk) begin 
               		if (re_int) begin
               			r_rdata_1P <= ram[raddr];
               			r_rdata_2P <= r_rdata_1P;
               		end
               	end
            end
            
            else begin //endianess == 1
            	integer i;
            	reg  [LSB_WIDTH-1 :0 ]   lsbaddr;
            	always @ (posedge wclk) begin
            		for (i=0; i<RAM_MUX_RATIO; i=i+1) begin
                    	lsbaddr = i;
                    	if (we) begin
                            	ram[{waddr,lsbaddr}] <= wdata[((WDATA_WIDTH/RAM_MUX_RATIO)*i) +: WDATA_WIDTH/RAM_MUX_RATIO];
                        end
                    end
                 end
               	always @ (posedge rclk) begin 
               		if (re_int) begin
               			r_rdata_1P <= ram[raddr];
               			r_rdata_2P <= r_rdata_1P;
               		end
               	end
            end
        end
        else if (RDATA_WDATA_RATIO == "TWO_TIMES" || RDATA_WDATA_RATIO == "FOUR_TIMES"  || RDATA_WDATA_RATIO == "EIGHT_TIMES"  || RDATA_WDATA_RATIO == "SIXTEEN_TIMES"  || RDATA_WDATA_RATIO == "THIRTYTWO_TIMES" ) begin
        	//integer i;
            //reg  [LSB_WIDTH-1 :0 ]   lsbaddr;
        	if (ENDIANESS == 0) begin
        		always @ (posedge wclk) begin
        			if (we)
        				ram[waddr] <= wdata;
        		end
        		integer i;
            	reg  [LSB_WIDTH-1 :0 ]   lsbaddr;        
            	always @ (posedge rclk) begin
            		for (i=0; i<RAM_MUX_RATIO; i=i+1) begin
                    	lsbaddr = RAM_MUX_RATIO-1-i;
                    	if (re_int) begin
                    		r_rdata_1P[((RDATA_WIDTH/RAM_MUX_RATIO)*i) +: RDATA_WIDTH/RAM_MUX_RATIO] <= ram[{raddr,lsbaddr}];
                    		r_rdata_2P                                                               <= r_rdata_1P;
                    	end
                    end
                end 
            end
            
            else begin //endianess ==1
        		always @ (posedge wclk) begin
        			if (we)
        				ram[waddr] <= wdata;
        		end
        		integer i;
        		reg  [LSB_WIDTH-1 :0 ]   lsbaddr;        
            	always @ (posedge rclk) begin
            		for (i=0; i<RAM_MUX_RATIO; i=i+1) begin
                    	lsbaddr = i;
                    	if (re_int) begin
                    		r_rdata_1P[((RDATA_WIDTH/RAM_MUX_RATIO)*i) +: RDATA_WIDTH/RAM_MUX_RATIO] <= ram[{raddr,lsbaddr}];
                    		r_rdata_2P                                                               <= r_rdata_1P;
                    	end
                    end
                end 
            end
        end
        // NIC
        //if (MODE == "STANDARD") begin     
        //    if (OUTPUT_REG) begin
        //        reg re_r;
        //        always @ (posedge rclk) begin
        //            re_r <= re;
        //        end
        //        assign re_int = re | re_r;        
        //        assign rdata  = r_rdata_2P;            
        //    end
        //    else begin
        //        assign re_int = re;
        //        assign rdata  = r_rdata_1P;
        //    end
        //end
        //else begin
        //    assign re_int = re;
        //    assign rdata  = r_rdata_1P;
        //end    
        if (OUTPUT_REG) begin
            reg re_r;
            always @ (posedge rclk) begin
                re_r <= re;
            end
            assign re_int = re | re_r;        
            assign rdata  = r_rdata_2P;            
        end
        else begin
            assign re_int = re;
            assign rdata  = r_rdata_1P;
        end    
    end
endgenerate

endmodule

////////////////////////////////////////////////////////////////////////////////
// Copyright (C) 2013-2021 Efinix Inc. All rights reserved.              
//
// This   document  contains  proprietary information  which   is        
// protected by  copyright. All rights  are reserved.  This notice       
// refers to original work by Efinix, Inc. which may be derivitive       
// of other work distributed under license of the authors.  In the       
// case of derivative work, nothing in this notice overrides the         
// original author's license agreement.  Where applicable, the           
// original license agreement is included in it's original               
// unmodified form immediately below this header.                        
//
// WARRANTY DISCLAIMER.                                                  
//     THE  DESIGN, CODE, OR INFORMATION ARE PROVIDED “AS IS” AND        
//     EFINIX MAKES NO WARRANTIES, EXPRESS OR IMPLIED WITH               
//     RESPECT THERETO, AND EXPRESSLY DISCLAIMS ANY IMPLIED WARRANTIES,  
//     INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF          
//     MERCHANTABILITY, NON-INFRINGEMENT AND FITNESS FOR A PARTICULAR    
//     PURPOSE.  SOME STATES DO NOT ALLOW EXCLUSIONS OF AN IMPLIED       
//     WARRANTY, SO THIS DISCLAIMER MAY NOT APPLY TO LICENSEE.           
//
// LIMITATION OF LIABILITY.                                              
//     NOTWITHSTANDING ANYTHING TO THE CONTRARY, EXCEPT FOR BODILY       
//     INJURY, EFINIX SHALL NOT BE LIABLE WITH RESPECT TO ANY SUBJECT    
//     MATTER OF THIS AGREEMENT UNDER TORT, CONTRACT, STRICT LIABILITY   
//     OR ANY OTHER LEGAL OR EQUITABLE THEORY (I) FOR ANY INDIRECT,      
//     SPECIAL, INCIDENTAL, EXEMPLARY OR CONSEQUENTIAL DAMAGES OF ANY    
//     CHARACTER INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF      
//     GOODWILL, DATA OR PROFIT, WORK STOPPAGE, OR COMPUTER FAILURE OR   
//     MALFUNCTION, OR IN ANY EVENT (II) FOR ANY AMOUNT IN EXCESS, IN    
//     THE AGGREGATE, OF THE FEE PAID BY LICENSEE TO EFINIX HEREUNDER    
//     (OR, IF THE FEE HAS BEEN WAIVED, $100), EVEN IF EFINIX SHALL HAVE 
//     BEEN INFORMED OF THE POSSIBILITY OF SUCH DAMAGES.  SOME STATES DO 
//     NOT ALLOW THE EXCLUSION OR LIMITATION OF INCIDENTAL OR            
//     CONSEQUENTIAL DAMAGES, SO THIS LIMITATION AND EXCLUSION MAY NOT   
//     APPLY TO LICENSEE.
//
////////////////////////////////////////////////////////////////////////////////


/////////////////////////////////////////////////////////////////////////////
//           _____       
//          / _______    Copyright (C) 2013-2021 Efinix Inc. All rights reserved.
//         / /       \   
//        / /  ..    /   simple_dual_port_ram_fifo.v
//       / / .'     /    
//    __/ /.'      /     Description:
//   __   \       /      EFX FIFO
//  /_/ /\ \_____/ /     
// ____/  \_______/      
//
// *******************************
// Revisions:
//
// *******************************

module `IP_MODULE_NAME(efx_fifo_top) # (
    parameter FAMILY             = "TRION",       // New Param
    parameter SYNC_CLK           = 0,
    parameter BYPASS_RESET_SYNC  = 0,             // New Param
    parameter SYNC_STAGE         = 2,             // New Param
    parameter MODE               = "STANDARD",
    parameter DEPTH              = 512,           // Reverted (Equivalent to WDATA_DEPTH) 
    parameter DATA_WIDTH         = 32,            // Reverted (Equivalent to WDATA_WIDTH)
    parameter PIPELINE_REG       = 1,             // Reverted (By default is ON)
    parameter OPTIONAL_FLAGS     = 1,             // Reverted
    parameter OUTPUT_REG         = 0,
    parameter PROGRAMMABLE_FULL  = "STATIC_DUAL", // Set to "NONE" if not require this feature
    parameter PROG_FULL_ASSERT   = 27,
    parameter PROG_FULL_NEGATE   = 23,
    parameter PROGRAMMABLE_EMPTY = "STATIC_DUAL", // Set to "NONE" if not require this feature
    parameter PROG_EMPTY_ASSERT  = 5,
    parameter PROG_EMPTY_NEGATE  = 7,
    parameter ALMOST_FLAG        = OPTIONAL_FLAGS,
    parameter HANDSHAKE_FLAG     = OPTIONAL_FLAGS,
    parameter ASYM_WIDTH_RATIO   = 4,
    parameter WADDR_WIDTH        = depth2width(DEPTH),
    parameter RDATA_WIDTH        = rdwidthcompute(ASYM_WIDTH_RATIO,DATA_WIDTH),
    parameter RD_DEPTH           = rddepthcompute(DEPTH,DATA_WIDTH,RDATA_WIDTH),
    parameter RADDR_WIDTH        = depth2width(RD_DEPTH),
    parameter ENDIANESS		      = 0,
    parameter OVERFLOW_PROTECT   = 1,
    parameter UNDERFLOW_PROTECT  = 1,
    parameter RAM_STYLE          = "block_ram"

)(
    input  wire                   a_rst_i,
    input  wire                   a_wr_rst_i,
    input  wire                   a_rd_rst_i,
    input  wire                   clk_i,
    input  wire                   wr_clk_i,
    input  wire                   rd_clk_i,
    input  wire                   wr_en_i,
    input  wire                   rd_en_i,
    input  wire [DATA_WIDTH-1:0]  wdata,
    output wire                   almost_full_o,
    output wire                   prog_full_o,
    output wire                   full_o,
    output wire                   overflow_o,
    output wire                   wr_ack_o,
    output wire [WADDR_WIDTH :0]  datacount_o,
    output wire [WADDR_WIDTH :0]  wr_datacount_o,
    output wire                   empty_o,
    output wire                   almost_empty_o,
    output wire                   prog_empty_o,
    output wire                   underflow_o,
    output wire                   rd_valid_o,
    output wire [RDATA_WIDTH-1:0] rdata,
    output wire [RADDR_WIDTH :0]  rd_datacount_o,
    output wire                   rst_busy
); 

localparam WR_DEPTH      = DEPTH;
localparam WDATA_WIDTH   = DATA_WIDTH;
localparam RAM_MUX_RATIO = (RDATA_WIDTH <= WDATA_WIDTH/32) ? 32 :
                           (RDATA_WIDTH <= WDATA_WIDTH/16) ? 16 :
                           (RDATA_WIDTH <= WDATA_WIDTH/8)  ? 8  :
                           (RDATA_WIDTH <= WDATA_WIDTH/4)  ? 4  :
                           (RDATA_WIDTH <= WDATA_WIDTH/2)  ? 2  :
                           (RDATA_WIDTH <= WDATA_WIDTH)    ? 1  :
                           (RDATA_WIDTH <= WDATA_WIDTH*2)  ? 2  :
                           (RDATA_WIDTH <= WDATA_WIDTH*4)  ? 4  :
                           (RDATA_WIDTH <= WDATA_WIDTH*8)  ? 8  :
                           (RDATA_WIDTH <= WDATA_WIDTH*16) ? 16 : 32;           

wire                   wr_rst_int;
wire                   rd_rst_int;
wire                   wr_en_int;
wire                   rd_en_int;
wire [WADDR_WIDTH-1:0] waddr;
wire [RADDR_WIDTH-1:0] raddr;
wire                   wr_clk_int;
wire                   rd_clk_int;
wire [WADDR_WIDTH :0]  wr_datacount_int;
wire [RADDR_WIDTH :0]  rd_datacount_int;

generate
    if (ASYM_WIDTH_RATIO == 4) begin
        if (SYNC_CLK) begin
            assign wr_clk_int     = clk_i;    
            assign rd_clk_int     = clk_i;
            assign datacount_o    = wr_datacount_int;
            assign wr_datacount_o = {(WADDR_WIDTH+1){1'b0}};
            assign rd_datacount_o = {(RADDR_WIDTH+1){1'b0}};
        end
        else begin
            assign wr_clk_int     = wr_clk_i;    
            assign rd_clk_int     = rd_clk_i;
            assign datacount_o    = {(WADDR_WIDTH+1){1'b0}};
            assign wr_datacount_o = wr_datacount_int;
            assign rd_datacount_o = rd_datacount_int;
        end
    end
    else begin
        assign datacount_o    = {(WADDR_WIDTH+1){1'b0}};
        assign wr_datacount_o = wr_datacount_int;
        assign rd_datacount_o = rd_datacount_int;
        if (SYNC_CLK) begin
            assign wr_clk_int     = clk_i;    
            assign rd_clk_int     = clk_i;
        end
        else begin
            assign wr_clk_int     = wr_clk_i;    
            assign rd_clk_int     = rd_clk_i;
        end
    end    

    if (!SYNC_CLK) begin
        //(* async_reg = "true" *) reg [1:0] wr_rst;
        //(* async_reg = "true" *) reg [1:0] rd_rst;
        //
        //always @ (posedge wr_clk_int or posedge a_rst_i) begin
        //    if (a_rst_i) 
        //        wr_rst <= 2'b11;
        //    else 
        //        wr_rst <= {wr_rst[0],1'b0};            
        //end
        //
        //always @ (posedge rd_clk_int or posedge a_rst_i) begin
        //    if (a_rst_i) 
        //        rd_rst <= 2'b11;
        //    else 
        //        rd_rst <= {rd_rst[0],1'b0};            
        //end
        

        if (BYPASS_RESET_SYNC) begin
            assign wr_rst_int = a_wr_rst_i;
            assign rd_rst_int = a_rd_rst_i; 
            assign rst_busy   = 1'b0;
        end 
        else begin
            `IP_MODULE_NAME(efx_resetsync) #(
               .ACTIVE_LOW (0)
            ) efx_resetsync_wr_rst (
               .clk   (wr_clk_int),
               .reset (a_rst_i),
               .d_o   (wr_rst_int)
            );

            `IP_MODULE_NAME(efx_resetsync) #(
               .ACTIVE_LOW (0)
            ) efx_resetsync_rd_rst (
               .clk   (rd_clk_int),
               .reset (a_rst_i),
               .d_o   (rd_rst_int)
            );
            assign rst_busy   = wr_rst_int | rd_rst_int;
        end

    end
    else begin
        //(* async_reg = "true" *) reg [1:0] a_rst;
        //
        //always @ (posedge clk_i or posedge a_rst_i) begin
        //    if (a_rst_i) 
        //        a_rst <= 2'b11;
        //    else 
        //        a_rst <= {a_rst[0],1'b0};            
        //end
        wire   a_rst;

        `IP_MODULE_NAME(efx_resetsync) #(
           .ACTIVE_LOW (0)
        ) efx_resetsync_a_rst (
           .clk   (clk_i),
           .reset (a_rst_i),
           .d_o   (a_rst)
        );

        if (BYPASS_RESET_SYNC) begin
            assign wr_rst_int = a_rst_i;
            assign rd_rst_int = a_rst_i;
            assign rst_busy   = 1'b0;
        end
        else begin
            assign wr_rst_int = a_rst;
            assign rd_rst_int = a_rst;   
            assign rst_busy   = wr_rst_int | rd_rst_int;
        end
    end 
endgenerate

`IP_MODULE_NAME(efx_fifo_ram) # (
    .FAMILY        (FAMILY),
    .WR_DEPTH      (WR_DEPTH),
    .RD_DEPTH      (RD_DEPTH),
    .WDATA_WIDTH   (WDATA_WIDTH),
    .RDATA_WIDTH   (RDATA_WIDTH),
    .WADDR_WIDTH   (WADDR_WIDTH),
    .RADDR_WIDTH   (RADDR_WIDTH),
    .OUTPUT_REG    (OUTPUT_REG),
    .RAM_MUX_RATIO (RAM_MUX_RATIO),
    .ENDIANESS	    (ENDIANESS),
    .RAM_STYLE     (RAM_STYLE)
) xefx_fifo_ram (
    .wdata (wdata), 
    .waddr (waddr),
    .raddr (raddr), 
    .we    (wr_en_int), 
    .re    (rd_en_int),
    .wclk  (wr_clk_int),
    .rclk  (rd_clk_int),
    .rdata (rdata)
);

`IP_MODULE_NAME(efx_fifo_ctl) # (
    .SYNC_CLK           (SYNC_CLK),
    .SYNC_STAGE         (SYNC_STAGE),
    .MODE               (MODE),
    .WR_DEPTH           (WR_DEPTH),
    .WADDR_WIDTH        (WADDR_WIDTH),
    .RADDR_WIDTH        (RADDR_WIDTH),
    .ASYM_WIDTH_RATIO   (ASYM_WIDTH_RATIO),
    .RAM_MUX_RATIO      (RAM_MUX_RATIO),
    .PIPELINE_REG       (PIPELINE_REG),
    .ALMOST_FLAG        (ALMOST_FLAG),
    .PROGRAMMABLE_FULL  (PROGRAMMABLE_FULL),
    .PROG_FULL_ASSERT   (PROG_FULL_ASSERT),
    .PROG_FULL_NEGATE   (PROG_FULL_NEGATE),
    .PROGRAMMABLE_EMPTY (PROGRAMMABLE_EMPTY),
    .PROG_EMPTY_ASSERT  (PROG_EMPTY_ASSERT),
    .PROG_EMPTY_NEGATE  (PROG_EMPTY_NEGATE),
    .OUTPUT_REG         (OUTPUT_REG),
    .HANDSHAKE_FLAG     (HANDSHAKE_FLAG),
    .OVERFLOW_PROTECT   (OVERFLOW_PROTECT),
    .UNDERFLOW_PROTECT  (UNDERFLOW_PROTECT)
) xefx_fifo_ctl (
    .wr_rst          (wr_rst_int),
    .rd_rst          (rd_rst_int),
    .wclk            (wr_clk_int),
    .rclk            (rd_clk_int),
    .we              (wr_en_i),
    .re              (rd_en_i),
    .wr_full         (full_o),
    .wr_ack          (wr_ack_o),
    .rd_empty        (empty_o),
    .wr_almost_full  (almost_full_o),
    .rd_almost_empty (almost_empty_o),
    .wr_prog_full    (prog_full_o),
    .rd_prog_empty   (prog_empty_o),
    .wr_en_int       (wr_en_int),
    .rd_en_int       (rd_en_int),
    .waddr           (waddr),
    .raddr           (raddr),
    .wr_datacount    (wr_datacount_int),
    .rd_datacount    (rd_datacount_int),
    .rd_vld          (rd_valid_o),
    .wr_overflow     (overflow_o),
    .rd_underflow    (underflow_o)
);

function integer depth2width;
input [31:0] depth;
begin : fnDepth2Width
    if (depth > 1) begin
        depth = depth - 1;
        for (depth2width=0; depth>0; depth2width = depth2width + 1)
            depth = depth>>1;
        end
    else
       depth2width = 0;
end
endfunction 

function integer width2depth;
input [31:0] width;
begin : fnWidth2Depth
    width2depth = width**2;
end
endfunction

function integer rdwidthcompute;
input [31:0] asym_option;
input [31:0] wr_width;
begin : RdWidthCompute
    rdwidthcompute = (asym_option==0)? wr_width/16 :
                     (asym_option==1)? wr_width/8  :
                     (asym_option==2)? wr_width/4  :
                     (asym_option==3)? wr_width/2  :
                     (asym_option==4)? wr_width/1  :
                     (asym_option==5)? wr_width*2  :
                     (asym_option==6)? wr_width*4  :
                     (asym_option==7)? wr_width*8  :
                     (asym_option==8)? wr_width*16 : wr_width/1;
end
endfunction

function integer rddepthcompute;
input [31:0] wr_depth;
input [31:0] wr_width;
input [31:0] rd_width;
begin : RdDepthCompute
    rddepthcompute = (wr_depth * wr_width) / rd_width;
end
endfunction

endmodule

`undef IP_UUID
`undef IP_NAME_CONCAT
`undef IP_MODULE_NAME
