<dec f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='205' type='bool llvm::ARMBaseRegisterInfo::shouldCoalesce(llvm::MachineInstr * MI, const llvm::TargetRegisterClass * SrcRC, unsigned int SubReg, const llvm::TargetRegisterClass * DstRC, unsigned int DstSubReg, const llvm::TargetRegisterClass * NewRC, llvm::LiveIntervals &amp; LIS) const'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='204'>/// SrcRC and DstRC will be morphed into NewRC if this returns true</doc>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='984' c='_ZNK4llvm18TargetRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<def f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='854' ll='911' type='bool llvm::ARMBaseRegisterInfo::shouldCoalesce(llvm::MachineInstr * MI, const llvm::TargetRegisterClass * SrcRC, unsigned int SubReg, const llvm::TargetRegisterClass * DstRC, unsigned int DstSubReg, const llvm::TargetRegisterClass * NewRC, llvm::LiveIntervals &amp; LIS) const'/>
