<stg><name>store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP</name>


<trans_list>

<trans id="259" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %f = alloca i32 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten45 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten45"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:5 %width_offset19 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %width_offset

]]></Node>
<StgValue><ssdm name="width_offset19"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:6 %zext_ln138_2_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %zext_ln138_2

]]></Node>
<StgValue><ssdm name="zext_ln138_2_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:7 %zext_ln129_117 = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %zext_ln129_1

]]></Node>
<StgValue><ssdm name="zext_ln129_117"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:8 %shl_ln138_mid16 = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %shl_ln138_mid

]]></Node>
<StgValue><ssdm name="shl_ln138_mid16"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:9 %zext_ln138_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln138_1

]]></Node>
<StgValue><ssdm name="zext_ln138_1_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:10 %height_offset_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %height_offset

]]></Node>
<StgValue><ssdm name="height_offset_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %out_fm_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_fm

]]></Node>
<StgValue><ssdm name="out_fm_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:12 %depth_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %depth_offset

]]></Node>
<StgValue><ssdm name="depth_offset_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="19">
<![CDATA[
newFuncRoot:13 %zext_ln138_2_cast = zext i19 %zext_ln138_2_read

]]></Node>
<StgValue><ssdm name="zext_ln138_2_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="19" op_0_bw="11">
<![CDATA[
newFuncRoot:14 %zext_ln138_1_cast = zext i11 %zext_ln138_1_read

]]></Node>
<StgValue><ssdm name="zext_ln138_1_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_17, i32 0, i32 0, void @empty_18, i32 0, i32 1, void @empty_19, void @empty_16, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i11 0, i11 %indvar_flatten45

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i3 0, i3 %f

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i10 0, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:21 %br_ln0 = br void %for.body11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body11:2 %indvar_flatten45_load = load i11 %indvar_flatten45

]]></Node>
<StgValue><ssdm name="indvar_flatten45_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body11:19 %icmp_ln123 = icmp_eq  i11 %indvar_flatten45_load, i11 1840

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body11:20 %add_ln123_1 = add i11 %indvar_flatten45_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln123_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body11:21 %br_ln123 = br i1 %icmp_ln123, void %for.inc43, void %for.end45.exitStub

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc43:63 %empty_48 = urem i11 %indvar_flatten45_load, i11 20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:5 %empty_50 = urem i11 %add_ln123_1, i11 20

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
BurstBB11:0 %store_ln129 = store i11 %add_ln123_1, i11 %indvar_flatten45

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="54" st_id="2" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc43:63 %empty_48 = urem i11 %indvar_flatten45_load, i11 20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:5 %empty_50 = urem i11 %add_ln123_1, i11 20

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="56" st_id="3" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc43:63 %empty_48 = urem i11 %indvar_flatten45_load, i11 20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:5 %empty_50 = urem i11 %add_ln123_1, i11 20

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="58" st_id="4" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc43:63 %empty_48 = urem i11 %indvar_flatten45_load, i11 20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:5 %empty_50 = urem i11 %add_ln123_1, i11 20

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="60" st_id="5" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc43:63 %empty_48 = urem i11 %indvar_flatten45_load, i11 20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:5 %empty_50 = urem i11 %add_ln123_1, i11 20

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="62" st_id="6" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc43:63 %empty_48 = urem i11 %indvar_flatten45_load, i11 20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:5 %empty_50 = urem i11 %add_ln123_1, i11 20

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="64" st_id="7" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc43:63 %empty_48 = urem i11 %indvar_flatten45_load, i11 20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:5 %empty_50 = urem i11 %add_ln123_1, i11 20

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="66" st_id="8" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc43:63 %empty_48 = urem i11 %indvar_flatten45_load, i11 20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:5 %empty_50 = urem i11 %add_ln123_1, i11 20

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="68" st_id="9" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc43:63 %empty_48 = urem i11 %indvar_flatten45_load, i11 20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:5 %empty_50 = urem i11 %add_ln123_1, i11 20

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="70" st_id="10" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc43:63 %empty_48 = urem i11 %indvar_flatten45_load, i11 20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:5 %empty_50 = urem i11 %add_ln123_1, i11 20

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="72" st_id="11" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc43:63 %empty_48 = urem i11 %indvar_flatten45_load, i11 20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:5 %empty_50 = urem i11 %add_ln123_1, i11 20

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body11:1 %f_1 = load i3 %f

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="3">
<![CDATA[
for.body11:3 %zext_ln123 = zext i3 %f_1

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body11:4 %empty = add i6 %zext_ln123, i6 %depth_offset_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc43:1 %indvar_flatten_load_1 = load i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load_1"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc43:2 %add_ln123 = add i3 %f_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc43:5 %icmp_ln126 = icmp_eq  i10 %indvar_flatten_load_1, i10 460

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="3">
<![CDATA[
for.inc43:7 %zext_ln123_1 = zext i3 %add_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123_1"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc43:8 %p_mid111 = add i6 %zext_ln123_1, i6 %depth_offset_read

]]></Node>
<StgValue><ssdm name="p_mid111"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc43:19 %select_ln123_2 = select i1 %icmp_ln126, i3 %add_ln123, i3 %f_1

]]></Node>
<StgValue><ssdm name="select_ln123_2"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc43:63 %empty_48 = urem i11 %indvar_flatten45_load, i11 20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
BurstBB:0 %indvar_flatten_load = load i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
BurstBB:3 %add_ln126_1 = add i10 %indvar_flatten_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln126_1"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
BurstBB:4 %select_ln126_3 = select i1 %icmp_ln126, i10 1, i10 %add_ln126_1

]]></Node>
<StgValue><ssdm name="select_ln126_3"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:5 %empty_50 = urem i11 %add_ln123_1, i11 20

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
BurstBB11:1 %store_ln129 = store i3 %select_ln123_2, i3 %f

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
BurstBB11:2 %store_ln129 = store i10 %select_ln126_3, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body11:0 %i_1 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="25" op_0_bw="6">
<![CDATA[
for.body11:5 %zext_ln138 = zext i6 %empty

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body11:6 %mul_ln138 = mul i25 %zext_ln138, i25 471040

]]></Node>
<StgValue><ssdm name="mul_ln138"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc43:0 %j_load = load i5 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc43:6 %select_ln123 = select i1 %icmp_ln126, i5 0, i5 %i_1

]]></Node>
<StgValue><ssdm name="select_ln123"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="25" op_0_bw="6">
<![CDATA[
for.inc43:9 %zext_ln138_4 = zext i6 %p_mid111

]]></Node>
<StgValue><ssdm name="zext_ln138_4"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc43:10 %mul_ln138_1 = mul i25 %zext_ln138_4, i25 471040

]]></Node>
<StgValue><ssdm name="mul_ln138_1"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc43:16 %xor_ln123 = xor i1 %icmp_ln126, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln123"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc43:17 %icmp_ln129 = icmp_eq  i5 %j_load, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc43:18 %and_ln123 = and i1 %icmp_ln129, i1 %xor_ln123

]]></Node>
<StgValue><ssdm name="and_ln123"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc43:20 %add_ln126 = add i5 %select_ln123, i5 1

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc43:22 %or_ln126 = or i1 %and_ln123, i1 %icmp_ln126

]]></Node>
<StgValue><ssdm name="or_ln126"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc43:23 %select_ln126 = select i1 %or_ln126, i5 0, i5 %j_load

]]></Node>
<StgValue><ssdm name="select_ln126"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc43:24 %select_ln126_1 = select i1 %and_ln123, i5 %add_ln126, i5 %select_ln123

]]></Node>
<StgValue><ssdm name="select_ln126_1"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc43:63 %empty_48 = urem i11 %indvar_flatten45_load, i11 20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
BurstBB:2 %add_ln129 = add i5 %select_ln126, i5 1

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:5 %empty_50 = urem i11 %add_ln123_1, i11 20

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
BurstBB11:3 %store_ln129 = store i5 %select_ln126_1, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
BurstBB11:4 %store_ln129 = store i5 %add_ln129, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
BurstBB11:5 %br_ln129 = br void %for.body11

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="25">
<![CDATA[
for.body11:7 %zext_ln126 = zext i25 %mul_ln138

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body11:8 %add_ln138 = add i64 %zext_ln126, i64 %out_fm_read

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
<literal name="and_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="5">
<![CDATA[
for.body11:9 %zext_ln126_1 = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln126_1"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
<literal name="and_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body11:10 %empty_46 = add i9 %zext_ln126_1, i9 %height_offset_read

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
<literal name="and_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
for.body11:11 %shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %empty_46, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
<literal name="and_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
for.body11:12 %shl_ln138_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %empty_46, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln138_1"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
<literal name="and_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="19" op_0_bw="17">
<![CDATA[
for.body11:13 %zext_ln129 = zext i17 %shl_ln138_1

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
<literal name="and_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body11:14 %add_ln138_1 = add i19 %shl_ln1, i19 %zext_ln138_1_cast

]]></Node>
<StgValue><ssdm name="add_ln138_1"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
<literal name="and_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body11:15 %add_ln138_2 = add i19 %add_ln138_1, i19 %zext_ln129

]]></Node>
<StgValue><ssdm name="add_ln138_2"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="25">
<![CDATA[
for.inc43:11 %zext_ln126_2 = zext i25 %mul_ln138_1

]]></Node>
<StgValue><ssdm name="zext_ln126_2"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc43:12 %add_ln138_4 = add i64 %zext_ln126_2, i64 %out_fm_read

]]></Node>
<StgValue><ssdm name="add_ln138_4"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc43:25 %p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln126_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc43:26 %tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln126_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="7">
<![CDATA[
for.inc43:27 %zext_ln1696 = zext i7 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln1696"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc43:28 %add_ln1696 = add i9 %p_shl, i9 %zext_ln1696

]]></Node>
<StgValue><ssdm name="add_ln1696"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="5">
<![CDATA[
for.inc43:29 %zext_ln126_3 = zext i5 %add_ln126

]]></Node>
<StgValue><ssdm name="zext_ln126_3"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc43:30 %p_mid1 = add i9 %zext_ln126_3, i9 %height_offset_read

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
for.inc43:31 %shl_ln138_mid1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %p_mid1, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln138_mid1"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
for.inc43:32 %shl_ln138_1_mid1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %p_mid1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln138_1_mid1"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="19" op_0_bw="17">
<![CDATA[
for.inc43:33 %zext_ln129_2 = zext i17 %shl_ln138_1_mid1

]]></Node>
<StgValue><ssdm name="zext_ln129_2"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc43:34 %add_ln138_6 = add i19 %shl_ln138_mid1, i19 %zext_ln138_1_cast

]]></Node>
<StgValue><ssdm name="add_ln138_6"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc43:35 %add_ln138_7 = add i19 %add_ln138_6, i19 %zext_ln129_2

]]></Node>
<StgValue><ssdm name="add_ln138_7"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="5">
<![CDATA[
for.inc43:45 %zext_ln1696_1 = zext i5 %select_ln126

]]></Node>
<StgValue><ssdm name="zext_ln1696_1"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc43:46 %add_ln1696_1 = add i9 %add_ln1696, i9 %zext_ln1696_1

]]></Node>
<StgValue><ssdm name="add_ln1696_1"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc43:63 %empty_48 = urem i11 %indvar_flatten45_load, i11 20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:5 %empty_50 = urem i11 %add_ln123_1, i11 20

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
<literal name="and_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="19">
<![CDATA[
for.body11:16 %zext_ln138_3 = zext i19 %add_ln138_2

]]></Node>
<StgValue><ssdm name="zext_ln138_3"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
<literal name="and_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body11:17 %add_ln138_3 = add i64 %zext_ln138_3, i64 %add_ln138

]]></Node>
<StgValue><ssdm name="add_ln138_3"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body11:18 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:13 %select_ln123_1 = select i1 %icmp_ln126, i64 %add_ln138_4, i64 %add_ln138

]]></Node>
<StgValue><ssdm name="select_ln123_1"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="and_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc43:14 %add_ln138_5 = add i64 %zext_ln138_2_cast, i64 %add_ln138_4

]]></Node>
<StgValue><ssdm name="add_ln138_5"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="19">
<![CDATA[
for.inc43:36 %zext_ln138_5 = zext i19 %add_ln138_7

]]></Node>
<StgValue><ssdm name="zext_ln138_5"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc43:37 %add_ln138_8 = add i64 %zext_ln138_5, i64 %select_ln123_1

]]></Node>
<StgValue><ssdm name="add_ln138_8"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="and_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc43:38 %tmp_6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln138_8, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="and_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc43:39 %tmp_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln138_5, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="0"/>
<literal name="and_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc43:40 %tmp_8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln138_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="and_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
for.inc43:41 %select_ln123_3 = select i1 %icmp_ln126, i63 %tmp_7, i63 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln123_3"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
for.inc43:42 %select_ln126_2 = select i1 %and_ln123, i63 %tmp_6, i63 %select_ln123_3

]]></Node>
<StgValue><ssdm name="select_ln126_2"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="63">
<![CDATA[
for.inc43:43 %sext_ln126 = sext i63 %select_ln126_2

]]></Node>
<StgValue><ssdm name="sext_ln126"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="9">
<![CDATA[
for.inc43:47 %zext_ln1696_2 = zext i9 %add_ln1696_1

]]></Node>
<StgValue><ssdm name="zext_ln1696_2"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:48 %out_fm_buf_0_addr = getelementptr i16 %out_fm_buf_0, i64 0, i64 %zext_ln1696_2

]]></Node>
<StgValue><ssdm name="out_fm_buf_0_addr"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:49 %out_fm_buf_1_addr = getelementptr i16 %out_fm_buf_1, i64 0, i64 %zext_ln1696_2

]]></Node>
<StgValue><ssdm name="out_fm_buf_1_addr"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:50 %out_fm_buf_2_addr = getelementptr i16 %out_fm_buf_2, i64 0, i64 %zext_ln1696_2

]]></Node>
<StgValue><ssdm name="out_fm_buf_2_addr"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:51 %out_fm_buf_3_addr = getelementptr i16 %out_fm_buf_3, i64 0, i64 %zext_ln1696_2

]]></Node>
<StgValue><ssdm name="out_fm_buf_3_addr"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="9">
<![CDATA[
for.inc43:53 %out_fm_buf_0_load = load i9 %out_fm_buf_0_addr

]]></Node>
<StgValue><ssdm name="out_fm_buf_0_load"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="9">
<![CDATA[
for.inc43:54 %out_fm_buf_1_load = load i9 %out_fm_buf_1_addr

]]></Node>
<StgValue><ssdm name="out_fm_buf_1_load"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="9">
<![CDATA[
for.inc43:55 %out_fm_buf_2_load = load i9 %out_fm_buf_2_addr

]]></Node>
<StgValue><ssdm name="out_fm_buf_2_load"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="9">
<![CDATA[
for.inc43:56 %out_fm_buf_3_load = load i9 %out_fm_buf_3_addr

]]></Node>
<StgValue><ssdm name="out_fm_buf_3_load"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc43:62 %fm_addr = getelementptr i16 %fm, i64 %sext_ln126

]]></Node>
<StgValue><ssdm name="fm_addr"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc43:63 %empty_48 = urem i11 %indvar_flatten45_load, i11 20

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc43:64 %empty_49 = icmp_eq  i11 %empty_48, i11 0

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc43:65 %br_ln123 = br i1 %empty_49, void %BurstBB, void %ReqBB

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:5 %empty_50 = urem i11 %add_ln123_1, i11 20

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:6 %empty_51 = icmp_eq  i11 %empty_50, i11 0

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BurstBB:7 %br_ln123 = br i1 %empty_51, void %BurstBB11, void %RespBB

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="165" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="9">
<![CDATA[
for.inc43:53 %out_fm_buf_0_load = load i9 %out_fm_buf_0_addr

]]></Node>
<StgValue><ssdm name="out_fm_buf_0_load"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="9">
<![CDATA[
for.inc43:54 %out_fm_buf_1_load = load i9 %out_fm_buf_1_addr

]]></Node>
<StgValue><ssdm name="out_fm_buf_1_load"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="9">
<![CDATA[
for.inc43:55 %out_fm_buf_2_load = load i9 %out_fm_buf_2_addr

]]></Node>
<StgValue><ssdm name="out_fm_buf_2_load"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="9">
<![CDATA[
for.inc43:56 %out_fm_buf_3_load = load i9 %out_fm_buf_3_addr

]]></Node>
<StgValue><ssdm name="out_fm_buf_3_load"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="3">
<![CDATA[
for.inc43:57 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %out_fm_buf_0_load, i16 %out_fm_buf_1_load, i16 %out_fm_buf_2_load, i16 %out_fm_buf_3_load, i3 %select_ln123_2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="16">
<![CDATA[
for.inc43:58 %trunc_ln1696 = trunc i16 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln1696"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc43:59 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc43:60 %select_ln132 = select i1 %tmp_2, i15 0, i15 %trunc_ln1696

]]></Node>
<StgValue><ssdm name="select_ln132"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0 %fm_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %fm_addr, i32 20

]]></Node>
<StgValue><ssdm name="fm_addr_1_wr_req"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1 %br_ln0 = br void %BurstBB

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc43:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc43:4 %empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc43:15 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc43:21 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc43:44 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc43:52 %specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln129"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="15">
<![CDATA[
for.inc43:61 %zext_ln138_6 = zext i15 %select_ln132

]]></Node>
<StgValue><ssdm name="zext_ln138_6"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
BurstBB:1 %write_ln138 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %fm_addr, i16 %zext_ln138_6, i2 3

]]></Node>
<StgValue><ssdm name="write_ln138"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="183" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %fm_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr

]]></Node>
<StgValue><ssdm name="fm_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="184" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %fm_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr

]]></Node>
<StgValue><ssdm name="fm_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="185" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %fm_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr

]]></Node>
<StgValue><ssdm name="fm_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="186" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %fm_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr

]]></Node>
<StgValue><ssdm name="fm_addr_1_wr_resp"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0">
<![CDATA[
for.end45.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="187" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %fm_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr

]]></Node>
<StgValue><ssdm name="fm_addr_1_wr_resp"/></StgValue>
</operation>

<operation id="188" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
RespBB:1 %br_ln0 = br void %BurstBB11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
