set NETLIST_CACHE(Flipflop,cells) {{icon nand3 {generate nand2 nand3 -ninputs 3} has_schematic} {schematic Mux} {icon nand2 has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(Flipflop,version) MMI_SUE4.4.0
set NETLIST_CACHE(Flipflop) {{module Flipflop (D, Q, clock_in, reset, reset_value);} {	input		D;} {	input		clock_in;} {	input		reset;} {	input		reset_value;} {	output		Q;} { } {	wire		net_6;} {	wire		net_2;} {	wire		net_3;} {	wire		net_4;} {	wire		net_5;} {	wire		net_1;} { } {	assign #0 net_3 = !(net_2 && net_1);} {	assign #0 net_1 = !(net_3 && clock_in);} {	assign #0 net_2 = !(net_4 && net_6);} {	assign #0 Q = !(net_1 && net_5);} {	assign #0 net_5 = !(Q && net_4);} {	assign #0 net_4 = !(net_1 && clock_in && net_2);} {	Mux Mux(.y(net_6), .a(D), .s(reset), .b(reset_value));} {} {endmodule		// Flipflop} {}}
set NETLIST_CACHE(Flipflop,names) {{350 530 {0 net_2}} {350 270 {0 net_1}} {440 360 {0 net_1}} {40 680 {1 D}} {540 360 {0 net_1}} {130 700 {0 reset_value}} {50 700 {1 reset_value}} {130 720 {0 reset}} {350 490 {0 net_1}} {380 640 {0 net_4}} {440 510 {0 net_4}} {630 490 {0 net_5}} {540 510 {0 net_4}} {440 250 {0 net_3}} {350 340 {0 net_3}} {70 720 {1 reset}} {380 680 {0 net_6}} {230 760 {0 Mux}} {130 680 {0 D}} {350 380 {0 clock_in}} {330 680 {0 net_6}} {540 470 {0 Q}} {630 380 {0 Q}} {130 450 {1 clock_in}} {350 230 {0 net_2}} {540 400 {0 net_5}} {350 510 {0 clock_in}} {750 380 {1 Q}} {470 660 {0 net_2}}}
set NETLIST_CACHE(Flipflop,wires) {{510 400 540 400 net_5} {630 490 690 490 net_5} {510 470 540 470 Q} {510 400 510 420 net_5} {630 380 750 380 Q} {510 450 750 450 Q} {510 450 510 470 Q} {510 420 690 420 net_5} {690 420 690 490 net_5} {750 380 750 450 Q} {460 250 460 310 net_3} {330 340 350 340 net_3} {440 250 460 250 net_3} {330 310 460 310 net_3} {330 310 330 340 net_3} {320 270 350 270 net_1} {440 360 480 360 net_1} {480 360 540 360 net_1} {270 230 350 230 net_2} {330 490 350 490 net_1} {330 440 330 490 net_1} {330 440 480 440 net_1} {480 290 480 360 net_1} {480 360 480 440 net_1} {320 290 480 290 net_1} {320 270 320 290 net_1} {470 510 540 510 net_4} {440 510 470 510 net_4} {180 510 350 510 clock_in} {180 380 350 380 clock_in} {270 230 270 530 net_2} {270 530 330 530 net_2} {330 530 350 530 net_2} {180 380 180 450 clock_in} {180 450 180 510 clock_in} {130 450 180 450 clock_in} {480 570 480 660 net_2} {470 510 470 600 net_4} {330 570 480 570 net_2} {330 530 330 570 net_2} {470 660 480 660 net_2} {370 600 470 600 net_4} {370 600 370 640 net_4} {370 640 380 640 net_4} {50 700 130 700 reset_value} {70 720 130 720 reset} {330 680 380 680 net_6} {40 680 130 680 D}}
