// Seed: 2113264266
module module_0 (
    output id_0,
    input logic id_1,
    input id_2
);
  reg   id_3;
  reg   id_4;
  reg   id_5;
  logic id_6;
  type_13(
      id_0, id_0
  ); type_14(
      1, id_5, (id_3), id_4
  );
  logic id_7;
  always @(posedge id_1 or posedge 1 == 1) begin
    id_5 <= 1'd0;
  end
endmodule
