# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 98
attribute \dynports 1
attribute \src "dut.sv:2.1-145.10"
attribute \top 1
module \many_functions
  parameter \WIDTH 8
  parameter \DEPTH 4
  attribute \src "dut.sv:102.17-105.20"
  wire width 8 $17\func_mixed$func$dut.sv:143$2.$result$35
  attribute \src "dut.sv:106.17-112.20"
  wire width 8 $18\func_mixed$func$dut.sv:143$2.$result$36
  attribute \src "dut.sv:113.17-120.20"
  wire width 8 $18\func_mixed$func$dut.sv:143$2.$result$37
  attribute \src "dut.sv:121.17-130.20"
  wire width 8 $19\func_mixed$func$dut.sv:143$2.$result$38
  attribute \src "dut.sv:38.18-43.38"
  wire width 8 $9\func_bool$func$dut.sv:139$2.$result$18
  attribute \src "dut.sv:40.18-43.38"
  wire width 8 $9\func_bool$func$dut.sv:139$2.$result$19
  wire width 8 $auto$expression.cpp:1599:import_operation$5
  wire width 8 $auto$rtlil.cc:2959:Not$28
  wire width 8 $auto$rtlil.cc:3006:And$16
  wire width 8 $auto$rtlil.cc:3007:Or$10
  wire width 8 $auto$rtlil.cc:3007:Or$20
  wire width 8 $auto$rtlil.cc:3008:Xor$24
  wire $auto$rtlil.cc:3018:Gt$36
  wire $auto$rtlil.cc:3018:Gt$38
  wire $auto$rtlil.cc:3018:Gt$40
  attribute \src "dut.sv:36.17-36.30"
  wire $eq$dut.sv:36$13_Y
  attribute \src "dut.sv:38.22-38.35"
  wire $eq$dut.sv:38$17_Y
  attribute \src "dut.sv:40.22-40.35"
  wire $eq$dut.sv:40$21_Y
  wire $procmux$70_CMP
  wire width 8 $procmux$75_Y
  wire width 8 $procmux$79_Y
  attribute \src "dut.sv:6.30-6.31"
  wire width 8 input 1 \a
  attribute \src "dut.sv:7.30-7.31"
  wire width 8 input 2 \b
  attribute \src "dut.sv:8.30-8.31"
  wire width 8 input 3 \c
  attribute \nosync 1
  attribute \src "dut.sv:138.24-138.43"
  wire width 8 \func_arith$func$dut.sv:138$2.temp
  attribute \nosync 1
  attribute \src "dut.sv:138.24-138.43"
  wire width 8 \func_arith$func$dut.sv:138$2.x
  attribute \nosync 1
  attribute \src "dut.sv:138.24-138.43"
  wire width 8 \func_arith$func$dut.sv:138$2.y
  attribute \nosync 1
  attribute \src "dut.sv:138.24-138.43"
  wire width 8 \func_arith$func$dut.sv:138$2.z
  attribute \nosync 1
  attribute \src "dut.sv:139.23-139.43"
  wire width 2 \func_bool$func$dut.sv:139$2.mode
  attribute \nosync 1
  attribute \src "dut.sv:139.23-139.43"
  wire width 8 \func_bool$func$dut.sv:139$2.x
  attribute \nosync 1
  attribute \src "dut.sv:139.23-139.43"
  wire width 8 \func_bool$func$dut.sv:139$2.y
  attribute \nosync 1
  attribute \src "dut.sv:140.23-140.40"
  wire width 2 \func_case$func$dut.sv:140$2.sel
  attribute \nosync 1
  attribute \src "dut.sv:140.23-140.40"
  wire width 8 \func_case$func$dut.sv:140$2.x
  attribute \nosync 1
  attribute \src "dut.sv:142.23-142.35"
  wire \func_loop$func$dut.sv:142$2.i
  attribute \nosync 1
  attribute \src "dut.sv:142.23-142.35"
  wire width 8 \func_loop$func$dut.sv:142$2.x
  attribute \nosync 1
  attribute \src "dut.sv:143.24-143.45"
  wire \func_mixed$func$dut.sv:143$2.i
  attribute \nosync 1
  attribute \src "dut.sv:143.24-143.45"
  wire width 2 \func_mixed$func$dut.sv:143$2.mode
  attribute \nosync 1
  attribute \src "dut.sv:143.24-143.45"
  wire width 8 \func_mixed$func$dut.sv:143$2.result
  attribute \nosync 1
  attribute \src "dut.sv:143.24-143.45"
  wire width 8 \func_mixed$func$dut.sv:143$2.x
  attribute \nosync 1
  attribute \src "dut.sv:143.24-143.45"
  wire width 8 \func_mixed$func$dut.sv:143$2.y
  attribute \nosync 1
  attribute \src "dut.sv:141.25-141.45"
  wire width 8 \func_nested$func$dut.sv:141$2.x
  attribute \nosync 1
  attribute \src "dut.sv:141.25-141.45"
  wire width 8 \func_nested$func$dut.sv:141$2.y
  attribute \nosync 1
  attribute \src "dut.sv:141.25-141.45"
  wire width 8 \func_nested$func$dut.sv:141$2.z
  attribute \src "dut.sv:10.30-10.39"
  wire width 8 output 5 \out_arith
  attribute \src "dut.sv:11.30-11.38"
  wire width 8 output 6 \out_bool
  attribute \src "dut.sv:12.30-12.38"
  wire width 8 output 7 \out_case
  attribute \src "dut.sv:14.30-14.38"
  wire width 8 output 9 \out_loop
  attribute \src "dut.sv:15.30-15.39"
  wire width 8 output 10 \out_mixed
  attribute \src "dut.sv:13.30-13.40"
  wire width 8 output 8 \out_nested
  attribute \src "dut.sv:9.24-9.27"
  wire width 2 input 4 \sel
  cell $and $and$dut.sv:26$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \a
    connect \B \b
    connect \Y $auto$rtlil.cc:3006:And$16
  end
  cell $gt $gt$dut.sv:123$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \b
    connect \Y $auto$rtlil.cc:3018:Gt$36
  end
  cell $gt $gt$dut.sv:67$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \c
    connect \Y $auto$rtlil.cc:3018:Gt$38
  end
  cell $gt $gt$dut.sv:72$39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \c
    connect \Y $auto$rtlil.cc:3018:Gt$40
  end
  cell $not $not$dut.sv:43$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $auto$rtlil.cc:3006:And$16
    connect \Y $auto$rtlil.cc:2959:Not$28
  end
  cell $or $or$dut.sv:26$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A { $auto$rtlil.cc:3007:Or$10 [7] $auto$expression.cpp:1599:import_operation$5 [7:1] }
    connect \B $auto$rtlil.cc:3006:And$16
    connect \Y { $auto$rtlil.cc:3007:Or$10 [7] $auto$expression.cpp:1599:import_operation$5 [7:1] }
  end
  cell $or $or$dut.sv:39$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \a
    connect \B \b
    connect \Y $auto$rtlil.cc:3007:Or$20
  end
  attribute \full_case 1
  attribute \src "dut.sv:41.17-41.34|dut.sv:40.18-43.38"
  cell $mux $procmux$52
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2959:Not$28
    connect \B $auto$rtlil.cc:3008:Xor$24
    connect \S $eq$dut.sv:40$21_Y
    connect \Y $9\func_bool$func$dut.sv:139$2.$result$19
  end
  attribute \full_case 1
  attribute \src "dut.sv:39.17-39.34|dut.sv:38.18-43.38"
  cell $mux $procmux$61
    parameter \WIDTH 8
    connect \A $9\func_bool$func$dut.sv:139$2.$result$19
    connect \B $auto$rtlil.cc:3007:Or$20
    connect \S $eq$dut.sv:38$17_Y
    connect \Y $9\func_bool$func$dut.sv:139$2.$result$18
  end
  attribute \full_case 1
  attribute \src "dut.sv:37.17-37.34|dut.sv:36.13-43.38"
  cell $mux $procmux$67
    parameter \WIDTH 8
    connect \A $9\func_bool$func$dut.sv:139$2.$result$18
    connect \B $auto$rtlil.cc:3006:And$16
    connect \S $eq$dut.sv:36$13_Y
    connect \Y \out_bool
  end
  attribute \full_case 1
  attribute \src "dut.sv:56.17-56.43|dut.sv:52.13-58.20"
  cell $pmux $procmux$69
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A 8'x
    connect \B { \a \a [6:0] 1'0 \a [5:0] 2'00 \a [4:0] 3'000 }
    connect \S { $eq$dut.sv:36$13_Y $eq$dut.sv:38$17_Y $eq$dut.sv:40$21_Y $procmux$70_CMP }
    connect \Y \out_case
  end
  attribute \full_case 1
  attribute \src "dut.sv:53.17-53.38|dut.sv:52.13-58.20"
  cell $logic_not $procmux$73_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \Y $eq$dut.sv:36$13_Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:73.21-73.36|dut.sv:72.17-75.37"
  cell $mux $procmux$75
    parameter \WIDTH 8
    connect \A \c
    connect \B \b
    connect \S $auto$rtlil.cc:3018:Gt$40
    connect \Y $procmux$75_Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:68.21-68.36|dut.sv:67.17-70.37"
  cell $mux $procmux$79
    parameter \WIDTH 8
    connect \A \c
    connect \B \a
    connect \S $auto$rtlil.cc:3018:Gt$38
    connect \Y $procmux$79_Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:66.24-71.16|dut.sv:66.13-76.16"
  cell $mux $procmux$81
    parameter \WIDTH 8
    connect \A $procmux$75_Y
    connect \B $procmux$79_Y
    connect \S $auto$rtlil.cc:3018:Gt$36
    connect \Y \out_nested
  end
  attribute \full_case 1
  attribute \src "dut.sv:121.17-130.20|dut.sv:101.13-131.20"
  cell $pmux $procmux$83
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A 8'x
    connect \B { $17\func_mixed$func$dut.sv:143$2.$result$35 $18\func_mixed$func$dut.sv:143$2.$result$36 $18\func_mixed$func$dut.sv:143$2.$result$37 $19\func_mixed$func$dut.sv:143$2.$result$38 }
    connect \S { $eq$dut.sv:36$13_Y $eq$dut.sv:38$17_Y $eq$dut.sv:40$21_Y $procmux$70_CMP }
    connect \Y \out_mixed
  end
  attribute \full_case 1
  attribute \src "dut.sv:121.17-130.20|dut.sv:101.13-131.20"
  cell $eq $procmux$84_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 2'11
    connect \Y $procmux$70_CMP
  end
  attribute \full_case 1
  attribute \src "dut.sv:113.17-120.20|dut.sv:101.13-131.20"
  cell $eq $procmux$85_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 2'10
    connect \Y $eq$dut.sv:40$21_Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:106.17-112.20|dut.sv:101.13-131.20"
  cell $eq $procmux$86_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 2'01
    connect \Y $eq$dut.sv:38$17_Y
  end
  cell $xor $xor$dut.sv:27$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A { $auto$rtlil.cc:3007:Or$10 [7] $auto$expression.cpp:1599:import_operation$5 [7:1] }
    connect \B \c
    connect \Y \out_arith
  end
  cell $xor $xor$dut.sv:41$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \a
    connect \B \b
    connect \Y $auto$rtlil.cc:3008:Xor$24
  end
  connect $auto$expression.cpp:1599:import_operation$5 [0] 1'0
  connect $auto$rtlil.cc:3007:Or$10 [6:0] $auto$expression.cpp:1599:import_operation$5 [7:1]
  connect \func_arith$func$dut.sv:138$2.temp 8'x
  connect \func_arith$func$dut.sv:138$2.x 8'x
  connect \func_arith$func$dut.sv:138$2.y 8'x
  connect \func_arith$func$dut.sv:138$2.z 8'x
  connect \func_bool$func$dut.sv:139$2.mode 2'x
  connect \func_bool$func$dut.sv:139$2.x 8'x
  connect \func_bool$func$dut.sv:139$2.y 8'x
  connect \func_case$func$dut.sv:140$2.sel 2'x
  connect \func_case$func$dut.sv:140$2.x 8'x
  connect \func_loop$func$dut.sv:142$2.i 1'x
  connect \func_loop$func$dut.sv:142$2.x 8'x
  connect \func_mixed$func$dut.sv:143$2.i 1'x
  connect \func_mixed$func$dut.sv:143$2.mode 2'x
  connect \func_mixed$func$dut.sv:143$2.result 8'x
  connect \func_mixed$func$dut.sv:143$2.x 8'x
  connect \func_mixed$func$dut.sv:143$2.y 8'x
  connect \func_nested$func$dut.sv:141$2.x 8'x
  connect \func_nested$func$dut.sv:141$2.y 8'x
  connect \func_nested$func$dut.sv:141$2.z 8'x
  connect \out_loop 8'00000000
end
