// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="memcachedPipeline,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7vx690tffg1761-2,HLS_INPUT_CLOCK=6.660000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=9.737800,HLS_SYN_LAT=37,HLS_SYN_TPT=1,HLS_SYN_MEM=225,HLS_SYN_DSP=0,HLS_SYN_FF=28205,HLS_SYN_LUT=142267,HLS_VERSION=2018_2}" *)

module memcachedPipeline (
        inData_TDATA,
        inData_TUSER,
        inData_TKEEP,
        inData_TLAST,
        outData_TDATA,
        outData_TUSER,
        outData_TKEEP,
        outData_TLAST,
        dramValueStoreMemRdCmd_V_TDATA,
        dramValueStoreMemRdData_V_V_TDATA,
        dramValueStoreMemWrCmd_V_TDATA,
        dramValueStoreMemWrData_V_V_TDATA,
        hashTableMemRdData_V_V_TDATA,
        hashTableMemRdCmd_V_TDATA,
        hashTableMemWrData_V_V_TDATA,
        hashTableMemWrCmd_V_TDATA,
        addressReturnOut_V_V_TDATA,
        addressAssignDramIn_V_V_TDATA,
        addressAssignFlashIn_V_V_TDATA,
        flushReq_V,
        flushAck_V,
        flushDone_V,
        ap_clk,
        ap_rst_n,
        inData_TVALID,
        inData_TREADY,
        hashTableMemRdCmd_V_TVALID,
        hashTableMemRdCmd_V_TREADY,
        hashTableMemRdData_V_V_TVALID,
        hashTableMemRdData_V_V_TREADY,
        hashTableMemWrCmd_V_TVALID,
        hashTableMemWrCmd_V_TREADY,
        hashTableMemWrData_V_V_TVALID,
        hashTableMemWrData_V_V_TREADY,
        addressReturnOut_V_V_TVALID,
        addressReturnOut_V_V_TREADY,
        addressAssignDramIn_V_V_TVALID,
        addressAssignDramIn_V_V_TREADY,
        addressAssignFlashIn_V_V_TVALID,
        addressAssignFlashIn_V_V_TREADY,
        dramValueStoreMemWrCmd_V_TVALID,
        dramValueStoreMemWrCmd_V_TREADY,
        dramValueStoreMemWrData_V_V_TVALID,
        dramValueStoreMemWrData_V_V_TREADY,
        dramValueStoreMemRdCmd_V_TVALID,
        dramValueStoreMemRdCmd_V_TREADY,
        dramValueStoreMemRdData_V_V_TVALID,
        dramValueStoreMemRdData_V_V_TREADY,
        outData_TVALID,
        outData_TREADY
);


input  [63:0] inData_TDATA;
input  [111:0] inData_TUSER;
input  [7:0] inData_TKEEP;
input  [0:0] inData_TLAST;
output  [63:0] outData_TDATA;
output  [111:0] outData_TUSER;
output  [7:0] outData_TKEEP;
output  [0:0] outData_TLAST;
output  [39:0] dramValueStoreMemRdCmd_V_TDATA;
input  [511:0] dramValueStoreMemRdData_V_V_TDATA;
output  [39:0] dramValueStoreMemWrCmd_V_TDATA;
output  [511:0] dramValueStoreMemWrData_V_V_TDATA;
input  [511:0] hashTableMemRdData_V_V_TDATA;
output  [39:0] hashTableMemRdCmd_V_TDATA;
output  [511:0] hashTableMemWrData_V_V_TDATA;
output  [39:0] hashTableMemWrCmd_V_TDATA;
output  [31:0] addressReturnOut_V_V_TDATA;
input  [31:0] addressAssignDramIn_V_V_TDATA;
input  [31:0] addressAssignFlashIn_V_V_TDATA;
output  [0:0] flushReq_V;
input  [0:0] flushAck_V;
output  [0:0] flushDone_V;
input   ap_clk;
input   ap_rst_n;
input   inData_TVALID;
output   inData_TREADY;
output   hashTableMemRdCmd_V_TVALID;
input   hashTableMemRdCmd_V_TREADY;
input   hashTableMemRdData_V_V_TVALID;
output   hashTableMemRdData_V_V_TREADY;
output   hashTableMemWrCmd_V_TVALID;
input   hashTableMemWrCmd_V_TREADY;
output   hashTableMemWrData_V_V_TVALID;
input   hashTableMemWrData_V_V_TREADY;
output   addressReturnOut_V_V_TVALID;
input   addressReturnOut_V_V_TREADY;
input   addressAssignDramIn_V_V_TVALID;
output   addressAssignDramIn_V_V_TREADY;
input   addressAssignFlashIn_V_V_TVALID;
output   addressAssignFlashIn_V_V_TREADY;
output   dramValueStoreMemWrCmd_V_TVALID;
input   dramValueStoreMemWrCmd_V_TREADY;
output   dramValueStoreMemWrData_V_V_TVALID;
input   dramValueStoreMemWrData_V_V_TREADY;
output   dramValueStoreMemRdCmd_V_TVALID;
input   dramValueStoreMemRdCmd_V_TREADY;
input   dramValueStoreMemRdData_V_V_TVALID;
output   dramValueStoreMemRdData_V_V_TREADY;
output   outData_TVALID;
input   outData_TREADY;

 reg    ap_rst_n_inv;
wire    memcachedPipeline_en_U0_ap_start;
wire    memcachedPipeline_en_U0_ap_done;
wire    memcachedPipeline_en_U0_ap_continue;
wire    memcachedPipeline_en_U0_ap_idle;
wire    memcachedPipeline_en_U0_ap_ready;
wire   [0:0] memcachedPipeline_en_U0_flushAck_V_out_din;
wire    memcachedPipeline_en_U0_flushAck_V_out_write;
wire    bp_f1244_U0_ap_start;
wire    bp_f1244_U0_ap_done;
wire    bp_f1244_U0_ap_continue;
wire    bp_f1244_U0_ap_idle;
wire    bp_f1244_U0_ap_ready;
wire    bp_f1244_U0_flushAck_V_read;
wire   [0:0] bp_f1244_U0_flushAck_V_out_din;
wire    bp_f1244_U0_flushAck_V_out_write;
wire   [63:0] bp_f1244_U0_valueBuffer_rp_V_V_din;
wire    bp_f1244_U0_valueBuffer_rp_V_V_write;
wire   [63:0] bp_f1244_U0_keyBuffer_rp_V_V_din;
wire    bp_f1244_U0_keyBuffer_rp_V_V_write;
wire   [247:0] bp_f1244_U0_metadataBuffer_rp_V_s_din;
wire    bp_f1244_U0_metadataBuffer_rp_V_s_write;
wire    bp_f1244_U0_start_out;
wire    bp_f1244_U0_start_write;
wire    bp_f1244_U0_inData_TREADY;
wire    bp_r_U0_ap_start;
wire    bp_r_U0_ap_done;
wire    bp_r_U0_ap_continue;
wire    bp_r_U0_ap_idle;
wire    bp_r_U0_ap_ready;
wire    bp_r_U0_keyBuffer_rp_V_V_read;
wire    bp_r_U0_valueBuffer_rp_V_V_read;
wire    bp_r_U0_metadataBuffer_rp_V_s_read;
wire   [255:0] bp_r_U0_requestParser2hashTa_1_din;
wire    bp_r_U0_requestParser2hashTa_1_write;
wire    bp_r_U0_start_out;
wire    bp_r_U0_start_write;
wire    ht_inputLogic_U0_ap_start;
wire    ht_inputLogic_U0_start_full_n;
wire    ht_inputLogic_U0_ap_done;
wire    ht_inputLogic_U0_ap_continue;
wire    ht_inputLogic_U0_ap_idle;
wire    ht_inputLogic_U0_ap_ready;
wire    ht_inputLogic_U0_requestParser2hashTa_1_read;
wire   [7:0] ht_inputLogic_U0_in2hashKeyLength_V_V_din;
wire    ht_inputLogic_U0_in2hashKeyLength_V_V_write;
wire   [63:0] ht_inputLogic_U0_hashValueBuffer_V_V_din;
wire    ht_inputLogic_U0_hashValueBuffer_V_V_write;
wire   [63:0] ht_inputLogic_U0_hashKeyBuffer_V_V_din;
wire    ht_inputLogic_U0_hashKeyBuffer_V_V_write;
wire   [129:0] ht_inputLogic_U0_in2cc_V_din;
wire    ht_inputLogic_U0_in2cc_V_write;
wire   [63:0] ht_inputLogic_U0_in2ccMd_V_din;
wire    ht_inputLogic_U0_in2ccMd_V_write;
wire   [129:0] ht_inputLogic_U0_in2hash_V_din;
wire    ht_inputLogic_U0_in2hash_V_write;
wire   [127:0] ht_inputLogic_U0_hashMdBuffer_V_V_din;
wire    ht_inputLogic_U0_hashMdBuffer_V_V_write;
wire    ht_inputLogic_U0_start_out;
wire    ht_inputLogic_U0_start_write;
wire    hashKeyResizer_U0_ap_start;
wire    hashKeyResizer_U0_ap_done;
wire    hashKeyResizer_U0_ap_continue;
wire    hashKeyResizer_U0_ap_idle;
wire    hashKeyResizer_U0_ap_ready;
wire    hashKeyResizer_U0_in2hash_V_read;
wire    hashKeyResizer_U0_in2hashKeyLength_V_V_read;
wire   [95:0] hashKeyResizer_U0_resizedKey_V_V_din;
wire    hashKeyResizer_U0_resizedKey_V_V_write;
wire   [31:0] hashKeyResizer_U0_resizedKeyLength_V_din;
wire    hashKeyResizer_U0_resizedKeyLength_V_write;
wire   [31:0] hashKeyResizer_U0_resizedInitValue_V_din;
wire    hashKeyResizer_U0_resizedInitValue_V_write;
wire    hashKeyResizer_U0_start_out;
wire    hashKeyResizer_U0_start_write;
wire    bobj_U0_ap_start;
wire    bobj_U0_ap_done;
wire    bobj_U0_ap_continue;
wire    bobj_U0_ap_idle;
wire    bobj_U0_ap_ready;
wire    bobj_U0_resizedKey_V_V_read;
wire    bobj_U0_resizedKeyLength_V_read;
wire    bobj_U0_resizedInitValue_V_read;
wire   [31:0] bobj_U0_hash2cc_V_V_din;
wire    bobj_U0_hash2cc_V_V_write;
wire    concurrencyControl_U0_ap_start;
wire    concurrencyControl_U0_ap_done;
wire    concurrencyControl_U0_ap_continue;
wire    concurrencyControl_U0_ap_idle;
wire    concurrencyControl_U0_ap_ready;
wire    concurrencyControl_U0_dec2cc_V_V_read;
wire    concurrencyControl_U0_in2cc_V_read;
wire    concurrencyControl_U0_in2ccMd_V_read;
wire    concurrencyControl_U0_hash2cc_V_V_read;
wire   [129:0] concurrencyControl_U0_cc2memRead_V_din;
wire    concurrencyControl_U0_cc2memRead_V_write;
wire   [63:0] concurrencyControl_U0_cc2memReadMd_V_din;
wire    concurrencyControl_U0_cc2memReadMd_V_write;
wire    concurrencyControl_U0_start_out;
wire    concurrencyControl_U0_start_write;
wire    memRead_U0_ap_start;
wire    memRead_U0_ap_done;
wire    memRead_U0_ap_continue;
wire    memRead_U0_ap_idle;
wire    memRead_U0_ap_ready;
wire    memRead_U0_cc2memReadMd_V_read;
wire    memRead_U0_cc2memRead_V_read;
wire   [129:0] memRead_U0_memRd2comp_V_din;
wire    memRead_U0_memRd2comp_V_write;
wire   [63:0] memRead_U0_memRd2compMd_V_din;
wire    memRead_U0_memRd2compMd_V_write;
wire   [39:0] memRead_U0_memRdCtrl_V_TDATA;
wire    memRead_U0_memRdCtrl_V_TVALID;
wire    ap_sync_continue;
wire    ht_compare_U0_ap_start;
wire    ht_compare_U0_ap_done;
wire    ht_compare_U0_ap_continue;
wire    ht_compare_U0_ap_idle;
wire    ht_compare_U0_ap_ready;
wire    ht_compare_U0_memRd2comp_V_read;
wire    ht_compare_U0_memRd2compMd_V_read;
wire   [129:0] ht_compare_U0_comp2memWrKey_V_din;
wire    ht_compare_U0_comp2memWrKey_V_write;
wire   [63:0] ht_compare_U0_comp2memWrMd_V_din;
wire    ht_compare_U0_comp2memWrMd_V_write;
wire   [7:0] ht_compare_U0_comp2memWrStatus_V_b_din;
wire    ht_compare_U0_comp2memWrStatus_V_b_write;
wire   [511:0] ht_compare_U0_comp2memWrMemData_V_s_din;
wire    ht_compare_U0_comp2memWrMemData_V_s_write;
wire    ht_compare_U0_memRdData_V_V_TREADY;
wire    memWrite_U0_ap_start;
wire    memWrite_U0_ap_done;
wire    memWrite_U0_ap_continue;
wire    memWrite_U0_ap_idle;
wire    memWrite_U0_ap_ready;
wire    memWrite_U0_flushAck_V_read;
wire    memWrite_U0_comp2memWrKey_V_read;
wire    memWrite_U0_comp2memWrMemData_V_s_read;
wire    memWrite_U0_comp2memWrStatus_V_b_read;
wire    memWrite_U0_comp2memWrMd_V_read;
wire   [0:0] memWrite_U0_dec2cc_V_V_din;
wire    memWrite_U0_dec2cc_V_V_write;
wire   [56:0] memWrite_U0_memWr2out_V_din;
wire    memWrite_U0_memWr2out_V_write;
wire    memWrite_U0_start_out;
wire    memWrite_U0_start_write;
wire   [39:0] memWrite_U0_memWrCtrl_V_TDATA;
wire    memWrite_U0_memWrCtrl_V_TVALID;
wire   [511:0] memWrite_U0_memWrData_V_V_TDATA;
wire    memWrite_U0_memWrData_V_V_TVALID;
wire   [31:0] memWrite_U0_addressReturnOut_V_V_TDATA;
wire    memWrite_U0_addressReturnOut_V_V_TVALID;
wire    memWrite_U0_addressAssignDramIn_s_TREADY;
wire    memWrite_U0_addressAssignFlashIn_TREADY;
wire   [0:0] memWrite_U0_flushReq_V;
wire    memWrite_U0_flushReq_V_ap_vld;
wire   [0:0] memWrite_U0_flushDone_V;
wire    memWrite_U0_flushDone_V_ap_vld;
wire    ht_outputLogic_U0_ap_start;
wire    ht_outputLogic_U0_ap_done;
wire    ht_outputLogic_U0_ap_continue;
wire    ht_outputLogic_U0_ap_idle;
wire    ht_outputLogic_U0_ap_ready;
wire    ht_outputLogic_U0_hashKeyBuffer_V_V_read;
wire    ht_outputLogic_U0_hashValueBuffer_V_V_read;
wire    ht_outputLogic_U0_hashMdBuffer_V_V_read;
wire    ht_outputLogic_U0_memWr2out_V_read;
wire   [255:0] ht_outputLogic_U0_hashTable2Dram_V_din;
wire    ht_outputLogic_U0_hashTable2Dram_V_write;
wire    ht_outputLogic_U0_start_out;
wire    ht_outputLogic_U0_start_write;
wire    accessControl_U0_ap_start;
wire    accessControl_U0_ap_done;
wire    accessControl_U0_ap_continue;
wire    accessControl_U0_ap_idle;
wire    accessControl_U0_ap_ready;
wire    accessControl_U0_filterPopGet_V_V_read;
wire    accessControl_U0_filterPopSet_V_V_read;
wire    accessControl_U0_hashTable2Dram_V_read;
wire   [255:0] accessControl_U0_accCtrl2demux_V_din;
wire    accessControl_U0_accCtrl2demux_V_write;
wire    accessControl_U0_start_out;
wire    accessControl_U0_start_write;
wire    demux_U0_ap_start;
wire    demux_U0_start_full_n;
wire    demux_U0_ap_done;
wire    demux_U0_ap_continue;
wire    demux_U0_ap_idle;
wire    demux_U0_ap_ready;
wire    demux_U0_accCtrl2demux_V_read;
wire   [127:0] demux_U0_metadataBuffer_V_din;
wire    demux_U0_metadataBuffer_V_write;
wire   [63:0] demux_U0_keyBuffer_V_V_din;
wire    demux_U0_keyBuffer_V_V_write;
wire   [65:0] demux_U0_demux2setPathValue_V_din;
wire    demux_U0_demux2setPathValue_V_write;
wire   [44:0] demux_U0_demux2setPathMetadat_1_din;
wire    demux_U0_demux2setPathMetadat_1_write;
wire   [44:0] demux_U0_demux2getPath_V_din;
wire    demux_U0_demux2getPath_V_write;
wire    demux_U0_start_out;
wire    demux_U0_start_write;
wire    setPath_U0_ap_start;
wire    setPath_U0_ap_done;
wire    setPath_U0_ap_continue;
wire    setPath_U0_ap_idle;
wire    setPath_U0_ap_ready;
wire    setPath_U0_demux2setPathValue_V_read;
wire    setPath_U0_demux2setPathMetadat_1_read;
wire   [0:0] setPath_U0_filterPopSet_V_V_din;
wire    setPath_U0_filterPopSet_V_V_write;
wire   [39:0] setPath_U0_memWrCmd_V_TDATA;
wire    setPath_U0_memWrCmd_V_TVALID;
wire   [511:0] setPath_U0_memWrData_V_V_TDATA;
wire    setPath_U0_memWrData_V_V_TVALID;
wire    dispatch_U0_ap_start;
wire    dispatch_U0_ap_done;
wire    dispatch_U0_ap_continue;
wire    dispatch_U0_ap_idle;
wire    dispatch_U0_ap_ready;
wire    dispatch_U0_demux2getPath_V_read;
wire   [11:0] dispatch_U0_disp2rec_V_V_din;
wire    dispatch_U0_disp2rec_V_V_write;
wire   [39:0] dispatch_U0_memRdCmd_V_TDATA;
wire    dispatch_U0_memRdCmd_V_TVALID;
wire    receive_U0_ap_start;
wire    receive_U0_ap_done;
wire    receive_U0_ap_continue;
wire    receive_U0_ap_idle;
wire    receive_U0_ap_ready;
wire    receive_U0_disp2rec_V_V_read;
wire   [63:0] receive_U0_getPath2remux_V_V_din;
wire    receive_U0_getPath2remux_V_V_write;
wire   [0:0] receive_U0_filterPopGet_V_V_din;
wire    receive_U0_filterPopGet_V_V_write;
wire    receive_U0_start_out;
wire    receive_U0_start_write;
wire    receive_U0_memRdData_V_V_TREADY;
wire    remux_U0_ap_start;
wire    remux_U0_ap_done;
wire    remux_U0_ap_continue;
wire    remux_U0_ap_idle;
wire    remux_U0_ap_ready;
wire    remux_U0_keyBuffer_V_V_read;
wire    remux_U0_getPath2remux_V_V_read;
wire    remux_U0_metadataBuffer_V_read;
wire   [255:0] remux_U0_valueStoreDram2merge_1_din;
wire    remux_U0_valueStoreDram2merge_1_write;
wire    remux_U0_start_out;
wire    remux_U0_start_write;
wire    response_f_U0_ap_start;
wire    response_f_U0_ap_done;
wire    response_f_U0_ap_continue;
wire    response_f_U0_ap_idle;
wire    response_f_U0_ap_ready;
wire    response_f_U0_start_out;
wire    response_f_U0_start_write;
wire   [63:0] response_f_U0_valueBuffer_rf_V_V_din;
wire    response_f_U0_valueBuffer_rf_V_V_write;
wire   [247:0] response_f_U0_metadataBuffer_rf_V_s_din;
wire    response_f_U0_metadataBuffer_rf_V_s_write;
wire    response_f_U0_valueStoreDram2merge_1_read;
wire    response_r_U0_ap_start;
wire    response_r_U0_ap_done;
wire    response_r_U0_ap_continue;
wire    response_r_U0_ap_idle;
wire    response_r_U0_ap_ready;
wire    response_r_U0_valueBuffer_rf_V_V_read;
wire    response_r_U0_metadataBuffer_rf_V_s_read;
wire   [63:0] response_r_U0_outData_TDATA;
wire    response_r_U0_outData_TVALID;
wire   [111:0] response_r_U0_outData_TUSER;
wire   [7:0] response_r_U0_outData_TKEEP;
wire   [0:0] response_r_U0_outData_TLAST;
wire    flushAck_V_c1_full_n;
wire   [0:0] flushAck_V_c1_dout;
wire    flushAck_V_c1_empty_n;
wire    flushAck_V_c_full_n;
wire   [0:0] flushAck_V_c_dout;
wire    flushAck_V_c_empty_n;
wire    metadataBuffer_rp_V_s_full_n;
wire   [247:0] metadataBuffer_rp_V_s_dout;
wire    metadataBuffer_rp_V_s_empty_n;
wire    valueBuffer_rp_V_V_full_n;
wire   [63:0] valueBuffer_rp_V_V_dout;
wire    valueBuffer_rp_V_V_empty_n;
wire    keyBuffer_rp_V_V_full_n;
wire   [63:0] keyBuffer_rp_V_V_dout;
wire    keyBuffer_rp_V_V_empty_n;
wire    requestParser2hashTa_1_full_n;
wire   [255:0] requestParser2hashTa_1_dout;
wire    requestParser2hashTa_1_empty_n;
wire    hashKeyBuffer_V_V_full_n;
wire   [63:0] hashKeyBuffer_V_V_dout;
wire    hashKeyBuffer_V_V_empty_n;
wire    in2hashKeyLength_V_V_full_n;
wire   [7:0] in2hashKeyLength_V_V_dout;
wire    in2hashKeyLength_V_V_empty_n;
wire    in2cc_V_full_n;
wire   [129:0] in2cc_V_dout;
wire    in2cc_V_empty_n;
wire    in2ccMd_V_full_n;
wire   [63:0] in2ccMd_V_dout;
wire    in2ccMd_V_empty_n;
wire    in2hash_V_full_n;
wire   [129:0] in2hash_V_dout;
wire    in2hash_V_empty_n;
wire    hashValueBuffer_V_V_full_n;
wire   [63:0] hashValueBuffer_V_V_dout;
wire    hashValueBuffer_V_V_empty_n;
wire    hashMdBuffer_V_V_full_n;
wire   [127:0] hashMdBuffer_V_V_dout;
wire    hashMdBuffer_V_V_empty_n;
wire    resizedKeyLength_V_full_n;
wire   [31:0] resizedKeyLength_V_dout;
wire    resizedKeyLength_V_empty_n;
wire    resizedInitValue_V_full_n;
wire   [31:0] resizedInitValue_V_dout;
wire    resizedInitValue_V_empty_n;
wire    resizedKey_V_V_full_n;
wire   [95:0] resizedKey_V_V_dout;
wire    resizedKey_V_V_empty_n;
wire    hash2cc_V_V_full_n;
wire   [31:0] hash2cc_V_V_dout;
wire    hash2cc_V_V_empty_n;
wire    dec2cc_V_V_full_n;
wire   [0:0] dec2cc_V_V_dout;
wire    dec2cc_V_V_empty_n;
wire    cc2memReadMd_V_full_n;
wire   [63:0] cc2memReadMd_V_dout;
wire    cc2memReadMd_V_empty_n;
wire    cc2memRead_V_full_n;
wire   [129:0] cc2memRead_V_dout;
wire    cc2memRead_V_empty_n;
wire    memRd2comp_V_full_n;
wire   [129:0] memRd2comp_V_dout;
wire    memRd2comp_V_empty_n;
wire    memRd2compMd_V_full_n;
wire   [63:0] memRd2compMd_V_dout;
wire    memRd2compMd_V_empty_n;
wire    comp2memWrMemData_V_s_full_n;
wire   [511:0] comp2memWrMemData_V_s_dout;
wire    comp2memWrMemData_V_s_empty_n;
wire    comp2memWrKey_V_full_n;
wire   [129:0] comp2memWrKey_V_dout;
wire    comp2memWrKey_V_empty_n;
wire    comp2memWrMd_V_full_n;
wire   [63:0] comp2memWrMd_V_dout;
wire    comp2memWrMd_V_empty_n;
wire    comp2memWrStatus_V_b_full_n;
wire   [7:0] comp2memWrStatus_V_b_dout;
wire    comp2memWrStatus_V_b_empty_n;
wire    memWr2out_V_full_n;
wire   [56:0] memWr2out_V_dout;
wire    memWr2out_V_empty_n;
wire    hashTable2Dram_V_full_n;
wire   [255:0] hashTable2Dram_V_dout;
wire    hashTable2Dram_V_empty_n;
wire    filterPopSet_V_V_full_n;
wire   [0:0] filterPopSet_V_V_dout;
wire    filterPopSet_V_V_empty_n;
wire    filterPopGet_V_V_full_n;
wire   [0:0] filterPopGet_V_V_dout;
wire    filterPopGet_V_V_empty_n;
wire    accCtrl2demux_V_full_n;
wire   [255:0] accCtrl2demux_V_dout;
wire    accCtrl2demux_V_empty_n;
wire    metadataBuffer_V_full_n;
wire   [127:0] metadataBuffer_V_dout;
wire    metadataBuffer_V_empty_n;
wire    keyBuffer_V_V_full_n;
wire   [63:0] keyBuffer_V_V_dout;
wire    keyBuffer_V_V_empty_n;
wire    demux2getPath_V_full_n;
wire   [44:0] demux2getPath_V_dout;
wire    demux2getPath_V_empty_n;
wire    demux2setPathMetadat_1_full_n;
wire   [44:0] demux2setPathMetadat_1_dout;
wire    demux2setPathMetadat_1_empty_n;
wire    demux2setPathValue_V_full_n;
wire   [65:0] demux2setPathValue_V_dout;
wire    demux2setPathValue_V_empty_n;
wire    disp2rec_V_V_full_n;
wire   [11:0] disp2rec_V_V_dout;
wire    disp2rec_V_V_empty_n;
wire    getPath2remux_V_V_full_n;
wire   [63:0] getPath2remux_V_V_dout;
wire    getPath2remux_V_V_empty_n;
wire    valueStoreDram2merge_1_full_n;
wire   [255:0] valueStoreDram2merge_1_dout;
wire    valueStoreDram2merge_1_empty_n;
wire    valueBuffer_rf_V_V_full_n;
wire   [63:0] valueBuffer_rf_V_V_dout;
wire    valueBuffer_rf_V_V_empty_n;
wire    metadataBuffer_rf_V_s_full_n;
wire   [247:0] metadataBuffer_rf_V_s_dout;
wire    metadataBuffer_rf_V_s_empty_n;
wire    memcachedPipeline_en_U0_start_full_n;
wire    memcachedPipeline_en_U0_start_write;
wire   [0:0] start_for_bp_r_U0_din;
wire    start_for_bp_r_U0_full_n;
wire   [0:0] start_for_bp_r_U0_dout;
wire    start_for_bp_r_U0_empty_n;
wire   [0:0] start_for_ht_inputLogic_U0_din;
wire    start_for_ht_inputLogic_U0_full_n;
wire   [0:0] start_for_ht_inputLogic_U0_dout;
wire    start_for_ht_inputLogic_U0_empty_n;
wire   [0:0] start_for_hashKeyResizer_U0_din;
wire    start_for_hashKeyResizer_U0_full_n;
wire   [0:0] start_for_hashKeyResizer_U0_dout;
wire    start_for_hashKeyResizer_U0_empty_n;
wire   [0:0] start_for_concurrencyControl_U0_din;
wire    start_for_concurrencyControl_U0_full_n;
wire   [0:0] start_for_concurrencyControl_U0_dout;
wire    start_for_concurrencyControl_U0_empty_n;
wire   [0:0] start_for_bobj_U0_din;
wire    start_for_bobj_U0_full_n;
wire   [0:0] start_for_bobj_U0_dout;
wire    start_for_bobj_U0_empty_n;
wire    bobj_U0_start_full_n;
wire    bobj_U0_start_write;
wire   [0:0] start_for_memRead_U0_din;
wire    start_for_memRead_U0_full_n;
wire   [0:0] start_for_memRead_U0_dout;
wire    start_for_memRead_U0_empty_n;
wire    memRead_U0_start_full_n;
wire    memRead_U0_start_write;
wire    ht_compare_U0_start_full_n;
wire    ht_compare_U0_start_write;
wire   [0:0] start_for_ht_outputLogic_U0_din;
wire    start_for_ht_outputLogic_U0_full_n;
wire   [0:0] start_for_ht_outputLogic_U0_dout;
wire    start_for_ht_outputLogic_U0_empty_n;
wire   [0:0] start_for_accessControl_U0_din;
wire    start_for_accessControl_U0_full_n;
wire   [0:0] start_for_accessControl_U0_dout;
wire    start_for_accessControl_U0_empty_n;
wire   [0:0] start_for_demux_U0_din;
wire    start_for_demux_U0_full_n;
wire   [0:0] start_for_demux_U0_dout;
wire    start_for_demux_U0_empty_n;
wire   [0:0] start_for_setPath_U0_din;
wire    start_for_setPath_U0_full_n;
wire   [0:0] start_for_setPath_U0_dout;
wire    start_for_setPath_U0_empty_n;
wire   [0:0] start_for_dispatch_U0_din;
wire    start_for_dispatch_U0_full_n;
wire   [0:0] start_for_dispatch_U0_dout;
wire    start_for_dispatch_U0_empty_n;
wire    setPath_U0_start_full_n;
wire    setPath_U0_start_write;
wire    dispatch_U0_start_full_n;
wire    dispatch_U0_start_write;
wire   [0:0] start_for_remux_U0_din;
wire    start_for_remux_U0_full_n;
wire   [0:0] start_for_remux_U0_dout;
wire    start_for_remux_U0_empty_n;
wire   [0:0] start_for_response_f_U0_din;
wire    start_for_response_f_U0_full_n;
wire   [0:0] start_for_response_f_U0_dout;
wire    start_for_response_f_U0_empty_n;
wire   [0:0] start_for_response_r_U0_din;
wire    start_for_response_r_U0_full_n;
wire   [0:0] start_for_response_r_U0_dout;
wire    start_for_response_r_U0_empty_n;
wire    response_r_U0_start_full_n;
wire    response_r_U0_start_write;

memcachedPipeline_en memcachedPipeline_en_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(memcachedPipeline_en_U0_ap_start),
    .ap_done(memcachedPipeline_en_U0_ap_done),
    .ap_continue(memcachedPipeline_en_U0_ap_continue),
    .ap_idle(memcachedPipeline_en_U0_ap_idle),
    .ap_ready(memcachedPipeline_en_U0_ap_ready),
    .flushAck_V(flushAck_V),
    .flushAck_V_out_din(memcachedPipeline_en_U0_flushAck_V_out_din),
    .flushAck_V_out_full_n(flushAck_V_c1_full_n),
    .flushAck_V_out_write(memcachedPipeline_en_U0_flushAck_V_out_write)
);

bp_f1244 bp_f1244_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(bp_f1244_U0_ap_start),
    .start_full_n(start_for_bp_r_U0_full_n),
    .ap_done(bp_f1244_U0_ap_done),
    .ap_continue(bp_f1244_U0_ap_continue),
    .ap_idle(bp_f1244_U0_ap_idle),
    .ap_ready(bp_f1244_U0_ap_ready),
    .inData_TVALID(inData_TVALID),
    .flushAck_V_dout(flushAck_V_c1_dout),
    .flushAck_V_empty_n(flushAck_V_c1_empty_n),
    .flushAck_V_read(bp_f1244_U0_flushAck_V_read),
    .flushAck_V_out_din(bp_f1244_U0_flushAck_V_out_din),
    .flushAck_V_out_full_n(flushAck_V_c_full_n),
    .flushAck_V_out_write(bp_f1244_U0_flushAck_V_out_write),
    .valueBuffer_rp_V_V_din(bp_f1244_U0_valueBuffer_rp_V_V_din),
    .valueBuffer_rp_V_V_full_n(valueBuffer_rp_V_V_full_n),
    .valueBuffer_rp_V_V_write(bp_f1244_U0_valueBuffer_rp_V_V_write),
    .keyBuffer_rp_V_V_din(bp_f1244_U0_keyBuffer_rp_V_V_din),
    .keyBuffer_rp_V_V_full_n(keyBuffer_rp_V_V_full_n),
    .keyBuffer_rp_V_V_write(bp_f1244_U0_keyBuffer_rp_V_V_write),
    .metadataBuffer_rp_V_s_din(bp_f1244_U0_metadataBuffer_rp_V_s_din),
    .metadataBuffer_rp_V_s_full_n(metadataBuffer_rp_V_s_full_n),
    .metadataBuffer_rp_V_s_write(bp_f1244_U0_metadataBuffer_rp_V_s_write),
    .start_out(bp_f1244_U0_start_out),
    .start_write(bp_f1244_U0_start_write),
    .inData_TDATA(inData_TDATA),
    .inData_TREADY(bp_f1244_U0_inData_TREADY),
    .inData_TUSER(inData_TUSER),
    .inData_TKEEP(inData_TKEEP),
    .inData_TLAST(inData_TLAST)
);

bp_r bp_r_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(bp_r_U0_ap_start),
    .start_full_n(start_for_ht_inputLogic_U0_full_n),
    .ap_done(bp_r_U0_ap_done),
    .ap_continue(bp_r_U0_ap_continue),
    .ap_idle(bp_r_U0_ap_idle),
    .ap_ready(bp_r_U0_ap_ready),
    .keyBuffer_rp_V_V_dout(keyBuffer_rp_V_V_dout),
    .keyBuffer_rp_V_V_empty_n(keyBuffer_rp_V_V_empty_n),
    .keyBuffer_rp_V_V_read(bp_r_U0_keyBuffer_rp_V_V_read),
    .valueBuffer_rp_V_V_dout(valueBuffer_rp_V_V_dout),
    .valueBuffer_rp_V_V_empty_n(valueBuffer_rp_V_V_empty_n),
    .valueBuffer_rp_V_V_read(bp_r_U0_valueBuffer_rp_V_V_read),
    .metadataBuffer_rp_V_s_dout(metadataBuffer_rp_V_s_dout),
    .metadataBuffer_rp_V_s_empty_n(metadataBuffer_rp_V_s_empty_n),
    .metadataBuffer_rp_V_s_read(bp_r_U0_metadataBuffer_rp_V_s_read),
    .requestParser2hashTa_1_din(bp_r_U0_requestParser2hashTa_1_din),
    .requestParser2hashTa_1_full_n(requestParser2hashTa_1_full_n),
    .requestParser2hashTa_1_write(bp_r_U0_requestParser2hashTa_1_write),
    .start_out(bp_r_U0_start_out),
    .start_write(bp_r_U0_start_write)
);

ht_inputLogic ht_inputLogic_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ht_inputLogic_U0_ap_start),
    .start_full_n(ht_inputLogic_U0_start_full_n),
    .ap_done(ht_inputLogic_U0_ap_done),
    .ap_continue(ht_inputLogic_U0_ap_continue),
    .ap_idle(ht_inputLogic_U0_ap_idle),
    .ap_ready(ht_inputLogic_U0_ap_ready),
    .requestParser2hashTa_1_dout(requestParser2hashTa_1_dout),
    .requestParser2hashTa_1_empty_n(requestParser2hashTa_1_empty_n),
    .requestParser2hashTa_1_read(ht_inputLogic_U0_requestParser2hashTa_1_read),
    .in2hashKeyLength_V_V_din(ht_inputLogic_U0_in2hashKeyLength_V_V_din),
    .in2hashKeyLength_V_V_full_n(in2hashKeyLength_V_V_full_n),
    .in2hashKeyLength_V_V_write(ht_inputLogic_U0_in2hashKeyLength_V_V_write),
    .hashValueBuffer_V_V_din(ht_inputLogic_U0_hashValueBuffer_V_V_din),
    .hashValueBuffer_V_V_full_n(hashValueBuffer_V_V_full_n),
    .hashValueBuffer_V_V_write(ht_inputLogic_U0_hashValueBuffer_V_V_write),
    .hashKeyBuffer_V_V_din(ht_inputLogic_U0_hashKeyBuffer_V_V_din),
    .hashKeyBuffer_V_V_full_n(hashKeyBuffer_V_V_full_n),
    .hashKeyBuffer_V_V_write(ht_inputLogic_U0_hashKeyBuffer_V_V_write),
    .in2cc_V_din(ht_inputLogic_U0_in2cc_V_din),
    .in2cc_V_full_n(in2cc_V_full_n),
    .in2cc_V_write(ht_inputLogic_U0_in2cc_V_write),
    .in2ccMd_V_din(ht_inputLogic_U0_in2ccMd_V_din),
    .in2ccMd_V_full_n(in2ccMd_V_full_n),
    .in2ccMd_V_write(ht_inputLogic_U0_in2ccMd_V_write),
    .in2hash_V_din(ht_inputLogic_U0_in2hash_V_din),
    .in2hash_V_full_n(in2hash_V_full_n),
    .in2hash_V_write(ht_inputLogic_U0_in2hash_V_write),
    .hashMdBuffer_V_V_din(ht_inputLogic_U0_hashMdBuffer_V_V_din),
    .hashMdBuffer_V_V_full_n(hashMdBuffer_V_V_full_n),
    .hashMdBuffer_V_V_write(ht_inputLogic_U0_hashMdBuffer_V_V_write),
    .start_out(ht_inputLogic_U0_start_out),
    .start_write(ht_inputLogic_U0_start_write)
);

hashKeyResizer hashKeyResizer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(hashKeyResizer_U0_ap_start),
    .start_full_n(start_for_bobj_U0_full_n),
    .ap_done(hashKeyResizer_U0_ap_done),
    .ap_continue(hashKeyResizer_U0_ap_continue),
    .ap_idle(hashKeyResizer_U0_ap_idle),
    .ap_ready(hashKeyResizer_U0_ap_ready),
    .in2hash_V_dout(in2hash_V_dout),
    .in2hash_V_empty_n(in2hash_V_empty_n),
    .in2hash_V_read(hashKeyResizer_U0_in2hash_V_read),
    .in2hashKeyLength_V_V_dout(in2hashKeyLength_V_V_dout),
    .in2hashKeyLength_V_V_empty_n(in2hashKeyLength_V_V_empty_n),
    .in2hashKeyLength_V_V_read(hashKeyResizer_U0_in2hashKeyLength_V_V_read),
    .resizedKey_V_V_din(hashKeyResizer_U0_resizedKey_V_V_din),
    .resizedKey_V_V_full_n(resizedKey_V_V_full_n),
    .resizedKey_V_V_write(hashKeyResizer_U0_resizedKey_V_V_write),
    .resizedKeyLength_V_din(hashKeyResizer_U0_resizedKeyLength_V_din),
    .resizedKeyLength_V_full_n(resizedKeyLength_V_full_n),
    .resizedKeyLength_V_write(hashKeyResizer_U0_resizedKeyLength_V_write),
    .resizedInitValue_V_din(hashKeyResizer_U0_resizedInitValue_V_din),
    .resizedInitValue_V_full_n(resizedInitValue_V_full_n),
    .resizedInitValue_V_write(hashKeyResizer_U0_resizedInitValue_V_write),
    .start_out(hashKeyResizer_U0_start_out),
    .start_write(hashKeyResizer_U0_start_write)
);

bobj bobj_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(bobj_U0_ap_start),
    .ap_done(bobj_U0_ap_done),
    .ap_continue(bobj_U0_ap_continue),
    .ap_idle(bobj_U0_ap_idle),
    .ap_ready(bobj_U0_ap_ready),
    .resizedKey_V_V_dout(resizedKey_V_V_dout),
    .resizedKey_V_V_empty_n(resizedKey_V_V_empty_n),
    .resizedKey_V_V_read(bobj_U0_resizedKey_V_V_read),
    .resizedKeyLength_V_dout(resizedKeyLength_V_dout),
    .resizedKeyLength_V_empty_n(resizedKeyLength_V_empty_n),
    .resizedKeyLength_V_read(bobj_U0_resizedKeyLength_V_read),
    .resizedInitValue_V_dout(resizedInitValue_V_dout),
    .resizedInitValue_V_empty_n(resizedInitValue_V_empty_n),
    .resizedInitValue_V_read(bobj_U0_resizedInitValue_V_read),
    .hash2cc_V_V_din(bobj_U0_hash2cc_V_V_din),
    .hash2cc_V_V_full_n(hash2cc_V_V_full_n),
    .hash2cc_V_V_write(bobj_U0_hash2cc_V_V_write)
);

concurrencyControl concurrencyControl_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(concurrencyControl_U0_ap_start),
    .start_full_n(start_for_memRead_U0_full_n),
    .ap_done(concurrencyControl_U0_ap_done),
    .ap_continue(concurrencyControl_U0_ap_continue),
    .ap_idle(concurrencyControl_U0_ap_idle),
    .ap_ready(concurrencyControl_U0_ap_ready),
    .dec2cc_V_V_dout(dec2cc_V_V_dout),
    .dec2cc_V_V_empty_n(dec2cc_V_V_empty_n),
    .dec2cc_V_V_read(concurrencyControl_U0_dec2cc_V_V_read),
    .in2cc_V_dout(in2cc_V_dout),
    .in2cc_V_empty_n(in2cc_V_empty_n),
    .in2cc_V_read(concurrencyControl_U0_in2cc_V_read),
    .in2ccMd_V_dout(in2ccMd_V_dout),
    .in2ccMd_V_empty_n(in2ccMd_V_empty_n),
    .in2ccMd_V_read(concurrencyControl_U0_in2ccMd_V_read),
    .hash2cc_V_V_dout(hash2cc_V_V_dout),
    .hash2cc_V_V_empty_n(hash2cc_V_V_empty_n),
    .hash2cc_V_V_read(concurrencyControl_U0_hash2cc_V_V_read),
    .cc2memRead_V_din(concurrencyControl_U0_cc2memRead_V_din),
    .cc2memRead_V_full_n(cc2memRead_V_full_n),
    .cc2memRead_V_write(concurrencyControl_U0_cc2memRead_V_write),
    .cc2memReadMd_V_din(concurrencyControl_U0_cc2memReadMd_V_din),
    .cc2memReadMd_V_full_n(cc2memReadMd_V_full_n),
    .cc2memReadMd_V_write(concurrencyControl_U0_cc2memReadMd_V_write),
    .start_out(concurrencyControl_U0_start_out),
    .start_write(concurrencyControl_U0_start_write)
);

memRead memRead_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(memRead_U0_ap_start),
    .ap_done(memRead_U0_ap_done),
    .ap_continue(memRead_U0_ap_continue),
    .ap_idle(memRead_U0_ap_idle),
    .ap_ready(memRead_U0_ap_ready),
    .cc2memReadMd_V_dout(cc2memReadMd_V_dout),
    .cc2memReadMd_V_empty_n(cc2memReadMd_V_empty_n),
    .cc2memReadMd_V_read(memRead_U0_cc2memReadMd_V_read),
    .cc2memRead_V_dout(cc2memRead_V_dout),
    .cc2memRead_V_empty_n(cc2memRead_V_empty_n),
    .cc2memRead_V_read(memRead_U0_cc2memRead_V_read),
    .memRd2comp_V_din(memRead_U0_memRd2comp_V_din),
    .memRd2comp_V_full_n(memRd2comp_V_full_n),
    .memRd2comp_V_write(memRead_U0_memRd2comp_V_write),
    .memRd2compMd_V_din(memRead_U0_memRd2compMd_V_din),
    .memRd2compMd_V_full_n(memRd2compMd_V_full_n),
    .memRd2compMd_V_write(memRead_U0_memRd2compMd_V_write),
    .memRdCtrl_V_TREADY(hashTableMemRdCmd_V_TREADY),
    .memRdCtrl_V_TDATA(memRead_U0_memRdCtrl_V_TDATA),
    .memRdCtrl_V_TVALID(memRead_U0_memRdCtrl_V_TVALID)
);

ht_compare ht_compare_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ht_compare_U0_ap_start),
    .ap_done(ht_compare_U0_ap_done),
    .ap_continue(ht_compare_U0_ap_continue),
    .ap_idle(ht_compare_U0_ap_idle),
    .ap_ready(ht_compare_U0_ap_ready),
    .memRd2comp_V_dout(memRd2comp_V_dout),
    .memRd2comp_V_empty_n(memRd2comp_V_empty_n),
    .memRd2comp_V_read(ht_compare_U0_memRd2comp_V_read),
    .memRdData_V_V_TVALID(hashTableMemRdData_V_V_TVALID),
    .memRd2compMd_V_dout(memRd2compMd_V_dout),
    .memRd2compMd_V_empty_n(memRd2compMd_V_empty_n),
    .memRd2compMd_V_read(ht_compare_U0_memRd2compMd_V_read),
    .comp2memWrKey_V_din(ht_compare_U0_comp2memWrKey_V_din),
    .comp2memWrKey_V_full_n(comp2memWrKey_V_full_n),
    .comp2memWrKey_V_write(ht_compare_U0_comp2memWrKey_V_write),
    .comp2memWrMd_V_din(ht_compare_U0_comp2memWrMd_V_din),
    .comp2memWrMd_V_full_n(comp2memWrMd_V_full_n),
    .comp2memWrMd_V_write(ht_compare_U0_comp2memWrMd_V_write),
    .comp2memWrStatus_V_b_din(ht_compare_U0_comp2memWrStatus_V_b_din),
    .comp2memWrStatus_V_b_full_n(comp2memWrStatus_V_b_full_n),
    .comp2memWrStatus_V_b_write(ht_compare_U0_comp2memWrStatus_V_b_write),
    .comp2memWrMemData_V_s_din(ht_compare_U0_comp2memWrMemData_V_s_din),
    .comp2memWrMemData_V_s_full_n(comp2memWrMemData_V_s_full_n),
    .comp2memWrMemData_V_s_write(ht_compare_U0_comp2memWrMemData_V_s_write),
    .memRdData_V_V_TDATA(hashTableMemRdData_V_V_TDATA),
    .memRdData_V_V_TREADY(ht_compare_U0_memRdData_V_V_TREADY)
);

memWrite memWrite_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(memWrite_U0_ap_start),
    .start_full_n(start_for_ht_outputLogic_U0_full_n),
    .ap_done(memWrite_U0_ap_done),
    .ap_continue(memWrite_U0_ap_continue),
    .ap_idle(memWrite_U0_ap_idle),
    .ap_ready(memWrite_U0_ap_ready),
    .flushAck_V_dout(flushAck_V_c_dout),
    .flushAck_V_empty_n(flushAck_V_c_empty_n),
    .flushAck_V_read(memWrite_U0_flushAck_V_read),
    .comp2memWrKey_V_dout(comp2memWrKey_V_dout),
    .comp2memWrKey_V_empty_n(comp2memWrKey_V_empty_n),
    .comp2memWrKey_V_read(memWrite_U0_comp2memWrKey_V_read),
    .comp2memWrMemData_V_s_dout(comp2memWrMemData_V_s_dout),
    .comp2memWrMemData_V_s_empty_n(comp2memWrMemData_V_s_empty_n),
    .comp2memWrMemData_V_s_read(memWrite_U0_comp2memWrMemData_V_s_read),
    .addressAssignFlashIn_TVALID(addressAssignFlashIn_V_V_TVALID),
    .addressAssignDramIn_s_TVALID(addressAssignDramIn_V_V_TVALID),
    .comp2memWrStatus_V_b_dout(comp2memWrStatus_V_b_dout),
    .comp2memWrStatus_V_b_empty_n(comp2memWrStatus_V_b_empty_n),
    .comp2memWrStatus_V_b_read(memWrite_U0_comp2memWrStatus_V_b_read),
    .comp2memWrMd_V_dout(comp2memWrMd_V_dout),
    .comp2memWrMd_V_empty_n(comp2memWrMd_V_empty_n),
    .comp2memWrMd_V_read(memWrite_U0_comp2memWrMd_V_read),
    .memWrCtrl_V_TREADY(hashTableMemWrCmd_V_TREADY),
    .memWrData_V_V_TREADY(hashTableMemWrData_V_V_TREADY),
    .addressReturnOut_V_V_TREADY(addressReturnOut_V_V_TREADY),
    .dec2cc_V_V_din(memWrite_U0_dec2cc_V_V_din),
    .dec2cc_V_V_full_n(dec2cc_V_V_full_n),
    .dec2cc_V_V_write(memWrite_U0_dec2cc_V_V_write),
    .memWr2out_V_din(memWrite_U0_memWr2out_V_din),
    .memWr2out_V_full_n(memWr2out_V_full_n),
    .memWr2out_V_write(memWrite_U0_memWr2out_V_write),
    .start_out(memWrite_U0_start_out),
    .start_write(memWrite_U0_start_write),
    .memWrCtrl_V_TDATA(memWrite_U0_memWrCtrl_V_TDATA),
    .memWrCtrl_V_TVALID(memWrite_U0_memWrCtrl_V_TVALID),
    .memWrData_V_V_TDATA(memWrite_U0_memWrData_V_V_TDATA),
    .memWrData_V_V_TVALID(memWrite_U0_memWrData_V_V_TVALID),
    .addressReturnOut_V_V_TDATA(memWrite_U0_addressReturnOut_V_V_TDATA),
    .addressReturnOut_V_V_TVALID(memWrite_U0_addressReturnOut_V_V_TVALID),
    .addressAssignDramIn_s_TDATA(addressAssignDramIn_V_V_TDATA),
    .addressAssignDramIn_s_TREADY(memWrite_U0_addressAssignDramIn_s_TREADY),
    .addressAssignFlashIn_TDATA(addressAssignFlashIn_V_V_TDATA),
    .addressAssignFlashIn_TREADY(memWrite_U0_addressAssignFlashIn_TREADY),
    .flushReq_V(memWrite_U0_flushReq_V),
    .flushReq_V_ap_vld(memWrite_U0_flushReq_V_ap_vld),
    .flushDone_V(memWrite_U0_flushDone_V),
    .flushDone_V_ap_vld(memWrite_U0_flushDone_V_ap_vld)
);

ht_outputLogic ht_outputLogic_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ht_outputLogic_U0_ap_start),
    .start_full_n(start_for_accessControl_U0_full_n),
    .ap_done(ht_outputLogic_U0_ap_done),
    .ap_continue(ht_outputLogic_U0_ap_continue),
    .ap_idle(ht_outputLogic_U0_ap_idle),
    .ap_ready(ht_outputLogic_U0_ap_ready),
    .hashKeyBuffer_V_V_dout(hashKeyBuffer_V_V_dout),
    .hashKeyBuffer_V_V_empty_n(hashKeyBuffer_V_V_empty_n),
    .hashKeyBuffer_V_V_read(ht_outputLogic_U0_hashKeyBuffer_V_V_read),
    .hashValueBuffer_V_V_dout(hashValueBuffer_V_V_dout),
    .hashValueBuffer_V_V_empty_n(hashValueBuffer_V_V_empty_n),
    .hashValueBuffer_V_V_read(ht_outputLogic_U0_hashValueBuffer_V_V_read),
    .hashMdBuffer_V_V_dout(hashMdBuffer_V_V_dout),
    .hashMdBuffer_V_V_empty_n(hashMdBuffer_V_V_empty_n),
    .hashMdBuffer_V_V_read(ht_outputLogic_U0_hashMdBuffer_V_V_read),
    .memWr2out_V_dout(memWr2out_V_dout),
    .memWr2out_V_empty_n(memWr2out_V_empty_n),
    .memWr2out_V_read(ht_outputLogic_U0_memWr2out_V_read),
    .hashTable2Dram_V_din(ht_outputLogic_U0_hashTable2Dram_V_din),
    .hashTable2Dram_V_full_n(hashTable2Dram_V_full_n),
    .hashTable2Dram_V_write(ht_outputLogic_U0_hashTable2Dram_V_write),
    .start_out(ht_outputLogic_U0_start_out),
    .start_write(ht_outputLogic_U0_start_write)
);

accessControl accessControl_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(accessControl_U0_ap_start),
    .start_full_n(start_for_demux_U0_full_n),
    .ap_done(accessControl_U0_ap_done),
    .ap_continue(accessControl_U0_ap_continue),
    .ap_idle(accessControl_U0_ap_idle),
    .ap_ready(accessControl_U0_ap_ready),
    .filterPopGet_V_V_dout(filterPopGet_V_V_dout),
    .filterPopGet_V_V_empty_n(filterPopGet_V_V_empty_n),
    .filterPopGet_V_V_read(accessControl_U0_filterPopGet_V_V_read),
    .filterPopSet_V_V_dout(filterPopSet_V_V_dout),
    .filterPopSet_V_V_empty_n(filterPopSet_V_V_empty_n),
    .filterPopSet_V_V_read(accessControl_U0_filterPopSet_V_V_read),
    .hashTable2Dram_V_dout(hashTable2Dram_V_dout),
    .hashTable2Dram_V_empty_n(hashTable2Dram_V_empty_n),
    .hashTable2Dram_V_read(accessControl_U0_hashTable2Dram_V_read),
    .accCtrl2demux_V_din(accessControl_U0_accCtrl2demux_V_din),
    .accCtrl2demux_V_full_n(accCtrl2demux_V_full_n),
    .accCtrl2demux_V_write(accessControl_U0_accCtrl2demux_V_write),
    .start_out(accessControl_U0_start_out),
    .start_write(accessControl_U0_start_write)
);

demux demux_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(demux_U0_ap_start),
    .start_full_n(demux_U0_start_full_n),
    .ap_done(demux_U0_ap_done),
    .ap_continue(demux_U0_ap_continue),
    .ap_idle(demux_U0_ap_idle),
    .ap_ready(demux_U0_ap_ready),
    .accCtrl2demux_V_dout(accCtrl2demux_V_dout),
    .accCtrl2demux_V_empty_n(accCtrl2demux_V_empty_n),
    .accCtrl2demux_V_read(demux_U0_accCtrl2demux_V_read),
    .metadataBuffer_V_din(demux_U0_metadataBuffer_V_din),
    .metadataBuffer_V_full_n(metadataBuffer_V_full_n),
    .metadataBuffer_V_write(demux_U0_metadataBuffer_V_write),
    .keyBuffer_V_V_din(demux_U0_keyBuffer_V_V_din),
    .keyBuffer_V_V_full_n(keyBuffer_V_V_full_n),
    .keyBuffer_V_V_write(demux_U0_keyBuffer_V_V_write),
    .demux2setPathValue_V_din(demux_U0_demux2setPathValue_V_din),
    .demux2setPathValue_V_full_n(demux2setPathValue_V_full_n),
    .demux2setPathValue_V_write(demux_U0_demux2setPathValue_V_write),
    .demux2setPathMetadat_1_din(demux_U0_demux2setPathMetadat_1_din),
    .demux2setPathMetadat_1_full_n(demux2setPathMetadat_1_full_n),
    .demux2setPathMetadat_1_write(demux_U0_demux2setPathMetadat_1_write),
    .demux2getPath_V_din(demux_U0_demux2getPath_V_din),
    .demux2getPath_V_full_n(demux2getPath_V_full_n),
    .demux2getPath_V_write(demux_U0_demux2getPath_V_write),
    .start_out(demux_U0_start_out),
    .start_write(demux_U0_start_write)
);

setPath setPath_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(setPath_U0_ap_start),
    .ap_done(setPath_U0_ap_done),
    .ap_continue(setPath_U0_ap_continue),
    .ap_idle(setPath_U0_ap_idle),
    .ap_ready(setPath_U0_ap_ready),
    .demux2setPathValue_V_dout(demux2setPathValue_V_dout),
    .demux2setPathValue_V_empty_n(demux2setPathValue_V_empty_n),
    .demux2setPathValue_V_read(setPath_U0_demux2setPathValue_V_read),
    .demux2setPathMetadat_1_dout(demux2setPathMetadat_1_dout),
    .demux2setPathMetadat_1_empty_n(demux2setPathMetadat_1_empty_n),
    .demux2setPathMetadat_1_read(setPath_U0_demux2setPathMetadat_1_read),
    .filterPopSet_V_V_din(setPath_U0_filterPopSet_V_V_din),
    .filterPopSet_V_V_full_n(filterPopSet_V_V_full_n),
    .filterPopSet_V_V_write(setPath_U0_filterPopSet_V_V_write),
    .memWrData_V_V_TREADY(dramValueStoreMemWrData_V_V_TREADY),
    .memWrCmd_V_TREADY(dramValueStoreMemWrCmd_V_TREADY),
    .memWrCmd_V_TDATA(setPath_U0_memWrCmd_V_TDATA),
    .memWrCmd_V_TVALID(setPath_U0_memWrCmd_V_TVALID),
    .memWrData_V_V_TDATA(setPath_U0_memWrData_V_V_TDATA),
    .memWrData_V_V_TVALID(setPath_U0_memWrData_V_V_TVALID)
);

dispatch dispatch_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(dispatch_U0_ap_start),
    .ap_done(dispatch_U0_ap_done),
    .ap_continue(dispatch_U0_ap_continue),
    .ap_idle(dispatch_U0_ap_idle),
    .ap_ready(dispatch_U0_ap_ready),
    .demux2getPath_V_dout(demux2getPath_V_dout),
    .demux2getPath_V_empty_n(demux2getPath_V_empty_n),
    .demux2getPath_V_read(dispatch_U0_demux2getPath_V_read),
    .disp2rec_V_V_din(dispatch_U0_disp2rec_V_V_din),
    .disp2rec_V_V_full_n(disp2rec_V_V_full_n),
    .disp2rec_V_V_write(dispatch_U0_disp2rec_V_V_write),
    .memRdCmd_V_TREADY(dramValueStoreMemRdCmd_V_TREADY),
    .memRdCmd_V_TDATA(dispatch_U0_memRdCmd_V_TDATA),
    .memRdCmd_V_TVALID(dispatch_U0_memRdCmd_V_TVALID)
);

receive receive_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(receive_U0_ap_start),
    .start_full_n(start_for_remux_U0_full_n),
    .ap_done(receive_U0_ap_done),
    .ap_continue(receive_U0_ap_continue),
    .ap_idle(receive_U0_ap_idle),
    .ap_ready(receive_U0_ap_ready),
    .disp2rec_V_V_dout(disp2rec_V_V_dout),
    .disp2rec_V_V_empty_n(disp2rec_V_V_empty_n),
    .disp2rec_V_V_read(receive_U0_disp2rec_V_V_read),
    .memRdData_V_V_TVALID(dramValueStoreMemRdData_V_V_TVALID),
    .getPath2remux_V_V_din(receive_U0_getPath2remux_V_V_din),
    .getPath2remux_V_V_full_n(getPath2remux_V_V_full_n),
    .getPath2remux_V_V_write(receive_U0_getPath2remux_V_V_write),
    .filterPopGet_V_V_din(receive_U0_filterPopGet_V_V_din),
    .filterPopGet_V_V_full_n(filterPopGet_V_V_full_n),
    .filterPopGet_V_V_write(receive_U0_filterPopGet_V_V_write),
    .start_out(receive_U0_start_out),
    .start_write(receive_U0_start_write),
    .memRdData_V_V_TDATA(dramValueStoreMemRdData_V_V_TDATA),
    .memRdData_V_V_TREADY(receive_U0_memRdData_V_V_TREADY)
);

remux remux_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(remux_U0_ap_start),
    .start_full_n(start_for_response_f_U0_full_n),
    .ap_done(remux_U0_ap_done),
    .ap_continue(remux_U0_ap_continue),
    .ap_idle(remux_U0_ap_idle),
    .ap_ready(remux_U0_ap_ready),
    .keyBuffer_V_V_dout(keyBuffer_V_V_dout),
    .keyBuffer_V_V_empty_n(keyBuffer_V_V_empty_n),
    .keyBuffer_V_V_read(remux_U0_keyBuffer_V_V_read),
    .getPath2remux_V_V_dout(getPath2remux_V_V_dout),
    .getPath2remux_V_V_empty_n(getPath2remux_V_V_empty_n),
    .getPath2remux_V_V_read(remux_U0_getPath2remux_V_V_read),
    .metadataBuffer_V_dout(metadataBuffer_V_dout),
    .metadataBuffer_V_empty_n(metadataBuffer_V_empty_n),
    .metadataBuffer_V_read(remux_U0_metadataBuffer_V_read),
    .valueStoreDram2merge_1_din(remux_U0_valueStoreDram2merge_1_din),
    .valueStoreDram2merge_1_full_n(valueStoreDram2merge_1_full_n),
    .valueStoreDram2merge_1_write(remux_U0_valueStoreDram2merge_1_write),
    .start_out(remux_U0_start_out),
    .start_write(remux_U0_start_write)
);

response_f response_f_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(response_f_U0_ap_start),
    .start_full_n(start_for_response_r_U0_full_n),
    .ap_done(response_f_U0_ap_done),
    .ap_continue(response_f_U0_ap_continue),
    .ap_idle(response_f_U0_ap_idle),
    .ap_ready(response_f_U0_ap_ready),
    .start_out(response_f_U0_start_out),
    .start_write(response_f_U0_start_write),
    .valueBuffer_rf_V_V_din(response_f_U0_valueBuffer_rf_V_V_din),
    .valueBuffer_rf_V_V_full_n(valueBuffer_rf_V_V_full_n),
    .valueBuffer_rf_V_V_write(response_f_U0_valueBuffer_rf_V_V_write),
    .metadataBuffer_rf_V_s_din(response_f_U0_metadataBuffer_rf_V_s_din),
    .metadataBuffer_rf_V_s_full_n(metadataBuffer_rf_V_s_full_n),
    .metadataBuffer_rf_V_s_write(response_f_U0_metadataBuffer_rf_V_s_write),
    .valueStoreDram2merge_1_dout(valueStoreDram2merge_1_dout),
    .valueStoreDram2merge_1_empty_n(valueStoreDram2merge_1_empty_n),
    .valueStoreDram2merge_1_read(response_f_U0_valueStoreDram2merge_1_read)
);

response_r response_r_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(response_r_U0_ap_start),
    .ap_done(response_r_U0_ap_done),
    .ap_continue(response_r_U0_ap_continue),
    .ap_idle(response_r_U0_ap_idle),
    .ap_ready(response_r_U0_ap_ready),
    .valueBuffer_rf_V_V_dout(valueBuffer_rf_V_V_dout),
    .valueBuffer_rf_V_V_empty_n(valueBuffer_rf_V_V_empty_n),
    .valueBuffer_rf_V_V_read(response_r_U0_valueBuffer_rf_V_V_read),
    .metadataBuffer_rf_V_s_dout(metadataBuffer_rf_V_s_dout),
    .metadataBuffer_rf_V_s_empty_n(metadataBuffer_rf_V_s_empty_n),
    .metadataBuffer_rf_V_s_read(response_r_U0_metadataBuffer_rf_V_s_read),
    .outData_TREADY(outData_TREADY),
    .outData_TDATA(response_r_U0_outData_TDATA),
    .outData_TVALID(response_r_U0_outData_TVALID),
    .outData_TUSER(response_r_U0_outData_TUSER),
    .outData_TKEEP(response_r_U0_outData_TKEEP),
    .outData_TLAST(response_r_U0_outData_TLAST)
);

fifo_w1_d2_A flushAck_V_c1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(memcachedPipeline_en_U0_flushAck_V_out_din),
    .if_full_n(flushAck_V_c1_full_n),
    .if_write(memcachedPipeline_en_U0_flushAck_V_out_write),
    .if_dout(flushAck_V_c1_dout),
    .if_empty_n(flushAck_V_c1_empty_n),
    .if_read(bp_f1244_U0_flushAck_V_read)
);

fifo_w1_d9_A flushAck_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(bp_f1244_U0_flushAck_V_out_din),
    .if_full_n(flushAck_V_c_full_n),
    .if_write(bp_f1244_U0_flushAck_V_out_write),
    .if_dout(flushAck_V_c_dout),
    .if_empty_n(flushAck_V_c_empty_n),
    .if_read(memWrite_U0_flushAck_V_read)
);

fifo_w248_d16_A metadataBuffer_rp_V_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(bp_f1244_U0_metadataBuffer_rp_V_s_din),
    .if_full_n(metadataBuffer_rp_V_s_full_n),
    .if_write(bp_f1244_U0_metadataBuffer_rp_V_s_write),
    .if_dout(metadataBuffer_rp_V_s_dout),
    .if_empty_n(metadataBuffer_rp_V_s_empty_n),
    .if_read(bp_r_U0_metadataBuffer_rp_V_s_read)
);

fifo_w64_d1024_A valueBuffer_rp_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(bp_f1244_U0_valueBuffer_rp_V_V_din),
    .if_full_n(valueBuffer_rp_V_V_full_n),
    .if_write(bp_f1244_U0_valueBuffer_rp_V_V_write),
    .if_dout(valueBuffer_rp_V_V_dout),
    .if_empty_n(valueBuffer_rp_V_V_empty_n),
    .if_read(bp_r_U0_valueBuffer_rp_V_V_read)
);

fifo_w64_d128_A keyBuffer_rp_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(bp_f1244_U0_keyBuffer_rp_V_V_din),
    .if_full_n(keyBuffer_rp_V_V_full_n),
    .if_write(bp_f1244_U0_keyBuffer_rp_V_V_write),
    .if_dout(keyBuffer_rp_V_V_dout),
    .if_empty_n(keyBuffer_rp_V_V_empty_n),
    .if_read(bp_r_U0_keyBuffer_rp_V_V_read)
);

fifo_w256_d16_A requestParser2hashTa_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(bp_r_U0_requestParser2hashTa_1_din),
    .if_full_n(requestParser2hashTa_1_full_n),
    .if_write(bp_r_U0_requestParser2hashTa_1_write),
    .if_dout(requestParser2hashTa_1_dout),
    .if_empty_n(requestParser2hashTa_1_empty_n),
    .if_read(ht_inputLogic_U0_requestParser2hashTa_1_read)
);

fifo_w64_d128_A hashKeyBuffer_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ht_inputLogic_U0_hashKeyBuffer_V_V_din),
    .if_full_n(hashKeyBuffer_V_V_full_n),
    .if_write(ht_inputLogic_U0_hashKeyBuffer_V_V_write),
    .if_dout(hashKeyBuffer_V_V_dout),
    .if_empty_n(hashKeyBuffer_V_V_empty_n),
    .if_read(ht_outputLogic_U0_hashKeyBuffer_V_V_read)
);

fifo_w8_d2_A in2hashKeyLength_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ht_inputLogic_U0_in2hashKeyLength_V_V_din),
    .if_full_n(in2hashKeyLength_V_V_full_n),
    .if_write(ht_inputLogic_U0_in2hashKeyLength_V_V_write),
    .if_dout(in2hashKeyLength_V_V_dout),
    .if_empty_n(in2hashKeyLength_V_V_empty_n),
    .if_read(hashKeyResizer_U0_in2hashKeyLength_V_V_read)
);

fifo_w130_d10_A in2cc_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ht_inputLogic_U0_in2cc_V_din),
    .if_full_n(in2cc_V_full_n),
    .if_write(ht_inputLogic_U0_in2cc_V_write),
    .if_dout(in2cc_V_dout),
    .if_empty_n(in2cc_V_empty_n),
    .if_read(concurrencyControl_U0_in2cc_V_read)
);

fifo_w64_d10_A in2ccMd_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ht_inputLogic_U0_in2ccMd_V_din),
    .if_full_n(in2ccMd_V_full_n),
    .if_write(ht_inputLogic_U0_in2ccMd_V_write),
    .if_dout(in2ccMd_V_dout),
    .if_empty_n(in2ccMd_V_empty_n),
    .if_read(concurrencyControl_U0_in2ccMd_V_read)
);

fifo_w130_d2_A in2hash_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ht_inputLogic_U0_in2hash_V_din),
    .if_full_n(in2hash_V_full_n),
    .if_write(ht_inputLogic_U0_in2hash_V_write),
    .if_dout(in2hash_V_dout),
    .if_empty_n(in2hash_V_empty_n),
    .if_read(hashKeyResizer_U0_in2hash_V_read)
);

fifo_w64_d1024_A hashValueBuffer_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ht_inputLogic_U0_hashValueBuffer_V_V_din),
    .if_full_n(hashValueBuffer_V_V_full_n),
    .if_write(ht_inputLogic_U0_hashValueBuffer_V_V_write),
    .if_dout(hashValueBuffer_V_V_dout),
    .if_empty_n(hashValueBuffer_V_V_empty_n),
    .if_read(ht_outputLogic_U0_hashValueBuffer_V_V_read)
);

fifo_w128_d32_A hashMdBuffer_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ht_inputLogic_U0_hashMdBuffer_V_V_din),
    .if_full_n(hashMdBuffer_V_V_full_n),
    .if_write(ht_inputLogic_U0_hashMdBuffer_V_V_write),
    .if_dout(hashMdBuffer_V_V_dout),
    .if_empty_n(hashMdBuffer_V_V_empty_n),
    .if_read(ht_outputLogic_U0_hashMdBuffer_V_V_read)
);

fifo_w32_d2_A resizedKeyLength_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(hashKeyResizer_U0_resizedKeyLength_V_din),
    .if_full_n(resizedKeyLength_V_full_n),
    .if_write(hashKeyResizer_U0_resizedKeyLength_V_write),
    .if_dout(resizedKeyLength_V_dout),
    .if_empty_n(resizedKeyLength_V_empty_n),
    .if_read(bobj_U0_resizedKeyLength_V_read)
);

fifo_w32_d2_A resizedInitValue_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(hashKeyResizer_U0_resizedInitValue_V_din),
    .if_full_n(resizedInitValue_V_full_n),
    .if_write(hashKeyResizer_U0_resizedInitValue_V_write),
    .if_dout(resizedInitValue_V_dout),
    .if_empty_n(resizedInitValue_V_empty_n),
    .if_read(bobj_U0_resizedInitValue_V_read)
);

fifo_w96_d8_A resizedKey_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(hashKeyResizer_U0_resizedKey_V_V_din),
    .if_full_n(resizedKey_V_V_full_n),
    .if_write(hashKeyResizer_U0_resizedKey_V_V_write),
    .if_dout(resizedKey_V_V_dout),
    .if_empty_n(resizedKey_V_V_empty_n),
    .if_read(bobj_U0_resizedKey_V_V_read)
);

fifo_w32_d2_A hash2cc_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(bobj_U0_hash2cc_V_V_din),
    .if_full_n(hash2cc_V_V_full_n),
    .if_write(bobj_U0_hash2cc_V_V_write),
    .if_dout(hash2cc_V_V_dout),
    .if_empty_n(hash2cc_V_V_empty_n),
    .if_read(concurrencyControl_U0_hash2cc_V_V_read)
);

fifo_w1_d2_A dec2cc_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(memWrite_U0_dec2cc_V_V_din),
    .if_full_n(dec2cc_V_V_full_n),
    .if_write(memWrite_U0_dec2cc_V_V_write),
    .if_dout(dec2cc_V_V_dout),
    .if_empty_n(dec2cc_V_V_empty_n),
    .if_read(concurrencyControl_U0_dec2cc_V_V_read)
);

fifo_w64_d10_A cc2memReadMd_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(concurrencyControl_U0_cc2memReadMd_V_din),
    .if_full_n(cc2memReadMd_V_full_n),
    .if_write(concurrencyControl_U0_cc2memReadMd_V_write),
    .if_dout(cc2memReadMd_V_dout),
    .if_empty_n(cc2memReadMd_V_empty_n),
    .if_read(memRead_U0_cc2memReadMd_V_read)
);

fifo_w130_d10_A cc2memRead_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(concurrencyControl_U0_cc2memRead_V_din),
    .if_full_n(cc2memRead_V_full_n),
    .if_write(concurrencyControl_U0_cc2memRead_V_write),
    .if_dout(cc2memRead_V_dout),
    .if_empty_n(cc2memRead_V_empty_n),
    .if_read(memRead_U0_cc2memRead_V_read)
);

fifo_w130_d10_A memRd2comp_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(memRead_U0_memRd2comp_V_din),
    .if_full_n(memRd2comp_V_full_n),
    .if_write(memRead_U0_memRd2comp_V_write),
    .if_dout(memRd2comp_V_dout),
    .if_empty_n(memRd2comp_V_empty_n),
    .if_read(ht_compare_U0_memRd2comp_V_read)
);

fifo_w64_d10_A memRd2compMd_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(memRead_U0_memRd2compMd_V_din),
    .if_full_n(memRd2compMd_V_full_n),
    .if_write(memRead_U0_memRd2compMd_V_write),
    .if_dout(memRd2compMd_V_dout),
    .if_empty_n(memRd2compMd_V_empty_n),
    .if_read(ht_compare_U0_memRd2compMd_V_read)
);

fifo_w512_d10_A comp2memWrMemData_V_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ht_compare_U0_comp2memWrMemData_V_s_din),
    .if_full_n(comp2memWrMemData_V_s_full_n),
    .if_write(ht_compare_U0_comp2memWrMemData_V_s_write),
    .if_dout(comp2memWrMemData_V_s_dout),
    .if_empty_n(comp2memWrMemData_V_s_empty_n),
    .if_read(memWrite_U0_comp2memWrMemData_V_s_read)
);

fifo_w130_d10_A comp2memWrKey_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ht_compare_U0_comp2memWrKey_V_din),
    .if_full_n(comp2memWrKey_V_full_n),
    .if_write(ht_compare_U0_comp2memWrKey_V_write),
    .if_dout(comp2memWrKey_V_dout),
    .if_empty_n(comp2memWrKey_V_empty_n),
    .if_read(memWrite_U0_comp2memWrKey_V_read)
);

fifo_w64_d10_A comp2memWrMd_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ht_compare_U0_comp2memWrMd_V_din),
    .if_full_n(comp2memWrMd_V_full_n),
    .if_write(ht_compare_U0_comp2memWrMd_V_write),
    .if_dout(comp2memWrMd_V_dout),
    .if_empty_n(comp2memWrMd_V_empty_n),
    .if_read(memWrite_U0_comp2memWrMd_V_read)
);

fifo_w8_d2_A comp2memWrStatus_V_b_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ht_compare_U0_comp2memWrStatus_V_b_din),
    .if_full_n(comp2memWrStatus_V_b_full_n),
    .if_write(ht_compare_U0_comp2memWrStatus_V_b_write),
    .if_dout(comp2memWrStatus_V_b_dout),
    .if_empty_n(comp2memWrStatus_V_b_empty_n),
    .if_read(memWrite_U0_comp2memWrStatus_V_b_read)
);

fifo_w57_d2_A memWr2out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(memWrite_U0_memWr2out_V_din),
    .if_full_n(memWr2out_V_full_n),
    .if_write(memWrite_U0_memWr2out_V_write),
    .if_dout(memWr2out_V_dout),
    .if_empty_n(memWr2out_V_empty_n),
    .if_read(ht_outputLogic_U0_memWr2out_V_read)
);

fifo_w256_d16_A hashTable2Dram_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ht_outputLogic_U0_hashTable2Dram_V_din),
    .if_full_n(hashTable2Dram_V_full_n),
    .if_write(ht_outputLogic_U0_hashTable2Dram_V_write),
    .if_dout(hashTable2Dram_V_dout),
    .if_empty_n(hashTable2Dram_V_empty_n),
    .if_read(accessControl_U0_hashTable2Dram_V_read)
);

fifo_w1_d16_A filterPopSet_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(setPath_U0_filterPopSet_V_V_din),
    .if_full_n(filterPopSet_V_V_full_n),
    .if_write(setPath_U0_filterPopSet_V_V_write),
    .if_dout(filterPopSet_V_V_dout),
    .if_empty_n(filterPopSet_V_V_empty_n),
    .if_read(accessControl_U0_filterPopSet_V_V_read)
);

fifo_w1_d16_A filterPopGet_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(receive_U0_filterPopGet_V_V_din),
    .if_full_n(filterPopGet_V_V_full_n),
    .if_write(receive_U0_filterPopGet_V_V_write),
    .if_dout(filterPopGet_V_V_dout),
    .if_empty_n(filterPopGet_V_V_empty_n),
    .if_read(accessControl_U0_filterPopGet_V_V_read)
);

fifo_w256_d16_A accCtrl2demux_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(accessControl_U0_accCtrl2demux_V_din),
    .if_full_n(accCtrl2demux_V_full_n),
    .if_write(accessControl_U0_accCtrl2demux_V_write),
    .if_dout(accCtrl2demux_V_dout),
    .if_empty_n(accCtrl2demux_V_empty_n),
    .if_read(demux_U0_accCtrl2demux_V_read)
);

fifo_w128_d24_A metadataBuffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(demux_U0_metadataBuffer_V_din),
    .if_full_n(metadataBuffer_V_full_n),
    .if_write(demux_U0_metadataBuffer_V_write),
    .if_dout(metadataBuffer_V_dout),
    .if_empty_n(metadataBuffer_V_empty_n),
    .if_read(remux_U0_metadataBuffer_V_read)
);

fifo_w64_d48_A keyBuffer_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(demux_U0_keyBuffer_V_V_din),
    .if_full_n(keyBuffer_V_V_full_n),
    .if_write(demux_U0_keyBuffer_V_V_write),
    .if_dout(keyBuffer_V_V_dout),
    .if_empty_n(keyBuffer_V_V_empty_n),
    .if_read(remux_U0_keyBuffer_V_V_read)
);

fifo_w45_d16_A demux2getPath_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(demux_U0_demux2getPath_V_din),
    .if_full_n(demux2getPath_V_full_n),
    .if_write(demux_U0_demux2getPath_V_write),
    .if_dout(demux2getPath_V_dout),
    .if_empty_n(demux2getPath_V_empty_n),
    .if_read(dispatch_U0_demux2getPath_V_read)
);

fifo_w45_d16_A demux2setPathMetadat_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(demux_U0_demux2setPathMetadat_1_din),
    .if_full_n(demux2setPathMetadat_1_full_n),
    .if_write(demux_U0_demux2setPathMetadat_1_write),
    .if_dout(demux2setPathMetadat_1_dout),
    .if_empty_n(demux2setPathMetadat_1_empty_n),
    .if_read(setPath_U0_demux2setPathMetadat_1_read)
);

fifo_w66_d96_A demux2setPathValue_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(demux_U0_demux2setPathValue_V_din),
    .if_full_n(demux2setPathValue_V_full_n),
    .if_write(demux_U0_demux2setPathValue_V_write),
    .if_dout(demux2setPathValue_V_dout),
    .if_empty_n(demux2setPathValue_V_empty_n),
    .if_read(setPath_U0_demux2setPathValue_V_read)
);

fifo_w12_d16_A disp2rec_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dispatch_U0_disp2rec_V_V_din),
    .if_full_n(disp2rec_V_V_full_n),
    .if_write(dispatch_U0_disp2rec_V_V_write),
    .if_dout(disp2rec_V_V_dout),
    .if_empty_n(disp2rec_V_V_empty_n),
    .if_read(receive_U0_disp2rec_V_V_read)
);

fifo_w64_d96_A getPath2remux_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(receive_U0_getPath2remux_V_V_din),
    .if_full_n(getPath2remux_V_V_full_n),
    .if_write(receive_U0_getPath2remux_V_V_write),
    .if_dout(getPath2remux_V_V_dout),
    .if_empty_n(getPath2remux_V_V_empty_n),
    .if_read(remux_U0_getPath2remux_V_V_read)
);

fifo_w256_d16_A valueStoreDram2merge_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(remux_U0_valueStoreDram2merge_1_din),
    .if_full_n(valueStoreDram2merge_1_full_n),
    .if_write(remux_U0_valueStoreDram2merge_1_write),
    .if_dout(valueStoreDram2merge_1_dout),
    .if_empty_n(valueStoreDram2merge_1_empty_n),
    .if_read(response_f_U0_valueStoreDram2merge_1_read)
);

fifo_w64_d1024_A valueBuffer_rf_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(response_f_U0_valueBuffer_rf_V_V_din),
    .if_full_n(valueBuffer_rf_V_V_full_n),
    .if_write(response_f_U0_valueBuffer_rf_V_V_write),
    .if_dout(valueBuffer_rf_V_V_dout),
    .if_empty_n(valueBuffer_rf_V_V_empty_n),
    .if_read(response_r_U0_valueBuffer_rf_V_V_read)
);

fifo_w248_d8_A metadataBuffer_rf_V_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(response_f_U0_metadataBuffer_rf_V_s_din),
    .if_full_n(metadataBuffer_rf_V_s_full_n),
    .if_write(response_f_U0_metadataBuffer_rf_V_s_write),
    .if_dout(metadataBuffer_rf_V_s_dout),
    .if_empty_n(metadataBuffer_rf_V_s_empty_n),
    .if_read(response_r_U0_metadataBuffer_rf_V_s_read)
);

start_for_bp_r_U0 start_for_bp_r_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_bp_r_U0_din),
    .if_full_n(start_for_bp_r_U0_full_n),
    .if_write(bp_f1244_U0_start_write),
    .if_dout(start_for_bp_r_U0_dout),
    .if_empty_n(start_for_bp_r_U0_empty_n),
    .if_read(bp_r_U0_ap_ready)
);

start_for_ht_inpucud start_for_ht_inpucud_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_ht_inputLogic_U0_din),
    .if_full_n(start_for_ht_inputLogic_U0_full_n),
    .if_write(bp_r_U0_start_write),
    .if_dout(start_for_ht_inputLogic_U0_dout),
    .if_empty_n(start_for_ht_inputLogic_U0_empty_n),
    .if_read(ht_inputLogic_U0_ap_ready)
);

start_for_hashKeydEe start_for_hashKeydEe_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_hashKeyResizer_U0_din),
    .if_full_n(start_for_hashKeyResizer_U0_full_n),
    .if_write(ht_inputLogic_U0_start_write),
    .if_dout(start_for_hashKeyResizer_U0_dout),
    .if_empty_n(start_for_hashKeyResizer_U0_empty_n),
    .if_read(hashKeyResizer_U0_ap_ready)
);

start_for_concurreOg start_for_concurreOg_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_concurrencyControl_U0_din),
    .if_full_n(start_for_concurrencyControl_U0_full_n),
    .if_write(ht_inputLogic_U0_start_write),
    .if_dout(start_for_concurrencyControl_U0_dout),
    .if_empty_n(start_for_concurrencyControl_U0_empty_n),
    .if_read(concurrencyControl_U0_ap_ready)
);

start_for_bobj_U0 start_for_bobj_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_bobj_U0_din),
    .if_full_n(start_for_bobj_U0_full_n),
    .if_write(hashKeyResizer_U0_start_write),
    .if_dout(start_for_bobj_U0_dout),
    .if_empty_n(start_for_bobj_U0_empty_n),
    .if_read(bobj_U0_ap_ready)
);

start_for_memReadfYi start_for_memReadfYi_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_memRead_U0_din),
    .if_full_n(start_for_memRead_U0_full_n),
    .if_write(concurrencyControl_U0_start_write),
    .if_dout(start_for_memRead_U0_dout),
    .if_empty_n(start_for_memRead_U0_empty_n),
    .if_read(memRead_U0_ap_ready)
);

start_for_ht_outpg8j start_for_ht_outpg8j_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_ht_outputLogic_U0_din),
    .if_full_n(start_for_ht_outputLogic_U0_full_n),
    .if_write(memWrite_U0_start_write),
    .if_dout(start_for_ht_outputLogic_U0_dout),
    .if_empty_n(start_for_ht_outputLogic_U0_empty_n),
    .if_read(ht_outputLogic_U0_ap_ready)
);

start_for_accessChbi start_for_accessChbi_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_accessControl_U0_din),
    .if_full_n(start_for_accessControl_U0_full_n),
    .if_write(ht_outputLogic_U0_start_write),
    .if_dout(start_for_accessControl_U0_dout),
    .if_empty_n(start_for_accessControl_U0_empty_n),
    .if_read(accessControl_U0_ap_ready)
);

start_for_demux_U0 start_for_demux_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_demux_U0_din),
    .if_full_n(start_for_demux_U0_full_n),
    .if_write(accessControl_U0_start_write),
    .if_dout(start_for_demux_U0_dout),
    .if_empty_n(start_for_demux_U0_empty_n),
    .if_read(demux_U0_ap_ready)
);

start_for_setPathibs start_for_setPathibs_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_setPath_U0_din),
    .if_full_n(start_for_setPath_U0_full_n),
    .if_write(demux_U0_start_write),
    .if_dout(start_for_setPath_U0_dout),
    .if_empty_n(start_for_setPath_U0_empty_n),
    .if_read(setPath_U0_ap_ready)
);

start_for_dispatcjbC start_for_dispatcjbC_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dispatch_U0_din),
    .if_full_n(start_for_dispatch_U0_full_n),
    .if_write(demux_U0_start_write),
    .if_dout(start_for_dispatch_U0_dout),
    .if_empty_n(start_for_dispatch_U0_empty_n),
    .if_read(dispatch_U0_ap_ready)
);

start_for_remux_U0 start_for_remux_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_remux_U0_din),
    .if_full_n(start_for_remux_U0_full_n),
    .if_write(receive_U0_start_write),
    .if_dout(start_for_remux_U0_dout),
    .if_empty_n(start_for_remux_U0_empty_n),
    .if_read(remux_U0_ap_ready)
);

start_for_responskbM start_for_responskbM_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_response_f_U0_din),
    .if_full_n(start_for_response_f_U0_full_n),
    .if_write(remux_U0_start_write),
    .if_dout(start_for_response_f_U0_dout),
    .if_empty_n(start_for_response_f_U0_empty_n),
    .if_read(response_f_U0_ap_ready)
);

start_for_responslbW start_for_responslbW_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_response_r_U0_din),
    .if_full_n(start_for_response_r_U0_full_n),
    .if_write(response_f_U0_start_write),
    .if_dout(start_for_response_r_U0_dout),
    .if_empty_n(start_for_response_r_U0_empty_n),
    .if_read(response_r_U0_ap_ready)
);

assign accessControl_U0_ap_continue = 1'b1;

assign accessControl_U0_ap_start = start_for_accessControl_U0_empty_n;

assign addressAssignDramIn_V_V_TREADY = memWrite_U0_addressAssignDramIn_s_TREADY;

assign addressAssignFlashIn_V_V_TREADY = memWrite_U0_addressAssignFlashIn_TREADY;

assign addressReturnOut_V_V_TDATA = memWrite_U0_addressReturnOut_V_V_TDATA;

assign addressReturnOut_V_V_TVALID = memWrite_U0_addressReturnOut_V_V_TVALID;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b0;

assign bobj_U0_ap_continue = 1'b1;

assign bobj_U0_ap_start = start_for_bobj_U0_empty_n;

assign bobj_U0_start_full_n = 1'b1;

assign bobj_U0_start_write = 1'b0;

assign bp_f1244_U0_ap_continue = 1'b1;

assign bp_f1244_U0_ap_start = 1'b1;

assign bp_r_U0_ap_continue = 1'b1;

assign bp_r_U0_ap_start = start_for_bp_r_U0_empty_n;

assign concurrencyControl_U0_ap_continue = 1'b1;

assign concurrencyControl_U0_ap_start = start_for_concurrencyControl_U0_empty_n;

assign demux_U0_ap_continue = 1'b1;

assign demux_U0_ap_start = start_for_demux_U0_empty_n;

assign demux_U0_start_full_n = (start_for_setPath_U0_full_n & start_for_dispatch_U0_full_n);

assign dispatch_U0_ap_continue = 1'b1;

assign dispatch_U0_ap_start = start_for_dispatch_U0_empty_n;

assign dispatch_U0_start_full_n = 1'b1;

assign dispatch_U0_start_write = 1'b0;

assign dramValueStoreMemRdCmd_V_TDATA = dispatch_U0_memRdCmd_V_TDATA;

assign dramValueStoreMemRdCmd_V_TVALID = dispatch_U0_memRdCmd_V_TVALID;

assign dramValueStoreMemRdData_V_V_TREADY = receive_U0_memRdData_V_V_TREADY;

assign dramValueStoreMemWrCmd_V_TDATA = setPath_U0_memWrCmd_V_TDATA;

assign dramValueStoreMemWrCmd_V_TVALID = setPath_U0_memWrCmd_V_TVALID;

assign dramValueStoreMemWrData_V_V_TDATA = setPath_U0_memWrData_V_V_TDATA;

assign dramValueStoreMemWrData_V_V_TVALID = setPath_U0_memWrData_V_V_TVALID;

assign flushDone_V = memWrite_U0_flushDone_V;

assign flushReq_V = memWrite_U0_flushReq_V;

assign hashKeyResizer_U0_ap_continue = 1'b1;

assign hashKeyResizer_U0_ap_start = start_for_hashKeyResizer_U0_empty_n;

assign hashTableMemRdCmd_V_TDATA = memRead_U0_memRdCtrl_V_TDATA;

assign hashTableMemRdCmd_V_TVALID = memRead_U0_memRdCtrl_V_TVALID;

assign hashTableMemRdData_V_V_TREADY = ht_compare_U0_memRdData_V_V_TREADY;

assign hashTableMemWrCmd_V_TDATA = memWrite_U0_memWrCtrl_V_TDATA;

assign hashTableMemWrCmd_V_TVALID = memWrite_U0_memWrCtrl_V_TVALID;

assign hashTableMemWrData_V_V_TDATA = memWrite_U0_memWrData_V_V_TDATA;

assign hashTableMemWrData_V_V_TVALID = memWrite_U0_memWrData_V_V_TVALID;

assign ht_compare_U0_ap_continue = 1'b1;

assign ht_compare_U0_ap_start = 1'b1;

assign ht_compare_U0_start_full_n = 1'b1;

assign ht_compare_U0_start_write = 1'b0;

assign ht_inputLogic_U0_ap_continue = 1'b1;

assign ht_inputLogic_U0_ap_start = start_for_ht_inputLogic_U0_empty_n;

assign ht_inputLogic_U0_start_full_n = (start_for_hashKeyResizer_U0_full_n & start_for_concurrencyControl_U0_full_n);

assign ht_outputLogic_U0_ap_continue = 1'b1;

assign ht_outputLogic_U0_ap_start = start_for_ht_outputLogic_U0_empty_n;

assign inData_TREADY = bp_f1244_U0_inData_TREADY;

assign memRead_U0_ap_continue = 1'b1;

assign memRead_U0_ap_start = start_for_memRead_U0_empty_n;

assign memRead_U0_start_full_n = 1'b1;

assign memRead_U0_start_write = 1'b0;

assign memWrite_U0_ap_continue = 1'b1;

assign memWrite_U0_ap_start = 1'b1;

assign memcachedPipeline_en_U0_ap_continue = 1'b1;

assign memcachedPipeline_en_U0_ap_start = 1'b1;

assign memcachedPipeline_en_U0_start_full_n = 1'b1;

assign memcachedPipeline_en_U0_start_write = 1'b0;

assign outData_TDATA = response_r_U0_outData_TDATA;

assign outData_TKEEP = response_r_U0_outData_TKEEP;

assign outData_TLAST = response_r_U0_outData_TLAST;

assign outData_TUSER = response_r_U0_outData_TUSER;

assign outData_TVALID = response_r_U0_outData_TVALID;

assign receive_U0_ap_continue = 1'b1;

assign receive_U0_ap_start = 1'b1;

assign remux_U0_ap_continue = 1'b1;

assign remux_U0_ap_start = start_for_remux_U0_empty_n;

assign response_f_U0_ap_continue = 1'b1;

assign response_f_U0_ap_start = start_for_response_f_U0_empty_n;

assign response_r_U0_ap_continue = 1'b1;

assign response_r_U0_ap_start = start_for_response_r_U0_empty_n;

assign response_r_U0_start_full_n = 1'b1;

assign response_r_U0_start_write = 1'b0;

assign setPath_U0_ap_continue = 1'b1;

assign setPath_U0_ap_start = start_for_setPath_U0_empty_n;

assign setPath_U0_start_full_n = 1'b1;

assign setPath_U0_start_write = 1'b0;

assign start_for_accessControl_U0_din = 1'b1;

assign start_for_bobj_U0_din = 1'b1;

assign start_for_bp_r_U0_din = 1'b1;

assign start_for_concurrencyControl_U0_din = 1'b1;

assign start_for_demux_U0_din = 1'b1;

assign start_for_dispatch_U0_din = 1'b1;

assign start_for_hashKeyResizer_U0_din = 1'b1;

assign start_for_ht_inputLogic_U0_din = 1'b1;

assign start_for_ht_outputLogic_U0_din = 1'b1;

assign start_for_memRead_U0_din = 1'b1;

assign start_for_remux_U0_din = 1'b1;

assign start_for_response_f_U0_din = 1'b1;

assign start_for_response_r_U0_din = 1'b1;

assign start_for_setPath_U0_din = 1'b1;

endmodule //memcachedPipeline
