---
title: "Fully CMOS compatible 3D vertical RRAM with self-aligned self-selective cell enabling sub-5nm scaling"
date: 2016-06-01
publishDate: 2019-08-08T18:23:49.246760Z
authors: ["Xiaoxin Xu", "Q. Luo", "Tiancheng Gong", "Hangbing Lv", "Shibing Long", "Qi Liu", "S. S. Chung", "nÌ†derlineJing Li", "Ming Liu"]
publication_types: ["1"]
abstract: ""
featured: false
publication: "*2016 IEEE Symposium on VLSI Technology*"
tags: ["conference", "CMOS memory circuits", "integrated circuit manufacture", "resistive RAM", "CMOS", "RRAM", "self-aligned self-selective cell", "size 5 nm", "vertical resistive switching memory", "Etching", "Hafnium compounds", "Leakage currents", "Programming", "Resistance", "Three-dimensional displays", "Threshold voltage"]
doi: "10.1109/VLSIT.2016.7573388"
---

