<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o
glib_gbt_example_design.twr glib_gbt_example_design.pcf

</twCmdLine><twDesign>glib_gbt_example_design.ncd</twDesign><twDesignPath>glib_gbt_example_design.ncd</twDesignPath><twPCF>glib_gbt_example_design.pcf</twPCF><twPcfPath>glib_gbt_example_design.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx130t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y69.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twUnconstPath anchorID="7" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.021</twTotDel><twSrc BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.913</twDel><twSUTime>0.073</twSUTime><twTotPathDel>2.986</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y76.CLK</twSrcSite><twSrcClk twEdge ="twFalling">usr/rxIlaControl_from_icon&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y76.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.125</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y69.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120</twBEL><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.700</twLogDel><twRouteDel>2.286</twRouteDel><twTotDel>2.986</twTotDel><twDestClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X50Y75.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.206</twTotDel><twSrc BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.137</twDel><twSUTime>0.034</twSUTime><twTotPathDel>1.171</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y76.CLK</twSrcSite><twSrcClk twEdge ="twFalling">usr/rxIlaControl_from_icon&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y76.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y75.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y75.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.714</twRouteDel><twTotDel>1.171</twTotDel><twDestClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X51Y75.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.042</twTotDel><twSrc BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.934</twDel><twSUTime>0.073</twSUTime><twTotPathDel>1.007</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y76.CLK</twSrcSite><twSrcClk twEdge ="twFalling">usr/rxIlaControl_from_icon&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y76.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.428</twLogDel><twRouteDel>0.579</twRouteDel><twTotDel>1.007</twTotDel><twDestClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X51Y75.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMinDelay" ><twTotDel>0.244</twTotDel><twSrc BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.299</twDel><twSUTime>0.055</twSUTime><twTotPathDel>0.244</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y76.CLK</twSrcSite><twSrcClk twEdge ="twFalling">usr/rxIlaControl_from_icon&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y76.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.040</twLogDel><twRouteDel>0.204</twRouteDel><twTotDel>0.244</twTotDel><twDestClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X50Y75.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>0.313</twTotDel><twSrc BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.389</twDel><twSUTime>0.076</twSUTime><twTotPathDel>0.313</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y76.CLK</twSrcSite><twSrcClk twEdge ="twFalling">usr/rxIlaControl_from_icon&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y76.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y75.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.056</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.053</twLogDel><twRouteDel>0.260</twRouteDel><twTotDel>0.313</twTotDel><twDestClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y69.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>1.011</twTotDel><twSrc BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.066</twDel><twSUTime>0.055</twSUTime><twTotPathDel>1.011</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y76.CLK</twSrcSite><twSrcClk twEdge ="twFalling">usr/rxIlaControl_from_icon&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y76.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y69.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120</twBEL><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.835</twRouteDel><twTotDel>1.011</twTotDel><twDestClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="18" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X51Y76.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.567</twTotDel><twSrc BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>1.223</twDel><twSUTime>0.297</twSUTime><twTotPathDel>1.520</twTotPathDel><twClkSkew dest = "1.847" src = "4.292">2.445</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.493" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.602</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X56Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y76.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.678</twLogDel><twRouteDel>0.842</twRouteDel><twTotDel>1.520</twTotDel><twDestClk twEdge ="twFalling">usr/rxIlaControl_from_icon&lt;13&gt;</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X51Y76.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.380</twTotDel><twSrc BELType="FF">usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.380</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X63Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X63Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y84.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>usr/icon/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y84.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>usr/txIlaControl_from_icon&lt;20&gt;</twComp><twBEL>usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y78.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y76.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>usr/rxIlaControl_from_icon&lt;13&gt;</twComp></twPathDel><twLogDel>0.599</twLogDel><twRouteDel>2.781</twRouteDel><twTotDel>3.380</twTotDel><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.349</twTotDel><twSrc BELType="FF">usr/icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.349</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/icon/U0/U_ICON/iSYNC</twComp><twBEL>usr/icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y90.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>usr/icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>usr/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y78.A2</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.052</twDelInfo><twComp>usr/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y76.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>usr/rxIlaControl_from_icon&lt;13&gt;</twComp></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>2.876</twRouteDel><twTotDel>3.349</twTotDel><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.244</twTotDel><twSrc BELType="FF">usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.244</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X63Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X63Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y84.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>usr/icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y84.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>usr/txIlaControl_from_icon&lt;20&gt;</twComp><twBEL>usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y78.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y76.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>usr/rxIlaControl_from_icon&lt;13&gt;</twComp></twPathDel><twLogDel>0.587</twLogDel><twRouteDel>2.657</twRouteDel><twTotDel>3.244</twTotDel><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X51Y76.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMinDelay" ><twTotDel>1.025</twTotDel><twSrc BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.475</twDel><twSUTime>-0.075</twSUTime><twTotPathDel>0.550</twTotPathDel><twClkSkew dest = "1.745" src = "2.220">0.475</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X56Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y76.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.190</twLogDel><twRouteDel>0.360</twRouteDel><twTotDel>0.550</twTotDel><twDestClk twEdge ="twFalling">usr/rxIlaControl_from_icon&lt;13&gt;</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="31" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_XPOINT1_CLK1_P = PERIOD TIMEGRP &quot;XPOINT1_CLK1_P&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.700</twMinPer></twConstHead><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP &quot;XPOINT1_CLK1_P&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tmpw" slack="23.300" period="25.000" constraintValue="12.500" deviceLimit="0.850" physResource="system/rst/rst_powerup_b/CLK" logResource="system/rst/rstGenSlr/SRL16E/CLK" locationPin="SLICE_X24Y90.CLK" clockNet="system/pri_clk_BUFG"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Tmpw" slack="23.300" period="25.000" constraintValue="12.500" deviceLimit="0.850" physResource="system/rst/rst_powerup_b/CLK" logResource="system/rst/rstGenSlr/SRL16E/CLK" locationPin="SLICE_X24Y90.CLK" clockNet="system/pri_clk_BUFG"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="system/pri_clk_BUFG/I0" logResource="system/pri_clk_BUFG/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="system/pri_clk"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_XPOINT1_CLK1_N = PERIOD TIMEGRP &quot;XPOINT1_CLK1_N&quot; TS_XPOINT1_CLK1_P PHASE         12.5 ns HIGH 50%;</twConstName><twItemCnt>2334</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>212</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.244</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system/rst/dlyRstCtrl.timer_20 (SLICE_X37Y107.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.756</twSlack><twSrc BELType="FF">system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_20</twDest><twTotPathDel>4.194</twTotPathDel><twClkSkew dest = "0.925" src = "0.940">0.015</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X24Y90.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>system/rst/rst_powerup_b</twComp><twBEL>system/rst/rstGenSlr/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>system/rst/rst_powerup_b</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/rst/rst_from_orGate</twComp><twBEL>system/rst/rst_from_orGate1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>system/rst/rst_from_orGate</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y107.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_26</twComp><twBEL>system/rst/dlyRstCtrl.timer_20</twBEL></twPathDel><twLogDel>2.066</twLogDel><twRouteDel>2.128</twRouteDel><twTotDel>4.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system/rst/dlyRstCtrl.timer_21 (SLICE_X37Y107.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.756</twSlack><twSrc BELType="FF">system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_21</twDest><twTotPathDel>4.194</twTotPathDel><twClkSkew dest = "0.925" src = "0.940">0.015</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X24Y90.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>system/rst/rst_powerup_b</twComp><twBEL>system/rst/rstGenSlr/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>system/rst/rst_powerup_b</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/rst/rst_from_orGate</twComp><twBEL>system/rst/rst_from_orGate1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>system/rst/rst_from_orGate</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y107.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_26</twComp><twBEL>system/rst/dlyRstCtrl.timer_21</twBEL></twPathDel><twLogDel>2.066</twLogDel><twRouteDel>2.128</twRouteDel><twTotDel>4.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system/rst/dlyRstCtrl.timer_22 (SLICE_X37Y107.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.756</twSlack><twSrc BELType="FF">system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_22</twDest><twTotPathDel>4.194</twTotPathDel><twClkSkew dest = "0.925" src = "0.940">0.015</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X24Y90.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>system/rst/rst_powerup_b</twComp><twBEL>system/rst/rstGenSlr/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>system/rst/rst_powerup_b</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/rst/rst_from_orGate</twComp><twBEL>system/rst/rst_from_orGate1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>system/rst/rst_from_orGate</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y107.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_26</twComp><twBEL>system/rst/dlyRstCtrl.timer_22</twBEL></twPathDel><twLogDel>2.066</twLogDel><twRouteDel>2.128</twRouteDel><twTotDel>4.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP &quot;XPOINT1_CLK1_N&quot; TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system/rst/dlyRstCtrl.timer_17 (SLICE_X37Y104.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.108</twSlack><twSrc BELType="FF">system/rst/dlyRstCtrl.timer_17</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_17</twDest><twTotPathDel>0.108</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/rst/dlyRstCtrl.timer_17</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X37Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_19</twComp><twBEL>system/rst/dlyRstCtrl.timer_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_17</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_19</twComp><twBEL>system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT91</twBEL><twBEL>system/rst/dlyRstCtrl.timer_17</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system/rst/dlyRstCtrl.timer_24 (SLICE_X37Y107.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.112</twSlack><twSrc BELType="FF">system/rst/dlyRstCtrl.timer_24</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_24</twDest><twTotPathDel>0.112</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/rst/dlyRstCtrl.timer_24</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X37Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_26</twComp><twBEL>system/rst/dlyRstCtrl.timer_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y107.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.070</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_24</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_26</twComp><twBEL>system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT171</twBEL><twBEL>system/rst/dlyRstCtrl.timer_24</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.070</twRouteDel><twTotDel>0.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system/rst/dlyRstCtrl.timer_3 (SLICE_X37Y103.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.114</twSlack><twSrc BELType="FF">system/rst/dlyRstCtrl.timer_3</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_3</twDest><twTotPathDel>0.114</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/rst/dlyRstCtrl.timer_3</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X37Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_7</twComp><twBEL>system/rst/dlyRstCtrl.timer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y103.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.055</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_7</twComp><twBEL>system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT211</twBEL><twBEL>system/rst/dlyRstCtrl.timer_3</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="49"><twPinLimitBanner>Component Switching Limit Checks: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP &quot;XPOINT1_CLK1_N&quot; TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="50" type="MINLOWPULSE" name="Tmpw" slack="23.300" period="25.000" constraintValue="12.500" deviceLimit="0.850" physResource="system/rst/rst_powerup_b/CLK" logResource="system/rst/rstGenSlr/SRL16E/CLK" locationPin="SLICE_X24Y90.CLK" clockNet="system/pri_clk_BUFG"/><twPinLimit anchorID="51" type="MINHIGHPULSE" name="Tmpw" slack="23.300" period="25.000" constraintValue="12.500" deviceLimit="0.850" physResource="system/rst/rst_powerup_b/CLK" logResource="system/rst/rstGenSlr/SRL16E/CLK" locationPin="SLICE_X24Y90.CLK" clockNet="system/pri_clk_BUFG"/><twPinLimit anchorID="52" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="system/pri_clk_BUFG/I0" logResource="system/pri_clk_BUFG/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="system/pri_clk"/></twPinLimitRpt></twConst><twConst anchorID="53" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_XPOINT1_CLK3_P = PERIOD TIMEGRP &quot;XPOINT1_CLK3_P&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="54"><twPinLimitBanner>Component Switching Limit Checks: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP &quot;XPOINT1_CLK3_P&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="55" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="1.697" period="3.125" constraintValue="3.125" deviceLimit="1.428" freqLimit="700.280" physResource="usr/clkDiv/mmcm_adv_inst/CLKOUT1" logResource="usr/clkDiv/mmcm_adv_inst/CLKOUT1" locationPin="MMCM_ADV_X0Y0.CLKOUT1" clockNet="usr/clkDiv/clkout1"/><twPinLimit anchorID="56" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="15.000" period="25.000" constraintValue="12.500" deviceLimit="5.000" physResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" logResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="usr/clkDiv/clkin1"/><twPinLimit anchorID="57" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="15.000" period="25.000" constraintValue="12.500" deviceLimit="5.000" physResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" logResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="usr/clkDiv/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="58" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_XPOINT1_CLK3_N = PERIOD TIMEGRP &quot;XPOINT1_CLK3_N&quot; TS_XPOINT1_CLK3_P PHASE         12.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP &quot;XPOINT1_CLK3_N&quot; TS_XPOINT1_CLK3_P PHASE
        12.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="1.697" period="3.125" constraintValue="3.125" deviceLimit="1.428" freqLimit="700.280" physResource="usr/clkDiv/mmcm_adv_inst/CLKOUT1" logResource="usr/clkDiv/mmcm_adv_inst/CLKOUT1" locationPin="MMCM_ADV_X0Y0.CLKOUT1" clockNet="usr/clkDiv/clkout1"/><twPinLimit anchorID="61" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="15.000" period="25.000" constraintValue="12.500" deviceLimit="5.000" physResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" logResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="usr/clkDiv/clkin1"/><twPinLimit anchorID="62" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="15.000" period="25.000" constraintValue="12.500" deviceLimit="5.000" physResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" logResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="usr/clkDiv/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_cdce_out0_p = PERIOD TIMEGRP &quot;CDCE_OUT0_P&quot; 4.1667 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_cdce_out0_p = PERIOD TIMEGRP &quot;CDCE_OUT0_P&quot; 4.1667 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.366" period="4.166" constraintValue="2.083" deviceLimit="1.400" physResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" logResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y1.CLKIN1" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="66" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.366" period="4.166" constraintValue="2.083" deviceLimit="1.400" physResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" logResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y1.CLKIN1" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="2.628" period="4.166" constraintValue="4.166" deviceLimit="1.538" freqLimit="650.195" physResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0" logResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0" locationPin="GTXE1_X0Y0.MGTREFCLKRX0" clockNet="usr/mgtRefClk_from_cdceOut0IbufdsGtxe1"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_cdce_out0_n = PERIOD TIMEGRP &quot;CDCE_OUT0_N&quot; TS_cdce_out0_p PHASE 2.0833 ns         HIGH 50%;</twConstName><twItemCnt>51</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>46</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txpll/mmc_ctrl_inst/phaseshift_r0 (SLICE_X55Y48.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.686</twSlack><twSrc BELType="FF">usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseshift_r0</twDest><twTotPathDel>1.829</twTotPathDel><twClkSkew dest = "1.607" src = "1.679">0.072</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.474" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.579</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseshift_r0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X69Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/sync_from_vio&lt;12&gt;</twComp><twBEL>usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y48.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>usr/sync_from_vio&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y48.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseshift_r1</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseshift_r0</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.458</twRouteDel><twTotDel>1.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X54Y48.A2), 6 paths
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.804</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twTotPathDel>2.268</twTotPathDel><twClkSkew dest = "0.943" src = "1.002">0.059</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X53Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y48.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut&lt;0&gt;1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twLogDel>1.076</twLogDel><twRouteDel>1.192</twRouteDel><twTotDel>2.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.926</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twTotPathDel>2.146</twTotPathDel><twClkSkew dest = "0.943" src = "1.002">0.059</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X53Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y48.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut&lt;0&gt;1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twLogDel>1.076</twLogDel><twRouteDel>1.070</twRouteDel><twTotDel>2.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.966</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twTotPathDel>2.106</twTotPathDel><twClkSkew dest = "0.943" src = "1.002">0.059</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X53Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y48.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lutdi1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twLogDel>1.036</twLogDel><twRouteDel>1.070</twRouteDel><twTotDel>2.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txpll/mmcm_inst/pll/mmcm_adv_inst (MMCM_ADV_X0Y1.PSEN), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.993</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM</twSrc><twDest BELType="OTHER">usr/txpll/mmcm_inst/pll/mmcm_adv_inst</twDest><twTotPathDel>2.158</twTotPathDel><twClkSkew dest = "1.536" src = "1.516">-0.020</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM</twSrc><twDest BELType='OTHER'>usr/txpll/mmcm_inst/pll/mmcm_adv_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X54Y45.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twComp><twBEL>usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y1.PSEN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>usr/txpll/phaseShift_to_pll</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y1.PSCLK</twSite><twDelType>Tmmcmdck_PSEN</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>usr/txpll/mmcm_inst/pll/mmcm_adv_inst</twComp><twBEL>usr/txpll/mmcm_inst/pll/mmcm_adv_inst</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>0.698</twRouteDel><twTotDel>2.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>67.7</twPctLog><twPctRoute>32.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cdce_out0_n = PERIOD TIMEGRP &quot;CDCE_OUT0_N&quot; TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X54Y48.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseshift_r1</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twTotPathDel>0.094</twTotPathDel><twClkSkew dest = "0.064" src = "0.053">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseshift_r1</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X55Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseshift_r1</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseshift_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.051</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseshift_r1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.055</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.051</twRouteDel><twTotDel>0.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (SLICE_X54Y45.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.094</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM</twDest><twTotPathDel>0.094</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X54Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y45.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twComp><twBEL>usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM_rstpot</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM</twBEL></twPathDel><twLogDel>0.016</twLogDel><twRouteDel>0.078</twRouteDel><twTotDel>0.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (SLICE_X54Y45.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twDest><twTotPathDel>0.120</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X54Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y45.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1-In1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.078</twRouteDel><twTotDel>0.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="85"><twPinLimitBanner>Component Switching Limit Checks: TS_cdce_out0_n = PERIOD TIMEGRP &quot;CDCE_OUT0_N&quot; TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="86" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.366" period="4.166" constraintValue="2.083" deviceLimit="1.400" physResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" logResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y1.CLKIN1" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="87" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.366" period="4.166" constraintValue="2.083" deviceLimit="1.400" physResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" logResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y1.CLKIN1" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="2.628" period="4.166" constraintValue="4.166" deviceLimit="1.538" freqLimit="650.195" physResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0" logResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0" locationPin="GTXE1_X0Y0.MGTREFCLKRX0" clockNet="usr/mgtRefClk_from_cdceOut0IbufdsGtxe1"/></twPinLimitRpt></twConst><twConst anchorID="89" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1&quot; TS_XPOINT1_CLK3_P         / 8 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="90"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1&quot; TS_XPOINT1_CLK3_P
        / 8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKA" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X6Y46.RDCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKB" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X6Y46.WRCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKA" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X6Y44.RDCLK" clockNet="usr/clk_320"/></twPinLimitRpt></twConst><twConst anchorID="94" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0&quot; TS_XPOINT1_CLK3_P         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.429</twMinPer></twConstHead><twPinLimitRpt anchorID="95"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0&quot; TS_XPOINT1_CLK3_P
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="96" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="usr/clkDiv/clkout1_buf/I0" logResource="usr/clkDiv/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="usr/clkDiv/clkout0"/><twPinLimit anchorID="97" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/userCdceLocked_r/SR" logResource="usr/userCdceLocked_r/SR" locationPin="SLICE_X57Y59.SR" clockNet="usr/generalReset_from_orGate"/><twPinLimit anchorID="98" type="MINLOWPULSE" name="Tcl" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/userCdceLocked_r/CLK" logResource="usr/userCdceLocked_r/CK" locationPin="SLICE_X57Y59.CLK" clockNet="usr/clk_40"/></twPinLimitRpt></twConst><twConst anchorID="99" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2&quot; TS_XPOINT1_CLK3_P         PHASE 18.75 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.429</twMinPer></twConstHead><twPinLimitRpt anchorID="100"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2&quot; TS_XPOINT1_CLK3_P
        PHASE 18.75 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="101" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="usr/clkDiv/clkout3_buf/I0" logResource="usr/clkDiv/clkout3_buf/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="usr/clkDiv/clkout2"/><twPinLimit anchorID="102" type="MINLOWPULSE" name="Tcl" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/txData_from_dtcfetop&lt;49&gt;/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_54/CK" locationPin="SLICE_X101Y89.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="103" type="MINHIGHPULSE" name="Tch" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/txData_from_dtcfetop&lt;49&gt;/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_54/CK" locationPin="SLICE_X101Y89.CLK" clockNet="usr/clk_40sh"/></twPinLimitRpt></twConst><twConst anchorID="104" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1_0&quot;         TS_XPOINT1_CLK3_N / 8 HIGH 50%;</twConstName><twItemCnt>9499</twItemCnt><twErrCntSetup>45</twErrCntSetup><twErrCntEndPt>45</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6337</twEndPtCnt><twPathErrCnt>102</twPathErrCnt><twMinPer>4.079</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X6Y44.DIBDI0), 2 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.954</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.916</twTotPathDel><twClkSkew dest = "1.498" src = "1.581">0.083</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X5Y48.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X5Y48.DO2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>usr/dtc_top/dtc/douta_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/dtc/din_buff_0&lt;2&gt;</twComp><twBEL>usr/dtc_top/dtc/Mmux_din_buff_031</twBEL></twPathDel><twPathDel><twSite>RAMB18_X6Y44.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>usr/dtc_top/dtc/din_buff_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X6Y44.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.341</twLogDel><twRouteDel>1.575</twRouteDel><twTotDel>3.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>59.8</twPctLog><twPctRoute>40.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.410</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/cycle</twSrc><twDest BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>1.690</twTotPathDel><twClkSkew dest = "0.985" src = "0.930">-0.055</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/cycle</twSrc><twDest BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X95Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/cycle</twComp><twBEL>usr/dtc_top/dtc/cycle</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y115.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>usr/dtc_top/dtc/cycle</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/dtc/din_buff_0&lt;2&gt;</twComp><twBEL>usr/dtc_top/dtc/Mmux_din_buff_031</twBEL></twPathDel><twPathDel><twSite>RAMB18_X6Y44.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>usr/dtc_top/dtc/din_buff_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X6Y44.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>1.085</twRouteDel><twTotDel>1.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X6Y44.DIADI8), 2 paths
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.874</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.836</twTotPathDel><twClkSkew dest = "1.498" src = "1.581">0.083</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X5Y48.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X5Y48.DO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y116.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>usr/dtc_top/dtc/douta_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/dtc/din_buff_0&lt;1&gt;</twComp><twBEL>usr/dtc_top/dtc/Mmux_din_buff_021</twBEL></twPathDel><twPathDel><twSite>RAMB18_X6Y44.DIADI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>usr/dtc_top/dtc/din_buff_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X6Y44.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.341</twLogDel><twRouteDel>1.495</twRouteDel><twTotDel>3.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>61.0</twPctLog><twPctRoute>39.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.305</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/cycle</twSrc><twDest BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>1.795</twTotPathDel><twClkSkew dest = "0.985" src = "0.930">-0.055</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/cycle</twSrc><twDest BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X95Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/cycle</twComp><twBEL>usr/dtc_top/dtc/cycle</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>usr/dtc_top/dtc/cycle</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/dtc/din_buff_0&lt;1&gt;</twComp><twBEL>usr/dtc_top/dtc/Mmux_din_buff_021</twBEL></twPathDel><twPathDel><twSite>RAMB18_X6Y44.DIADI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>usr/dtc_top/dtc/din_buff_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X6Y44.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>1.190</twRouteDel><twTotDel>1.795</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X6Y44.DIBDI8), 2 paths
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.865</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.827</twTotPathDel><twClkSkew dest = "1.498" src = "1.581">0.083</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X5Y48.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X5Y48.DO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>usr/dtc_top/dtc/douta_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/dtc/din_buff_0&lt;3&gt;</twComp><twBEL>usr/dtc_top/dtc/Mmux_din_buff_041</twBEL></twPathDel><twPathDel><twSite>RAMB18_X6Y44.DIBDI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>usr/dtc_top/dtc/din_buff_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X6Y44.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.341</twLogDel><twRouteDel>1.486</twRouteDel><twTotDel>3.827</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.499</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/cycle</twSrc><twDest BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>1.601</twTotPathDel><twClkSkew dest = "0.985" src = "0.930">-0.055</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/cycle</twSrc><twDest BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X95Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/cycle</twComp><twBEL>usr/dtc_top/dtc/cycle</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y115.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>usr/dtc_top/dtc/cycle</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/dtc/din_buff_0&lt;3&gt;</twComp><twBEL>usr/dtc_top/dtc/Mmux_din_buff_041</twBEL></twPathDel><twPathDel><twSite>RAMB18_X6Y44.DIBDI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>usr/dtc_top/dtc/din_buff_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X6Y44.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>0.996</twRouteDel><twTotDel>1.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1_0&quot;
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txrxIla/U0/I_TQ0.G_TW[30].U_TQ (SLICE_X100Y90.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_70</twSrc><twDest BELType="FF">usr/txrxIla/U0/I_TQ0.G_TW[30].U_TQ</twDest><twTotPathDel>0.315</twTotPathDel><twClkSkew dest = "1.407" src = "1.320">-0.087</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_70</twSrc><twDest BELType='FF'>usr/txrxIla/U0/I_TQ0.G_TW[30].U_TQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twSrcClk><twPathDel><twSite>SLICE_X104Y90.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.130</twDelInfo><twComp>usr/txData_from_dtcfetop&lt;25&gt;</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y90.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.271</twDelInfo><twComp>usr/txData_from_dtcfetop&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.086</twDelInfo><twComp>usr/txrxIla/U0/iTRIG_IN&lt;43&gt;</twComp><twBEL>usr/txData_from_dtcfetop&lt;30&gt;_rt</twBEL><twBEL>usr/txrxIla/U0/I_TQ0.G_TW[30].U_TQ</twBEL></twPathDel><twLogDel>0.044</twLogDel><twRouteDel>0.271</twRouteDel><twTotDel>0.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36 (RAMB36_X4Y16.DIBDI4), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[471].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.111</twTotPathDel><twClkSkew dest = "0.777" src = "0.670">-0.107</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[471].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X72Y77.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;471&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[471].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y16.DIBDI4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.194</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;471&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y16.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.194</twRouteDel><twTotDel>0.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>-74.8</twPctLog><twPctRoute>174.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 (RAMB36_X4Y24.DIBDI20), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[975].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.165</twTotPathDel><twClkSkew dest = "0.777" src = "0.617">-0.160</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[975].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X72Y116.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;973&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[975].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y24.DIBDI20</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.248</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;975&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y24.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.248</twRouteDel><twTotDel>0.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>-50.3</twPctLog><twPctRoute>150.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="123"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1_0&quot;
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="124" type="MINPERIOD" name="Trper_CLKA" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X6Y46.RDCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="125" type="MINPERIOD" name="Trper_CLKB" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X6Y46.WRCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="126" type="MINPERIOD" name="Trper_CLKA" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X6Y44.RDCLK" clockNet="usr/clk_320"/></twPinLimitRpt></twConst><twConst anchorID="127" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0_0&quot;         TS_XPOINT1_CLK3_N HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.429</twMinPer></twConstHead><twPinLimitRpt anchorID="128"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0_0&quot;
        TS_XPOINT1_CLK3_N HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="129" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="usr/clkDiv/clkout1_buf/I0" logResource="usr/clkDiv/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="usr/clkDiv/clkout0"/><twPinLimit anchorID="130" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/userCdceLocked_r/SR" logResource="usr/userCdceLocked_r/SR" locationPin="SLICE_X57Y59.SR" clockNet="usr/generalReset_from_orGate"/><twPinLimit anchorID="131" type="MINLOWPULSE" name="Tcl" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/userCdceLocked_r/CLK" logResource="usr/userCdceLocked_r/CK" locationPin="SLICE_X57Y59.CLK" clockNet="usr/clk_40"/></twPinLimitRpt></twConst><twConst anchorID="132" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2_0&quot;         TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>18.680</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_61 (SLICE_X103Y88.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.790</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_17</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_61</twDest><twTotPathDel>1.919</twTotPathDel><twClkSkew dest = "2.936" src = "3.124">0.188</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_17</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_61</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X104Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X104Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;19&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y88.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y88.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/txData_from_dtcfetop&lt;21&gt;</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_61</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.548</twRouteDel><twTotDel>1.919</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_53 (SLICE_X105Y90.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.862</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_25</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_53</twDest><twTotPathDel>1.846</twTotPathDel><twClkSkew dest = "2.935" src = "3.124">0.189</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_25</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_53</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X104Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;27&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>usr/txData_from_dtcfetop&lt;3&gt;</twComp><twBEL>usr/dtc_top/dtc/EPORT_OUT&lt;25&gt;_rt</twBEL><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_53</twBEL></twPathDel><twLogDel>0.379</twLogDel><twRouteDel>1.467</twRouteDel><twTotDel>1.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_64 (SLICE_X104Y90.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.879</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_12</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_64</twDest><twTotPathDel>1.831</twTotPathDel><twClkSkew dest = "2.935" src = "3.122">0.187</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_12</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_64</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X105Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X105Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;12&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y90.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/txData_from_dtcfetop&lt;25&gt;</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_64</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.460</twRouteDel><twTotDel>1.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2_0&quot;
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_41 (SLICE_X105Y90.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.137</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_5</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_41</twDest><twTotPathDel>0.451</twTotPathDel><twClkSkew dest = "1.408" src = "1.322">-0.086</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_5</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_41</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X105Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X105Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;7&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y90.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.429</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y90.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/txData_from_dtcfetop&lt;3&gt;</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_41</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.429</twRouteDel><twTotDel>0.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>4.9</twPctLog><twPctRoute>95.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_40 (SLICE_X105Y90.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.138</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_4</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_40</twDest><twTotPathDel>0.452</twTotPathDel><twClkSkew dest = "1.408" src = "1.322">-0.086</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_4</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_40</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X105Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X105Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;7&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y90.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.430</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y90.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/txData_from_dtcfetop&lt;3&gt;</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_40</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.430</twRouteDel><twTotDel>0.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>4.9</twPctLog><twPctRoute>95.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_50 (SLICE_X105Y90.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.181</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_30</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_50</twDest><twTotPathDel>0.495</twTotPathDel><twClkSkew dest = "1.408" src = "1.322">-0.086</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_30</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X104Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;31&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y90.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.479</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>usr/txData_from_dtcfetop&lt;3&gt;</twComp><twBEL>usr/dtc_top/dtc/EPORT_OUT&lt;30&gt;_rt</twBEL><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_50</twBEL></twPathDel><twLogDel>0.016</twLogDel><twRouteDel>0.479</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>3.2</twPctLog><twPctRoute>96.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="145"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2_0&quot;
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="146" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="usr/clkDiv/clkout3_buf/I0" logResource="usr/clkDiv/clkout3_buf/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="usr/clkDiv/clkout2"/><twPinLimit anchorID="147" type="MINLOWPULSE" name="Tcl" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/txData_from_dtcfetop&lt;49&gt;/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_54/CK" locationPin="SLICE_X101Y89.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="148" type="MINHIGHPULSE" name="Tch" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/txData_from_dtcfetop&lt;49&gt;/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_54/CK" locationPin="SLICE_X101Y89.CLK" clockNet="usr/clk_40sh"/></twPinLimitRpt></twConst><twConst anchorID="149" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP         &quot;usr_txpll_mmcm_inst_pll_clkout0&quot; TS_cdce_out0_p / 0.166666667 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="150"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP
        &quot;usr_txpll_mmcm_inst_pll_clkout0&quot; TS_cdce_out0_p / 0.166666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="151" type="MINPERIOD" name="Trper_CLKA" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X4Y17.CLKARDCLKL" clockNet="FMC1_LA_P_0_OBUF"/><twPinLimit anchorID="152" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X4Y17.CLKBWRCLKL" clockNet="FMC1_LA_P_0_OBUF"/><twPinLimit anchorID="153" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="usr/txpll/mmcm_inst/pll/clkout1_buf/I0" logResource="usr/txpll/mmcm_inst/pll/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y7.I0" clockNet="usr/txpll/mmcm_inst/pll/clkout0"/></twPinLimitRpt></twConst><twConst anchorID="154" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP         &quot;usr_txpll_mmcm_inst_pll_clkout0_0&quot; TS_cdce_out0_n / 0.166666667 HIGH         50%;</twConstName><twItemCnt>7852</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3043</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.293</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/reg_Tx_0_96 (SLICE_X100Y102.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.707</twSlack><twSrc BELType="RAM">usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">usr/reg_Tx_0_96</twDest><twTotPathDel>5.001</twTotPathDel><twClkSkew dest = "0.859" src = "1.046">0.187</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>usr/reg_Tx_0_96</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X4Y17.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X4Y17.DOADO26</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y102.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.855</twDelInfo><twComp>usr/doutb_tx_0&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/reg_Tx_0&lt;99&gt;</twComp><twBEL>usr/Mmux_addra_tx[2]_reg_Tx_0[319]_wide_mux_10_OUT3161</twBEL><twBEL>usr/reg_Tx_0_96</twBEL></twPathDel><twLogDel>2.146</twLogDel><twRouteDel>2.855</twRouteDel><twTotDel>5.001</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/reg_Tx_0_98 (SLICE_X100Y102.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.790</twSlack><twSrc BELType="RAM">usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">usr/reg_Tx_0_98</twDest><twTotPathDel>4.918</twTotPathDel><twClkSkew dest = "0.859" src = "1.046">0.187</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>usr/reg_Tx_0_98</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X4Y17.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X4Y17.DOADO28</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.772</twDelInfo><twComp>usr/doutb_tx_0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/reg_Tx_0&lt;99&gt;</twComp><twBEL>usr/Mmux_addra_tx[2]_reg_Tx_0[319]_wide_mux_10_OUT3181</twBEL><twBEL>usr/reg_Tx_0_98</twBEL></twPathDel><twLogDel>2.146</twLogDel><twRouteDel>2.772</twRouteDel><twTotDel>4.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/reg_Tx_0_290 (SLICE_X81Y105.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.032</twSlack><twSrc BELType="RAM">usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">usr/reg_Tx_0_290</twDest><twTotPathDel>4.658</twTotPathDel><twClkSkew dest = "0.841" src = "1.046">0.205</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>usr/reg_Tx_0_290</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X4Y17.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X4Y17.DOADO17</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y105.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.512</twDelInfo><twComp>usr/doutb_tx_0&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y105.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/reg_Tx_0&lt;291&gt;</twComp><twBEL>usr/Mmux_addra_tx[2]_reg_Tx_0[319]_wide_mux_10_OUT2121</twBEL><twBEL>usr/reg_Tx_0_290</twBEL></twPathDel><twLogDel>2.146</twLogDel><twRouteDel>2.512</twRouteDel><twTotDel>4.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        &quot;usr_txpll_mmcm_inst_pll_clkout0_0&quot; TS_cdce_out0_n / 0.166666667 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/TX_O_0_233 (SLICE_X72Y88.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.077</twSlack><twSrc BELType="FF">usr/reg_Tx_0_233</twSrc><twDest BELType="FF">usr/TX_O_0_233</twDest><twTotPathDel>0.112</twTotPathDel><twClkSkew dest = "0.434" src = "0.399">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/reg_Tx_0_233</twSrc><twDest BELType='FF'>usr/TX_O_0_233</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X75Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/reg_Tx_0&lt;235&gt;</twComp><twBEL>usr/reg_Tx_0_233</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y88.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.103</twDelInfo><twComp>usr/reg_Tx_0&lt;233&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>usr/TX_O_0&lt;235&gt;</twComp><twBEL>usr/TX_O_0_233</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.103</twRouteDel><twTotDel>0.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/TX_O_0_235 (SLICE_X72Y88.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.078</twSlack><twSrc BELType="FF">usr/reg_Tx_0_235</twSrc><twDest BELType="FF">usr/TX_O_0_235</twDest><twTotPathDel>0.113</twTotPathDel><twClkSkew dest = "0.434" src = "0.399">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/reg_Tx_0_235</twSrc><twDest BELType='FF'>usr/TX_O_0_235</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X75Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/reg_Tx_0&lt;235&gt;</twComp><twBEL>usr/reg_Tx_0_235</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y88.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.104</twDelInfo><twComp>usr/reg_Tx_0&lt;235&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>usr/TX_O_0&lt;235&gt;</twComp><twBEL>usr/TX_O_0_235</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.104</twRouteDel><twTotDel>0.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_11 (SLICE_X97Y59.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.082</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_13</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_11</twDest><twTotPathDel>0.082</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_13</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X97Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X97Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txCommonFrame_from_scrambler&lt;39&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txCommonFrame_from_scrambler&lt;34&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txCommonFrame_from_scrambler&lt;39&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/TX_DATA_I[11]_feedbackRegister[13]_XOR_164_o1</twBEL><twBEL>usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_11</twBEL></twPathDel><twLogDel>0.016</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="167"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        &quot;usr_txpll_mmcm_inst_pll_clkout0_0&quot; TS_cdce_out0_n / 0.166666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="168" type="MINPERIOD" name="Trper_CLKA" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X4Y17.CLKARDCLKL" clockNet="FMC1_LA_P_0_OBUF"/><twPinLimit anchorID="169" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X4Y17.CLKBWRCLKL" clockNet="FMC1_LA_P_0_OBUF"/><twPinLimit anchorID="170" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="usr/txpll/mmcm_inst/pll/clkout1_buf/I0" logResource="usr/txpll/mmcm_inst/pll/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y7.I0" clockNet="usr/txpll/mmcm_inst/pll/clkout0"/></twPinLimitRpt></twConst><twConstRollupTable uID="5" anchorID="171"><twConstRollup name="TS_XPOINT1_CLK1_P" fullName="TS_XPOINT1_CLK1_P = PERIOD TIMEGRP &quot;XPOINT1_CLK1_P&quot; 25 ns HIGH 50%;" type="origin" depth="0" requirement="25.000" prefType="period" actual="1.700" actualRollup="4.244" errors="0" errorRollup="0" items="0" itemsRollup="2334"/><twConstRollup name="TS_XPOINT1_CLK1_N" fullName="TS_XPOINT1_CLK1_N = PERIOD TIMEGRP &quot;XPOINT1_CLK1_N&quot; TS_XPOINT1_CLK1_P PHASE         12.5 ns HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="4.244" actualRollup="N/A" errors="0" errorRollup="0" items="2334" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="7" anchorID="172"><twConstRollup name="TS_XPOINT1_CLK3_P" fullName="TS_XPOINT1_CLK3_P = PERIOD TIMEGRP &quot;XPOINT1_CLK3_P&quot; 25 ns HIGH 50%;" type="origin" depth="0" requirement="25.000" prefType="period" actual="10.000" actualRollup="32.632" errors="0" errorRollup="45" items="0" itemsRollup="9531"/><twConstRollup name="TS_XPOINT1_CLK3_N" fullName="TS_XPOINT1_CLK3_N = PERIOD TIMEGRP &quot;XPOINT1_CLK3_N&quot; TS_XPOINT1_CLK3_P PHASE         12.5 ns HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="10.000" actualRollup="32.632" errors="0" errorRollup="45" items="0" itemsRollup="9531"/><twConstRollup name="TS_usr_clkDiv_clkout1_0" fullName="TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1_0&quot;         TS_XPOINT1_CLK3_N / 8 HIGH 50%;" type="child" depth="2" requirement="3.125" prefType="period" actual="4.079" actualRollup="N/A" errors="45" errorRollup="0" items="9499" itemsRollup="0"/><twConstRollup name="TS_usr_clkDiv_clkout0_0" fullName="TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0_0&quot;         TS_XPOINT1_CLK3_N HIGH 50%;" type="child" depth="2" requirement="25.000" prefType="period" actual="1.429" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_usr_clkDiv_clkout2_0" fullName="TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2_0&quot;         TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;" type="child" depth="2" requirement="25.000" prefType="period" actual="18.680" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_usr_clkDiv_clkout1" fullName="TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1&quot; TS_XPOINT1_CLK3_P         / 8 HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="2.500" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_usr_clkDiv_clkout0" fullName="TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0&quot; TS_XPOINT1_CLK3_P         HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="1.429" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_usr_clkDiv_clkout2" fullName="TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2&quot; TS_XPOINT1_CLK3_P         PHASE 18.75 ns HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="1.429" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="9" anchorID="173"><twConstRollup name="TS_cdce_out0_p" fullName="TS_cdce_out0_p = PERIOD TIMEGRP &quot;CDCE_OUT0_P&quot; 4.1667 ns HIGH 50%;" type="origin" depth="0" requirement="4.167" prefType="period" actual="2.800" actualRollup="2.800" errors="0" errorRollup="0" items="0" itemsRollup="7903"/><twConstRollup name="TS_cdce_out0_n" fullName="TS_cdce_out0_n = PERIOD TIMEGRP &quot;CDCE_OUT0_N&quot; TS_cdce_out0_p PHASE 2.0833 ns         HIGH 50%;" type="child" depth="1" requirement="4.167" prefType="period" actual="2.800" actualRollup="0.882" errors="0" errorRollup="0" items="51" itemsRollup="7852"/><twConstRollup name="TS_usr_txpll_mmcm_inst_pll_clkout0_0" fullName="TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP         &quot;usr_txpll_mmcm_inst_pll_clkout0_0&quot; TS_cdce_out0_n / 0.166666667 HIGH         50%;" type="child" depth="2" requirement="25.000" prefType="period" actual="5.293" actualRollup="N/A" errors="0" errorRollup="0" items="7852" itemsRollup="0"/><twConstRollup name="TS_usr_txpll_mmcm_inst_pll_clkout0" fullName="TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP         &quot;usr_txpll_mmcm_inst_pll_clkout0&quot; TS_cdce_out0_p / 0.166666667 HIGH         50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="2.222" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="174">1</twUnmetConstCnt><twDataSheet anchorID="175" twNameLen="15"><twClk2SUList anchorID="176" twDestWidth="11"><twDest>CDCE_OUT0_N</twDest><twClk2SU><twSrc>CDCE_OUT0_N</twSrc><twRiseRise>5.293</twRiseRise></twClk2SU><twClk2SU><twSrc>CDCE_OUT0_P</twSrc><twRiseRise>5.293</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="177" twDestWidth="11"><twDest>CDCE_OUT0_P</twDest><twClk2SU><twSrc>CDCE_OUT0_N</twSrc><twRiseRise>5.293</twRiseRise></twClk2SU><twClk2SU><twSrc>CDCE_OUT0_P</twSrc><twRiseRise>5.293</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="178" twDestWidth="14"><twDest>XPOINT1_CLK1_N</twDest><twClk2SU><twSrc>XPOINT1_CLK1_N</twSrc><twRiseRise>4.244</twRiseRise></twClk2SU><twClk2SU><twSrc>XPOINT1_CLK1_P</twSrc><twRiseRise>4.244</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="179" twDestWidth="14"><twDest>XPOINT1_CLK1_P</twDest><twClk2SU><twSrc>XPOINT1_CLK1_N</twSrc><twRiseRise>4.244</twRiseRise></twClk2SU><twClk2SU><twSrc>XPOINT1_CLK1_P</twSrc><twRiseRise>4.244</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="180" twDestWidth="14"><twDest>XPOINT1_CLK3_N</twDest><twClk2SU><twSrc>XPOINT1_CLK3_N</twSrc><twRiseRise>4.079</twRiseRise></twClk2SU><twClk2SU><twSrc>XPOINT1_CLK3_P</twSrc><twRiseRise>4.079</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="181" twDestWidth="14"><twDest>XPOINT1_CLK3_P</twDest><twClk2SU><twSrc>XPOINT1_CLK3_N</twSrc><twRiseRise>4.079</twRiseRise></twClk2SU><twClk2SU><twSrc>XPOINT1_CLK3_P</twSrc><twRiseRise>4.079</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="182"><twErrCnt>45</twErrCnt><twScore>23470</twScore><twSetupScore>23470</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>19783</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>13007</twConnCnt></twConstCov><twStats anchorID="183"><twMinPer>18.680</twMinPer><twFootnote number="1" /><twMaxFreq>53.533</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Jul 15 13:09:35 2016 </twTimestamp></twFoot><twClientInfo anchorID="184"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 502 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
