
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.449638                       # Number of seconds simulated
sim_ticks                                449638190000                       # Number of ticks simulated
final_tick                               949638658000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 226816                       # Simulator instruction rate (inst/s)
host_op_rate                                   226816                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33994994                       # Simulator tick rate (ticks/s)
host_mem_usage                                2332164                       # Number of bytes of host memory used
host_seconds                                 13226.60                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        28352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     45623872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45652224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        28352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     44926464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44926464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       712873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              713316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        701976                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             701976                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        63055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    101467965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             101531020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        63055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            63055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        99916922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99916922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        99916922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        63055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    101467965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            201447942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      713316                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     701976                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    713316                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   701976                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   45652224                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                44926464                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             45652224                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             44926464                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               46365                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               47561                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               47447                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               45217                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               42543                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               41983                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               41543                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               43441                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               46032                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               47031                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              47143                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              45662                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              43123                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              42184                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              42216                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              43825                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               45399                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               46835                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               46729                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               44902                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               42482                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               41287                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               40691                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               42431                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               45474                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               46594                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              46418                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              45107                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              42926                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              41599                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              40877                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              42225                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  449624665500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                713316                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               701976                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  203683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  185677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  170390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  153556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    9610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   30253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   30518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   30521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   30521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   30521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   30521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   30521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   30521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   30521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  30521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  30521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  30521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  30521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  30521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  30521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       119097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    760.442329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   452.591316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   585.888304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65        20063     16.85%     16.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        11166      9.38%     26.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         6757      5.67%     31.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         5258      4.41%     36.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         2660      2.23%     38.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         2053      1.72%     40.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         1996      1.68%     41.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         3156      2.65%     44.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         1793      1.51%     46.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         2701      2.27%     48.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         3925      3.30%     51.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         5786      4.86%     56.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         1103      0.93%     57.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897          748      0.63%     58.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961          838      0.70%     58.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         2090      1.75%     60.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089          817      0.69%     61.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         1035      0.87%     62.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         1964      1.65%     63.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         9362      7.86%     71.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         5652      4.75%     76.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         5623      4.72%     81.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473         6142      5.16%     86.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537        15580     13.08%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          433      0.36%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665           44      0.04%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729           18      0.02%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793           84      0.07%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857           18      0.02%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921            8      0.01%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985           11      0.01%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049           43      0.04%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113           14      0.01%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177            6      0.01%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           10      0.01%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305           47      0.04%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369            7      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433            2      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497            1      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561            9      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625            3      0.00%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689            1      0.00%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753            3      0.00%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817            8      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881            2      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945            1      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009            1      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073            7      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137            2      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201            2      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265            2      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329            2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393            1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457            2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585            2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713            2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777            2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841            2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905            3      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097            3      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353            2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       119097                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  31054822500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             39161102500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 3566580000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                4539700000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     43535.86                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                   6364.22                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                54900.08                       # Average memory access latency
system.mem_ctrls.avgRdBW                       101.53                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        99.92                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               101.53                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                99.92                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.57                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.09                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.94                       # Average write queue length over time
system.mem_ctrls.readRowHits                   669208                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  626971                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.32                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     317690.39                       # Average gap between requests
system.membus.throughput                    201447942                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               50945                       # Transaction distribution
system.membus.trans_dist::ReadResp              50945                       # Transaction distribution
system.membus.trans_dist::Writeback            701976                       # Transaction distribution
system.membus.trans_dist::ReadExReq            662371                       # Transaction distribution
system.membus.trans_dist::ReadExResp           662371                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2128608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2128608                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     90578688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            90578688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               90578688                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          3515550000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3380017000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       226379286                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    171379845                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      5011293                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    163000975                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       132666071                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     81.389741                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         6535570                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          600                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            465102741                       # DTB read hits
system.switch_cpus.dtb.read_misses             144655                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        465247396                       # DTB read accesses
system.switch_cpus.dtb.write_hits           125083402                       # DTB write hits
system.switch_cpus.dtb.write_misses            145455                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       125228857                       # DTB write accesses
system.switch_cpus.dtb.data_hits            590186143                       # DTB hits
system.switch_cpus.dtb.data_misses             290110                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        590476253                       # DTB accesses
system.switch_cpus.itb.fetch_hits           260246364                       # ITB hits
system.switch_cpus.itb.fetch_misses              1106                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       260247470                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  525                       # Number of system calls
system.switch_cpus.numCycles                899276380                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    263130615                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2191085994                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           226379286                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    139201641                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             393855674                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        23318182                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      201375803                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          796                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         6614                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         260246364                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1875556                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    876623511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.499461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.327782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        482767837     55.07%     55.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         45036386      5.14%     60.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         51401043      5.86%     66.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         19667218      2.24%     68.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         32294908      3.68%     72.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         21256015      2.42%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         16014596      1.83%     76.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         12785479      1.46%     77.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        195400029     22.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    876623511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.251735                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.436499                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        304477300                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     163266447                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         328404870                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      62447688                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       18027205                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     45876984                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        226735                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2178891521                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        479394                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       18027205                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        309279865                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        42904124                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     13572360                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         385652237                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     107187719                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2168736531                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2244                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       47514290                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      56480519                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1806514008                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3177476880                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1798023982                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1379452898                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1686180541                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        120333391                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1089264                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       139949                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         234245277                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    474446868                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    127095503                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     25165078                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      8512225                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2122852116                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       278870                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2081416854                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1345584                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    120209551                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     72425289                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1559                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    876623511                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.374357                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.663305                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    124901840     14.25%     14.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    152962079     17.45%     31.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    221930450     25.32%     57.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    176687118     20.16%     77.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    102922028     11.74%     88.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     55125436      6.29%     95.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     30278803      3.45%     98.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      8981645      1.02%     99.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2834112      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    876623511                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1188131      3.11%      3.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          1488      0.00%      3.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     15839395     41.42%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       17319232     45.29%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3893430     10.18%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          232      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     963134028     46.27%     46.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1461863      0.07%     46.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     46.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    266951209     12.83%     59.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     15359538      0.74%     59.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     11343754      0.55%     60.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    230032373     11.05%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          114      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    467466121     22.46%     93.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    125667622      6.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2081416854                       # Type of FU issued
system.switch_cpus.iq.rate                   2.314546                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            38241676                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018373                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3423115124                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1371296958                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1259285762                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1655929353                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    872055092                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    808754399                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1277441472                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       842216826                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     29815033                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     32120384                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        31269                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        11519                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      4844645                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       135064                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       248370                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       18027205                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         6150582                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1076990                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2140571688                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      6591293                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     474446868                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    127095503                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       139940                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         447161                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         46658                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        11519                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2021465                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2837871                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4859336                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2075477440                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     465247531                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5939412                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              17440702                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            590476390                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        208487033                       # Number of branches executed
system.switch_cpus.iew.exec_stores          125228859                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.307942                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2070936541                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2068040161                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1441860508                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1967901982                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.299671                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.732689                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    123299021                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       277311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4784588                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    858596306                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.349312                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.522988                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    212126391     24.71%     24.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    222654324     25.93%     50.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    157465702     18.34%     68.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     66814704      7.78%     76.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     42932382      5.00%     81.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     30798992      3.59%     85.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     19056806      2.22%     87.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     14960318      1.74%     89.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     91786687     10.69%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    858596306                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2017110886                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2017110886                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              564577318                       # Number of memory references committed
system.switch_cpus.commit.loads             442326460                       # Number of loads committed
system.switch_cpus.commit.membars              138393                       # Number of memory barriers committed
system.switch_cpus.commit.branches          197944349                       # Number of branches committed
system.switch_cpus.commit.fp_insts          791595074                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1461337968                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      6376513                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      91786687                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2907115097                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4298911286                       # The number of ROB writes
system.switch_cpus.timesIdled                  198691                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                22652869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.449638                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.449638                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.224010                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.224010                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2022178056                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       993656015                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1048233948                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        749931943                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1225182                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         276900                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               267                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               266                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008148                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008118                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 1899276706                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         727928.999632                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          727928.999632                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    713336                       # number of replacements
system.l2.tags.tagsinuse                 32082.435623                       # Cycle average of tags in use
system.l2.tags.total_refs                     2796401                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    745813                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.749467                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    21130.323162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    52.367155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 10826.182019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         73.563288                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.644846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.330389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979078                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data      2015629                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2015629                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1464299                       # number of Writeback hits
system.l2.Writeback_hits::total               1464299                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       255384                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                255384                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data       2271013                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2271013                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data      2271013                       # number of overall hits
system.l2.overall_hits::total                 2271013                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          443                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        50502                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 50945                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       662371                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              662371                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          443                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       712873                       # number of demand (read+write) misses
system.l2.demand_misses::total                 713316                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          443                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       712873                       # number of overall misses
system.l2.overall_misses::total                713316                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     36139500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   3675375250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3711514750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  59539947750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   59539947750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     36139500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  63215323000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63251462500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     36139500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  63215323000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63251462500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      2066131                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2066574                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1464299                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1464299                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       917755                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            917755                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          443                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2983886                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2984329                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          443                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2983886                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2984329                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.024443                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.024652                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.721730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.721730                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.238908                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.239021                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.238908                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.239021                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81579.006772                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 72776.825670                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 72853.366376                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 89889.122184                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89889.122184                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81579.006772                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 88676.837249                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88672.429190                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81579.006772                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 88676.837249                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88672.429190                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               701976                       # number of writebacks
system.l2.writebacks::total                    701976                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          443                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        50502                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            50945                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       662371                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         662371                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       712873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            713316                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       712873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           713316                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     31059500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   3095539750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3126599250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  51938197250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  51938197250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     31059500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  55033737000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55064796500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     31059500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  55033737000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55064796500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.024443                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.024652                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.721730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.721730                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.238908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.239021                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.238908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.239021                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70111.738149                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 61295.389292                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 61372.053195                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78412.547122                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78412.547122                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70111.738149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 77199.917797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77195.515732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70111.738149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 77199.917797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77195.515732                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   633202869                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2066574                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2066574                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1464299                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           917755                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          917755                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7432071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7432957                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    284683840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          284712192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             284712192                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         3688613000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            768000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4645755000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1899277307                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 6784622.554526                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  6784622.554526                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements               279                       # number of replacements
system.cpu.icache.tags.tagsinuse           880.207454                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1260134785                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1204                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1046623.575581                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   271.167556                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   609.039898                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.264812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.594766                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.859578                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    260245715                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       260245715                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    260245715                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        260245715                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    260245715                       # number of overall hits
system.cpu.icache.overall_hits::total       260245715                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          644                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           644                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          644                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            644                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          644                       # number of overall misses
system.cpu.icache.overall_misses::total           644                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     49893500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49893500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     49893500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49893500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     49893500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49893500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    260246359                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    260246359                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    260246359                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    260246359                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    260246359                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    260246359                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 77474.378882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77474.378882                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 77474.378882                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77474.378882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 77474.378882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77474.378882                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1426                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    95.066667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          201                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          201                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          201                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          201                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          201                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          201                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          443                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     36590000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36590000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     36590000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36590000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     36590000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36590000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 82595.936795                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82595.936795                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 82595.936795                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82595.936795                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 82595.936795                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82595.936795                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           78                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            3                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.076172                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.002930                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         1899277315                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 12741427.085606                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  12741427.085606                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           2983886                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1021                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           549979671                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2984907                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            184.253537                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1015.421120                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     5.578880                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.991622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.005448                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997070                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    429051837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       429051837                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    116521904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      116521904                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       138173                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       138173                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       138393                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       138393                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    545573741                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        545573741                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    545573741                       # number of overall hits
system.cpu.dcache.overall_hits::total       545573741                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      5926681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5926681                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      5590558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5590558                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          220                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          220                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     11517239                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11517239                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     11517239                       # number of overall misses
system.cpu.dcache.overall_misses::total      11517239                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  38098477500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  38098477500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 386083304738                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 386083304738                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      2405000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2405000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 424181782238                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 424181782238                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 424181782238                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 424181782238                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    434978518                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    434978518                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    122112462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    122112462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       138393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       138393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       138393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       138393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    557090980                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    557090980                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    557090980                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    557090980                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.013625                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013625                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.045782                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045782                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.001590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.020674                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020674                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.020674                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020674                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  6428.298992                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  6428.298992                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 69059.887177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69059.887177                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 10931.818182                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10931.818182                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 36830.162354                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36830.162354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 36830.162354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36830.162354                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     25754597                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3839                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            233235                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              39                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   110.423380                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    98.435897                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1464299                       # number of writebacks
system.cpu.dcache.writebacks::total           1464299                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3860664                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3860664                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      4672803                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4672803                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          106                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      8533467                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      8533467                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      8533467                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      8533467                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2066017                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2066017                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       917755                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       917755                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          114                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2983772                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2983772                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2983772                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2983772                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  10120404500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10120404500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  60984090470                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  60984090470                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1430500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1430500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  71104494970                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  71104494970                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  71104494970                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  71104494970                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004750                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004750                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.007516                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007516                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005356                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005356                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005356                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005356                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  4898.509790                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  4898.509790                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 66449.205365                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66449.205365                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 12548.245614                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12548.245614                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 23830.404927                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23830.404927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 23830.404927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23830.404927                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
