m255
K3
13
cModel Technology
Z0 d/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim
vabsolute
IZ__X4E[[B<k1kgN`GBRTj2
V[F1OD3]3obZ>4L`XOgO2c2
Z1 d/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim
w1732730850
8/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/absolute.v
F/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/absolute.v
L0 1
Z2 OV;L;10.1d;51
r1
31
Z3 o-vlog01compat -work work -O0
Z4 !s92 -vlog01compat -work work +incdir+/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem -O0
!i10b 1
!s100 kd8<l^YW;@9C>[=l26DJW0
!s85 0
!s108 1733773554.809654
!s107 /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/absolute.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem|/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/absolute.v|
!s101 -O0
vabsolute_layer
IgW>NMaUGe@WbfzVNjXbYI3
VlTWa`OldL4HZ@;XgcX8hO2
R1
w1732736761
8/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/absolute_layer.v
F/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/absolute_layer.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 mCXk5C2NdC<CgSN6?`3QI2
!s85 0
!s108 1733773554.797489
!s107 /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/absolute_layer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem|/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/absolute_layer.v|
!s101 -O0
vadder
IaeI3@TmdHODhjBIba4j^Z1
V9c7IP3h]NUMJTXQXf6`Th3
R1
w1732730912
8/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/adder.v
F/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/adder.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 ?XTWOYQP18_?EYG0HQ<180
!s85 0
!s108 1733773554.784383
!s107 /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem|/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/adder.v|
!s101 -O0
vdiference
IHX=06oMi?nCNWA;5nKVKT1
VEN<Q:K7P6WTQJKGV]CO?G0
R1
w1732736812
8/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/diference.v
F/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/diference.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 FC7kKZH^B<Mo9m^WIKfoc2
!s85 0
!s108 1733773554.771676
!s107 /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/diference.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem|/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/diference.v|
!s101 -O0
vdiferences_layer
IeFL<7?^KT:MiKAOTj^hB^3
VPQioACb<:5AlGB@j<djce1
R1
w1732736749
8/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/diferences_layer.v
F/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/diferences_layer.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 aiQKgM^]2?;<ad=62ikZW3
!s85 0
!s108 1733773554.758610
!s107 /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/diferences_layer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem|/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/diferences_layer.v|
!s101 -O0
vmemory
I:hUc2m30X5NRN56WMCP;G0
VhB[i5:4aAoHNgc;Ujg<Ig1
R1
w1733770608
8/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v
F/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v
L0 4
R2
r1
31
R3
R4
!i10b 1
!s100 Ph>oW4hNmMBej5E[Z;a1C3
!s85 0
!s108 1733773554.833034
!s107 /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem|/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v|
!s101 -O0
vSAD_module_reg
IcbNG8E@;z`9aQA^LOUPUd0
V1hN@5i5RSi;;UDaJ8mO?b3
R1
w1733163555
8/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_module_reg.v
F/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_module_reg.v
L0 1
R2
r1
31
R3
R4
n@s@a@d_module_reg
!i10b 1
!s100 MfUl:g5G1DA3HiP^KgG5_0
!s85 0
!s108 1733773554.745380
!s107 /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_module_reg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem|/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_module_reg.v|
!s101 -O0
vSAD_reg_mem
I7;m;57UZe<<@fMOIf6PLo3
VY;QY]mV3aabbHE[mfk8^z1
R1
w1733771706
8/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v
F/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v
L0 1
R2
r1
31
R3
R4
n@s@a@d_reg_mem
!i10b 1
!s100 7m=QUS>2MJ>0BAfVPX@US0
!s85 0
!s108 1733773554.821379
!s107 /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem|/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v|
!s101 -O0
vsum_tree
I5QX2jHX5jzB>8>Cd[WQ_:2
VoW=O:WELob5hEk9CHSjHh3
R1
w1732730986
8/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/sum_tree.v
F/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/sum_tree.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 3YJ5nnQENSUi^Ea1YzjzN2
!s85 0
!s108 1733773554.732610
!s107 /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/sum_tree.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem|/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/sum_tree.v|
!s101 -O0
vtb_sad
!i10b 1
!s100 DfHh:jD2z1MZ@TfPLCgP82
I6i4]UPK]iXFeEhdb6nFYW3
VWkQzHThVV[`jF^cLMU<Q52
R1
w1733772082
8/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/tb_sad.v
F/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/tb_sad.v
L0 13
R2
r1
!s85 0
31
!s108 1733773554.845157
!s107 /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/tb_sad.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem|/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/tb_sad.v|
!s101 -O0
R3
R4
