Analysis & Synthesis report for dsi_controller_test
Sun Mar 31 22:49:39 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|state_current
 12. State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|state_current
 13. State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|state_current
 14. State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|state_current
 15. State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|state_current
 16. State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|state_current
 17. State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|state_current
 18. State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|state_current
 19. State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|state_current
 20. State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|state_current
 21. State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|state_current
 22. State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|state_current
 23. State Machine - |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|packet_state
 24. State Machine - |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|state
 25. State Machine - |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state
 26. State Machine - |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state
 27. State Machine - |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|state
 28. State Machine - |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|state
 29. State Machine - |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 30. Registers Protected by Synthesis
 31. Logic Cells Representing Combinational Loops
 32. Registers Removed During Synthesis
 33. Removed Registers Triggering Further Register Optimizations
 34. General Register Statistics
 35. Inverted Register Statistics
 36. Multiplexer Restructuring Statistics (Restructuring Performed)
 37. Source assignments for top_level_system_altpll_0:altpll_0
 38. Source assignments for top_level_system_altpll_0:altpll_0|top_level_system_altpll_0_stdsync_sv6:stdsync2|top_level_system_altpll_0_dffpipe_l2c:dffpipe3
 39. Source assignments for avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|altsyncram_fuc1:FIFOram
 40. Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component
 41. Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated
 42. Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|a_graycounter_sh6:rdptr_g1p
 43. Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|a_graycounter_ovb:wrptr_g1p
 44. Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|altsyncram_n261:fifo_ram
 45. Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_pe9:rs_brp
 46. Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_pe9:rs_bwp
 47. Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 48. Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13
 49. Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_3dc:wraclr
 50. Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_pe9:ws_brp
 51. Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_pe9:ws_bwp
 52. Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 53. Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18
 54. Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|altsyncram_fuc1:FIFOram
 55. Source assignments for dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component|scfifo_itf1:auto_generated|a_dpfifo_1o71:dpfifo|altsyncram_ruc1:FIFOram
 56. Source assignments for dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|altsyncram_puc1:FIFOram
 57. Source assignments for dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|altsyncram_puc1:FIFOram
 58. Source assignments for dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|altsyncram_puc1:FIFOram
 59. Source assignments for dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out
 60. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 61. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 62. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 63. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 64. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 65. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 66. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 67. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 68. Source assignments for dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[0].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out
 69. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 70. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 71. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 72. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 73. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 74. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 75. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 76. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 77. Source assignments for dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[1].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out
 78. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 79. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 80. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 81. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 82. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 83. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 84. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 85. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 86. Source assignments for dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[2].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out
 87. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 88. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 89. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 90. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 91. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 92. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 93. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 94. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 95. Source assignments for dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[3].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out
 96. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 97. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 98. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 99. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
100. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
101. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
102. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
103. Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
104. Source assignments for top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
105. Source assignments for top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_r:the_top_level_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
106. Source assignments for top_level_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d8f1:auto_generated
107. Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_demux:cmd_demux
108. Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
109. Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux:rsp_demux
110. Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux:rsp_demux_001
111. Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux:rsp_demux_002
112. Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux:rsp_demux_003
113. Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004
114. Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005
115. Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux_004:rsp_demux_006
116. Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
117. Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
118. Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
119. Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
120. Source assignments for altera_reset_controller:rst_controller
121. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
122. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
123. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
124. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
125. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
126. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
127. Parameter Settings for User Entity Instance: top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0
128. Parameter Settings for User Entity Instance: avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0
129. Parameter Settings for User Entity Instance: avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component
130. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0
131. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|avalon_mm_manager:avalon_mm_manager_0
132. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_assembler_enable
133. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_lanes_enable
134. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_clk_enable
135. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_send_cmd
136. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_lanes_number
137. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_cmd_packet
138. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_clk_ready
139. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_lanes_ready
140. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_lanes_active
141. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_pix_underflow
142. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_tlpx_timeout
143. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_hs_prepare_timeout
144. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_hs_exit_timeout
145. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_hs_go_timeout
146. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_hs_trail_timeout
147. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0
148. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0
149. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component
150. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0
151. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux
152. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux|scfifo:scfifo_component
153. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32
154. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component
155. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst
156. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component
157. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst
158. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst|scfifo:scfifo_component
159. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst
160. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst|scfifo:scfifo_component
161. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane
162. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|dsi_hs_lane:dsi_hs_lane_0
163. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane
164. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|dsi_hs_lane:dsi_hs_lane_0
165. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane
166. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|dsi_hs_lane:dsi_hs_lane_0
167. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane
168. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|dsi_hs_lane:dsi_hs_lane_0
169. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk
170. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0
171. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst
172. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
173. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
174. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
175. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
176. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst
177. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
178. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
179. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
180. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
181. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst
182. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
183. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
184. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
185. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
186. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst
187. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
188. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
189. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
190. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
191. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst
192. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
193. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
194. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
195. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
196. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst
197. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
198. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
199. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
200. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
201. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst
202. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
203. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
204. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
205. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
206. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst
207. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
208. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
209. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
210. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
211. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst
212. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
213. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
214. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
215. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
216. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst
217. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
218. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
219. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
220. Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
221. Parameter Settings for User Entity Instance: top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo
222. Parameter Settings for User Entity Instance: top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_r:the_top_level_system_jtag_uart_0_scfifo_r|scfifo:rfifo
223. Parameter Settings for User Entity Instance: top_level_system_onchip_memory2_0:onchip_memory2_0
224. Parameter Settings for User Entity Instance: top_level_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
225. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
226. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
227. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
228. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator
229. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_vip_cl_tpg_0_control_translator
230. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
231. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
232. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
233. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
234. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
235. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
236. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
237. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
238. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
239. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dsi_tx_controller_0_avl_mm_agent
240. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dsi_tx_controller_0_avl_mm_agent|altera_merlin_burst_uncompressor:uncompressor
241. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo
242. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_vip_cl_tpg_0_control_agent
243. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_vip_cl_tpg_0_control_agent|altera_merlin_burst_uncompressor:uncompressor
244. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo
245. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
246. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
247. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
248. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
249. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
250. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
251. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
252. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
253. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
254. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo
255. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
256. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
257. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
258. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router:router|top_level_system_mm_interconnect_0_router_default_decode:the_default_decode
259. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_001:router_001|top_level_system_mm_interconnect_0_router_001_default_decode:the_default_decode
260. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_002|top_level_system_mm_interconnect_0_router_002_default_decode:the_default_decode
261. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_003|top_level_system_mm_interconnect_0_router_002_default_decode:the_default_decode
262. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_004|top_level_system_mm_interconnect_0_router_002_default_decode:the_default_decode
263. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_005|top_level_system_mm_interconnect_0_router_002_default_decode:the_default_decode
264. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_006:router_006|top_level_system_mm_interconnect_0_router_006_default_decode:the_default_decode
265. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_007|top_level_system_mm_interconnect_0_router_002_default_decode:the_default_decode
266. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_006:router_008|top_level_system_mm_interconnect_0_router_006_default_decode:the_default_decode
267. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
268. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
269. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
270. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
271. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb
272. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
273. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
274. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
275. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
276. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
277. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
278. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
279. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
280. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
281. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
282. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
283. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
284. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
285. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
286. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
287. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
288. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
289. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
290. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
291. Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
292. Parameter Settings for User Entity Instance: top_level_system_avalon_st_adapter:avalon_st_adapter
293. Parameter Settings for User Entity Instance: top_level_system_avalon_st_adapter:avalon_st_adapter|top_level_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|top_level_system_avalon_st_adapter_timing_adapter_0_fifo:top_level_system_avalon_st_adapter_timing_adapter_0_fifo
294. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
295. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
296. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
297. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
298. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
299. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
300. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002
301. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
302. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
303. scfifo Parameter Settings by Entity Instance
304. dcfifo Parameter Settings by Entity Instance
305. altsyncram Parameter Settings by Entity Instance
306. Port Connectivity Checks: "altera_reset_controller:rst_controller_002"
307. Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
308. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
309. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
310. Port Connectivity Checks: "altera_reset_controller:rst_controller"
311. Port Connectivity Checks: "top_level_system_avalon_st_adapter:avalon_st_adapter|top_level_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|top_level_system_avalon_st_adapter_timing_adapter_0_fifo:top_level_system_avalon_st_adapter_timing_adapter_0_fifo"
312. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
313. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
314. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
315. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
316. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
317. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_006:router_006|top_level_system_mm_interconnect_0_router_006_default_decode:the_default_decode"
318. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_002|top_level_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
319. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_001:router_001|top_level_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
320. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router:router|top_level_system_mm_interconnect_0_router_default_decode:the_default_decode"
321. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
322. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
323. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo"
324. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
325. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
326. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
327. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
328. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
329. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
330. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo"
331. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_vip_cl_tpg_0_control_agent"
332. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo"
333. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dsi_tx_controller_0_avl_mm_agent"
334. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
335. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
336. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
337. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
338. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
339. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
340. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
341. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
342. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_vip_cl_tpg_0_control_translator"
343. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator"
344. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
345. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
346. Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
347. Port Connectivity Checks: "top_level_system_onchip_memory2_0:onchip_memory2_0"
348. Port Connectivity Checks: "top_level_system_nios2_gen2_0:nios2_gen2_0"
349. Port Connectivity Checks: "top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic"
350. Port Connectivity Checks: "top_level_system_jtag_uart_0:jtag_uart_0"
351. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n"
352. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p"
353. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n"
354. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p"
355. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n"
356. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p"
357. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n"
358. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p"
359. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n"
360. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p"
361. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0"
362. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk"
363. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|dsi_hs_lane:dsi_hs_lane_0"
364. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0"
365. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst"
366. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst"
367. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst"
368. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32"
369. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux"
370. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0"
371. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0"
372. Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|avalon_mm_manager:avalon_mm_manager_0"
373. Port Connectivity Checks: "avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0"
374. Port Connectivity Checks: "top_level_system_altpll_0:altpll_0|top_level_system_altpll_0_altpll_m2t2:sd1"
375. Port Connectivity Checks: "top_level_system_altpll_0:altpll_0"
376. Port Connectivity Checks: "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave"
377. Port Connectivity Checks: "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out"
378. Post-Synthesis Netlist Statistics for Top Partition
379. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
380. Elapsed Time Per Partition
381. Analysis & Synthesis Messages
382. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 31 22:49:39 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; dsi_controller_test                         ;
; Top-level Entity Name              ; top_level_system                            ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7,633                                       ;
;     Total combinational functions  ; 5,973                                       ;
;     Dedicated logic registers      ; 4,270                                       ;
; Total registers                    ; 4280                                        ;
; Total pins                         ; 23                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,146,408                                   ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                               ;
+------------------------------------------------------------------+--------------------+---------------------+
; Option                                                           ; Setting            ; Default Value       ;
+------------------------------------------------------------------+--------------------+---------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                     ;
; Top-level entity name                                            ; top_level_system   ; dsi_controller_test ;
; Family name                                                      ; MAX 10             ; Cyclone V           ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                     ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                     ;
; Resynthesis Optimization Effort                                  ; Normal             ;                     ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                     ;
; Use Generated Physical Constraints File                          ; On                 ;                     ;
; Use smart compilation                                            ; Off                ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                  ;
; Enable compact report table                                      ; Off                ; Off                 ;
; Restructure Multiplexers                                         ; Auto               ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                 ;
; Preserve fewer node names                                        ; On                 ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable              ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                         ; Auto               ; Auto                ;
; Safe State Machine                                               ; Off                ; Off                 ;
; Extract Verilog State Machines                                   ; On                 ; On                  ;
; Extract VHDL State Machines                                      ; On                 ; On                  ;
; Ignore Verilog initial constructs                                ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                  ;
; Parallel Synthesis                                               ; On                 ; On                  ;
; DSP Block Balancing                                              ; Auto               ; Auto                ;
; NOT Gate Push-Back                                               ; On                 ; On                  ;
; Power-Up Don't Care                                              ; On                 ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                 ;
; Remove Duplicate Registers                                       ; On                 ; On                  ;
; Ignore CARRY Buffers                                             ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                ; Off                 ;
; Ignore SOFT Buffers                                              ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                 ;
; Optimization Technique                                           ; Balanced           ; Balanced            ;
; Carry Chain Length                                               ; 70                 ; 70                  ;
; Auto Carry Chains                                                ; On                 ; On                  ;
; Auto Open-Drain Pins                                             ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                 ;
; Auto ROM Replacement                                             ; On                 ; On                  ;
; Auto RAM Replacement                                             ; On                 ; On                  ;
; Auto DSP Block Replacement                                       ; On                 ; On                  ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                 ; On                  ;
; Strict RAM Replacement                                           ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                 ;
; Auto RAM Block Balancing                                         ; On                 ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                 ;
; Auto Resource Sharing                                            ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                 ;
; Timing-Driven Synthesis                                          ; On                 ; On                  ;
; Report Parameter Settings                                        ; On                 ; On                  ;
; Report Source Assignments                                        ; On                 ; On                  ;
; Report Connectivity Checks                                       ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                 ;
; Synchronization Register Chain Length                            ; 2                  ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation  ;
; HDL message level                                                ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                 ;
; Clock MUX Protection                                             ; On                 ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                 ;
; Block Design Naming                                              ; Auto               ; Auto                ;
; SDC constraint protection                                        ; Off                ; Off                 ;
; Synthesis Effort                                                 ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                  ;
+------------------------------------------------------------------+--------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; File Name with User-Entered Path                                                                                                     ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                   ; Library          ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; top_level_system/synthesis/top_level_system.v                                                                                        ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/top_level_system.v                                                                                        ; top_level_system ;
; top_level_system/synthesis/submodules/altera_reset_controller.v                                                                      ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_reset_controller.v                                                                      ; top_level_system ;
; top_level_system/synthesis/submodules/altera_reset_synchronizer.v                                                                    ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_reset_synchronizer.v                                                                    ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_avalon_st_adapter.v                                                           ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_avalon_st_adapter.v                                                           ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_avalon_st_adapter_timing_adapter_0.sv                                         ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_avalon_st_adapter_timing_adapter_0.sv                                         ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_avalon_st_adapter_timing_adapter_0_fifo.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_avalon_st_adapter_timing_adapter_0_fifo.sv                                    ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_irq_mapper.sv                                                                 ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_irq_mapper.sv                                                                 ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v                                                           ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v                                                           ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_avalon_st_adapter.v                                         ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_avalon_st_adapter.v                                         ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                        ; top_level_system ;
; top_level_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                                     ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                                     ; top_level_system ;
; top_level_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                                               ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                                               ; top_level_system ;
; top_level_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                                                ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                                                ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_mux_001.sv                                              ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_mux_001.sv                                              ; top_level_system ;
; top_level_system/synthesis/submodules/altera_merlin_arbitrator.sv                                                                    ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_arbitrator.sv                                                                    ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_mux.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_mux.sv                                                  ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_demux_005.sv                                            ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_demux_005.sv                                            ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_demux_004.sv                                            ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_demux_004.sv                                            ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_demux.sv                                                ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_demux.sv                                                ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_cmd_mux_004.sv                                              ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_cmd_mux_004.sv                                              ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_cmd_mux.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_cmd_mux.sv                                                  ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_cmd_demux_001.sv                                            ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_cmd_demux_001.sv                                            ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_cmd_demux.sv                                                ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_cmd_demux.sv                                                ; top_level_system ;
; top_level_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                               ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                               ; top_level_system ;
; top_level_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                                        ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                                        ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_006.sv                                               ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_006.sv                                               ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_002.sv                                               ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_002.sv                                               ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_001.sv                                               ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_001.sv                                               ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router.sv                                                   ; top_level_system ;
; top_level_system/synthesis/submodules/altera_merlin_slave_agent.sv                                                                   ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_slave_agent.sv                                                                   ; top_level_system ;
; top_level_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                                            ; top_level_system ;
; top_level_system/synthesis/submodules/altera_merlin_master_agent.sv                                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_master_agent.sv                                                                  ; top_level_system ;
; top_level_system/synthesis/submodules/altera_merlin_slave_translator.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_slave_translator.sv                                                              ; top_level_system ;
; top_level_system/synthesis/submodules/altera_merlin_master_translator.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_master_translator.sv                                                             ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_sysid_qsys_0.v                                                                ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_sysid_qsys_0.v                                                                ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_onchip_memory2_0.v                                                            ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_onchip_memory2_0.v                                                            ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0.v                                                                ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0.v                                                                ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v                                                            ; yes             ; Encrypted User Verilog HDL File              ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v                                                            ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk.v                                         ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk.v                                         ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_debug_slave_tck.v                                            ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_debug_slave_tck.v                                            ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper.v                                        ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper.v                                        ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_mult_cell.v                                                  ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_mult_cell.v                                                  ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_test_bench.v                                                 ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_test_bench.v                                                 ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_jtag_uart_0.v                                                                 ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_jtag_uart_0.v                                                                 ; top_level_system ;
; top_level_system/synthesis/submodules/dphy_tx_hs_lane.sv                                                                             ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dphy_tx_hs_lane.sv                                                                             ; top_level_system ;
; top_level_system/synthesis/submodules/dphy_tx_lane_full.sv                                                                           ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dphy_tx_lane_full.sv                                                                           ; top_level_system ;
; top_level_system/synthesis/submodules/dphy_tx_lanes_controller.sv                                                                    ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dphy_tx_lanes_controller.sv                                                                    ; top_level_system ;
; top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v                                                                     ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v                                                                     ; top_level_system ;
; top_level_system/synthesis/submodules/dsi_tx_pixel_buffer.v                                                                          ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_pixel_buffer.v                                                                          ; top_level_system ;
; top_level_system/synthesis/submodules/dsi_tx_regs.v                                                                                  ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_regs.v                                                                                  ; top_level_system ;
; top_level_system/synthesis/submodules/dsi_tx_top.v                                                                                   ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_top.v                                                                                   ; top_level_system ;
; top_level_system/synthesis/submodules/fifo_to_lane_bridge.sv                                                                         ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/fifo_to_lane_bridge.sv                                                                         ; top_level_system ;
; top_level_system/synthesis/submodules/altera_gpio_lite.sv                                                                            ; yes             ; User SystemVerilog HDL File                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_gpio_lite.sv                                                                            ; top_level_system ;
; top_level_system/synthesis/submodules/gpio.v                                                                                         ; yes             ; User Wizard-Generated File                   ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/gpio.v                                                                                         ; top_level_system ;
; top_level_system/synthesis/submodules/lvds_soft.v                                                                                    ; yes             ; User Wizard-Generated File                   ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/lvds_soft.v                                                                                    ; top_level_system ;
; top_level_system/synthesis/submodules/lvds_soft_0002.v                                                                               ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/lvds_soft_0002.v                                                                               ; top_level_system ;
; top_level_system/synthesis/submodules/altera_generic_fifo.v                                                                          ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v                                                                          ; top_level_system ;
; top_level_system/synthesis/submodules/avalon_mm_manager.v                                                                            ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/avalon_mm_manager.v                                                                            ; top_level_system ;
; top_level_system/synthesis/submodules/crc_modules.v                                                                                  ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/crc_modules.v                                                                                  ; top_level_system ;
; top_level_system/synthesis/submodules/sync_2ff.v                                                                                     ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/sync_2ff.v                                                                                     ; top_level_system ;
; top_level_system/synthesis/submodules/avalon_st_video_2_avalon_st.v                                                                  ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/avalon_st_video_2_avalon_st.v                                                                  ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_altpll_0.v                                                                    ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_altpll_0.v                                                                    ; top_level_system ;
; top_level_system/synthesis/submodules/top_level_system_alt_vip_cl_tpg_0.v                                                            ; yes             ; User Verilog HDL File                        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_alt_vip_cl_tpg_0.v                                                            ; top_level_system ;
; top_level_system/synthesis/submodules/common/alt_vip_common_pkg.sv                                                                   ; yes             ; Encrypted User SystemVerilog HDL File        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/common/alt_vip_common_pkg.sv                                                                   ; top_level_system ;
; top_level_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv       ; yes             ; Encrypted User SystemVerilog HDL File        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv       ; top_level_system ;
; top_level_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv       ; yes             ; Encrypted User SystemVerilog HDL File        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv       ; top_level_system ;
; top_level_system/synthesis/submodules/src_hdl/alt_vip_control_slave.sv                                                               ; yes             ; Encrypted User SystemVerilog HDL File        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_control_slave.sv                                                               ; top_level_system ;
; top_level_system/synthesis/submodules/src_hdl/alt_vip_tpg_scheduler.sv                                                               ; yes             ; Encrypted User SystemVerilog HDL File        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_tpg_scheduler.sv                                                               ; top_level_system ;
; top_level_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv    ; yes             ; Encrypted User SystemVerilog HDL File        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv    ; top_level_system ;
; top_level_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv        ; yes             ; Encrypted User SystemVerilog HDL File        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv        ; top_level_system ;
; top_level_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv       ; yes             ; Encrypted User SystemVerilog HDL File        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv       ; top_level_system ;
; top_level_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv ; yes             ; Encrypted User SystemVerilog HDL File        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv ; top_level_system ;
; top_level_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv                           ; yes             ; Encrypted User SystemVerilog HDL File        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv                           ; top_level_system ;
; top_level_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv                                                         ; yes             ; Encrypted User SystemVerilog HDL File        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv                                                         ; top_level_system ;
; top_level_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv                                                                ; yes             ; Encrypted User SystemVerilog HDL File        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv                                                                ; top_level_system ;
; scfifo.tdf                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                              ;                  ;
; a_regfifo.inc                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                           ;                  ;
; a_dpfifo.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                            ;                  ;
; a_i2fifo.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                            ;                  ;
; a_fffifo.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                            ;                  ;
; a_f2fifo.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                            ;                  ;
; aglobal180.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                                                                                          ;                  ;
; db/scfifo_ctf1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/scfifo_ctf1.tdf                                                                                                                   ;                  ;
; db/a_dpfifo_rn71.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_rn71.tdf                                                                                                                 ;                  ;
; db/altsyncram_fuc1.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_fuc1.tdf                                                                                                               ;                  ;
; db/cmpr_578.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cmpr_578.tdf                                                                                                                      ;                  ;
; db/cntr_i2b.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cntr_i2b.tdf                                                                                                                      ;                  ;
; db/cntr_v27.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cntr_v27.tdf                                                                                                                      ;                  ;
; db/cntr_j2b.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cntr_j2b.tdf                                                                                                                      ;                  ;
; dcfifo.tdf                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                                              ;                  ;
; lpm_counter.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                         ;                  ;
; lpm_add_sub.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                         ;                  ;
; altdpram.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                                            ;                  ;
; a_graycounter.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                                       ;                  ;
; a_fefifo.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                                            ;                  ;
; a_gray2bin.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                                          ;                  ;
; dffpipe.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc                                                                                                                             ;                  ;
; alt_sync_fifo.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                                       ;                  ;
; lpm_compare.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                         ;                  ;
; altsyncram_fifo.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                                     ;                  ;
; db/dcfifo_qts1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dcfifo_qts1.tdf                                                                                                                   ;                  ;
; db/a_gray2bin_tsa.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_gray2bin_tsa.tdf                                                                                                                ;                  ;
; db/a_graycounter_sh6.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_graycounter_sh6.tdf                                                                                                             ;                  ;
; db/a_graycounter_ovb.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_graycounter_ovb.tdf                                                                                                             ;                  ;
; db/altsyncram_n261.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_n261.tdf                                                                                                               ;                  ;
; db/dffpipe_pe9.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dffpipe_pe9.tdf                                                                                                                   ;                  ;
; db/alt_synch_pipe_9pl.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/alt_synch_pipe_9pl.tdf                                                                                                            ;                  ;
; db/dffpipe_qe9.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dffpipe_qe9.tdf                                                                                                                   ;                  ;
; db/dffpipe_3dc.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dffpipe_3dc.tdf                                                                                                                   ;                  ;
; db/alt_synch_pipe_apl.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/alt_synch_pipe_apl.tdf                                                                                                            ;                  ;
; db/dffpipe_re9.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dffpipe_re9.tdf                                                                                                                   ;                  ;
; db/cmpr_ei5.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cmpr_ei5.tdf                                                                                                                      ;                  ;
; db/scfifo_itf1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/scfifo_itf1.tdf                                                                                                                   ;                  ;
; db/a_dpfifo_1o71.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_1o71.tdf                                                                                                                 ;                  ;
; db/altsyncram_ruc1.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_ruc1.tdf                                                                                                               ;                  ;
; db/cmpr_878.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cmpr_878.tdf                                                                                                                      ;                  ;
; db/cntr_l2b.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cntr_l2b.tdf                                                                                                                      ;                  ;
; db/cntr_237.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cntr_237.tdf                                                                                                                      ;                  ;
; db/cntr_m2b.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cntr_m2b.tdf                                                                                                                      ;                  ;
; db/scfifo_htf1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/scfifo_htf1.tdf                                                                                                                   ;                  ;
; db/a_dpfifo_0o71.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_0o71.tdf                                                                                                                 ;                  ;
; db/altsyncram_puc1.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_puc1.tdf                                                                                                               ;                  ;
; db/scfifo_9621.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/scfifo_9621.tdf                                                                                                                   ;                  ;
; db/a_dpfifo_bb01.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_bb01.tdf                                                                                                                 ;                  ;
; db/a_fefifo_7cf.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_fefifo_7cf.tdf                                                                                                                  ;                  ;
; db/cntr_337.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cntr_337.tdf                                                                                                                      ;                  ;
; db/altsyncram_dtn1.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_dtn1.tdf                                                                                                               ;                  ;
; db/cntr_n2b.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cntr_n2b.tdf                                                                                                                      ;                  ;
; alt_jtag_atlantic.v                                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                                     ;                  ;
; sld_jtag_endpoint_adapter.vhd                                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                           ;                  ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                       ;                  ;
; altsyncram.tdf                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                          ;                  ;
; stratix_ram_block.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                   ;                  ;
; lpm_mux.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                             ;                  ;
; lpm_decode.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                          ;                  ;
; a_rdenreg.inc                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                           ;                  ;
; altrom.inc                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                                                                                              ;                  ;
; altram.inc                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                                                                                              ;                  ;
; db/altsyncram_2uc1.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_2uc1.tdf                                                                                                               ;                  ;
; db/altsyncram_1lc1.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_1lc1.tdf                                                                                                               ;                  ;
; db/altsyncram_vhc1.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_vhc1.tdf                                                                                                               ;                  ;
; db/altsyncram_5tb1.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_5tb1.tdf                                                                                                               ;                  ;
; altera_mult_add.tdf                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                                                     ;                  ;
; db/altera_mult_add_bbo2.v                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altera_mult_add_bbo2.v                                                                                                            ;                  ;
; altera_mult_add_rtl.v                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                                                   ;                  ;
; db/altsyncram_9tb1.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_9tb1.tdf                                                                                                               ;                  ;
; db/altsyncram_aoe1.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_aoe1.tdf                                                                                                               ;                  ;
; db/altsyncram_hec1.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_hec1.tdf                                                                                                               ;                  ;
; altera_std_synchronizer.v                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                               ;                  ;
; db/altsyncram_0n61.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_0n61.tdf                                                                                                               ;                  ;
; sld_virtual_jtag_basic.v                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                ;                  ;
; db/altsyncram_d8f1.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_d8f1.tdf                                                                                                               ;                  ;
; db/decode_c7a.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/decode_c7a.tdf                                                                                                                    ;                  ;
; db/mux_93b.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/mux_93b.tdf                                                                                                                       ;                  ;
; pzdyqx.vhd                                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                                              ;                  ;
; sld_hub.vhd                                                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                             ; altera_sld       ;
; db/ip/sldd265a0ed/alt_sld_fab.v                                                                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/ip/sldd265a0ed/alt_sld_fab.v                                                                                                      ; alt_sld_fab      ;
; db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab.v                                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab.v                                                                               ; alt_sld_fab      ;
; db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                        ; alt_sld_fab      ;
; db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                     ; alt_sld_fab      ;
; db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                   ; yes             ; Encrypted Auto-Found VHDL File               ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                   ; alt_sld_fab      ;
; db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                     ; alt_sld_fab      ;
; sld_jtag_hub.vhd                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                        ;                  ;
; sld_rom_sr.vhd                                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                          ;                  ;
; lpm_mult.tdf                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                                            ;                  ;
; multcore.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.inc                                                                                                                            ;                  ;
; bypassff.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                                                                                                            ;                  ;
; altshift.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                                                                                                            ;                  ;
; db/mult_9401.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/mult_9401.tdf                                                                                                                     ;                  ;
; db/mult_9b01.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/git/dsi_controller/quartus_project/dsi_controller_test/db/mult_9b01.tdf                                                                                                                     ;                  ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 7,633                                                                                         ;
;                                             ;                                                                                               ;
; Total combinational functions               ; 5973                                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                                               ;
;     -- 4 input functions                    ; 3122                                                                                          ;
;     -- 3 input functions                    ; 1529                                                                                          ;
;     -- <=2 input functions                  ; 1322                                                                                          ;
;                                             ;                                                                                               ;
; Logic elements by mode                      ;                                                                                               ;
;     -- normal mode                          ; 5271                                                                                          ;
;     -- arithmetic mode                      ; 702                                                                                           ;
;                                             ;                                                                                               ;
; Total registers                             ; 4280                                                                                          ;
;     -- Dedicated logic registers            ; 4270                                                                                          ;
;     -- I/O registers                        ; 20                                                                                            ;
;                                             ;                                                                                               ;
; I/O pins                                    ; 23                                                                                            ;
; Total memory bits                           ; 1146408                                                                                       ;
;                                             ;                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                             ;
;                                             ;                                                                                               ;
; Total PLLs                                  ; 1                                                                                             ;
;     -- PLLs                                 ; 1                                                                                             ;
;                                             ;                                                                                               ;
; Maximum fan-out node                        ; top_level_system_altpll_0:altpll_0|top_level_system_altpll_0_altpll_m2t2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 4481                                                                                          ;
; Total fan-out                               ; 42783                                                                                         ;
; Average fan-out                             ; 3.96                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                              ; Library Name     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+
; |top_level_system                                                                                                                       ; 5973 (1)            ; 4270 (0)                  ; 1146408     ; 0          ; 6            ; 0       ; 3         ; 23   ; 0            ; 0          ; |top_level_system                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; top_level_system                                         ; top_level_system ;
;    |altera_reset_controller:rst_controller_001|                                                                                         ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                  ; top_level_system ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                ; top_level_system ;
;    |altera_reset_controller:rst_controller_002|                                                                                         ; 1 (1)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                  ; top_level_system ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                ; top_level_system ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                  ; top_level_system ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                ; top_level_system ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                ; top_level_system ;
;    |avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|                                                                                        ; 170 (150)           ; 60 (47)                   ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|avl_st_video_2_avl_st_top:avl_st_vid_2_st_0                                                                                                                                                                                                                                                                                                                                                                                                                     ; avl_st_video_2_avl_st_top                                ; top_level_system ;
;       |altera_generic_fifo:fifo_34x4_0|                                                                                                 ; 20 (0)              ; 13 (0)                    ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0                                                                                                                                                                                                                                                                                                                                                                                     ; altera_generic_fifo                                      ; top_level_system ;
;          |scfifo:scfifo_component|                                                                                                      ; 20 (0)              ; 13 (0)                    ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                             ; scfifo                                                   ; work             ;
;             |scfifo_ctf1:auto_generated|                                                                                                ; 20 (0)              ; 13 (0)                    ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated                                                                                                                                                                                                                                                                                                                                  ; scfifo_ctf1                                              ; work             ;
;                |a_dpfifo_rn71:dpfifo|                                                                                                   ; 20 (15)             ; 13 (8)                    ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo                                                                                                                                                                                                                                                                                                             ; a_dpfifo_rn71                                            ; work             ;
;                   |altsyncram_fuc1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|altsyncram_fuc1:FIFOram                                                                                                                                                                                                                                                                                     ; altsyncram_fuc1                                          ; work             ;
;                   |cntr_i2b:rd_ptr_msb|                                                                                                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|cntr_i2b:rd_ptr_msb                                                                                                                                                                                                                                                                                         ; cntr_i2b                                                 ; work             ;
;                   |cntr_j2b:wr_ptr|                                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|cntr_j2b:wr_ptr                                                                                                                                                                                                                                                                                             ; cntr_j2b                                                 ; work             ;
;                   |cntr_v27:usedw_counter|                                                                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|cntr_v27:usedw_counter                                                                                                                                                                                                                                                                                      ; cntr_v27                                                 ; work             ;
;    |dsi_tx_top:dsi_tx_controller_0|                                                                                                     ; 1947 (0)            ; 1228 (0)                  ; 33960       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dsi_tx_top                                               ; top_level_system ;
;       |altera_generic_fifo:fifo_9x32|                                                                                                   ; 37 (0)              ; 25 (0)                    ; 288         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_generic_fifo                                      ; top_level_system ;
;          |scfifo:scfifo_component|                                                                                                      ; 37 (0)              ; 25 (0)                    ; 288         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                            ; scfifo                                                   ; work             ;
;             |scfifo_itf1:auto_generated|                                                                                                ; 37 (0)              ; 25 (0)                    ; 288         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component|scfifo_itf1:auto_generated                                                                                                                                                                                                                                                                                                                                                 ; scfifo_itf1                                              ; work             ;
;                |a_dpfifo_1o71:dpfifo|                                                                                                   ; 37 (23)             ; 25 (11)                   ; 288         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component|scfifo_itf1:auto_generated|a_dpfifo_1o71:dpfifo                                                                                                                                                                                                                                                                                                                            ; a_dpfifo_1o71                                            ; work             ;
;                   |altsyncram_ruc1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 288         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component|scfifo_itf1:auto_generated|a_dpfifo_1o71:dpfifo|altsyncram_ruc1:FIFOram                                                                                                                                                                                                                                                                                                    ; altsyncram_ruc1                                          ; work             ;
;                   |cntr_237:usedw_counter|                                                                                              ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component|scfifo_itf1:auto_generated|a_dpfifo_1o71:dpfifo|cntr_237:usedw_counter                                                                                                                                                                                                                                                                                                     ; cntr_237                                                 ; work             ;
;                   |cntr_l2b:rd_ptr_msb|                                                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component|scfifo_itf1:auto_generated|a_dpfifo_1o71:dpfifo|cntr_l2b:rd_ptr_msb                                                                                                                                                                                                                                                                                                        ; cntr_l2b                                                 ; work             ;
;                   |cntr_m2b:wr_ptr|                                                                                                     ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component|scfifo_itf1:auto_generated|a_dpfifo_1o71:dpfifo|cntr_m2b:wr_ptr                                                                                                                                                                                                                                                                                                            ; cntr_m2b                                                 ; work             ;
;       |altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|                                                                                ; 34 (0)              ; 25 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst                                                                                                                                                                                                                                                                                                                                                                                 ; altera_generic_fifo                                      ; top_level_system ;
;          |scfifo:scfifo_component|                                                                                                      ; 34 (0)              ; 25 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                         ; scfifo                                                   ; work             ;
;             |scfifo_htf1:auto_generated|                                                                                                ; 34 (0)              ; 25 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated                                                                                                                                                                                                                                                                                                                              ; scfifo_htf1                                              ; work             ;
;                |a_dpfifo_0o71:dpfifo|                                                                                                   ; 34 (20)             ; 25 (11)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo                                                                                                                                                                                                                                                                                                         ; a_dpfifo_0o71                                            ; work             ;
;                   |altsyncram_puc1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|altsyncram_puc1:FIFOram                                                                                                                                                                                                                                                                                 ; altsyncram_puc1                                          ; work             ;
;                   |cntr_237:usedw_counter|                                                                                              ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|cntr_237:usedw_counter                                                                                                                                                                                                                                                                                  ; cntr_237                                                 ; work             ;
;                   |cntr_l2b:rd_ptr_msb|                                                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|cntr_l2b:rd_ptr_msb                                                                                                                                                                                                                                                                                     ; cntr_l2b                                                 ; work             ;
;                   |cntr_m2b:wr_ptr|                                                                                                     ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|cntr_m2b:wr_ptr                                                                                                                                                                                                                                                                                         ; cntr_m2b                                                 ; work             ;
;       |altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst|                                                                                ; 36 (0)              ; 25 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst                                                                                                                                                                                                                                                                                                                                                                                 ; altera_generic_fifo                                      ; top_level_system ;
;          |scfifo:scfifo_component|                                                                                                      ; 36 (0)              ; 25 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                         ; scfifo                                                   ; work             ;
;             |scfifo_htf1:auto_generated|                                                                                                ; 36 (0)              ; 25 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated                                                                                                                                                                                                                                                                                                                              ; scfifo_htf1                                              ; work             ;
;                |a_dpfifo_0o71:dpfifo|                                                                                                   ; 36 (22)             ; 25 (11)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo                                                                                                                                                                                                                                                                                                         ; a_dpfifo_0o71                                            ; work             ;
;                   |altsyncram_puc1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|altsyncram_puc1:FIFOram                                                                                                                                                                                                                                                                                 ; altsyncram_puc1                                          ; work             ;
;                   |cntr_237:usedw_counter|                                                                                              ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|cntr_237:usedw_counter                                                                                                                                                                                                                                                                                  ; cntr_237                                                 ; work             ;
;                   |cntr_l2b:rd_ptr_msb|                                                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|cntr_l2b:rd_ptr_msb                                                                                                                                                                                                                                                                                     ; cntr_l2b                                                 ; work             ;
;                   |cntr_m2b:wr_ptr|                                                                                                     ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|cntr_m2b:wr_ptr                                                                                                                                                                                                                                                                                         ; cntr_m2b                                                 ; work             ;
;       |altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst|                                                                                ; 34 (0)              ; 25 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst                                                                                                                                                                                                                                                                                                                                                                                 ; altera_generic_fifo                                      ; top_level_system ;
;          |scfifo:scfifo_component|                                                                                                      ; 34 (0)              ; 25 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                         ; scfifo                                                   ; work             ;
;             |scfifo_htf1:auto_generated|                                                                                                ; 34 (0)              ; 25 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated                                                                                                                                                                                                                                                                                                                              ; scfifo_htf1                                              ; work             ;
;                |a_dpfifo_0o71:dpfifo|                                                                                                   ; 34 (20)             ; 25 (11)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo                                                                                                                                                                                                                                                                                                         ; a_dpfifo_0o71                                            ; work             ;
;                   |altsyncram_puc1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|altsyncram_puc1:FIFOram                                                                                                                                                                                                                                                                                 ; altsyncram_puc1                                          ; work             ;
;                   |cntr_237:usedw_counter|                                                                                              ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|cntr_237:usedw_counter                                                                                                                                                                                                                                                                                  ; cntr_237                                                 ; work             ;
;                   |cntr_l2b:rd_ptr_msb|                                                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|cntr_l2b:rd_ptr_msb                                                                                                                                                                                                                                                                                     ; cntr_l2b                                                 ; work             ;
;                   |cntr_m2b:wr_ptr|                                                                                                     ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|cntr_m2b:wr_ptr                                                                                                                                                                                                                                                                                         ; cntr_m2b                                                 ; work             ;
;       |dsi_lanes_controller:dsi_lanes_controller_0|                                                                                     ; 810 (15)            ; 428 (9)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0                                                                                                                                                                                                                                                                                                                                                                                      ; dsi_lanes_controller                                     ; top_level_system ;
;          |dsi_lane_full:dsi_lane[0].dsi_lane|                                                                                           ; 190 (132)           ; 93 (61)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane                                                                                                                                                                                                                                                                                                                                                   ; dsi_lane_full                                            ; top_level_system ;
;             |dsi_hs_lane:dsi_hs_lane_0|                                                                                                 ; 58 (58)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|dsi_hs_lane:dsi_hs_lane_0                                                                                                                                                                                                                                                                                                                         ; dsi_hs_lane                                              ; top_level_system ;
;          |dsi_lane_full:dsi_lane[1].dsi_lane|                                                                                           ; 141 (83)            ; 74 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane                                                                                                                                                                                                                                                                                                                                                   ; dsi_lane_full                                            ; top_level_system ;
;             |dsi_hs_lane:dsi_hs_lane_0|                                                                                                 ; 58 (58)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|dsi_hs_lane:dsi_hs_lane_0                                                                                                                                                                                                                                                                                                                         ; dsi_hs_lane                                              ; top_level_system ;
;          |dsi_lane_full:dsi_lane[2].dsi_lane|                                                                                           ; 141 (83)            ; 74 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane                                                                                                                                                                                                                                                                                                                                                   ; dsi_lane_full                                            ; top_level_system ;
;             |dsi_hs_lane:dsi_hs_lane_0|                                                                                                 ; 58 (58)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|dsi_hs_lane:dsi_hs_lane_0                                                                                                                                                                                                                                                                                                                         ; dsi_hs_lane                                              ; top_level_system ;
;          |dsi_lane_full:dsi_lane[3].dsi_lane|                                                                                           ; 141 (83)            ; 74 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane                                                                                                                                                                                                                                                                                                                                                   ; dsi_lane_full                                            ; top_level_system ;
;             |dsi_hs_lane:dsi_hs_lane_0|                                                                                                 ; 58 (58)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|dsi_hs_lane:dsi_hs_lane_0                                                                                                                                                                                                                                                                                                                         ; dsi_hs_lane                                              ; top_level_system ;
;          |dsi_lane_full:dsi_lane_clk|                                                                                                   ; 159 (97)            ; 64 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk                                                                                                                                                                                                                                                                                                                                                           ; dsi_lane_full                                            ; top_level_system ;
;             |dsi_hs_lane:dsi_hs_lane_0|                                                                                                 ; 62 (62)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0                                                                                                                                                                                                                                                                                                                                 ; dsi_hs_lane                                              ; top_level_system ;
;          |fifo_to_lane_bridge:fifo_to_lane_bridge[0].inst|                                                                              ; 8 (8)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|fifo_to_lane_bridge:fifo_to_lane_bridge[0].inst                                                                                                                                                                                                                                                                                                                                      ; fifo_to_lane_bridge                                      ; top_level_system ;
;          |fifo_to_lane_bridge:fifo_to_lane_bridge[1].inst|                                                                              ; 5 (5)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|fifo_to_lane_bridge:fifo_to_lane_bridge[1].inst                                                                                                                                                                                                                                                                                                                                      ; fifo_to_lane_bridge                                      ; top_level_system ;
;          |fifo_to_lane_bridge:fifo_to_lane_bridge[2].inst|                                                                              ; 5 (5)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|fifo_to_lane_bridge:fifo_to_lane_bridge[2].inst                                                                                                                                                                                                                                                                                                                                      ; fifo_to_lane_bridge                                      ; top_level_system ;
;          |fifo_to_lane_bridge:fifo_to_lane_bridge[3].inst|                                                                              ; 5 (5)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|fifo_to_lane_bridge:fifo_to_lane_bridge[3].inst                                                                                                                                                                                                                                                                                                                                      ; fifo_to_lane_bridge                                      ; top_level_system ;
;       |dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|                                                                             ; 671 (561)           ; 179 (150)                 ; 136         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0                                                                                                                                                                                                                                                                                                                                                                              ; dsi_tx_packets_assembler                                 ; top_level_system ;
;          |altera_generic_fifo:fifo_mux|                                                                                                 ; 21 (0)              ; 13 (0)                    ; 136         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux                                                                                                                                                                                                                                                                                                                                                 ; altera_generic_fifo                                      ; top_level_system ;
;             |scfifo:scfifo_component|                                                                                                   ; 21 (0)              ; 13 (0)                    ; 136         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                         ; scfifo                                                   ; work             ;
;                |scfifo_ctf1:auto_generated|                                                                                             ; 21 (0)              ; 13 (0)                    ; 136         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux|scfifo:scfifo_component|scfifo_ctf1:auto_generated                                                                                                                                                                                                                                                                                              ; scfifo_ctf1                                              ; work             ;
;                   |a_dpfifo_rn71:dpfifo|                                                                                                ; 21 (16)             ; 13 (8)                    ; 136         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo                                                                                                                                                                                                                                                                         ; a_dpfifo_rn71                                            ; work             ;
;                      |altsyncram_fuc1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 136         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|altsyncram_fuc1:FIFOram                                                                                                                                                                                                                                                 ; altsyncram_fuc1                                          ; work             ;
;                      |cntr_i2b:rd_ptr_msb|                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|cntr_i2b:rd_ptr_msb                                                                                                                                                                                                                                                     ; cntr_i2b                                                 ; work             ;
;                      |cntr_j2b:wr_ptr|                                                                                                  ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|cntr_j2b:wr_ptr                                                                                                                                                                                                                                                         ; cntr_j2b                                                 ; work             ;
;                      |cntr_v27:usedw_counter|                                                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|cntr_v27:usedw_counter                                                                                                                                                                                                                                                  ; cntr_v27                                                 ; work             ;
;          |crc_calculator:crc_calculator_0|                                                                                              ; 65 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0                                                                                                                                                                                                                                                                                                                                              ; crc_calculator                                           ; top_level_system ;
;             |byte_crc:crc_out_4|                                                                                                        ; 49 (49)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|byte_crc:crc_out_4                                                                                                                                                                                                                                                                                                                           ; byte_crc                                                 ; top_level_system ;
;          |ecc_calc:ecc_calc_0|                                                                                                          ; 24 (24)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|ecc_calc:ecc_calc_0                                                                                                                                                                                                                                                                                                                                                          ; ecc_calc                                                 ; top_level_system ;
;       |dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|                                                                                       ; 127 (4)             ; 151 (2)                   ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0                                                                                                                                                                                                                                                                                                                                                                                        ; dsi_tx_pixel_buffer                                      ; top_level_system ;
;          |altera_generic_fifo:altera_generic_fifo_0|                                                                                    ; 123 (0)             ; 149 (0)                   ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0                                                                                                                                                                                                                                                                                                                                              ; altera_generic_fifo                                      ; top_level_system ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 123 (0)             ; 149 (0)                   ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                      ; dcfifo                                                   ; work             ;
;                |dcfifo_qts1:auto_generated|                                                                                             ; 123 (25)            ; 149 (33)                  ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated                                                                                                                                                                                                                                                                                           ; dcfifo_qts1                                              ; work             ;
;                   |a_gray2bin_tsa:rdptr_g_gray2bin|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|a_gray2bin_tsa:rdptr_g_gray2bin                                                                                                                                                                                                                                                           ; a_gray2bin_tsa                                           ; work             ;
;                   |a_gray2bin_tsa:rs_dgwp_gray2bin|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|a_gray2bin_tsa:rs_dgwp_gray2bin                                                                                                                                                                                                                                                           ; a_gray2bin_tsa                                           ; work             ;
;                   |a_gray2bin_tsa:wrptr_g_gray2bin|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|a_gray2bin_tsa:wrptr_g_gray2bin                                                                                                                                                                                                                                                           ; a_gray2bin_tsa                                           ; work             ;
;                   |a_gray2bin_tsa:ws_dgrp_gray2bin|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|a_gray2bin_tsa:ws_dgrp_gray2bin                                                                                                                                                                                                                                                           ; a_gray2bin_tsa                                           ; work             ;
;                   |a_graycounter_ovb:wrptr_g1p|                                                                                         ; 21 (21)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|a_graycounter_ovb:wrptr_g1p                                                                                                                                                                                                                                                               ; a_graycounter_ovb                                        ; work             ;
;                   |a_graycounter_sh6:rdptr_g1p|                                                                                         ; 22 (22)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|a_graycounter_sh6:rdptr_g1p                                                                                                                                                                                                                                                               ; a_graycounter_sh6                                        ; work             ;
;                   |alt_synch_pipe_9pl:rs_dgwp|                                                                                          ; 0 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                                                                                                                                                                                ; alt_synch_pipe_9pl                                       ; work             ;
;                      |dffpipe_qe9:dffpipe13|                                                                                            ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13                                                                                                                                                                                                                                          ; dffpipe_qe9                                              ; work             ;
;                   |alt_synch_pipe_apl:ws_dgrp|                                                                                          ; 0 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                                                                                                                                                                                                ; alt_synch_pipe_apl                                       ; work             ;
;                      |dffpipe_re9:dffpipe18|                                                                                            ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18                                                                                                                                                                                                                                          ; dffpipe_re9                                              ; work             ;
;                   |altsyncram_n261:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|altsyncram_n261:fifo_ram                                                                                                                                                                                                                                                                  ; altsyncram_n261                                          ; work             ;
;                   |cmpr_ei5:rdempty_eq_comp|                                                                                            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|cmpr_ei5:rdempty_eq_comp                                                                                                                                                                                                                                                                  ; cmpr_ei5                                                 ; work             ;
;                   |cmpr_ei5:wrfull_eq_comp|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|cmpr_ei5:wrfull_eq_comp                                                                                                                                                                                                                                                                   ; cmpr_ei5                                                 ; work             ;
;                   |dffpipe_3dc:wraclr|                                                                                                  ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                                                        ; dffpipe_3dc                                              ; work             ;
;                   |dffpipe_pe9:rs_brp|                                                                                                  ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                                                                                        ; dffpipe_pe9                                              ; work             ;
;                   |dffpipe_pe9:rs_bwp|                                                                                                  ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                                                                                        ; dffpipe_pe9                                              ; work             ;
;                   |dffpipe_pe9:ws_brp|                                                                                                  ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                                                                        ; dffpipe_pe9                                              ; work             ;
;                   |dffpipe_pe9:ws_bwp|                                                                                                  ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                                                                        ; dffpipe_pe9                                              ; work             ;
;       |dsi_tx_regs:dsi_tx_regs_0|                                                                                                       ; 124 (84)            ; 108 (108)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0                                                                                                                                                                                                                                                                                                                                                                                                        ; dsi_tx_regs                                              ; top_level_system ;
;          |avalon_mm_manager:avalon_mm_manager_0|                                                                                        ; 40 (40)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|avalon_mm_manager:avalon_mm_manager_0                                                                                                                                                                                                                                                                                                                                                                  ; avalon_mm_manager                                        ; top_level_system ;
;       |gpio:gpio_clk_n|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n                                                                                                                                                                                                                                                                                                                                                                                                                  ; gpio                                                     ; top_level_system ;
;          |altera_gpio_lite:test_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst                                                                                                                                                                                                                                                                                                                                                                                       ; altera_gpio_lite                                         ; top_level_system ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                                                                                                                                                  ; altgpio_one_bit                                          ; top_level_system ;
;       |gpio:gpio_clk_p|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                  ; gpio                                                     ; top_level_system ;
;          |altera_gpio_lite:test_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst                                                                                                                                                                                                                                                                                                                                                                                       ; altera_gpio_lite                                         ; top_level_system ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                                                                                                                                                  ; altgpio_one_bit                                          ; top_level_system ;
;       |gpio:lanes_lvds[0].gpio_data_n|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n                                                                                                                                                                                                                                                                                                                                                                                                   ; gpio                                                     ; top_level_system ;
;          |altera_gpio_lite:test_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst                                                                                                                                                                                                                                                                                                                                                                        ; altera_gpio_lite                                         ; top_level_system ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                                                                                                                                   ; altgpio_one_bit                                          ; top_level_system ;
;       |gpio:lanes_lvds[0].gpio_data_p|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p                                                                                                                                                                                                                                                                                                                                                                                                   ; gpio                                                     ; top_level_system ;
;          |altera_gpio_lite:test_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst                                                                                                                                                                                                                                                                                                                                                                        ; altera_gpio_lite                                         ; top_level_system ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                                                                                                                                   ; altgpio_one_bit                                          ; top_level_system ;
;       |gpio:lanes_lvds[1].gpio_data_n|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n                                                                                                                                                                                                                                                                                                                                                                                                   ; gpio                                                     ; top_level_system ;
;          |altera_gpio_lite:test_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst                                                                                                                                                                                                                                                                                                                                                                        ; altera_gpio_lite                                         ; top_level_system ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                                                                                                                                   ; altgpio_one_bit                                          ; top_level_system ;
;       |gpio:lanes_lvds[1].gpio_data_p|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p                                                                                                                                                                                                                                                                                                                                                                                                   ; gpio                                                     ; top_level_system ;
;          |altera_gpio_lite:test_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst                                                                                                                                                                                                                                                                                                                                                                        ; altera_gpio_lite                                         ; top_level_system ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                                                                                                                                   ; altgpio_one_bit                                          ; top_level_system ;
;       |gpio:lanes_lvds[2].gpio_data_n|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n                                                                                                                                                                                                                                                                                                                                                                                                   ; gpio                                                     ; top_level_system ;
;          |altera_gpio_lite:test_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst                                                                                                                                                                                                                                                                                                                                                                        ; altera_gpio_lite                                         ; top_level_system ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                                                                                                                                   ; altgpio_one_bit                                          ; top_level_system ;
;       |gpio:lanes_lvds[2].gpio_data_p|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p                                                                                                                                                                                                                                                                                                                                                                                                   ; gpio                                                     ; top_level_system ;
;          |altera_gpio_lite:test_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst                                                                                                                                                                                                                                                                                                                                                                        ; altera_gpio_lite                                         ; top_level_system ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                                                                                                                                   ; altgpio_one_bit                                          ; top_level_system ;
;       |gpio:lanes_lvds[3].gpio_data_n|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n                                                                                                                                                                                                                                                                                                                                                                                                   ; gpio                                                     ; top_level_system ;
;          |altera_gpio_lite:test_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst                                                                                                                                                                                                                                                                                                                                                                        ; altera_gpio_lite                                         ; top_level_system ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                                                                                                                                   ; altgpio_one_bit                                          ; top_level_system ;
;       |gpio:lanes_lvds[3].gpio_data_p|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p                                                                                                                                                                                                                                                                                                                                                                                                   ; gpio                                                     ; top_level_system ;
;          |altera_gpio_lite:test_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst                                                                                                                                                                                                                                                                                                                                                                        ; altera_gpio_lite                                         ; top_level_system ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                                                                                                                                   ; altgpio_one_bit                                          ; top_level_system ;
;       |lvds_soft:lanes_lvds[0].lvds_data|                                                                                               ; 13 (0)              ; 23 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[0].lvds_data                                                                                                                                                                                                                                                                                                                                                                                                ; lvds_soft                                                ; top_level_system ;
;          |lvds_soft_0002:lvds_soft_inst|                                                                                                ; 13 (3)              ; 23 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[0].lvds_data|lvds_soft_0002:lvds_soft_inst                                                                                                                                                                                                                                                                                                                                                                  ; lvds_soft_0002                                           ; top_level_system ;
;             |lvds_soft_0002_cntr_85d:cntr2|                                                                                             ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[0].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_cntr_85d:cntr2                                                                                                                                                                                                                                                                                                                                    ; lvds_soft_0002_cntr_85d                                  ; top_level_system ;
;             |lvds_soft_0002_ddio_out_tbd:ddio_out|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[0].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out                                                                                                                                                                                                                                                                                                                             ; lvds_soft_0002_ddio_out_tbd                              ; top_level_system ;
;             |lvds_soft_0002_shift_reg_aod:shift_reg12|                                                                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[0].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_shift_reg_aod:shift_reg12                                                                                                                                                                                                                                                                                                                         ; lvds_soft_0002_shift_reg_aod                             ; top_level_system ;
;             |lvds_soft_0002_shift_reg_aod:shift_reg13|                                                                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[0].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_shift_reg_aod:shift_reg13                                                                                                                                                                                                                                                                                                                         ; lvds_soft_0002_shift_reg_aod                             ; top_level_system ;
;       |lvds_soft:lanes_lvds[1].lvds_data|                                                                                               ; 13 (0)              ; 23 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[1].lvds_data                                                                                                                                                                                                                                                                                                                                                                                                ; lvds_soft                                                ; top_level_system ;
;          |lvds_soft_0002:lvds_soft_inst|                                                                                                ; 13 (3)              ; 23 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[1].lvds_data|lvds_soft_0002:lvds_soft_inst                                                                                                                                                                                                                                                                                                                                                                  ; lvds_soft_0002                                           ; top_level_system ;
;             |lvds_soft_0002_cntr_85d:cntr2|                                                                                             ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[1].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_cntr_85d:cntr2                                                                                                                                                                                                                                                                                                                                    ; lvds_soft_0002_cntr_85d                                  ; top_level_system ;
;             |lvds_soft_0002_ddio_out_tbd:ddio_out|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[1].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out                                                                                                                                                                                                                                                                                                                             ; lvds_soft_0002_ddio_out_tbd                              ; top_level_system ;
;             |lvds_soft_0002_shift_reg_aod:shift_reg12|                                                                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[1].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_shift_reg_aod:shift_reg12                                                                                                                                                                                                                                                                                                                         ; lvds_soft_0002_shift_reg_aod                             ; top_level_system ;
;             |lvds_soft_0002_shift_reg_aod:shift_reg13|                                                                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[1].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_shift_reg_aod:shift_reg13                                                                                                                                                                                                                                                                                                                         ; lvds_soft_0002_shift_reg_aod                             ; top_level_system ;
;       |lvds_soft:lanes_lvds[2].lvds_data|                                                                                               ; 13 (0)              ; 23 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[2].lvds_data                                                                                                                                                                                                                                                                                                                                                                                                ; lvds_soft                                                ; top_level_system ;
;          |lvds_soft_0002:lvds_soft_inst|                                                                                                ; 13 (3)              ; 23 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[2].lvds_data|lvds_soft_0002:lvds_soft_inst                                                                                                                                                                                                                                                                                                                                                                  ; lvds_soft_0002                                           ; top_level_system ;
;             |lvds_soft_0002_cntr_85d:cntr2|                                                                                             ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[2].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_cntr_85d:cntr2                                                                                                                                                                                                                                                                                                                                    ; lvds_soft_0002_cntr_85d                                  ; top_level_system ;
;             |lvds_soft_0002_ddio_out_tbd:ddio_out|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[2].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out                                                                                                                                                                                                                                                                                                                             ; lvds_soft_0002_ddio_out_tbd                              ; top_level_system ;
;             |lvds_soft_0002_shift_reg_aod:shift_reg12|                                                                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[2].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_shift_reg_aod:shift_reg12                                                                                                                                                                                                                                                                                                                         ; lvds_soft_0002_shift_reg_aod                             ; top_level_system ;
;             |lvds_soft_0002_shift_reg_aod:shift_reg13|                                                                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[2].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_shift_reg_aod:shift_reg13                                                                                                                                                                                                                                                                                                                         ; lvds_soft_0002_shift_reg_aod                             ; top_level_system ;
;       |lvds_soft:lanes_lvds[3].lvds_data|                                                                                               ; 14 (0)              ; 24 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[3].lvds_data                                                                                                                                                                                                                                                                                                                                                                                                ; lvds_soft                                                ; top_level_system ;
;          |lvds_soft_0002:lvds_soft_inst|                                                                                                ; 14 (4)              ; 24 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[3].lvds_data|lvds_soft_0002:lvds_soft_inst                                                                                                                                                                                                                                                                                                                                                                  ; lvds_soft_0002                                           ; top_level_system ;
;             |lvds_soft_0002_cntr_85d:cntr2|                                                                                             ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[3].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_cntr_85d:cntr2                                                                                                                                                                                                                                                                                                                                    ; lvds_soft_0002_cntr_85d                                  ; top_level_system ;
;             |lvds_soft_0002_ddio_out_tbd:ddio_out|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[3].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out                                                                                                                                                                                                                                                                                                                             ; lvds_soft_0002_ddio_out_tbd                              ; top_level_system ;
;             |lvds_soft_0002_shift_reg_aod:shift_reg12|                                                                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[3].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_shift_reg_aod:shift_reg12                                                                                                                                                                                                                                                                                                                         ; lvds_soft_0002_shift_reg_aod                             ; top_level_system ;
;             |lvds_soft_0002_shift_reg_aod:shift_reg13|                                                                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[3].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_shift_reg_aod:shift_reg13                                                                                                                                                                                                                                                                                                                         ; lvds_soft_0002_shift_reg_aod                             ; top_level_system ;
;       |lvds_soft:lvds_clk|                                                                                                              ; 9 (0)               ; 19 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk                                                                                                                                                                                                                                                                                                                                                                                                               ; lvds_soft                                                ; top_level_system ;
;          |lvds_soft_0002:lvds_soft_inst|                                                                                                ; 9 (3)               ; 19 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst                                                                                                                                                                                                                                                                                                                                                                                 ; lvds_soft_0002                                           ; top_level_system ;
;             |lvds_soft_0002_cntr_85d:cntr2|                                                                                             ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_cntr_85d:cntr2                                                                                                                                                                                                                                                                                                                                                   ; lvds_soft_0002_cntr_85d                                  ; top_level_system ;
;             |lvds_soft_0002_ddio_out_tbd:ddio_out|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out                                                                                                                                                                                                                                                                                                                                            ; lvds_soft_0002_ddio_out_tbd                              ; top_level_system ;
;             |lvds_soft_0002_shift_reg_aod:shift_reg13|                                                                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_shift_reg_aod:shift_reg13                                                                                                                                                                                                                                                                                                                                        ; lvds_soft_0002_shift_reg_aod                             ; top_level_system ;
;       |sync_2ff:sync_assembler_enable|                                                                                                  ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_assembler_enable                                                                                                                                                                                                                                                                                                                                                                                                   ; sync_2ff                                                 ; top_level_system ;
;       |sync_2ff:sync_clk_enable|                                                                                                        ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_clk_enable                                                                                                                                                                                                                                                                                                                                                                                                         ; sync_2ff                                                 ; top_level_system ;
;       |sync_2ff:sync_clk_ready|                                                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_clk_ready                                                                                                                                                                                                                                                                                                                                                                                                          ; sync_2ff                                                 ; top_level_system ;
;       |sync_2ff:sync_cmd_packet|                                                                                                        ; 0 (0)               ; 48 (48)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_cmd_packet                                                                                                                                                                                                                                                                                                                                                                                                         ; sync_2ff                                                 ; top_level_system ;
;       |sync_2ff:sync_hs_exit_timeout|                                                                                                   ; 2 (2)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_hs_exit_timeout                                                                                                                                                                                                                                                                                                                                                                                                    ; sync_2ff                                                 ; top_level_system ;
;       |sync_2ff:sync_hs_go_timeout|                                                                                                     ; 4 (4)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_hs_go_timeout                                                                                                                                                                                                                                                                                                                                                                                                      ; sync_2ff                                                 ; top_level_system ;
;       |sync_2ff:sync_hs_prepare_timeout|                                                                                                ; 4 (4)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_hs_prepare_timeout                                                                                                                                                                                                                                                                                                                                                                                                 ; sync_2ff                                                 ; top_level_system ;
;       |sync_2ff:sync_hs_trail_timeout|                                                                                                  ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_hs_trail_timeout                                                                                                                                                                                                                                                                                                                                                                                                   ; sync_2ff                                                 ; top_level_system ;
;       |sync_2ff:sync_lanes_active|                                                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_lanes_active                                                                                                                                                                                                                                                                                                                                                                                                       ; sync_2ff                                                 ; top_level_system ;
;       |sync_2ff:sync_lanes_enable|                                                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_lanes_enable                                                                                                                                                                                                                                                                                                                                                                                                       ; sync_2ff                                                 ; top_level_system ;
;       |sync_2ff:sync_lanes_number|                                                                                                      ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_lanes_number                                                                                                                                                                                                                                                                                                                                                                                                       ; sync_2ff                                                 ; top_level_system ;
;       |sync_2ff:sync_lanes_ready|                                                                                                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_lanes_ready                                                                                                                                                                                                                                                                                                                                                                                                        ; sync_2ff                                                 ; top_level_system ;
;       |sync_2ff:sync_pix_underflow|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_pix_underflow                                                                                                                                                                                                                                                                                                                                                                                                      ; sync_2ff                                                 ; top_level_system ;
;       |sync_2ff:sync_send_cmd|                                                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_send_cmd                                                                                                                                                                                                                                                                                                                                                                                                           ; sync_2ff                                                 ; top_level_system ;
;       |sync_2ff:sync_tlpx_timeout|                                                                                                      ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_tlpx_timeout                                                                                                                                                                                                                                                                                                                                                                                                       ; sync_2ff                                                 ; top_level_system ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)             ; 72 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; pzdyqx                                                   ; work             ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)            ; 72 (9)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                      ; pzdyqx_impl                                              ; work             ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                                        ; GHVD5181                                                 ; work             ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                                      ; LQYT7093                                                 ; work             ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                                    ; KIFI3548                                                 ; work             ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                                    ; LQYT7093                                                 ; work             ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                                    ; PUDL0439                                                 ; work             ;
;    |sld_hub:auto_hub|                                                                                                                   ; 166 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                                  ; altera_sld       ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 165 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                              ; altera_sld       ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 165 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                             ; alt_sld_fab                                              ; alt_sld_fab      ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 165 (1)             ; 91 (7)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                         ; alt_sld_fab_alt_sld_fab                                  ; alt_sld_fab      ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 164 (0)             ; 84 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric                        ; alt_sld_fab      ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 164 (118)           ; 84 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                ; sld_jtag_hub                                             ; work             ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                        ; sld_rom_sr                                               ; work             ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                      ; sld_shadow_jsm                                           ; altera_sld       ;
;    |top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|                                                                                 ; 638 (0)             ; 667 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0                                                                                                                                                                                                                                                                                                                                                                                                              ; top_level_system_alt_vip_cl_tpg_0                        ; top_level_system ;
;       |alt_vip_control_slave:control_slave|                                                                                             ; 116 (92)            ; 235 (210)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave                                                                                                                                                                                                                                                                                                                                                                          ; alt_vip_control_slave                                    ; top_level_system ;
;          |alt_vip_common_event_packet_decode:cmd_decoder|                                                                               ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder                                                                                                                                                                                                                                                                                                                           ; alt_vip_common_event_packet_decode                       ; top_level_system ;
;          |alt_vip_common_event_packet_encode:resp_encoder|                                                                              ; 20 (20)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_encode:resp_encoder                                                                                                                                                                                                                                                                                                                          ; alt_vip_common_event_packet_encode                       ; top_level_system ;
;       |alt_vip_tpg_alg_core:tpg_core|                                                                                                   ; 262 (253)           ; 100 (65)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core                                                                                                                                                                                                                                                                                                                                                                                ; alt_vip_tpg_alg_core                                     ; top_level_system ;
;          |alt_vip_common_event_packet_decode:cmd_input|                                                                                 ; 2 (2)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                                                                                                                                                   ; alt_vip_common_event_packet_decode                       ; top_level_system ;
;          |alt_vip_common_event_packet_encode:data_output|                                                                               ; 7 (7)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output                                                                                                                                                                                                                                                                                                                                 ; alt_vip_common_event_packet_encode                       ; top_level_system ;
;       |alt_vip_tpg_scheduler:scheduler|                                                                                                 ; 128 (57)            ; 180 (88)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler                                                                                                                                                                                                                                                                                                                                                                              ; alt_vip_tpg_scheduler                                    ; top_level_system ;
;          |alt_vip_common_event_packet_decode:cs_resp_decoder|                                                                           ; 3 (3)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_decode:cs_resp_decoder                                                                                                                                                                                                                                                                                                                           ; alt_vip_common_event_packet_decode                       ; top_level_system ;
;          |alt_vip_common_event_packet_encode:alg_core_cmd_encoder|                                                                      ; 27 (27)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder                                                                                                                                                                                                                                                                                                                      ; alt_vip_common_event_packet_encode                       ; top_level_system ;
;          |alt_vip_common_event_packet_encode:cs_cmd_encoder|                                                                            ; 3 (3)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder                                                                                                                                                                                                                                                                                                                            ; alt_vip_common_event_packet_encode                       ; top_level_system ;
;          |alt_vip_common_event_packet_encode:vob_cmd_encoder|                                                                           ; 38 (38)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:vob_cmd_encoder                                                                                                                                                                                                                                                                                                                           ; alt_vip_common_event_packet_encode                       ; top_level_system ;
;       |alt_vip_video_output_bridge:video_out|                                                                                           ; 132 (38)            ; 152 (45)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out                                                                                                                                                                                                                                                                                                                                                                        ; alt_vip_video_output_bridge                              ; top_level_system ;
;          |alt_vip_common_event_packet_decode:cmd_input|                                                                                 ; 6 (6)               ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                                                                                                                                           ; alt_vip_common_event_packet_decode                       ; top_level_system ;
;          |alt_vip_common_video_packet_encode:video_output|                                                                              ; 88 (81)             ; 68 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output                                                                                                                                                                                                                                                                                                                        ; alt_vip_common_video_packet_encode                       ; top_level_system ;
;             |alt_vip_common_latency_0_to_latency_1:latency_converter|                                                                   ; 7 (7)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter                                                                                                                                                                                                                                                                ; alt_vip_common_latency_0_to_latency_1                    ; top_level_system ;
;    |top_level_system_altpll_0:altpll_0|                                                                                                 ; 9 (8)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                                                                                              ; top_level_system_altpll_0                                ; top_level_system ;
;       |top_level_system_altpll_0_altpll_m2t2:sd1|                                                                                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_altpll_0:altpll_0|top_level_system_altpll_0_altpll_m2t2:sd1                                                                                                                                                                                                                                                                                                                                                                                    ; top_level_system_altpll_0_altpll_m2t2                    ; top_level_system ;
;       |top_level_system_altpll_0_stdsync_sv6:stdsync2|                                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_altpll_0:altpll_0|top_level_system_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                                               ; top_level_system_altpll_0_stdsync_sv6                    ; top_level_system ;
;          |top_level_system_altpll_0_dffpipe_l2c:dffpipe3|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_altpll_0:altpll_0|top_level_system_altpll_0_stdsync_sv6:stdsync2|top_level_system_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                                ; top_level_system_altpll_0_dffpipe_l2c                    ; top_level_system ;
;    |top_level_system_avalon_st_adapter:avalon_st_adapter|                                                                               ; 141 (0)             ; 216 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                                                                            ; top_level_system_avalon_st_adapter                       ; top_level_system ;
;       |top_level_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|                                                            ; 141 (1)             ; 216 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_avalon_st_adapter:avalon_st_adapter|top_level_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0                                                                                                                                                                                                                                                                                                                                       ; top_level_system_avalon_st_adapter_timing_adapter_0      ; top_level_system ;
;          |top_level_system_avalon_st_adapter_timing_adapter_0_fifo:top_level_system_avalon_st_adapter_timing_adapter_0_fifo|            ; 140 (140)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_avalon_st_adapter:avalon_st_adapter|top_level_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|top_level_system_avalon_st_adapter_timing_adapter_0_fifo:top_level_system_avalon_st_adapter_timing_adapter_0_fifo                                                                                                                                                                                                                     ; top_level_system_avalon_st_adapter_timing_adapter_0_fifo ; top_level_system ;
;    |top_level_system_jtag_uart_0:jtag_uart_0|                                                                                           ; 142 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                                        ; top_level_system_jtag_uart_0                             ; top_level_system ;
;       |alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|                                                                ; 55 (55)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                       ; alt_jtag_atlantic                                        ; work             ;
;       |top_level_system_jtag_uart_0_scfifo_r:the_top_level_system_jtag_uart_0_scfifo_r|                                                 ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_r:the_top_level_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                                        ; top_level_system_jtag_uart_0_scfifo_r                    ; top_level_system ;
;          |scfifo:rfifo|                                                                                                                 ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_r:the_top_level_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                           ; scfifo                                                   ; work             ;
;             |scfifo_9621:auto_generated|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_r:the_top_level_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                ; scfifo_9621                                              ; work             ;
;                |a_dpfifo_bb01:dpfifo|                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_r:the_top_level_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                           ; a_dpfifo_bb01                                            ; work             ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_r:the_top_level_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                   ; a_fefifo_7cf                                             ; work             ;
;                      |cntr_337:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_r:the_top_level_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                              ; cntr_337                                                 ; work             ;
;                   |altsyncram_dtn1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_r:the_top_level_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                   ; altsyncram_dtn1                                          ; work             ;
;                   |cntr_n2b:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_r:the_top_level_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                     ; cntr_n2b                                                 ; work             ;
;                   |cntr_n2b:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_r:the_top_level_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                           ; cntr_n2b                                                 ; work             ;
;       |top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|                                                 ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                                        ; top_level_system_jtag_uart_0_scfifo_w                    ; top_level_system ;
;          |scfifo:wfifo|                                                                                                                 ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                           ; scfifo                                                   ; work             ;
;             |scfifo_9621:auto_generated|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                ; scfifo_9621                                              ; work             ;
;                |a_dpfifo_bb01:dpfifo|                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                           ; a_dpfifo_bb01                                            ; work             ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                   ; a_fefifo_7cf                                             ; work             ;
;                      |cntr_337:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                              ; cntr_337                                                 ; work             ;
;                   |altsyncram_dtn1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                   ; altsyncram_dtn1                                          ; work             ;
;                   |cntr_n2b:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                     ; cntr_n2b                                                 ; work             ;
;                   |cntr_n2b:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                           ; cntr_n2b                                                 ; work             ;
;    |top_level_system_mm_interconnect_0:mm_interconnect_0|                                                                               ; 454 (0)             ; 199 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                            ; top_level_system_mm_interconnect_0                       ; top_level_system ;
;       |altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|                                                                   ; 10 (10)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                    ; top_level_system ;
;       |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                       ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                    ; top_level_system ;
;       |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                         ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                    ; top_level_system ;
;       |altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|                                                                 ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                    ; top_level_system ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                              ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                    ; top_level_system ;
;       |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                               ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                    ; top_level_system ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                    ; top_level_system ;
;       |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                                 ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                    ; top_level_system ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                            ; 3 (0)               ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser                 ; top_level_system ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 3 (3)               ; 12 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                              ; altera_avalon_st_clock_crosser                           ; top_level_system ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                         ; altera_std_synchronizer_nocut                            ; top_level_system ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                         ; altera_std_synchronizer_nocut                            ; top_level_system ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                ; 3 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser                 ; top_level_system ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 3 (3)               ; 22 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                           ; top_level_system ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                            ; top_level_system ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                            ; top_level_system ;
;       |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_master_agent                               ; top_level_system ;
;       |altera_merlin_slave_agent:alt_vip_cl_tpg_0_control_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_vip_cl_tpg_0_control_agent                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                ; top_level_system ;
;       |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                              ; 3 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                ; top_level_system ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                         ; top_level_system ;
;       |altera_merlin_slave_agent:dsi_tx_controller_0_avl_mm_agent|                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dsi_tx_controller_0_avl_mm_agent                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                ; top_level_system ;
;       |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                ; top_level_system ;
;       |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                ; top_level_system ;
;       |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                    ; 1 (1)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                           ; top_level_system ;
;       |altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator|                                                            ; 3 (3)               ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                           ; top_level_system ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                         ; 10 (10)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                           ; top_level_system ;
;       |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                          ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                           ; top_level_system ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                           ; top_level_system ;
;       |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                            ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                           ; top_level_system ;
;       |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                                  ; 17 (17)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_traffic_limiter                            ; top_level_system ;
;       |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                           ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                            ; top_level_system ;
;       |top_level_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                     ; top_level_system_mm_interconnect_0_cmd_demux             ; top_level_system ;
;       |top_level_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                             ; top_level_system_mm_interconnect_0_cmd_demux_001         ; top_level_system ;
;       |top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                      ; 54 (50)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                 ; top_level_system_mm_interconnect_0_cmd_mux_004           ; top_level_system ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                                 ; top_level_system ;
;       |top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006|                                                                      ; 59 (55)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006                                                                                                                                                                                                                                                                                                                                                 ; top_level_system_mm_interconnect_0_cmd_mux_004           ; top_level_system ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                                 ; top_level_system ;
;       |top_level_system_mm_interconnect_0_router:router|                                                                                ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                           ; top_level_system_mm_interconnect_0_router                ; top_level_system ;
;       |top_level_system_mm_interconnect_0_router_001:router_001|                                                                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                   ; top_level_system_mm_interconnect_0_router_001            ; top_level_system ;
;       |top_level_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                                                                                                             ; top_level_system_mm_interconnect_0_rsp_demux_004         ; top_level_system ;
;       |top_level_system_mm_interconnect_0_rsp_demux_004:rsp_demux_006|                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux_004:rsp_demux_006                                                                                                                                                                                                                                                                                                                                             ; top_level_system_mm_interconnect_0_rsp_demux_004         ; top_level_system ;
;       |top_level_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                              ; 139 (139)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                         ; top_level_system_mm_interconnect_0_rsp_mux               ; top_level_system ;
;       |top_level_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                      ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                 ; top_level_system_mm_interconnect_0_rsp_mux_001           ; top_level_system ;
;    |top_level_system_nios2_gen2_0:nios2_gen2_0|                                                                                         ; 2107 (33)           ; 1594 (39)                 ; 62720       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                                      ; top_level_system_nios2_gen2_0                            ; top_level_system ;
;       |top_level_system_nios2_gen2_0_cpu:cpu|                                                                                           ; 2074 (1780)         ; 1555 (1220)               ; 62720       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                ; top_level_system_nios2_gen2_0_cpu                        ; top_level_system ;
;          |top_level_system_nios2_gen2_0_cpu_bht_module:top_level_system_nios2_gen2_0_cpu_bht|                                           ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_bht_module:top_level_system_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                                             ; top_level_system_nios2_gen2_0_cpu_bht_module             ; top_level_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_bht_module:top_level_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ; altsyncram                                               ; work             ;
;                |altsyncram_vhc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_bht_module:top_level_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_vhc1                                          ; work             ;
;          |top_level_system_nios2_gen2_0_cpu_dc_data_module:top_level_system_nios2_gen2_0_cpu_dc_data|                                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_data_module:top_level_system_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                                                     ; top_level_system_nios2_gen2_0_cpu_dc_data_module         ; top_level_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_data_module:top_level_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                           ; altsyncram                                               ; work             ;
;                |altsyncram_aoe1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_data_module:top_level_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated                                                                                                                                                                                                                            ; altsyncram_aoe1                                          ; work             ;
;          |top_level_system_nios2_gen2_0_cpu_dc_tag_module:top_level_system_nios2_gen2_0_cpu_dc_tag|                                     ; 0 (0)               ; 0 (0)                     ; 640         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_tag_module:top_level_system_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                                                       ; top_level_system_nios2_gen2_0_cpu_dc_tag_module          ; top_level_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 640         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_tag_module:top_level_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                             ; altsyncram                                               ; work             ;
;                |altsyncram_9tb1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 640         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_tag_module:top_level_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9tb1:auto_generated                                                                                                                                                                                                                              ; altsyncram_9tb1                                          ; work             ;
;          |top_level_system_nios2_gen2_0_cpu_dc_victim_module:top_level_system_nios2_gen2_0_cpu_dc_victim|                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_victim_module:top_level_system_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                                                 ; top_level_system_nios2_gen2_0_cpu_dc_victim_module       ; top_level_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_victim_module:top_level_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ; altsyncram                                               ; work             ;
;                |altsyncram_hec1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_victim_module:top_level_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated                                                                                                                                                                                                                        ; altsyncram_hec1                                          ; work             ;
;          |top_level_system_nios2_gen2_0_cpu_ic_data_module:top_level_system_nios2_gen2_0_cpu_ic_data|                                   ; 2 (0)               ; 1 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_ic_data_module:top_level_system_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                                                     ; top_level_system_nios2_gen2_0_cpu_ic_data_module         ; top_level_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 2 (0)               ; 1 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_ic_data_module:top_level_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                           ; altsyncram                                               ; work             ;
;                |altsyncram_2uc1:auto_generated|                                                                                         ; 2 (2)               ; 1 (1)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_ic_data_module:top_level_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated                                                                                                                                                                                                                            ; altsyncram_2uc1                                          ; work             ;
;          |top_level_system_nios2_gen2_0_cpu_ic_tag_module:top_level_system_nios2_gen2_0_cpu_ic_tag|                                     ; 0 (0)               ; 0 (0)                     ; 1920        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_ic_tag_module:top_level_system_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                                                       ; top_level_system_nios2_gen2_0_cpu_ic_tag_module          ; top_level_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1920        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_ic_tag_module:top_level_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                             ; altsyncram                                               ; work             ;
;                |altsyncram_1lc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1920        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_ic_tag_module:top_level_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_1lc1:auto_generated                                                                                                                                                                                                                              ; altsyncram_1lc1                                          ; work             ;
;          |top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|                                  ; 0 (0)               ; 64 (0)                    ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                                                    ; top_level_system_nios2_gen2_0_cpu_mult_cell              ; top_level_system ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                                 ; altera_mult_add                                          ; work             ;
;                |altera_mult_add_bbo2:auto_generated|                                                                                    ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                                             ; altera_mult_add_bbo2                                     ; work             ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                    ; altera_mult_add_rtl                                      ; work             ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                           ; ama_multiplier_function                                  ; work             ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                         ; ama_register_function                                    ; work             ;
;                         |lpm_mult:Mult0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                            ; lpm_mult                                                 ; work             ;
;                            |mult_9401:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated                                                                                   ; mult_9401                                                ; work             ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                        ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                                 ; altera_mult_add                                          ; work             ;
;                |altera_mult_add_bbo2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                                             ; altera_mult_add_bbo2                                     ; work             ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                    ; altera_mult_add_rtl                                      ; work             ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                           ; ama_multiplier_function                                  ; work             ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                         ; ama_register_function                                    ; work             ;
;                         |lpm_mult:Mult0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                            ; lpm_mult                                                 ; work             ;
;                            |mult_9b01:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                                                                   ; mult_9b01                                                ; work             ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                        ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                                 ; altera_mult_add                                          ; work             ;
;                |altera_mult_add_bbo2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                                             ; altera_mult_add_bbo2                                     ; work             ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                    ; altera_mult_add_rtl                                      ; work             ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                           ; ama_multiplier_function                                  ; work             ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                         ; ama_register_function                                    ; work             ;
;                         |lpm_mult:Mult0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                            ; lpm_mult                                                 ; work             ;
;                            |mult_9b01:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                                                                   ; mult_9b01                                                ; work             ;
;          |top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|                                  ; 292 (35)            ; 270 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                    ; top_level_system_nios2_gen2_0_cpu_nios2_oci              ; top_level_system ;
;             |top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|           ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                    ; top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper    ; top_level_system ;
;                |sld_virtual_jtag_basic:top_level_system_nios2_gen2_0_cpu_debug_slave_phy|                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_level_system_nios2_gen2_0_cpu_debug_slave_phy                                                                                           ; sld_virtual_jtag_basic                                   ; work             ;
;                |top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk|          ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk     ; top_level_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                  ; work             ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                  ; work             ;
;                |top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|                ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck                                                            ; top_level_system_nios2_gen2_0_cpu_debug_slave_tck        ; top_level_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                  ; work             ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                  ; work             ;
;             |top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|                 ; 9 (9)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                          ; top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg       ; top_level_system ;
;             |top_level_system_nios2_gen2_0_cpu_nios2_oci_break:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_break|                   ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_break:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                            ; top_level_system_nios2_gen2_0_cpu_nios2_oci_break        ; top_level_system ;
;             |top_level_system_nios2_gen2_0_cpu_nios2_oci_debug:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_debug|                   ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_debug:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                            ; top_level_system_nios2_gen2_0_cpu_nios2_oci_debug        ; top_level_system ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_debug:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                        ; altera_std_synchronizer                                  ; work             ;
;             |top_level_system_nios2_gen2_0_cpu_nios2_ocimem:the_top_level_system_nios2_gen2_0_cpu_nios2_ocimem|                         ; 116 (116)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_ocimem:the_top_level_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                  ; top_level_system_nios2_gen2_0_cpu_nios2_ocimem           ; top_level_system ;
;                |top_level_system_nios2_gen2_0_cpu_ociram_sp_ram_module:top_level_system_nios2_gen2_0_cpu_ociram_sp_ram|                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_ocimem:the_top_level_system_nios2_gen2_0_cpu_nios2_ocimem|top_level_system_nios2_gen2_0_cpu_ociram_sp_ram_module:top_level_system_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; top_level_system_nios2_gen2_0_cpu_ociram_sp_ram_module   ; top_level_system ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_ocimem:the_top_level_system_nios2_gen2_0_cpu_nios2_ocimem|top_level_system_nios2_gen2_0_cpu_ociram_sp_ram_module:top_level_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                               ; work             ;
;                      |altsyncram_0n61:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_ocimem:the_top_level_system_nios2_gen2_0_cpu_nios2_ocimem|top_level_system_nios2_gen2_0_cpu_ociram_sp_ram_module:top_level_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                          ; work             ;
;          |top_level_system_nios2_gen2_0_cpu_register_bank_a_module:top_level_system_nios2_gen2_0_cpu_register_bank_a|                   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_register_bank_a_module:top_level_system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                                     ; top_level_system_nios2_gen2_0_cpu_register_bank_a_module ; top_level_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_register_bank_a_module:top_level_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; altsyncram                                               ; work             ;
;                |altsyncram_5tb1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_register_bank_a_module:top_level_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                                                            ; altsyncram_5tb1                                          ; work             ;
;          |top_level_system_nios2_gen2_0_cpu_register_bank_b_module:top_level_system_nios2_gen2_0_cpu_register_bank_b|                   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_register_bank_b_module:top_level_system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                                     ; top_level_system_nios2_gen2_0_cpu_register_bank_b_module ; top_level_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_register_bank_b_module:top_level_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; altsyncram                                               ; work             ;
;                |altsyncram_5tb1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_register_bank_b_module:top_level_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                                                            ; altsyncram_5tb1                                          ; work             ;
;    |top_level_system_onchip_memory2_0:onchip_memory2_0|                                                                                 ; 69 (1)              ; 2 (0)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                              ; top_level_system_onchip_memory2_0                        ; top_level_system ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 68 (0)              ; 2 (0)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                               ; work             ;
;          |altsyncram_d8f1:auto_generated|                                                                                               ; 68 (0)              ; 2 (2)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d8f1:auto_generated                                                                                                                                                                                                                                                                                                                                                     ; altsyncram_d8f1                                          ; work             ;
;             |decode_c7a:decode3|                                                                                                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d8f1:auto_generated|decode_c7a:decode3                                                                                                                                                                                                                                                                                                                                  ; decode_c7a                                               ; work             ;
;             |mux_93b:mux2|                                                                                                              ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_system|top_level_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d8f1:auto_generated|mux_93b:mux2                                                                                                                                                                                                                                                                                                                                        ; mux_93b                                                  ; work             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|altsyncram_fuc1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 4            ; 34           ; 4            ; 34           ; 136     ; None ;
; dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component|scfifo_itf1:auto_generated|a_dpfifo_1o71:dpfifo|altsyncram_ruc1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 9            ; 32           ; 9            ; 288     ; None ;
; dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|altsyncram_puc1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256     ; None ;
; dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|altsyncram_puc1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256     ; None ;
; dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|altsyncram_puc1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256     ; None ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|altsyncram_fuc1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 4            ; 34           ; 4            ; 34           ; 136     ; None ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|altsyncram_n261:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None ;
; top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_r:the_top_level_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_bht_module:top_level_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_data_module:top_level_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_tag_module:top_level_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9tb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 10           ; 64           ; 10           ; 640     ; None ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_victim_module:top_level_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_ic_data_module:top_level_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_ic_tag_module:top_level_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_1lc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 15           ; 128          ; 15           ; 1920    ; None ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_ocimem:the_top_level_system_nios2_gen2_0_cpu_nios2_ocimem|top_level_system_nios2_gen2_0_cpu_ociram_sp_ram_module:top_level_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_register_bank_a_module:top_level_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_register_bank_b_module:top_level_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None ;
; top_level_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d8f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                            ; IP Include File       ;
+--------+------------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; N/A    ; Qsys                                     ; 18.0    ; N/A          ; N/A           ; |top_level_system                                                                                                                                                                                                                                                                                                                                                                                                                          ; top_level_system.qsys ;
; Altera ; alt_vip_cl_tpg                           ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0                                                                                                                                                                                                                                                                                                                                                                       ; top_level_system.qsys ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave                                                                                                                                                                                                                                                                                                                                   ;                       ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder                                                                                                                                                                                                                                                                                    ;                       ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_encode:resp_encoder                                                                                                                                                                                                                                                                                   ;                       ;
; Altera ; Video and Image Processing Suite         ; N/A     ; N/A          ; OpenCore Plus ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler                                                                                                                                                                                                                                                                                                                                       ;                       ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder                                                                                                                                                                                                                                                                               ;                       ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder                                                                                                                                                                                                                                                                                     ;                       ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_decode:cs_resp_decoder                                                                                                                                                                                                                                                                                    ;                       ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:vob_cmd_encoder                                                                                                                                                                                                                                                                                    ;                       ;
; Altera ; Video and Image Processing Suite         ; N/A     ; N/A          ; OpenCore Plus ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core                                                                                                                                                                                                                                                                                                                                         ;                       ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                                                                                                            ;                       ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output                                                                                                                                                                                                                                                                                          ;                       ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out                                                                                                                                                                                                                                                                                                                                 ;                       ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                                                                                                    ;                       ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:data_input                                                                                                                                                                                                                                                                                   ;                       ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_message_pipeline_stage:din_pipe_stage                                                                                                                                                                                                                                                                            ;                       ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_sop_align:sop_realigner                                                                                                                                                                                                                                                                                          ;                       ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output                                                                                                                                                                                                                                                                                 ;                       ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_video_packet_empty:empty_converter                                                                                                                                                                                                                               ;                       ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter                                                                                                                                                                                                                         ;                       ;
; Altera ; altpll                                   ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                                                       ; top_level_system.qsys ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |top_level_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                      ;                       ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |top_level_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                  ;                       ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |top_level_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                                                        ;                       ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |top_level_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                      ;                       ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |top_level_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                                                        ;                       ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                                     ; top_level_system.qsys ;
; Altera ; timing_adapter                           ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_avalon_st_adapter:avalon_st_adapter|top_level_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0                                                                                                                                                                                                                                                                                                ; top_level_system.qsys ;
; Altera ; altera_irq_mapper                        ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                                                                   ; top_level_system.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                 ; top_level_system.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                     ; top_level_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_vip_cl_tpg_0_control_agent                                                                                                                                                                                                                                                                                                            ; top_level_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; top_level_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_vip_cl_tpg_0_control_translator                                                                                                                                                                                                                                                                                                  ; top_level_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                                                                                  ; top_level_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                           ; top_level_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; top_level_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                                                        ; top_level_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                              ; top_level_system.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|top_level_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                         ; top_level_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                                                          ; top_level_system.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|top_level_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                     ; top_level_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                                                          ; top_level_system.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|top_level_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                     ; top_level_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                                                          ; top_level_system.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|top_level_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                     ; top_level_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                                                                          ; top_level_system.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|top_level_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                     ; top_level_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                                                                                          ; top_level_system.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|top_level_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                     ; top_level_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                                                                                          ; top_level_system.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|top_level_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                     ; top_level_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                              ; top_level_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                      ; top_level_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                  ; top_level_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                              ; top_level_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                              ; top_level_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                              ; top_level_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                                          ; top_level_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                              ; top_level_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006                                                                                                                                                                                                                                                                                                          ; top_level_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                    ; top_level_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                ; top_level_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dsi_tx_controller_0_avl_mm_agent                                                                                                                                                                                                                                                                                                          ; top_level_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo                                                                                                                                                                                                                                                                                                     ; top_level_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator                                                                                                                                                                                                                                                                                                ; top_level_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                       ; top_level_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; top_level_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                             ; top_level_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                           ; top_level_system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                      ; top_level_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                 ; top_level_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                        ; top_level_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; top_level_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                              ; top_level_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                    ; top_level_system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                               ; top_level_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                          ; top_level_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                 ; top_level_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; top_level_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                       ; top_level_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                    ; top_level_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                            ; top_level_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                            ; top_level_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                                                                            ; top_level_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                                                                                                            ; top_level_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                                                                                                            ; top_level_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                                                                                            ; top_level_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                                                                                                                            ; top_level_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_006:router_008                                                                                                                                                                                                                                                                                                            ; top_level_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                              ; top_level_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                          ; top_level_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                          ; top_level_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                          ; top_level_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                                                                      ; top_level_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                                                                                      ; top_level_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux_004:rsp_demux_006                                                                                                                                                                                                                                                                                                      ; top_level_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                  ; top_level_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                          ; top_level_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                          ; top_level_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                     ; top_level_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                ; top_level_system.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                               ; top_level_system.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                         ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                             ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                   ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_break:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                     ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                                       ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_debug:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                     ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                                   ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_dtrace|top_level_system_nios2_gen2_0_cpu_nios2_oci_td_mode:top_level_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                                       ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo|top_level_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo|top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo|top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_im:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                                           ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                                   ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_pib:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                                         ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                                       ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_ocimem:the_top_level_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                           ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_ocimem:the_top_level_system_nios2_gen2_0_cpu_nios2_ocimem|top_level_system_nios2_gen2_0_cpu_ociram_sp_ram_module:top_level_system_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_bht_module:top_level_system_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                      ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_data_module:top_level_system_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                              ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_tag_module:top_level_system_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_victim_module:top_level_system_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                          ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_ic_data_module:top_level_system_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                              ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_ic_tag_module:top_level_system_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_register_bank_a_module:top_level_system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                              ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_register_bank_b_module:top_level_system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                              ;                       ;
; Altera ; altera_avalon_onchip_memory2             ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                       ; top_level_system.qsys ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A           ; |top_level_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                   ; top_level_system.qsys ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A           ; |top_level_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                               ; top_level_system.qsys ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A           ; |top_level_system|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                               ; top_level_system.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.0    ; N/A          ; N/A           ; |top_level_system|top_level_system_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                                                                                                                                                                               ; top_level_system.qsys ;
+--------+------------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|state_current                                                                                                                                 ;
+---------------------------------------+-------------------------------------+---------------------------------------+----------------------------------+-------------------------------------+----------------------------------+--------------------------+
; Name                                  ; state_current.STATE_DISABLE_BUFFERS ; state_current.STATE_WAIT_CLK_UNACTIVE ; state_current.STATE_LANES_ACTIVE ; state_current.STATE_WAIT_CLK_ACTIVE ; state_current.STATE_ENABLE_LANES ; state_current.STATE_IDLE ;
+---------------------------------------+-------------------------------------+---------------------------------------+----------------------------------+-------------------------------------+----------------------------------+--------------------------+
; state_current.STATE_IDLE              ; 0                                   ; 0                                     ; 0                                ; 0                                   ; 0                                ; 0                        ;
; state_current.STATE_ENABLE_LANES      ; 0                                   ; 0                                     ; 0                                ; 0                                   ; 1                                ; 1                        ;
; state_current.STATE_WAIT_CLK_ACTIVE   ; 0                                   ; 0                                     ; 0                                ; 1                                   ; 0                                ; 1                        ;
; state_current.STATE_LANES_ACTIVE      ; 0                                   ; 0                                     ; 1                                ; 0                                   ; 0                                ; 1                        ;
; state_current.STATE_WAIT_CLK_UNACTIVE ; 0                                   ; 1                                     ; 0                                ; 0                                   ; 0                                ; 1                        ;
; state_current.STATE_DISABLE_BUFFERS   ; 1                                   ; 0                                     ; 0                                ; 0                                   ; 0                                ; 1                        ;
+---------------------------------------+-------------------------------------+---------------------------------------+----------------------------------+-------------------------------------+----------------------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|state_current                                                                                                                                                                                                                                                                               ;
+--------------------------------------------+-----------------------------+--------------------------------------+------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------+-------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------------+
; Name                                       ; state_current.STATE_ULPS_01 ; state_current.STATE_LP_SEND_MARK_ONE ; state_current.STATE_LP_SEND_LP_CMD ; state_current.STATE_LP_SEND_ENTRY_CMD ; state_current.STATE_LP_SEND_ESC_MODE_ENTRY ; state_current.STATE_HS_EXIT ; state_current.STATE_HS_ACTIVE ; state_current.STATE_HS_PREP ; state_current.STATE_HS_RQST ; state_current.STATE_IDLE ; state_current.STATE_LINES_DISABLED ;
+--------------------------------------------+-----------------------------+--------------------------------------+------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------+-------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------------+
; state_current.STATE_LINES_DISABLED         ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 0                                  ;
; state_current.STATE_IDLE                   ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 1                        ; 1                                  ;
; state_current.STATE_HS_RQST                ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 1                           ; 0                        ; 1                                  ;
; state_current.STATE_HS_PREP                ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 1                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_HS_ACTIVE              ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 1                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_HS_EXIT                ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 1                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_ESC_MODE_ENTRY ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 1                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_ENTRY_CMD      ; 0                           ; 0                                    ; 0                                  ; 1                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_LP_CMD         ; 0                           ; 0                                    ; 1                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_MARK_ONE       ; 0                           ; 1                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_ULPS_01                ; 1                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
+--------------------------------------------+-----------------------------+--------------------------------------+------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------+-------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|state_current   ;
+-------------------------------+-------------------------------+-----------------------------+---------------------------+--------------------------+------------------------------+
; Name                          ; state_current.STATE_TX_ACTIVE ; state_current.STATE_TX_SYNC ; state_current.STATE_TX_GO ; state_current.STATE_IDLE ; state_current.STATE_TX_TRAIL ;
+-------------------------------+-------------------------------+-----------------------------+---------------------------+--------------------------+------------------------------+
; state_current.STATE_IDLE      ; 0                             ; 0                           ; 0                         ; 0                        ; 0                            ;
; state_current.STATE_TX_GO     ; 0                             ; 0                           ; 1                         ; 1                        ; 0                            ;
; state_current.STATE_TX_SYNC   ; 0                             ; 1                           ; 0                         ; 1                        ; 0                            ;
; state_current.STATE_TX_ACTIVE ; 1                             ; 0                           ; 0                         ; 1                        ; 0                            ;
; state_current.STATE_TX_TRAIL  ; 0                             ; 0                           ; 0                         ; 1                        ; 1                            ;
+-------------------------------+-------------------------------+-----------------------------+---------------------------+--------------------------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|state_current                                                                                                                                                                                                                                                                       ;
+--------------------------------------------+-----------------------------+--------------------------------------+------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------+-------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------------+
; Name                                       ; state_current.STATE_ULPS_01 ; state_current.STATE_LP_SEND_MARK_ONE ; state_current.STATE_LP_SEND_LP_CMD ; state_current.STATE_LP_SEND_ENTRY_CMD ; state_current.STATE_LP_SEND_ESC_MODE_ENTRY ; state_current.STATE_HS_EXIT ; state_current.STATE_HS_ACTIVE ; state_current.STATE_HS_PREP ; state_current.STATE_HS_RQST ; state_current.STATE_IDLE ; state_current.STATE_LINES_DISABLED ;
+--------------------------------------------+-----------------------------+--------------------------------------+------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------+-------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------------+
; state_current.STATE_LINES_DISABLED         ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 0                                  ;
; state_current.STATE_IDLE                   ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 1                        ; 1                                  ;
; state_current.STATE_HS_RQST                ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 1                           ; 0                        ; 1                                  ;
; state_current.STATE_HS_PREP                ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 1                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_HS_ACTIVE              ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 1                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_HS_EXIT                ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 1                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_ESC_MODE_ENTRY ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 1                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_ENTRY_CMD      ; 0                           ; 0                                    ; 0                                  ; 1                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_LP_CMD         ; 0                           ; 0                                    ; 1                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_MARK_ONE       ; 0                           ; 1                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_ULPS_01                ; 1                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
+--------------------------------------------+-----------------------------+--------------------------------------+------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------+-------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|state_current ;
+-------------------------------+-------------------------------+-----------------------------+---------------------------+--------------------------+------------------------------------+
; Name                          ; state_current.STATE_TX_ACTIVE ; state_current.STATE_TX_SYNC ; state_current.STATE_TX_GO ; state_current.STATE_IDLE ; state_current.STATE_TX_TRAIL       ;
+-------------------------------+-------------------------------+-----------------------------+---------------------------+--------------------------+------------------------------------+
; state_current.STATE_IDLE      ; 0                             ; 0                           ; 0                         ; 0                        ; 0                                  ;
; state_current.STATE_TX_GO     ; 0                             ; 0                           ; 1                         ; 1                        ; 0                                  ;
; state_current.STATE_TX_SYNC   ; 0                             ; 1                           ; 0                         ; 1                        ; 0                                  ;
; state_current.STATE_TX_ACTIVE ; 1                             ; 0                           ; 0                         ; 1                        ; 0                                  ;
; state_current.STATE_TX_TRAIL  ; 0                             ; 0                           ; 0                         ; 1                        ; 1                                  ;
+-------------------------------+-------------------------------+-----------------------------+---------------------------+--------------------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|state_current                                                                                                                                                                                                                                                                       ;
+--------------------------------------------+-----------------------------+--------------------------------------+------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------+-------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------------+
; Name                                       ; state_current.STATE_ULPS_01 ; state_current.STATE_LP_SEND_MARK_ONE ; state_current.STATE_LP_SEND_LP_CMD ; state_current.STATE_LP_SEND_ENTRY_CMD ; state_current.STATE_LP_SEND_ESC_MODE_ENTRY ; state_current.STATE_HS_EXIT ; state_current.STATE_HS_ACTIVE ; state_current.STATE_HS_PREP ; state_current.STATE_HS_RQST ; state_current.STATE_IDLE ; state_current.STATE_LINES_DISABLED ;
+--------------------------------------------+-----------------------------+--------------------------------------+------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------+-------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------------+
; state_current.STATE_LINES_DISABLED         ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 0                                  ;
; state_current.STATE_IDLE                   ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 1                        ; 1                                  ;
; state_current.STATE_HS_RQST                ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 1                           ; 0                        ; 1                                  ;
; state_current.STATE_HS_PREP                ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 1                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_HS_ACTIVE              ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 1                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_HS_EXIT                ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 1                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_ESC_MODE_ENTRY ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 1                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_ENTRY_CMD      ; 0                           ; 0                                    ; 0                                  ; 1                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_LP_CMD         ; 0                           ; 0                                    ; 1                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_MARK_ONE       ; 0                           ; 1                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_ULPS_01                ; 1                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
+--------------------------------------------+-----------------------------+--------------------------------------+------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------+-------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|state_current ;
+-------------------------------+-------------------------------+-----------------------------+---------------------------+--------------------------+------------------------------------+
; Name                          ; state_current.STATE_TX_ACTIVE ; state_current.STATE_TX_SYNC ; state_current.STATE_TX_GO ; state_current.STATE_IDLE ; state_current.STATE_TX_TRAIL       ;
+-------------------------------+-------------------------------+-----------------------------+---------------------------+--------------------------+------------------------------------+
; state_current.STATE_IDLE      ; 0                             ; 0                           ; 0                         ; 0                        ; 0                                  ;
; state_current.STATE_TX_GO     ; 0                             ; 0                           ; 1                         ; 1                        ; 0                                  ;
; state_current.STATE_TX_SYNC   ; 0                             ; 1                           ; 0                         ; 1                        ; 0                                  ;
; state_current.STATE_TX_ACTIVE ; 1                             ; 0                           ; 0                         ; 1                        ; 0                                  ;
; state_current.STATE_TX_TRAIL  ; 0                             ; 0                           ; 0                         ; 1                        ; 1                                  ;
+-------------------------------+-------------------------------+-----------------------------+---------------------------+--------------------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|state_current                                                                                                                                                                                                                                                                       ;
+--------------------------------------------+-----------------------------+--------------------------------------+------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------+-------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------------+
; Name                                       ; state_current.STATE_ULPS_01 ; state_current.STATE_LP_SEND_MARK_ONE ; state_current.STATE_LP_SEND_LP_CMD ; state_current.STATE_LP_SEND_ENTRY_CMD ; state_current.STATE_LP_SEND_ESC_MODE_ENTRY ; state_current.STATE_HS_EXIT ; state_current.STATE_HS_ACTIVE ; state_current.STATE_HS_PREP ; state_current.STATE_HS_RQST ; state_current.STATE_IDLE ; state_current.STATE_LINES_DISABLED ;
+--------------------------------------------+-----------------------------+--------------------------------------+------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------+-------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------------+
; state_current.STATE_LINES_DISABLED         ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 0                                  ;
; state_current.STATE_IDLE                   ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 1                        ; 1                                  ;
; state_current.STATE_HS_RQST                ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 1                           ; 0                        ; 1                                  ;
; state_current.STATE_HS_PREP                ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 1                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_HS_ACTIVE              ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 1                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_HS_EXIT                ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 1                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_ESC_MODE_ENTRY ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 1                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_ENTRY_CMD      ; 0                           ; 0                                    ; 0                                  ; 1                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_LP_CMD         ; 0                           ; 0                                    ; 1                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_MARK_ONE       ; 0                           ; 1                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_ULPS_01                ; 1                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
+--------------------------------------------+-----------------------------+--------------------------------------+------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------+-------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|state_current ;
+-------------------------------+-------------------------------+-----------------------------+---------------------------+--------------------------+------------------------------------+
; Name                          ; state_current.STATE_TX_ACTIVE ; state_current.STATE_TX_SYNC ; state_current.STATE_TX_GO ; state_current.STATE_IDLE ; state_current.STATE_TX_TRAIL       ;
+-------------------------------+-------------------------------+-----------------------------+---------------------------+--------------------------+------------------------------------+
; state_current.STATE_IDLE      ; 0                             ; 0                           ; 0                         ; 0                        ; 0                                  ;
; state_current.STATE_TX_GO     ; 0                             ; 0                           ; 1                         ; 1                        ; 0                                  ;
; state_current.STATE_TX_SYNC   ; 0                             ; 1                           ; 0                         ; 1                        ; 0                                  ;
; state_current.STATE_TX_ACTIVE ; 1                             ; 0                           ; 0                         ; 1                        ; 0                                  ;
; state_current.STATE_TX_TRAIL  ; 0                             ; 0                           ; 0                         ; 1                        ; 1                                  ;
+-------------------------------+-------------------------------+-----------------------------+---------------------------+--------------------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|state_current                                                                                                                                                                                                                                                                       ;
+--------------------------------------------+-----------------------------+--------------------------------------+------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------+-------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------------+
; Name                                       ; state_current.STATE_ULPS_01 ; state_current.STATE_LP_SEND_MARK_ONE ; state_current.STATE_LP_SEND_LP_CMD ; state_current.STATE_LP_SEND_ENTRY_CMD ; state_current.STATE_LP_SEND_ESC_MODE_ENTRY ; state_current.STATE_HS_EXIT ; state_current.STATE_HS_ACTIVE ; state_current.STATE_HS_PREP ; state_current.STATE_HS_RQST ; state_current.STATE_IDLE ; state_current.STATE_LINES_DISABLED ;
+--------------------------------------------+-----------------------------+--------------------------------------+------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------+-------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------------+
; state_current.STATE_LINES_DISABLED         ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 0                                  ;
; state_current.STATE_IDLE                   ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 1                        ; 1                                  ;
; state_current.STATE_HS_RQST                ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 1                           ; 0                        ; 1                                  ;
; state_current.STATE_HS_PREP                ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 1                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_HS_ACTIVE              ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 1                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_HS_EXIT                ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 1                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_ESC_MODE_ENTRY ; 0                           ; 0                                    ; 0                                  ; 0                                     ; 1                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_ENTRY_CMD      ; 0                           ; 0                                    ; 0                                  ; 1                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_LP_CMD         ; 0                           ; 0                                    ; 1                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_LP_SEND_MARK_ONE       ; 0                           ; 1                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
; state_current.STATE_ULPS_01                ; 1                           ; 0                                    ; 0                                  ; 0                                     ; 0                                          ; 0                           ; 0                             ; 0                           ; 0                           ; 0                        ; 1                                  ;
+--------------------------------------------+-----------------------------+--------------------------------------+------------------------------------+---------------------------------------+--------------------------------------------+-----------------------------+-------------------------------+-----------------------------+-----------------------------+--------------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|state_current ;
+-------------------------------+-------------------------------+-----------------------------+---------------------------+--------------------------+------------------------------------+
; Name                          ; state_current.STATE_TX_ACTIVE ; state_current.STATE_TX_SYNC ; state_current.STATE_TX_GO ; state_current.STATE_IDLE ; state_current.STATE_TX_TRAIL       ;
+-------------------------------+-------------------------------+-----------------------------+---------------------------+--------------------------+------------------------------------+
; state_current.STATE_IDLE      ; 0                             ; 0                           ; 0                         ; 0                        ; 0                                  ;
; state_current.STATE_TX_GO     ; 0                             ; 0                           ; 1                         ; 1                        ; 0                                  ;
; state_current.STATE_TX_SYNC   ; 0                             ; 1                           ; 0                         ; 1                        ; 0                                  ;
; state_current.STATE_TX_ACTIVE ; 1                             ; 0                           ; 0                         ; 1                        ; 0                                  ;
; state_current.STATE_TX_TRAIL  ; 0                             ; 0                           ; 0                         ; 1                        ; 1                                  ;
+-------------------------------+-------------------------------+-----------------------------+---------------------------+--------------------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|state_current                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------+--------------------------------------+----------------------------------+------------------------------------------+-----------------------------------+-------------------------------+--------------------------------------+------------------------------------------+----------------------------------+--------------------------------------+----------------------------------+--------------------------------------+----------------------------------+------------------------------------------+----------------------------------+---------------------------------+--------------------------+
; Name                                     ; state_current.STATE_WAIT_H_BLANK_VFP ; state_current.STATE_SEND_HSS_VFP ; state_current.STATE_WAIT_H_BLANK_ACT_HFP ; state_current.STATE_SEND_DATA_CRC ; state_current.STATE_SEND_DATA ; state_current.STATE_SEND_DATA_HEADER ; state_current.STATE_WAIT_H_BLANK_ACT_HBP ; state_current.STATE_SEND_HSS_ACT ; state_current.STATE_WAIT_H_BLANK_VBP ; state_current.STATE_SEND_HSS_VBP ; state_current.STATE_WAIT_H_BLANK_VSA ; state_current.STATE_SEND_HSS_VSA ; state_current.STATE_WAIT_H_BLANK_VSS_VSA ; state_current.STATE_SEND_VSS_VSA ; state_current.STATE_SEND_LP_CMD ; state_current.STATE_IDLE ;
+------------------------------------------+--------------------------------------+----------------------------------+------------------------------------------+-----------------------------------+-------------------------------+--------------------------------------+------------------------------------------+----------------------------------+--------------------------------------+----------------------------------+--------------------------------------+----------------------------------+------------------------------------------+----------------------------------+---------------------------------+--------------------------+
; state_current.STATE_IDLE                 ; 0                                    ; 0                                ; 0                                        ; 0                                 ; 0                             ; 0                                    ; 0                                        ; 0                                ; 0                                    ; 0                                ; 0                                    ; 0                                ; 0                                        ; 0                                ; 0                               ; 0                        ;
; state_current.STATE_SEND_LP_CMD          ; 0                                    ; 0                                ; 0                                        ; 0                                 ; 0                             ; 0                                    ; 0                                        ; 0                                ; 0                                    ; 0                                ; 0                                    ; 0                                ; 0                                        ; 0                                ; 1                               ; 1                        ;
; state_current.STATE_SEND_VSS_VSA         ; 0                                    ; 0                                ; 0                                        ; 0                                 ; 0                             ; 0                                    ; 0                                        ; 0                                ; 0                                    ; 0                                ; 0                                    ; 0                                ; 0                                        ; 1                                ; 0                               ; 1                        ;
; state_current.STATE_WAIT_H_BLANK_VSS_VSA ; 0                                    ; 0                                ; 0                                        ; 0                                 ; 0                             ; 0                                    ; 0                                        ; 0                                ; 0                                    ; 0                                ; 0                                    ; 0                                ; 1                                        ; 0                                ; 0                               ; 1                        ;
; state_current.STATE_SEND_HSS_VSA         ; 0                                    ; 0                                ; 0                                        ; 0                                 ; 0                             ; 0                                    ; 0                                        ; 0                                ; 0                                    ; 0                                ; 0                                    ; 1                                ; 0                                        ; 0                                ; 0                               ; 1                        ;
; state_current.STATE_WAIT_H_BLANK_VSA     ; 0                                    ; 0                                ; 0                                        ; 0                                 ; 0                             ; 0                                    ; 0                                        ; 0                                ; 0                                    ; 0                                ; 1                                    ; 0                                ; 0                                        ; 0                                ; 0                               ; 1                        ;
; state_current.STATE_SEND_HSS_VBP         ; 0                                    ; 0                                ; 0                                        ; 0                                 ; 0                             ; 0                                    ; 0                                        ; 0                                ; 0                                    ; 1                                ; 0                                    ; 0                                ; 0                                        ; 0                                ; 0                               ; 1                        ;
; state_current.STATE_WAIT_H_BLANK_VBP     ; 0                                    ; 0                                ; 0                                        ; 0                                 ; 0                             ; 0                                    ; 0                                        ; 0                                ; 1                                    ; 0                                ; 0                                    ; 0                                ; 0                                        ; 0                                ; 0                               ; 1                        ;
; state_current.STATE_SEND_HSS_ACT         ; 0                                    ; 0                                ; 0                                        ; 0                                 ; 0                             ; 0                                    ; 0                                        ; 1                                ; 0                                    ; 0                                ; 0                                    ; 0                                ; 0                                        ; 0                                ; 0                               ; 1                        ;
; state_current.STATE_WAIT_H_BLANK_ACT_HBP ; 0                                    ; 0                                ; 0                                        ; 0                                 ; 0                             ; 0                                    ; 1                                        ; 0                                ; 0                                    ; 0                                ; 0                                    ; 0                                ; 0                                        ; 0                                ; 0                               ; 1                        ;
; state_current.STATE_SEND_DATA_HEADER     ; 0                                    ; 0                                ; 0                                        ; 0                                 ; 0                             ; 1                                    ; 0                                        ; 0                                ; 0                                    ; 0                                ; 0                                    ; 0                                ; 0                                        ; 0                                ; 0                               ; 1                        ;
; state_current.STATE_SEND_DATA            ; 0                                    ; 0                                ; 0                                        ; 0                                 ; 1                             ; 0                                    ; 0                                        ; 0                                ; 0                                    ; 0                                ; 0                                    ; 0                                ; 0                                        ; 0                                ; 0                               ; 1                        ;
; state_current.STATE_SEND_DATA_CRC        ; 0                                    ; 0                                ; 0                                        ; 1                                 ; 0                             ; 0                                    ; 0                                        ; 0                                ; 0                                    ; 0                                ; 0                                    ; 0                                ; 0                                        ; 0                                ; 0                               ; 1                        ;
; state_current.STATE_WAIT_H_BLANK_ACT_HFP ; 0                                    ; 0                                ; 1                                        ; 0                                 ; 0                             ; 0                                    ; 0                                        ; 0                                ; 0                                    ; 0                                ; 0                                    ; 0                                ; 0                                        ; 0                                ; 0                               ; 1                        ;
; state_current.STATE_SEND_HSS_VFP         ; 0                                    ; 1                                ; 0                                        ; 0                                 ; 0                             ; 0                                    ; 0                                        ; 0                                ; 0                                    ; 0                                ; 0                                    ; 0                                ; 0                                        ; 0                                ; 0                               ; 1                        ;
; state_current.STATE_WAIT_H_BLANK_VFP     ; 1                                    ; 0                                ; 0                                        ; 0                                 ; 0                             ; 0                                    ; 0                                        ; 0                                ; 0                                    ; 0                                ; 0                                    ; 0                                ; 0                                        ; 0                                ; 0                               ; 1                        ;
+------------------------------------------+--------------------------------------+----------------------------------+------------------------------------------+-----------------------------------+-------------------------------+--------------------------------------+------------------------------------------+----------------------------------+--------------------------------------+----------------------------------+--------------------------------------+----------------------------------+------------------------------------------+----------------------------------+---------------------------------+--------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|packet_state ;
+-----------------------------+----------------------+-----------------------------+----------------------------------------------------+
; Name                        ; packet_state.WAITING ; packet_state.RECEIVE_PACKET ; packet_state.SEND_PACKET                           ;
+-----------------------------+----------------------+-----------------------------+----------------------------------------------------+
; packet_state.WAITING        ; 0                    ; 0                           ; 0                                                  ;
; packet_state.SEND_PACKET    ; 1                    ; 0                           ; 1                                                  ;
; packet_state.RECEIVE_PACKET ; 1                    ; 1                           ; 0                                                  ;
+-----------------------------+----------------------+-----------------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|state ;
+------------------------------+------------+------------------------------+-----------------------------------------------------+
; Name                         ; state.IDLE ; state.RECEIVE_PACKET_WAITING ; state.SEND_PACKET_WAITING                           ;
+------------------------------+------------+------------------------------+-----------------------------------------------------+
; state.IDLE                   ; 0          ; 0                            ; 0                                                   ;
; state.SEND_PACKET_WAITING    ; 1          ; 0                            ; 1                                                   ;
; state.RECEIVE_PACKET_WAITING ; 1          ; 1                            ; 0                                                   ;
+------------------------------+------------+------------------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state                                                                        ;
+---------------------------+-----------------+-------------------+------------------------+-------------------------+-------------------+-----------------------+---------------------------+------------+
; Name                      ; state.TERMINATE ; state.CONCATENATE ; state.WAIT_FOR_COMMAND ; state.SEND_EMPTY_PACKET ; state.SEND_PACKET ; state.SEND_PACKET_SOP ; state.SEND_CONTROL_PACKET ; state.IDLE ;
+---------------------------+-----------------+-------------------+------------------------+-------------------------+-------------------+-----------------------+---------------------------+------------+
; state.IDLE                ; 0               ; 0                 ; 0                      ; 0                       ; 0                 ; 0                     ; 0                         ; 0          ;
; state.SEND_CONTROL_PACKET ; 0               ; 0                 ; 0                      ; 0                       ; 0                 ; 0                     ; 1                         ; 1          ;
; state.SEND_PACKET_SOP     ; 0               ; 0                 ; 0                      ; 0                       ; 0                 ; 1                     ; 0                         ; 1          ;
; state.SEND_PACKET         ; 0               ; 0                 ; 0                      ; 0                       ; 1                 ; 0                     ; 0                         ; 1          ;
; state.SEND_EMPTY_PACKET   ; 0               ; 0                 ; 0                      ; 1                       ; 0                 ; 0                     ; 0                         ; 1          ;
; state.WAIT_FOR_COMMAND    ; 0               ; 0                 ; 1                      ; 0                       ; 0                 ; 0                     ; 0                         ; 1          ;
; state.CONCATENATE         ; 0               ; 1                 ; 0                      ; 0                       ; 0                 ; 0                     ; 0                         ; 1          ;
; state.TERMINATE           ; 1               ; 0                 ; 0                      ; 0                       ; 0                 ; 0                     ; 0                         ; 1          ;
+---------------------------+-----------------+-------------------+------------------------+-------------------------+-------------------+-----------------------+---------------------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state ;
+-------------------------+-------------------+-------------------------+----------------------+---------------------+----------------------+--------------------------------------+
; Name                    ; state.SEND_PACKET ; state.SEND_EMPTY_PACKET ; state.TYPE_11_PACKET ; state.CONTROL_FINAL ; state.CONTROL_PACKET ; state.IDLE                           ;
+-------------------------+-------------------+-------------------------+----------------------+---------------------+----------------------+--------------------------------------+
; state.IDLE              ; 0                 ; 0                       ; 0                    ; 0                   ; 0                    ; 0                                    ;
; state.CONTROL_PACKET    ; 0                 ; 0                       ; 0                    ; 0                   ; 1                    ; 1                                    ;
; state.CONTROL_FINAL     ; 0                 ; 0                       ; 0                    ; 1                   ; 0                    ; 1                                    ;
; state.TYPE_11_PACKET    ; 0                 ; 0                       ; 1                    ; 0                   ; 0                    ; 1                                    ;
; state.SEND_EMPTY_PACKET ; 0                 ; 1                       ; 0                    ; 0                   ; 0                    ; 1                                    ;
; state.SEND_PACKET       ; 1                 ; 0                       ; 0                    ; 0                   ; 0                    ; 1                                    ;
+-------------------------+-------------------+-------------------------+----------------------+---------------------+----------------------+--------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|state              ;
+---------------------------+---------------------+-----------------------+---------------------------+------------+--------------------+
; Name                      ; state.END_OF_PACKET ; state.GEN_ACTIVE_LINE ; state.LOAD_COLOR_BAR_INFO ; state.IDLE ; state.READ_COMMAND ;
+---------------------------+---------------------+-----------------------+---------------------------+------------+--------------------+
; state.IDLE                ; 0                   ; 0                     ; 0                         ; 0          ; 0                  ;
; state.LOAD_COLOR_BAR_INFO ; 0                   ; 0                     ; 1                         ; 1          ; 0                  ;
; state.GEN_ACTIVE_LINE     ; 0                   ; 1                     ; 0                         ; 1          ; 0                  ;
; state.END_OF_PACKET       ; 1                   ; 0                     ; 0                         ; 1          ; 0                  ;
; state.READ_COMMAND        ; 0                   ; 0                     ; 0                         ; 1          ; 1                  ;
+---------------------------+---------------------+-----------------------+---------------------------+------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|state                         ;
+-----------------------------------+--------------------------------+------------------------------+-----------------------------------+------------+
; Name                              ; state.VOB_CMD_SEND_LINE_OUTPUT ; state.CORE_CMD_GENERATE_LINE ; state.VOB_CMD_SEND_CONTROL_PACKET ; state.IDLE ;
+-----------------------------------+--------------------------------+------------------------------+-----------------------------------+------------+
; state.IDLE                        ; 0                              ; 0                            ; 0                                 ; 0          ;
; state.VOB_CMD_SEND_CONTROL_PACKET ; 0                              ; 0                            ; 1                                 ; 1          ;
; state.CORE_CMD_GENERATE_LINE      ; 0                              ; 1                            ; 0                                 ; 1          ;
; state.VOB_CMD_SEND_LINE_OUTPUT    ; 1                              ; 0                            ; 0                                 ; 1          ;
+-----------------------------------+--------------------------------+------------------------------+-----------------------------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                               ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                               ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                               ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                               ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                               ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_debug:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_debug:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                         ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[10]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[8]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[9]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[6]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[7]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[4]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[5]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[2]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[3]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[1]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[10]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[8]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[9]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[6]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[7]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[4]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[5]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[2]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[3]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[1]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Total number of protected registers is 100                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------+---+
; Logic Cell Name                                                                                                              ;   ;
+------------------------------------------------------------------------------------------------------------------------------+---+
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|lp_data_rqst~1 ;   ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|Selector9~0    ;   ;
; Number of logic cells representing combinational loops                                                                       ; 2 ;
+------------------------------------------------------------------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55,61,62,76..78]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55,61,62,76..78]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,2,6..10,13..15,17..20,22,24,25,29,31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|last_bit_byte[0..7]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|reg_read_reg[24..31]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[2][7]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[2][6]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[2][5]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[2][4]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[2][3]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[2][2]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[2][1]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[2][0]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[1..18,48..55]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[49..55]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|av_st_dout_data[48..55]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[19..31]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_im:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_im:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator|av_readdata_pre[24..31]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|serdes_data[1,5,7]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|task_reg[0]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[1][1]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[1][2]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[1][3]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[1][4]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[1][5]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[1][6]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[1][7]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][1]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][2]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][3]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][4]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][5]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][6]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][7]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][8]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][9]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][10]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][11]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][12]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][13]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][14]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][15]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][16]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][17]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][18]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|task_reg[1..7]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[1..7]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_decode:cmd_input|task_reg[0..7]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_shift_reg_aod:shift_reg12|shift_reg[3]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[2][78]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[2][77]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[2][76]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|eof                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|sof                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[1][7]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[1][6]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[1][5]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[1][4]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[1][3]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[1][2]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[1][1]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][21]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][20]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][19]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][18]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][17]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][16]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][10]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][9]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][8]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][7]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][6]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][5]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][4]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][3]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][2]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][0]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][22]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][23]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][24]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][25]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][21]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][0]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][2]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][3]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][5]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][6]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][7]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][8]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][9]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][10]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][16]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][17]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][18]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][19]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][20]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][22]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][23]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][24]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][25]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                           ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                           ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                           ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                           ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                           ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                           ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                           ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                           ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                           ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                           ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                           ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                           ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                           ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                          ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                           ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                           ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[1]                                                                                                                                                                                                                                                                      ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                                         ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                                         ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                                         ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                                         ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                               ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                                               ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                               ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                               ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                               ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                               ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                               ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                               ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                               ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                               ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                 ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                                 ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                                 ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[2][63]                                                                                                                                                                                                                                                                                   ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[2][96]                                                                                                                                                                                                                                                                                   ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                                                                                                                   ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[2][62]                                                                                                                                                                                                                                                                                   ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                                                                                                   ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[2][62]                                                                                                                                                                                                                                                                                   ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                 ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                                 ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                                 ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                              ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                                              ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                              ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                              ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                              ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                              ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,3..5,11,12,16,21,23,26..28]                                                                                                                                                                                                                                         ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                   ;
; dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst|sync_dffe1a                                                                                                                                                                                                                                                                                                                     ; Merged with dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[3].lvds_data|lvds_soft_0002:lvds_soft_inst|sync_dffe1a                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[0].lvds_data|lvds_soft_0002:lvds_soft_inst|sync_dffe1a                                                                                                                                                                                                                                                                                                      ; Merged with dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[3].lvds_data|lvds_soft_0002:lvds_soft_inst|sync_dffe1a                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[1].lvds_data|lvds_soft_0002:lvds_soft_inst|sync_dffe1a                                                                                                                                                                                                                                                                                                      ; Merged with dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[3].lvds_data|lvds_soft_0002:lvds_soft_inst|sync_dffe1a                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[2].lvds_data|lvds_soft_0002:lvds_soft_inst|sync_dffe1a                                                                                                                                                                                                                                                                                                      ; Merged with dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[3].lvds_data|lvds_soft_0002:lvds_soft_inst|sync_dffe1a                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_buffer[5]                                                                                                                                                                                                                                                                                         ; Merged with dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_buffer[7]                                                                                                                                                                                                                                                                                         ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_buffer[0]                                                                                                                                                                                                                                                                                         ; Merged with dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_buffer[6]                                                                                                                                                                                                                                                                                         ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_buffer[2]                                                                                                                                                                                                                                                                                         ; Merged with dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_buffer[4]                                                                                                                                                                                                                                                                                         ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|last_bit_byte[0..6]                                                                                                                                                                                                                                                     ; Merged with dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|last_bit_byte[7]                                                                                                                                                                                                                                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|last_bit_byte[0..6]                                                                                                                                                                                                                                                     ; Merged with dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|last_bit_byte[7]                                                                                                                                                                                                                                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|last_bit_byte[0..6]                                                                                                                                                                                                                                                     ; Merged with dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|last_bit_byte[7]                                                                                                                                                                                                                                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|last_bit_byte[0..6]                                                                                                                                                                                                                                                     ; Merged with dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|last_bit_byte[7]                                                                                                                                                                                                                                                        ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][23]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][23]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][13]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][23]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][7]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][23]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][20]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][23]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][12]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][23]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][4]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][23]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][15]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][23]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][22]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][23]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][6]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][23]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][14]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][23]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][5]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][23]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][21]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][23]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|interlaced_nibble_r[0,2]                                                                                                                                                                                                                                                                                                     ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|interlaced_nibble_r[3]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][4]                                                                                                                                                                                  ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|av_st_dout_startofpacket                                                                                                                                                                                                                                             ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..17]                                                                                                                                                                                                                                                                                                     ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                                                                                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                 ; Merged with top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                  ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                          ; Merged with top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                  ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator|waitrequest_reset_override                                                                                                                                                                                                                                                            ; Merged with top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                  ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                         ; Merged with top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                  ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                          ; Merged with top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                  ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                   ; Merged with top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                  ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                            ; Merged with top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                  ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                                                         ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                         ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                                         ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                         ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                                               ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                               ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                               ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                               ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                               ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                               ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                               ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                               ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                        ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                                              ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                              ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                                              ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                              ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                              ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                              ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                                                 ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                                                 ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                                 ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                                                   ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                   ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                                                   ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                   ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                                   ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                   ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                                                 ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                                                 ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                                 ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                                               ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                               ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                        ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|serdes_data[2,4]                                                                                                                                                                                                                                                                ; Merged with dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|serdes_data[0]                                                                                                                                                                                                                                                                  ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                                                   ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                   ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                                   ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                                   ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                                   ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                                   ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                                               ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                                                ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                                              ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                                               ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[6]                                                                                                                                                                                           ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[22]                                                                                                                                                                                          ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[20]                                                                                                                                                                                          ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[12]                                                                                                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[5..9,11..18]                                                                                                                                                                                                                                                                                              ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[1,8,9,14]                                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[0]                                                                                                                                                                                                                                                              ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[3,16,17,19]                                                                                                                                                                                                                                                     ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[11]                                                                                                                                                                                                                                                             ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][13]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][14]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][15]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][20]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][21]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][22]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][23]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][4]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][5]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][6]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][7]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][12]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][13]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][14]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][15]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][20]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][21]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][22]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][23]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][4]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][5]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][6]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][7]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[6]                                                                                                                                                                                                                                                              ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[22]                                                                                                                                                                                                                                                             ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[13]                                                                                                                                                                                                                                                             ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[10]                                                                                                                                                                                                                                                             ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[20]                                                                                                                                                                                                                                                             ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[12]                                                                                                                                                                                                                                                             ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[23]                                                                                                                                                                                                                                                             ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[18]                                                                                                                                                                                                                                                             ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[1,8,9,14]                                                                                                                                                                                                                                 ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[0]                                                                                                                                                                                                                                        ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[1,8,9,14]                                                                                                                                                                                                                                                                                                ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[0]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[3,16,17,19]                                                                                                                                                                                                                               ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[11]                                                                                                                                                                                                                                       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[3,16,17,19]                                                                                                                                                                                                                                                                                              ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[11]                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[6]                                                                                                                                                                                                                                        ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[22]                                                                                                                                                                                                                                       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[6]                                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[22]                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[13]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[10]                                                                                                                                                                                                                                       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[13]                                                                                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[10]                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[20]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[12]                                                                                                                                                                                                                                       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[20]                                                                                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[12]                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[23]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[18]                                                                                                                                                                                                                                       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[23]                                                                                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[18]                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|mem_address[2]                                                                                                                                                                                                                                                                                                           ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|mem_address[1]                                                                                                                                                                                                                                                                                                           ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                                                                                        ; Merged with top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[2][62]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|is_context                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|interlaced_nibble_r[3]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_break:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dsi_tx_controller_0_avl_mm_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dsi_tx_controller_0_avl_mm_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_vip_cl_tpg_0_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_vip_cl_tpg_0_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[0,11,22]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[0,11,22]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_break:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[0,11,22]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[14,22]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_avalon_st_adapter:avalon_st_adapter|top_level_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|top_level_system_avalon_st_adapter_timing_adapter_0_fifo:top_level_system_avalon_st_adapter_timing_adapter_0_fifo|out_data[8,16,24]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[4]                                                                                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[12]                                                                                                                                                                                                                                                                                                      ;
; avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|input_shift_reg[38,46,54]                                                                                                                                                                                                                                                                                                                                           ; Merged with avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|input_shift_reg[62]                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_encode:resp_encoder|av_st_dout_endofpacket                                                                                                                                                                                                                                                   ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_encode:resp_encoder|av_st_dout_startofpacket                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[18]                                                                                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[21]                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[10]                                                                                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[15]                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[2,5]                                                                                                                                                                                                                                                                                                     ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[7]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[12]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[4]                                                                                                                                                                                                                                        ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_endofpacket                                                                                                                                                                                                                                                     ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_startofpacket                                                                                                                                                                                                                                                   ;
; avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|input_shift_reg[6,14,22]                                                                                                                                                                                                                                                                                                                                            ; Merged with avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|input_shift_reg[30]                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[5,7]                                                                                                                                                                                                                                      ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[2]                                                                                                                                                                                                                                        ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[15]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[10]                                                                                                                                                                                                                                       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[21]                                                                                                                                                                                                                                       ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[18]                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|mem_address[0,1]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|interlaced_nibble_r[1]                                                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|input_shift_reg[30,62]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|field_counter_r[0,1]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|resp_sent                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[2][95]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_buffer[3]                                                                                                                                                                                                                                                                                         ; Merged with dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_buffer[1]                                                                                                                                                                                                                                                                                         ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[5,7]                                                                                                                                                                                                                                                            ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[2]                                                                                                                                                                                                                                                              ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[12]                                                                                                                                                                                                                                                             ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[4]                                                                                                                                                                                                                                                              ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[15]                                                                                                                                                                                                                                                             ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[10]                                                                                                                                                                                                                                                             ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[21]                                                                                                                                                                                                                                                             ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[18]                                                                                                                                                                                                                                                             ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[12]                                                                                                                                                                                          ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[4]                                                                                                                                                                                           ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[7]                                                                                                                                                                                           ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[5]                                                                                                                                                                                           ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|state_current~4                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|state_current~5                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|state_current~6                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|state_current~4                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|state_current~5                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|state_current~6                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|state_current~7                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|state_current~4                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|state_current~5                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|state_current~4                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|state_current~5                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|state_current~6                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|state_current~7                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|state_current~4                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|state_current~5                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|state_current~4                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|state_current~5                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|state_current~6                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|state_current~7                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|state_current~4                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|state_current~5                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|state_current~4                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|state_current~5                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|state_current~6                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|state_current~7                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|state_current~4                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|state_current~5                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|state_current~4                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|state_current~5                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|state_current~6                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|state_current~7                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|state_current~4                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|state_current~5                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|state_current~4                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|state_current~5                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|state_current~6                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|state_current~7                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|state_current~8                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state~4                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state~5                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state~6                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state~10                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state~11                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state~12                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|state~9                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|state~10                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|state~4                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|state~5                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|state_current.STATE_TX_SYNC                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|serdes_data[3]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_shift_reg_aod:shift_reg12|shift_reg[0..2]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|packet_state.SEND_PACKET                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|packet_state.RECEIVE_PACKET                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|state.SEND_PACKET_WAITING                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|state.RECEIVE_PACKET_WAITING                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|serdes_data[6]                                                                                                                                                                                                                                                                  ; Merged with dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|serdes_data[0]                                                                                                                                                                                                                                                                  ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|state_current.STATE_LP_SEND_ESC_MODE_ENTRY                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|state_current.STATE_LP_SEND_ESC_MODE_ENTRY                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|state_current.STATE_LP_SEND_ESC_MODE_ENTRY                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|state_current.STATE_LP_SEND_ESC_MODE_ENTRY                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.TYPE_11_PACKET                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|state_current.STATE_LP_SEND_ENTRY_CMD                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|state_current.STATE_LP_SEND_ENTRY_CMD                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|state_current.STATE_LP_SEND_ENTRY_CMD                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|state_current.STATE_LP_SEND_ENTRY_CMD                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|state_current.STATE_LP_SEND_LP_CMD                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|state_current.STATE_LP_SEND_LP_CMD                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|state_current.STATE_LP_SEND_LP_CMD                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|state_current.STATE_LP_SEND_LP_CMD                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_data_buffer[0..7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_data_buffer[0..7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_data_buffer[0..7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_buffer[1,4,6,7]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|state_current.STATE_LP_SEND_MARK_ONE                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|state_current.STATE_LP_SEND_MARK_ONE                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|state_current.STATE_LP_SEND_MARK_ONE                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|state_current.STATE_LP_SEND_MARK_ONE                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|last_lp_byte                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|last_lp_byte                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|last_lp_byte                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|last_lp_byte                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_data_bits_counter[1..3]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_data_bits_counter[1..3]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_data_bits_counter[1..3]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_bits_counter[1..3]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_data_bits_counter[0]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_data_bits_counter[0]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_data_bits_counter[0]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_bits_counter[0]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|state.READ_COMMAND                                                                                                                                                                                                                                                                                                             ; Merged with top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_cmd_int_ready                                                                                                                                                                                                                                                                                                            ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|state.IDLE                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|packet_state.WAITING                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|state_current.STATE_IDLE                                                                                                                                                                                                                                                                                                             ; Merged with dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lines_enable[0]                                                                                                                                                                                                                                                                                                                  ;
; avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|isr_bytes_number[3]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|input_shift_reg[48..53,55..61,63]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 1045                                                                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|state_current.STATE_LP_SEND_ESC_MODE_ENTRY                                                                                                                                                                                                                                                      ; Stuck at GND              ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_data_buffer[0],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_data_buffer[1],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_data_buffer[2],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_data_buffer[3],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_data_buffer[4],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_data_buffer[5],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_data_buffer[6],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_data_buffer[7],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_data_bits_counter[3]                                                                                                                                                                                                                                                                           ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|state_current.STATE_LP_SEND_ESC_MODE_ENTRY                                                                                                                                                                                                                                                      ; Stuck at GND              ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_data_buffer[0],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_data_buffer[1],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_data_buffer[2],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_data_buffer[3],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_data_buffer[4],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_data_buffer[5],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_data_buffer[6],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_data_buffer[7],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_data_bits_counter[3]                                                                                                                                                                                                                                                                           ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[48]                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|task_reg[0],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[1][7],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[1][6],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[1][5],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[1][4],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[1][3],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[1][2],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|status_registers[1][1],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|mem_address[1]                                                                                                                                                                                                                                                                                                           ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|state_current.STATE_LP_SEND_ESC_MODE_ENTRY                                                                                                                                                                                                                                                      ; Stuck at GND              ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_data_buffer[0],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_data_buffer[1],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_data_buffer[2],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_data_buffer[3],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_data_buffer[4],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_data_buffer[5],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_data_buffer[6],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_data_buffer[7],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_data_bits_counter[3]                                                                                                                                                                                                                                                                           ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                                                                                                                                             ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                               ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                  ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                         ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dsi_tx_controller_0_avl_mm_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dsi_tx_controller_0_avl_mm_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dsi_tx_controller_0_avl_mm_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dsi_tx_controller_0_avl_mm_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                  ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                                                                                                                    ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[14],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[22],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_avalon_st_adapter:avalon_st_adapter|top_level_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|top_level_system_avalon_st_adapter_timing_adapter_0_fifo:top_level_system_avalon_st_adapter_timing_adapter_0_fifo|out_data[8],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|input_shift_reg[62],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|input_shift_reg[30]                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|state_current.STATE_LP_SEND_ENTRY_CMD                                                                                                                                                                                                                                                                   ; Stuck at GND              ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_bits_counter[2],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_bits_counter[1],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_bits_counter[3],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_bits_counter[0]                                                                                                                                                                                                                                                                                   ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|state_current.STATE_LP_SEND_ENTRY_CMD                                                                                                                                                                                                                                                           ; Stuck at GND              ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|last_lp_byte,                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_data_bits_counter[1],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_data_bits_counter[2],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_data_bits_counter[0]                                                                                                                                                                                                                                                                           ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|state_current.STATE_LP_SEND_ENTRY_CMD                                                                                                                                                                                                                                                           ; Stuck at GND              ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|last_lp_byte,                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_data_bits_counter[1],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_data_bits_counter[2],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_data_bits_counter[0]                                                                                                                                                                                                                                                                           ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|state_current.STATE_LP_SEND_ENTRY_CMD                                                                                                                                                                                                                                                           ; Stuck at GND              ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|last_lp_byte,                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_data_bits_counter[1],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_data_bits_counter[2],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_data_bits_counter[0]                                                                                                                                                                                                                                                                           ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|state_current.STATE_LP_SEND_ESC_MODE_ENTRY                                                                                                                                                                                                                                                              ; Stuck at GND              ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_buffer[6],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_buffer[4],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_buffer[1],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_buffer[7]                                                                                                                                                                                                                                                                                         ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_vip_cl_tpg_0_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_vip_cl_tpg_0_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_vip_cl_tpg_0_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_vip_cl_tpg_0_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                    ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[1]                                                                                                                                                                                                                                                       ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[1][1],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][1],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|mem_address[0]                                                                                                                                                                                                                                                                                                           ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|last_bit_byte[1]                                                                                                                                                                                                                                                              ; Stuck at GND              ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|serdes_data[1],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_shift_reg_aod:shift_reg12|shift_reg[3],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_shift_reg_aod:shift_reg12|shift_reg[2]                                                                                                                                                                                                                                                                           ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                                          ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[22]                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[22],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[22]                                                                                                                                                                                                                                                             ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[11]                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[11],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[11]                                                                                                                                                                                                                                                             ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                                                             ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                                         ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|av_st_dout_int_data_r[0]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|gen_pipelined_ready.temp_str_data_reg[0],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output|av_st_dout_data[0]                                                                                                                                                                                                                                                              ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                                          ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                                           ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                                           ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                                                           ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                                                           ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                                           ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                                                           ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                                                           ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                                           ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|last_bit_byte[7]                                                                                                                                                                                                                                                              ; Stuck at GND              ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|serdes_data[7],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_shift_reg_aod:shift_reg12|shift_reg[0]                                                                                                                                                                                                                                                                           ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|last_bit_byte[5]                                                                                                                                                                                                                                                              ; Stuck at GND              ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|serdes_data[5],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_shift_reg_aod:shift_reg12|shift_reg[1]                                                                                                                                                                                                                                                                           ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|interlaced_nibble_r[1]                                                                                                                                                                                                                                                                                                     ; Stuck at VCC              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|field_counter_r[1],                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|field_counter_r[0]                                                                                                                                                                                                                                                                                                           ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                                                                                                        ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[2]                                                                                                                                                                                                                                                       ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[1][2],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][2]                                                                                                                                                                                                                                                       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[3]                                                                                                                                                                                                                                                       ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[1][3],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][3]                                                                                                                                                                                                                                                       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[4]                                                                                                                                                                                                                                                       ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[1][4],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][4]                                                                                                                                                                                                                                                       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[5]                                                                                                                                                                                                                                                       ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[1][5],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][5]                                                                                                                                                                                                                                                       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[6]                                                                                                                                                                                                                                                       ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[1][6],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][6]                                                                                                                                                                                                                                                       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[7]                                                                                                                                                                                                                                                       ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[1][7],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][7]                                                                                                                                                                                                                                                       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                                          ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                                       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                              ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                                                   ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                           ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_break:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                 ; Lost Fanouts              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[1][78],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[2][78]                                                                                                                                                                                                                                                                                   ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                 ; Lost Fanouts              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[1][77],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[2][77]                                                                                                                                                                                                                                                                                   ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                 ; Lost Fanouts              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[1][76],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ;                           ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[2][76]                                                                                                                                                                                                                                                                                   ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                                                                             ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                                                             ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                                                                                             ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|last_bit_byte[3]                                                                                                                                                                                                                                                              ; Stuck at GND              ; dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|serdes_data[3]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|reg_read_reg[31]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|reg_read_reg[30]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|reg_read_reg[29]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|reg_read_reg[28]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|reg_read_reg[27]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|reg_read_reg[26]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|reg_read_reg[25]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|reg_read_reg[24]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                                                                             ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[8]                                                                                                                                                                                                                                                       ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][8]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[9]                                                                                                                                                                                                                                                       ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][9]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[10]                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][10]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[11]                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][11]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[12]                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][12]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[13]                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][13]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[14]                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][14]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[15]                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][15]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[16]                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][16]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[17]                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][17]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[18]                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|arguments_reg[0][18]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[49]                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|task_reg[1]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[50]                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|task_reg[2]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[51]                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|task_reg[3]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[52]                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|task_reg[4]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[53]                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|task_reg[5]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[54]                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|task_reg[6]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[49]                                                                                                                                                                                                                                                     ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[1]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                 ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_break:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                 ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                               ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                               ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                         ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                         ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                         ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                               ; Lost Fanouts              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                               ; Lost Fanouts              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                               ; Lost Fanouts              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                               ; Lost Fanouts              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                               ; Lost Fanouts              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                               ; Lost Fanouts              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                            ; Lost Fanouts              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                              ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                            ; Lost Fanouts              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                              ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                            ; Lost Fanouts              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                              ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|av_st_dout_data[55]                                                                                                                                                                                                                                                ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_decode:cmd_input|task_reg[7]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][20]                                                                                                                                                                               ; Stuck at VCC              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][20]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][19]                                                                                                                                                                               ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][19]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][18]                                                                                                                                                                               ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][18]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][17]                                                                                                                                                                               ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][17]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][16]                                                                                                                                                                               ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][16]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][10]                                                                                                                                                                               ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][10]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][9]                                                                                                                                                                                ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][9]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][8]                                                                                                                                                                                ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][8]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][7]                                                                                                                                                                                ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][7]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][6]                                                                                                                                                                                ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][6]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][5]                                                                                                                                                                                ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][5]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][3]                                                                                                                                                                                ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][3]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][2]                                                                                                                                                                                ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][2]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][1]                                                                                                                                                                                ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][1]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][0]                                                                                                                                                                                ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][0]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][22]                                                                                                                                                                               ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][22]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][23]                                                                                                                                                                               ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][23]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][24]                                                                                                                                                                               ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][24]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][25]                                                                                                                                                                               ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][25]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|av_st_dout_data[54]                                                                                                                                                                                                                                                ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_decode:cmd_input|task_reg[6]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|av_st_dout_data[53]                                                                                                                                                                                                                                                ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_decode:cmd_input|task_reg[5]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|av_st_dout_data[52]                                                                                                                                                                                                                                                ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_decode:cmd_input|task_reg[4]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[2][62]                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:cs_cmd_encoder|av_st_dout_data[55]                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder|task_reg[7]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|av_st_dout_data[51]                                                                                                                                                                                                                                                ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_decode:cmd_input|task_reg[3]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|av_st_dout_data[50]                                                                                                                                                                                                                                                ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_decode:cmd_input|task_reg[2]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|av_st_dout_data[49]                                                                                                                                                                                                                                                ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_decode:cmd_input|task_reg[1]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[2][95]                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                         ; Stuck at VCC              ; top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                                                         ; Stuck at VCC              ; top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|av_st_dout_data[48]                                                                                                                                                                                                                                                ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_decode:cmd_input|task_reg[0]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[55]                                                                                                                                                                                                                                                     ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[7]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[54]                                                                                                                                                                                                                                                     ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[6]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[53]                                                                                                                                                                                                                                                     ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[5]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[52]                                                                                                                                                                                                                                                     ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[4]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[51]                                                                                                                                                                                                                                                     ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[3]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[50]                                                                                                                                                                                                                                                     ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[2]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][21]                                                                                                                                                                               ; Stuck at GND              ; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][21]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4270  ;
; Number of registers using Synchronous Clear  ; 130   ;
; Number of registers using Synchronous Load   ; 331   ;
; Number of registers using Asynchronous Clear ; 3142  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2738  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; 11      ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; top_level_system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                  ; 3       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 38      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                  ; 3       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                    ; 4       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; 1       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|dsi_reg_tr1_hs_prepare_timeout[0]                                                                                                                                                                                                                                      ; 2       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|dsi_reg_tr1_hs_prepare_timeout[1]                                                                                                                                                                                                                                      ; 2       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|dsi_reg_tr1_hs_prepare_timeout[2]                                                                                                                                                                                                                                      ; 2       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|dsi_reg_tr1_hs_prepare_timeout[3]                                                                                                                                                                                                                                      ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|dsi_reg_cr_lanes_number[1]                                                                                                                                                                                                                                             ; 3       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|dsi_reg_cr_lanes_number[0]                                                                                                                                                                                                                                             ; 4       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|dsi_reg_tr1_tlpx_timeout[3]                                                                                                                                                                                                                                            ; 2       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|dsi_reg_tr1_hs_exit_timeout[0]                                                                                                                                                                                                                                         ; 2       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|dsi_reg_tr1_hs_exit_timeout[1]                                                                                                                                                                                                                                         ; 2       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 211     ;
; top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                  ; 26      ;
; top_level_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                         ; 3       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; 1       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|dsi_reg_tr1_hs_trail_timeout[1]                                                                                                                                                                                                                                        ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|a_graycounter_sh6:rdptr_g1p|counter5a0                                                                                                                    ; 7       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; 1       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                ; 2       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                   ; 14      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|crc_result[1]                                                                                                                                                                                                ; 3       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|crc_result[2]                                                                                                                                                                                                ; 4       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|crc_result[3]                                                                                                                                                                                                ; 3       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|crc_result[0]                                                                                                                                                                                                ; 3       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|crc_result[5]                                                                                                                                                                                                ; 4       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|crc_result[6]                                                                                                                                                                                                ; 3       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|crc_result[7]                                                                                                                                                                                                ; 4       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|crc_result[4]                                                                                                                                                                                                ; 3       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|a_graycounter_sh6:rdptr_g1p|parity6                                                                                                                       ; 4       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|dsi_reg_tr1_hs_go_timeout[4]                                                                                                                                                                                                                                           ; 2       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|dsi_reg_tr1_hs_go_timeout[3]                                                                                                                                                                                                                                           ; 2       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|dsi_reg_tr1_hs_go_timeout[2]                                                                                                                                                                                                                                           ; 2       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|dsi_reg_tr1_hs_go_timeout[1]                                                                                                                                                                                                                                           ; 2       ;
; top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                ; 2       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; 1       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                           ; 2       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                           ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|crc_result[9]                                                                                                                                                                                                ; 3       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|crc_result[8]                                                                                                                                                                                                ; 3       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|crc_result[13]                                                                                                                                                                                               ; 4       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|crc_result[12]                                                                                                                                                                                               ; 3       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|crc_result[11]                                                                                                                                                                                               ; 4       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|crc_result[10]                                                                                                                                                                                               ; 5       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|crc_result[14]                                                                                                                                                                                               ; 6       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|crc_result[15]                                                                                                                                                                                               ; 3       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                          ; 1       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                                         ; 1       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                            ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|a_graycounter_ovb:wrptr_g1p|counter8a0                                                                                                                    ; 6       ;
; top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                 ; 9       ;
; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|a_graycounter_ovb:wrptr_g1p|parity9                                                                                                                       ; 4       ;
; top_level_system_avalon_st_adapter:avalon_st_adapter|top_level_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|top_level_system_avalon_st_adapter_timing_adapter_0_fifo:top_level_system_avalon_st_adapter_timing_adapter_0_fifo|empty                                                                               ; 2       ;
; top_level_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                                                   ; 2       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|max_height_current[7]                                                                                                                                                                                                                        ; 3       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|max_height_current[9]                                                                                                                                                                                                                        ; 3       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.count[0]                                                                                                               ; 4       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|max_height_next[7]                                                                                                                                                                                                                           ; 1       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|max_height_next[9]                                                                                                                                                                                                                           ; 1       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|max_width_current[5]                                                                                                                                                                                                                         ; 2       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|max_width_current[6]                                                                                                                                                                                                                         ; 2       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|max_width_current[10]                                                                                                                                                                                                                        ; 2       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|max_width_current[4]                                                                                                                                                                                                                         ; 2       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|max_width_next[5]                                                                                                                                                                                                                            ; 1       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|max_width_next[6]                                                                                                                                                                                                                            ; 1       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|max_width_next[10]                                                                                                                                                                                                                           ; 1       ;
; top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|max_width_next[4]                                                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 82                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lines_enable[2]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|serdes_data[3]                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|serdes_data[3]                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|serdes_data[2]                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|serdes_data[1]                                                                                                                                                                                                                                                      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[21]                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|hs_prep_counter[5]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|hs_exit_counter[7]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|tx_hs_go_counter[4]                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0|tx_hs_trail_counter[7]                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|hs_prep_counter[6]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|hs_exit_counter[4]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|tx_hs_go_counter[7]                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|tx_hs_trail_counter[7]                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|hs_prep_counter[4]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|hs_exit_counter[6]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|tx_hs_go_counter[5]                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|tx_hs_trail_counter[2]                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|hs_prep_counter[1]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|hs_exit_counter[5]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|tx_hs_go_counter[6]                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|tx_hs_trail_counter[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|hs_prep_counter[6]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|hs_exit_counter[5]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|tx_hs_go_counter[3]                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|dsi_hs_lane:dsi_hs_lane_0|tx_hs_trail_counter[2]                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|data_size_left[13]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|blank_counter[2]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|d_byteenable[1]                                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|d_address_tag_field[2]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_st_data[29]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_slow_inst_result[2]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 58 bits   ; 116 LEs       ; 58 LEs               ; 58 LEs                 ; Yes        ; |top_level_system|avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|input_shift_reg[50]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_baud_counter[3]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_baud_counter[1]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_baud_counter[3]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_baud_counter[4]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|lp_baud_counter[6]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_ocimem:the_top_level_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]                                                                                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_ocimem:the_top_level_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_break:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|d_writedata[23]                                                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_inst_result[21]                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_inst_result[6]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|color_bar_edge[0]                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|color_bar_edge2[1]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|color_bar_count[2]                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|control_packet_beat[1]                                                                                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_level_system|top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_ocimem:the_top_level_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 17 bits   ; 51 LEs        ; 51 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[11]                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[13]                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[18]                                                                                                                                                                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_buffer[4]                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_data_buffer[2]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_data_buffer[0]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_data_buffer[6]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|lp_data_buffer[0]                                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|field_counter_r[1]                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|output_line_r[12]                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|lines_counter[4]                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|lp_data_bits_counter[0]                                                                                                                                                                                                                                                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|lp_data_bits_counter[0]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|lp_data_bits_counter[0]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|lp_data_bits_counter[0]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|lp_data_bits_counter[1]                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[3]                                                                                                                                                                                       ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[15]                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|crc_result[13]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|Selector3                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|state_next                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|vid_dout_packet_type[0]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|ShiftRight0                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router:router|src_channel[1]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|ShiftLeft0                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|ShiftLeft0                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[3]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[2]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[17]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[11]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[29]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |top_level_system|avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|ShiftRight0                                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |top_level_system|avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|ShiftRight0                                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|Selector42                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|ShiftRight0                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_level_system|top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top_level_system|avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|ShiftRight0                                                                                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 24 bits   ; 120 LEs       ; 96 LEs               ; 24 LEs                 ; No         ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|Mux16                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|Mux28                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|ShiftLeft0                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_level_system|dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|ShiftLeft0                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|Selector9                                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|D_src2_reg[18]                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[13]                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[20]                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[3]                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_level_system|top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[0]                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|Selector23                                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|Selector5                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state                                                                                                                                                                                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|Selector22                                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|Selector2                                                                                                                                                                                                                                                                                                                ;
; 13:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; No         ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|Selector4                                                                                                                                                                                                                                                                                                          ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|Selector6                                                                                                                                                                                                                                                                                                          ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |top_level_system|top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|Selector0                                                                                                                                                                                                                                                                                                          ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |top_level_system|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for top_level_system_altpll_0:altpll_0 ;
+----------------+-------+------+---------------------------+
; Assignment     ; Value ; From ; To                        ;
+----------------+-------+------+---------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                ;
+----------------+-------+------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_system_altpll_0:altpll_0|top_level_system_altpll_0_stdsync_sv6:stdsync2|top_level_system_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|altsyncram_fuc1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                    ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                               ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|a_graycounter_sh6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|a_graycounter_ovb:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|altsyncram_n261:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|altsyncram_fuc1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component|scfifo_itf1:auto_generated|a_dpfifo_1o71:dpfifo|altsyncram_ruc1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|altsyncram_puc1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|altsyncram_puc1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|altsyncram_puc1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                           ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                            ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                     ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                               ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                     ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                               ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                     ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                               ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                     ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                               ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                     ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                               ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                     ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                               ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                     ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                               ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                     ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                               ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[0].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                          ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                           ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[1].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                          ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                           ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[2].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                          ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                           ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[3].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                          ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                           ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                              ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_r:the_top_level_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d8f1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux_004:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0 ;
+------------------------------+-----------+------------------------------------------------------+
; Parameter Name               ; Value     ; Type                                                 ;
+------------------------------+-----------+------------------------------------------------------+
; BITS_PER_SYMBOL              ; 8         ; Signed Integer                                       ;
; COLOR_PLANES_ARE_IN_PARALLEL ; 1         ; Signed Integer                                       ;
; PIXELS_IN_PARALLEL           ; 1         ; Signed Integer                                       ;
; MAX_WIDTH                    ; 1136      ; Signed Integer                                       ;
; MAX_HEIGHT                   ; 640       ; Signed Integer                                       ;
; OUTPUT_FORMAT                ; 4.4.4     ; String                                               ;
; COLOR_SPACE                  ; RGB       ; String                                               ;
; INTERLACING                  ; prog      ; String                                               ;
; PATTERN                      ; colorbars ; String                                               ;
; UNIFORM_VALUE_RY             ; 16        ; Signed Integer                                       ;
; UNIFORM_VALUE_GCB            ; 16        ; Signed Integer                                       ;
; UNIFORM_VALUE_BCR            ; 16        ; Signed Integer                                       ;
; RUNTIME_CONTROL              ; 1         ; Signed Integer                                       ;
+------------------------------+-----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0 ;
+--------------------+---------------------+-------------------------------------------------------------------------------+
; Parameter Name     ; Value               ; Type                                                                          ;
+--------------------+---------------------+-------------------------------------------------------------------------------+
; WIDTH              ; 34                  ; Signed Integer                                                                ;
; DEPTH              ; 4                   ; Signed Integer                                                                ;
; USEDW_WIDTH        ; 2                   ; Signed Integer                                                                ;
; DC_FIFO            ; 0                   ; Signed Integer                                                                ;
; SHOWAHEAD          ; 1                   ; Signed Integer                                                                ;
; ALMOST_FULL_VALUE  ; 0                   ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE     ; RAM_BLOCK_TYPE=M20K ; String                                                                        ;
; ALMOST_EMPTY_VALUE ; 0                   ; Signed Integer                                                                ;
+--------------------+---------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                     ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 34          ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 4           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 2           ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Signed Integer                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Signed Integer                                                                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_ctf1 ; Untyped                                                                                                  ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0 ;
+--------------------+-------+------------------------------------------------+
; Parameter Name     ; Value ; Type                                           ;
+--------------------+-------+------------------------------------------------+
; LINE_WIDTH         ; 1136  ; Signed Integer                                 ;
; BITS_PER_PIXEL     ; 8     ; Signed Integer                                 ;
; BLANK_TIME         ; 1600  ; Signed Integer                                 ;
; BLANK_TIME_HBP_ACT ; 200   ; Signed Integer                                 ;
; VSA_LINES_NUMBER   ; 20    ; Signed Integer                                 ;
; VBP_LINES_NUMBER   ; 6     ; Signed Integer                                 ;
; IMAGE_HEIGHT       ; 640   ; Signed Integer                                 ;
; VFP_LINES_NUMBER   ; 90    ; Signed Integer                                 ;
+--------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|avalon_mm_manager:avalon_mm_manager_0 ;
+------------------+--------------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value                          ; Type                                                                                    ;
+------------------+--------------------------------+-----------------------------------------------------------------------------------------+
; REGISTERS_NUMBER ; 6                              ; Signed Integer                                                                          ;
; ADDR_WIDTH       ; 5                              ; Signed Integer                                                                          ;
; MEMORY_MAP       ; 101001000001100010000010000000 ; Unsigned Binary                                                                         ;
+------------------+--------------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_assembler_enable ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_lanes_enable ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_clk_enable ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_send_cmd ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_lanes_number ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_cmd_packet ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_clk_ready ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_lanes_ready ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_lanes_active ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_pix_underflow ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_tlpx_timeout ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_hs_prepare_timeout ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_hs_exit_timeout ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_hs_go_timeout ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_hs_trail_timeout ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0 ;
+--------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------+
; NOT_EMPTY_TRESHOLD ; 1136  ; Signed Integer                                                                           ;
; FIFO_DEPTH         ; 1024  ; Signed Integer                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0 ;
+--------------------+---------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value               ; Type                                                                                                                 ;
+--------------------+---------------------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH              ; 32                  ; Signed Integer                                                                                                       ;
; DEPTH              ; 1024                ; Signed Integer                                                                                                       ;
; USEDW_WIDTH        ; 10                  ; Signed Integer                                                                                                       ;
; DC_FIFO            ; 1                   ; Signed Integer                                                                                                       ;
; SHOWAHEAD          ; 1                   ; Signed Integer                                                                                                       ;
; ALMOST_FULL_VALUE  ; 0                   ; Signed Integer                                                                                                       ;
; RAM_BLOCK_TYPE     ; RAM_BLOCK_TYPE=M20K ; String                                                                                                               ;
; ALMOST_EMPTY_VALUE ; 0                   ; Signed Integer                                                                                                       ;
+--------------------+---------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                            ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                  ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                  ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                                                                                  ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                                                                                  ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                         ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                         ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                         ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                  ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                         ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                                                                         ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_qts1 ; Untyped                                                                                                                                         ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------+
; LINE_WIDTH         ; 1136  ; Signed Integer                                                                                     ;
; BITS_PER_PIXEL     ; 8     ; Signed Integer                                                                                     ;
; BLANK_TIME         ; 1600  ; Signed Integer                                                                                     ;
; BLANK_TIME_HBP_ACT ; 200   ; Signed Integer                                                                                     ;
; VSA_LINES_NUMBER   ; 20    ; Signed Integer                                                                                     ;
; VBP_LINES_NUMBER   ; 6     ; Signed Integer                                                                                     ;
; ACT_LINES_NUMBER   ; 640   ; Signed Integer                                                                                     ;
; VFP_LINES_NUMBER   ; 90    ; Signed Integer                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux ;
+--------------------+---------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value               ; Type                                                                                                              ;
+--------------------+---------------------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH              ; 34                  ; Signed Integer                                                                                                    ;
; DEPTH              ; 4                   ; Signed Integer                                                                                                    ;
; USEDW_WIDTH        ; 2                   ; Signed Integer                                                                                                    ;
; DC_FIFO            ; 0                   ; Signed Integer                                                                                                    ;
; SHOWAHEAD          ; 1                   ; Signed Integer                                                                                                    ;
; ALMOST_FULL_VALUE  ; 0                   ; Signed Integer                                                                                                    ;
; RAM_BLOCK_TYPE     ; RAM_BLOCK_TYPE=M20K ; String                                                                                                            ;
; ALMOST_EMPTY_VALUE ; 0                   ; Signed Integer                                                                                                    ;
+--------------------+---------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 34          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 4           ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 2           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Signed Integer                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Signed Integer                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_ctf1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32 ;
+--------------------+---------------------+----------------------------------------------------------------+
; Parameter Name     ; Value               ; Type                                                           ;
+--------------------+---------------------+----------------------------------------------------------------+
; WIDTH              ; 9                   ; Signed Integer                                                 ;
; DEPTH              ; 32                  ; Signed Integer                                                 ;
; USEDW_WIDTH        ; 5                   ; Signed Integer                                                 ;
; DC_FIFO            ; 0                   ; Signed Integer                                                 ;
; SHOWAHEAD          ; 1                   ; Signed Integer                                                 ;
; ALMOST_FULL_VALUE  ; 0                   ; Signed Integer                                                 ;
; RAM_BLOCK_TYPE     ; RAM_BLOCK_TYPE=M20K ; String                                                         ;
; ALMOST_EMPTY_VALUE ; 0                   ; Signed Integer                                                 ;
+--------------------+---------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                      ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                            ;
; lpm_width               ; 9           ; Signed Integer                                                                            ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                            ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Signed Integer                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Signed Integer                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                   ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                   ;
; CBXI_PARAMETER          ; scfifo_itf1 ; Untyped                                                                                   ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst ;
+--------------------+---------------------+-----------------------------------------------------------------------------------+
; Parameter Name     ; Value               ; Type                                                                              ;
+--------------------+---------------------+-----------------------------------------------------------------------------------+
; WIDTH              ; 8                   ; Signed Integer                                                                    ;
; DEPTH              ; 32                  ; Signed Integer                                                                    ;
; USEDW_WIDTH        ; 5                   ; Signed Integer                                                                    ;
; DC_FIFO            ; 0                   ; Signed Integer                                                                    ;
; SHOWAHEAD          ; 1                   ; Signed Integer                                                                    ;
; ALMOST_FULL_VALUE  ; 0                   ; Signed Integer                                                                    ;
; RAM_BLOCK_TYPE     ; RAM_BLOCK_TYPE=M20K ; String                                                                            ;
; ALMOST_EMPTY_VALUE ; 0                   ; Signed Integer                                                                    ;
+--------------------+---------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Signed Integer                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Signed Integer                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_htf1 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst ;
+--------------------+---------------------+-----------------------------------------------------------------------------------+
; Parameter Name     ; Value               ; Type                                                                              ;
+--------------------+---------------------+-----------------------------------------------------------------------------------+
; WIDTH              ; 8                   ; Signed Integer                                                                    ;
; DEPTH              ; 32                  ; Signed Integer                                                                    ;
; USEDW_WIDTH        ; 5                   ; Signed Integer                                                                    ;
; DC_FIFO            ; 0                   ; Signed Integer                                                                    ;
; SHOWAHEAD          ; 1                   ; Signed Integer                                                                    ;
; ALMOST_FULL_VALUE  ; 0                   ; Signed Integer                                                                    ;
; RAM_BLOCK_TYPE     ; RAM_BLOCK_TYPE=M20K ; String                                                                            ;
; ALMOST_EMPTY_VALUE ; 0                   ; Signed Integer                                                                    ;
+--------------------+---------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Signed Integer                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Signed Integer                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_htf1 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst ;
+--------------------+---------------------+-----------------------------------------------------------------------------------+
; Parameter Name     ; Value               ; Type                                                                              ;
+--------------------+---------------------+-----------------------------------------------------------------------------------+
; WIDTH              ; 8                   ; Signed Integer                                                                    ;
; DEPTH              ; 32                  ; Signed Integer                                                                    ;
; USEDW_WIDTH        ; 5                   ; Signed Integer                                                                    ;
; DC_FIFO            ; 0                   ; Signed Integer                                                                    ;
; SHOWAHEAD          ; 1                   ; Signed Integer                                                                    ;
; ALMOST_FULL_VALUE  ; 0                   ; Signed Integer                                                                    ;
; RAM_BLOCK_TYPE     ; RAM_BLOCK_TYPE=M20K ; String                                                                            ;
; ALMOST_EMPTY_VALUE ; 0                   ; Signed Integer                                                                    ;
+--------------------+---------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Signed Integer                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Signed Integer                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_htf1 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; MODE           ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|dsi_hs_lane:dsi_hs_lane_0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MODE           ; 0     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; MODE           ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[1].dsi_lane|dsi_hs_lane:dsi_hs_lane_0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MODE           ; 0     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; MODE           ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[2].dsi_lane|dsi_hs_lane:dsi_hs_lane_0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MODE           ; 0     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; MODE           ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[3].dsi_lane|dsi_hs_lane:dsi_hs_lane_0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MODE           ; 0     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; MODE           ; 1     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; MODE           ; 1     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst ;
+------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                         ;
+------------------------------------------+--------------+--------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                       ;
; BUFFER_TYPE                              ; single-ended ; String                                                       ;
; REGISTER_MODE                            ; bypass       ; String                                                       ;
; SIZE                                     ; 4            ; Signed Integer                                               ;
; ASYNC_MODE                               ; none         ; String                                                       ;
; SYNC_MODE                                ; none         ; String                                                       ;
; BUS_HOLD                                 ; false        ; String                                                       ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                       ;
; INVERT_OUTPUT                            ; false        ; String                                                       ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                       ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                       ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                       ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                       ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                       ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                       ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                       ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                       ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                       ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                       ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                       ;
; ENABLE_OE_PORT                           ; true         ; String                                                       ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                       ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                       ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                       ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                       ;
+------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                              ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                            ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                            ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                            ;
; ASYNC_MODE                               ; none         ; String                                                                                                            ;
; SYNC_MODE                                ; none         ; String                                                                                                            ;
; BUS_HOLD                                 ; false        ; String                                                                                                            ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                            ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                            ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                            ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                            ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                            ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                            ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                            ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                            ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                            ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                            ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                            ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                            ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                            ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                            ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                            ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                            ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                              ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                            ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                            ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                            ;
; ASYNC_MODE                               ; none         ; String                                                                                                            ;
; SYNC_MODE                                ; none         ; String                                                                                                            ;
; BUS_HOLD                                 ; false        ; String                                                                                                            ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                            ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                            ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                            ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                            ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                            ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                            ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                            ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                            ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                            ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                            ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                            ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                            ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                            ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                            ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                            ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                            ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                              ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                            ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                            ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                            ;
; ASYNC_MODE                               ; none         ; String                                                                                                            ;
; SYNC_MODE                                ; none         ; String                                                                                                            ;
; BUS_HOLD                                 ; false        ; String                                                                                                            ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                            ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                            ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                            ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                            ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                            ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                            ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                            ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                            ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                            ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                            ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                            ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                            ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                            ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                            ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                            ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                            ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                              ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                            ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                            ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                            ;
; ASYNC_MODE                               ; none         ; String                                                                                                            ;
; SYNC_MODE                                ; none         ; String                                                                                                            ;
; BUS_HOLD                                 ; false        ; String                                                                                                            ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                            ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                            ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                            ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                            ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                            ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                            ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                            ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                            ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                            ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                            ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                            ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                            ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                            ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                            ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                            ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                            ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst ;
+------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                         ;
+------------------------------------------+--------------+--------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                       ;
; BUFFER_TYPE                              ; single-ended ; String                                                       ;
; REGISTER_MODE                            ; bypass       ; String                                                       ;
; SIZE                                     ; 4            ; Signed Integer                                               ;
; ASYNC_MODE                               ; none         ; String                                                       ;
; SYNC_MODE                                ; none         ; String                                                       ;
; BUS_HOLD                                 ; false        ; String                                                       ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                       ;
; INVERT_OUTPUT                            ; false        ; String                                                       ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                       ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                       ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                       ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                       ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                       ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                       ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                       ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                       ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                       ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                       ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                       ;
; ENABLE_OE_PORT                           ; true         ; String                                                       ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                       ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                       ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                       ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                       ;
+------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                              ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                            ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                            ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                            ;
; ASYNC_MODE                               ; none         ; String                                                                                                            ;
; SYNC_MODE                                ; none         ; String                                                                                                            ;
; BUS_HOLD                                 ; false        ; String                                                                                                            ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                            ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                            ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                            ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                            ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                            ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                            ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                            ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                            ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                            ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                            ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                            ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                            ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                            ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                            ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                            ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                            ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                              ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                            ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                            ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                            ;
; ASYNC_MODE                               ; none         ; String                                                                                                            ;
; SYNC_MODE                                ; none         ; String                                                                                                            ;
; BUS_HOLD                                 ; false        ; String                                                                                                            ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                            ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                            ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                            ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                            ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                            ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                            ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                            ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                            ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                            ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                            ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                            ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                            ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                            ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                            ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                            ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                            ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                              ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                            ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                            ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                            ;
; ASYNC_MODE                               ; none         ; String                                                                                                            ;
; SYNC_MODE                                ; none         ; String                                                                                                            ;
; BUS_HOLD                                 ; false        ; String                                                                                                            ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                            ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                            ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                            ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                            ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                            ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                            ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                            ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                            ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                            ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                            ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                            ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                            ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                            ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                            ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                            ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                            ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                              ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                            ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                            ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                            ;
; ASYNC_MODE                               ; none         ; String                                                                                                            ;
; SYNC_MODE                                ; none         ; String                                                                                                            ;
; BUS_HOLD                                 ; false        ; String                                                                                                            ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                            ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                            ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                            ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                            ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                            ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                            ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                            ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                            ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                            ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                            ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                            ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                            ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                            ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                            ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                            ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                            ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                        ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                      ;
; BUFFER_TYPE                              ; single-ended ; String                                                                      ;
; REGISTER_MODE                            ; bypass       ; String                                                                      ;
; SIZE                                     ; 4            ; Signed Integer                                                              ;
; ASYNC_MODE                               ; none         ; String                                                                      ;
; SYNC_MODE                                ; none         ; String                                                                      ;
; BUS_HOLD                                 ; false        ; String                                                                      ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                      ;
; INVERT_OUTPUT                            ; false        ; String                                                                      ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                      ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                      ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                      ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                      ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                      ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                      ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                      ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                      ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                      ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                      ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                      ;
; ENABLE_OE_PORT                           ; true         ; String                                                                      ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                      ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                      ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                      ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                      ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                        ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                      ;
; BUFFER_TYPE                              ; single-ended ; String                                                                      ;
; REGISTER_MODE                            ; bypass       ; String                                                                      ;
; SIZE                                     ; 4            ; Signed Integer                                                              ;
; ASYNC_MODE                               ; none         ; String                                                                      ;
; SYNC_MODE                                ; none         ; String                                                                      ;
; BUS_HOLD                                 ; false        ; String                                                                      ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                      ;
; INVERT_OUTPUT                            ; false        ; String                                                                      ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                      ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                      ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                      ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                      ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                      ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                      ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                      ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                      ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                      ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                      ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                      ;
; ENABLE_OE_PORT                           ; true         ; String                                                                      ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                      ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                      ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                      ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                      ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                        ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                      ;
; BUFFER_TYPE                              ; single-ended ; String                                                                      ;
; REGISTER_MODE                            ; bypass       ; String                                                                      ;
; SIZE                                     ; 4            ; Signed Integer                                                              ;
; ASYNC_MODE                               ; none         ; String                                                                      ;
; SYNC_MODE                                ; none         ; String                                                                      ;
; BUS_HOLD                                 ; false        ; String                                                                      ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                      ;
; INVERT_OUTPUT                            ; false        ; String                                                                      ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                      ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                      ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                      ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                      ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                      ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                      ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                      ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                      ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                      ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                      ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                      ;
; ENABLE_OE_PORT                           ; true         ; String                                                                      ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                      ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                      ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                      ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                      ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                        ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                      ;
; BUFFER_TYPE                              ; single-ended ; String                                                                      ;
; REGISTER_MODE                            ; bypass       ; String                                                                      ;
; SIZE                                     ; 4            ; Signed Integer                                                              ;
; ASYNC_MODE                               ; none         ; String                                                                      ;
; SYNC_MODE                                ; none         ; String                                                                      ;
; BUS_HOLD                                 ; false        ; String                                                                      ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                      ;
; INVERT_OUTPUT                            ; false        ; String                                                                      ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                      ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                      ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                      ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                      ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                      ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                      ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                      ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                      ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                      ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                      ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                      ;
; ENABLE_OE_PORT                           ; true         ; String                                                                      ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                      ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                      ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                      ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                      ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                        ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                      ;
; BUFFER_TYPE                              ; single-ended ; String                                                                      ;
; REGISTER_MODE                            ; bypass       ; String                                                                      ;
; SIZE                                     ; 4            ; Signed Integer                                                              ;
; ASYNC_MODE                               ; none         ; String                                                                      ;
; SYNC_MODE                                ; none         ; String                                                                      ;
; BUS_HOLD                                 ; false        ; String                                                                      ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                      ;
; INVERT_OUTPUT                            ; false        ; String                                                                      ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                      ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                      ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                      ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                      ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                      ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                      ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                      ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                      ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                      ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                      ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                      ;
; ENABLE_OE_PORT                           ; true         ; String                                                                      ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                      ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                      ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                      ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                      ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                        ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                      ;
; BUFFER_TYPE                              ; single-ended ; String                                                                      ;
; REGISTER_MODE                            ; bypass       ; String                                                                      ;
; SIZE                                     ; 4            ; Signed Integer                                                              ;
; ASYNC_MODE                               ; none         ; String                                                                      ;
; SYNC_MODE                                ; none         ; String                                                                      ;
; BUS_HOLD                                 ; false        ; String                                                                      ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                      ;
; INVERT_OUTPUT                            ; false        ; String                                                                      ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                      ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                      ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                      ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                      ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                      ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                      ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                      ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                      ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                      ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                      ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                      ;
; ENABLE_OE_PORT                           ; true         ; String                                                                      ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                      ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                      ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                      ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                      ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                        ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                      ;
; BUFFER_TYPE                              ; single-ended ; String                                                                      ;
; REGISTER_MODE                            ; bypass       ; String                                                                      ;
; SIZE                                     ; 4            ; Signed Integer                                                              ;
; ASYNC_MODE                               ; none         ; String                                                                      ;
; SYNC_MODE                                ; none         ; String                                                                      ;
; BUS_HOLD                                 ; false        ; String                                                                      ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                      ;
; INVERT_OUTPUT                            ; false        ; String                                                                      ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                      ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                      ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                      ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                      ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                      ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                      ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                      ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                      ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                      ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                      ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                      ;
; ENABLE_OE_PORT                           ; true         ; String                                                                      ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                      ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                      ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                      ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                      ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                        ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                      ;
; BUFFER_TYPE                              ; single-ended ; String                                                                      ;
; REGISTER_MODE                            ; bypass       ; String                                                                      ;
; SIZE                                     ; 4            ; Signed Integer                                                              ;
; ASYNC_MODE                               ; none         ; String                                                                      ;
; SYNC_MODE                                ; none         ; String                                                                      ;
; BUS_HOLD                                 ; false        ; String                                                                      ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                      ;
; INVERT_OUTPUT                            ; false        ; String                                                                      ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                      ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                      ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                      ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                      ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                      ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                      ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                      ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                      ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                      ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                      ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                      ;
; ENABLE_OE_PORT                           ; true         ; String                                                                      ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                      ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                      ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                      ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                      ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                           ;
; REGISTER_MODE                            ; bypass       ; String                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                           ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_r:the_top_level_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------+---------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                          ;
+----------------+----------------+---------------------------------------------------------------+
; INIT_FILE      ; onchip_mem.hex ; String                                                        ;
+----------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; onchip_mem.hex       ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 32768                ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_d8f1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 5     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_vip_cl_tpg_0_control_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dsi_tx_controller_0_avl_mm_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dsi_tx_controller_0_avl_mm_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_vip_cl_tpg_0_control_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_vip_cl_tpg_0_control_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router:router|top_level_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_001:router_001|top_level_system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_002|top_level_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_003|top_level_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_004|top_level_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_005|top_level_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_006:router_006|top_level_system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_007|top_level_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_006:router_008|top_level_system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 5     ; Signed Integer                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                               ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                      ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 7     ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 7     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------+
; inBitsPerSymbol ; 8     ; Signed Integer                                                          ;
; inUsePackets    ; 1     ; Signed Integer                                                          ;
; inDataWidth     ; 24    ; Signed Integer                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                          ;
; inReadyLatency  ; 1     ; Signed Integer                                                          ;
; outDataWidth    ; 24    ; Signed Integer                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                          ;
; outErrorWidth   ; 0     ; Signed Integer                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                          ;
+-----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_system_avalon_st_adapter:avalon_st_adapter|top_level_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|top_level_system_avalon_st_adapter_timing_adapter_0_fifo:top_level_system_avalon_st_adapter_timing_adapter_0_fifo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                  ;
; DATA_WIDTH     ; 26    ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 8                                                                                                                                       ;
; Entity Instance            ; avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component                                     ;
;     -- FIFO Type           ; Single Clock                                                                                                                            ;
;     -- lpm_width           ; 34                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 4                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                      ;
; Entity Instance            ; dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                            ;
;     -- lpm_width           ; 34                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 4                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                      ;
; Entity Instance            ; dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component                                                    ;
;     -- FIFO Type           ; Single Clock                                                                                                                            ;
;     -- lpm_width           ; 9                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                      ;
; Entity Instance            ; dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                      ;
; Entity Instance            ; dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst|scfifo:scfifo_component                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                      ;
; Entity Instance            ; dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst|scfifo:scfifo_component                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                      ;
; Entity Instance            ; top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo   ;
;     -- FIFO Type           ; Single Clock                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                      ;
; Entity Instance            ; top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_r:the_top_level_system_jtag_uart_0_scfifo_r|scfifo:rfifo   ;
;     -- FIFO Type           ; Single Clock                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                          ;
; Entity Instance            ; dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                 ;
;     -- LPM_WIDTH           ; 32                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Name                                      ; Value                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                            ;
; Entity Instance                           ; top_level_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                  ;
;     -- WIDTH_A                            ; 32                                                                           ;
;     -- NUMWORDS_A                         ; 32768                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 1                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-----------------------------------+
; Port           ; Type   ; Severity ; Details                           ;
+----------------+--------+----------+-----------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                      ;
+----------------+--------+----------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------+
; Port           ; Type   ; Severity ; Details                           ;
+----------------+--------+----------+-----------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                      ;
+----------------+--------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_avalon_st_adapter:avalon_st_adapter|top_level_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|top_level_system_avalon_st_adapter_timing_adapter_0_fifo:top_level_system_avalon_st_adapter_timing_adapter_0_fifo" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                  ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                   ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                         ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_006:router_006|top_level_system_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_002|top_level_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_001:router_001|top_level_system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router:router|top_level_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_vip_cl_tpg_0_control_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dsi_tx_controller_0_avl_mm_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dsi_tx_controller_0_avl_mm_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_vip_cl_tpg_0_control_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                            ;
+--------+-------+----------+----------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                       ;
+--------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------------+
; Port          ; Type   ; Severity ; Details                            ;
+---------------+--------+----------+------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected             ;
+---------------+--------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic"                                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_jtag_uart_0:jtag_uart_0"                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_n"                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; din     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "din[3..1]" will be connected to GND. ;
; pad_out ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "pad_out[3..1]" have no fanouts                  ;
; oe      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "oe[3..1]" will be connected to GND.  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[3].gpio_data_p"                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; din     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "din[3..1]" will be connected to GND. ;
; pad_out ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "pad_out[3..1]" have no fanouts                  ;
; oe      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "oe[3..1]" will be connected to GND.  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_n"                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; din     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "din[3..1]" will be connected to GND. ;
; pad_out ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "pad_out[3..1]" have no fanouts                  ;
; oe      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "oe[3..1]" will be connected to GND.  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[2].gpio_data_p"                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; din     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "din[3..1]" will be connected to GND. ;
; pad_out ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "pad_out[3..1]" have no fanouts                  ;
; oe      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "oe[3..1]" will be connected to GND.  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_n"                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; din     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "din[3..1]" will be connected to GND. ;
; pad_out ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "pad_out[3..1]" have no fanouts                  ;
; oe      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "oe[3..1]" will be connected to GND.  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[1].gpio_data_p"                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; din     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "din[3..1]" will be connected to GND. ;
; pad_out ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "pad_out[3..1]" have no fanouts                  ;
; oe      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "oe[3..1]" will be connected to GND.  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_n"                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; din     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "din[3..1]" will be connected to GND. ;
; pad_out ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "pad_out[3..1]" have no fanouts                  ;
; oe      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "oe[3..1]" will be connected to GND.  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:lanes_lvds[0].gpio_data_p"                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; din     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "din[3..1]" will be connected to GND. ;
; pad_out ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "pad_out[3..1]" have no fanouts                  ;
; oe      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "oe[3..1]" will be connected to GND.  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_n"                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; din     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "din[3..1]" will be connected to GND. ;
; pad_out ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "pad_out[3..1]" have no fanouts                  ;
; oe      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "oe[3..1]" will be connected to GND.  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p"                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; din     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "din[3..1]" will be connected to GND. ;
; pad_out ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "pad_out[3..1]" have no fanouts                  ;
; oe      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "oe[3..1]" will be connected to GND.  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                        ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk" ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------+
; inp_data[7] ; Input  ; Info     ; Stuck at GND                                                                                    ;
; inp_data[6] ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; inp_data[5] ; Input  ; Info     ; Stuck at GND                                                                                    ;
; inp_data[4] ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; inp_data[3] ; Input  ; Info     ; Stuck at GND                                                                                    ;
; inp_data[2] ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; inp_data[1] ; Input  ; Info     ; Stuck at GND                                                                                    ;
; inp_data[0] ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; mode_lp     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; data_rqst   ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|dsi_hs_lane:dsi_hs_lane_0" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0" ;
+---------------------+--------+----------+--------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                      ;
+---------------------+--------+----------+--------------------------------------------------------------+
; lanes_fifo_data[35] ; Input  ; Info     ; Stuck at GND                                                 ;
; lanes_fifo_data[26] ; Input  ; Info     ; Stuck at GND                                                 ;
; lanes_fifo_data[17] ; Input  ; Info     ; Stuck at GND                                                 ;
; hs_lane_enable      ; Output ; Info     ; Explicitly unconnected                                       ;
; clock_hs_enable     ; Output ; Info     ; Explicitly unconnected                                       ;
+---------------------+--------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[3].fifo_8x32_inst"                                                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wrclk        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rdfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rdusedw      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrusedw      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; usedw        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_full  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[2].fifo_8x32_inst"                                                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wrclk        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rdfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rdusedw      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrusedw      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; usedw        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_full  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst"                                                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wrclk        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rdfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rdusedw      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrusedw      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; usedw        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_full  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32"                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wrclk        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rdfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rdusedw      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrusedw      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; usedw        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_full  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|altera_generic_fifo:fifo_mux"                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wrclk        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rdfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rdusedw      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrusedw      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; usedw        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_full  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0"  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bytes_number     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; crc_output_async ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; wrfull       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
; rdfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.    ;
; wrempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.    ;
; empty        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.    ;
; full         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.    ;
; usedw        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.    ;
; almost_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.    ;
; almost_full  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|avalon_mm_manager:avalon_mm_manager_0"       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; sys_read_resp          ; Input  ; Info     ; Stuck at GND                                                                        ;
; sys_write_strb         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sys_write_data[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0"                                                                         ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wrclk        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rdfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rdusedw      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wrusedw      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; usedw        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_full  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_altpll_0:altpll_0|top_level_system_altpll_0_altpll_m2t2:sd1" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_altpll_0:altpll_0"  ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; locked             ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave"                                                                          ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; av_mm_control_irq        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_st_din_ready          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_st_din_valid          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_st_din_startofpacket  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_st_din_endofpacket    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_st_din_data           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_st_dout_ready         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_st_dout_valid         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_st_dout_startofpacket ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_st_dout_endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_st_dout_data          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out"                                ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_st_vid_dout_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 63                          ;
; cycloneiii_ff         ; 4107                        ;
;     CLR               ; 1038                        ;
;     CLR SCLR          ; 6                           ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 23                          ;
;     ENA               ; 618                         ;
;     ENA CLR           ; 1710                        ;
;     ENA CLR SCLR      ; 43                          ;
;     ENA CLR SCLR SLD  ; 45                          ;
;     ENA CLR SLD       ; 220                         ;
;     ENA SLD           ; 14                          ;
;     SLD               ; 10                          ;
;     plain             ; 375                         ;
; cycloneiii_io_obuf    ; 20                          ;
; cycloneiii_lcell_comb ; 5685                        ;
;     arith             ; 689                         ;
;         2 data inputs ; 495                         ;
;         3 data inputs ; 194                         ;
;     normal            ; 4996                        ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 157                         ;
;         2 data inputs ; 572                         ;
;         3 data inputs ; 1272                        ;
;         4 data inputs ; 2987                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 494                         ;
; fiftyfivenm_ddio_out  ; 5                           ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 3.43                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 10                                    ;
;     ENA CLR SLD       ; 3                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 19                                    ;
;         3 data inputs ; 19                                    ;
;         4 data inputs ; 56                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 2.99                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Mar 31 22:48:33 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dsi_controller_test -c dsi_controller_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/top_level_system.v
    Info (12023): Found entity 1: top_level_system File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/top_level_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_avalon_st_adapter.v
    Info (12023): Found entity 1: top_level_system_avalon_st_adapter File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_avalon_st_adapter_timing_adapter_0.sv
    Info (12023): Found entity 1: top_level_system_avalon_st_adapter_timing_adapter_0 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_avalon_st_adapter_timing_adapter_0.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_avalon_st_adapter_timing_adapter_0_fifo.sv
    Info (12023): Found entity 1: top_level_system_avalon_st_adapter_timing_adapter_0_fifo File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_avalon_st_adapter_timing_adapter_0_fifo.sv Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_irq_mapper.sv
    Info (12023): Found entity 1: top_level_system_irq_mapper File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v
    Info (12023): Found entity 1: top_level_system_mm_interconnect_0 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: top_level_system_mm_interconnect_0_avalon_st_adapter File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: top_level_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: top_level_system_mm_interconnect_0_rsp_mux_001 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file top_level_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: top_level_system_mm_interconnect_0_rsp_mux File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_demux_005.sv
    Info (12023): Found entity 1: top_level_system_mm_interconnect_0_rsp_demux_005 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: top_level_system_mm_interconnect_0_rsp_demux_004 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: top_level_system_mm_interconnect_0_rsp_demux File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: top_level_system_mm_interconnect_0_cmd_mux_004 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: top_level_system_mm_interconnect_0_cmd_mux File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: top_level_system_mm_interconnect_0_cmd_demux_001 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: top_level_system_mm_interconnect_0_cmd_demux File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file top_level_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: top_level_system_mm_interconnect_0_router_006_default_decode File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: top_level_system_mm_interconnect_0_router_006 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: top_level_system_mm_interconnect_0_router_002_default_decode File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: top_level_system_mm_interconnect_0_router_002 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: top_level_system_mm_interconnect_0_router_001_default_decode File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: top_level_system_mm_interconnect_0_router_001 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: top_level_system_mm_interconnect_0_router_default_decode File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: top_level_system_mm_interconnect_0_router File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_sysid_qsys_0.v
    Info (12023): Found entity 1: top_level_system_sysid_qsys_0 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_onchip_memory2_0.v
    Info (12023): Found entity 1: top_level_system_onchip_memory2_0 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0.v
    Info (12023): Found entity 1: top_level_system_nios2_gen2_0 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: top_level_system_nios2_gen2_0_cpu_ic_data_module File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: top_level_system_nios2_gen2_0_cpu_ic_tag_module File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: top_level_system_nios2_gen2_0_cpu_bht_module File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: top_level_system_nios2_gen2_0_cpu_register_bank_a_module File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: top_level_system_nios2_gen2_0_cpu_register_bank_b_module File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: top_level_system_nios2_gen2_0_cpu_dc_tag_module File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: top_level_system_nios2_gen2_0_cpu_dc_data_module File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: top_level_system_nios2_gen2_0_cpu_dc_victim_module File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: top_level_system_nios2_gen2_0_cpu_nios2_oci_debug File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: top_level_system_nios2_gen2_0_cpu_nios2_oci_break File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: top_level_system_nios2_gen2_0_cpu_nios2_oci_itrace File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: top_level_system_nios2_gen2_0_cpu_nios2_oci_td_mode File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: top_level_system_nios2_gen2_0_cpu_nios2_oci_dtrace File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: top_level_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: top_level_system_nios2_gen2_0_cpu_nios2_oci_pib File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: top_level_system_nios2_gen2_0_cpu_nios2_oci_im File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: top_level_system_nios2_gen2_0_cpu_nios2_performance_monitors File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: top_level_system_nios2_gen2_0_cpu_ociram_sp_ram_module File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: top_level_system_nios2_gen2_0_cpu_nios2_ocimem File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: top_level_system_nios2_gen2_0_cpu_nios2_oci File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: top_level_system_nios2_gen2_0_cpu File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: top_level_system_nios2_gen2_0_cpu_debug_slave_tck File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: top_level_system_nios2_gen2_0_cpu_mult_cell File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: top_level_system_nios2_gen2_0_cpu_test_bench File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file top_level_system/synthesis/submodules/top_level_system_jtag_uart_0.v
    Info (12023): Found entity 1: top_level_system_jtag_uart_0_sim_scfifo_w File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: top_level_system_jtag_uart_0_scfifo_w File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: top_level_system_jtag_uart_0_sim_scfifo_r File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: top_level_system_jtag_uart_0_scfifo_r File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: top_level_system_jtag_uart_0 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/dphy_tx_hs_lane.sv
    Info (12023): Found entity 1: dsi_hs_lane File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dphy_tx_hs_lane.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/dphy_tx_lane_full.sv
    Info (12023): Found entity 1: dsi_lane_full File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dphy_tx_lane_full.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/dphy_tx_lanes_controller.sv
    Info (12023): Found entity 1: dsi_lanes_controller File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dphy_tx_lanes_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v
    Info (12023): Found entity 1: dsi_tx_packets_assembler File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/dsi_tx_pixel_buffer.v
    Info (12023): Found entity 1: dsi_tx_pixel_buffer File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_pixel_buffer.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/dsi_tx_regs.v
    Info (12023): Found entity 1: dsi_tx_regs File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_regs.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/dsi_tx_top.v
    Info (12023): Found entity 1: dsi_tx_top File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_top.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/fifo_to_lane_bridge.sv
    Info (12023): Found entity 1: fifo_to_lane_bridge File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/fifo_to_lane_bridge.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file top_level_system/synthesis/submodules/altera_gpio_lite.sv
    Info (12023): Found entity 1: altgpio_one_bit File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_gpio_lite.sv Line: 16
    Info (12023): Found entity 2: altera_gpio_lite File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_gpio_lite.sv Line: 940
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/bidir.v
    Info (12023): Found entity 1: bidir File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/bidir.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/gpio.v
    Info (12023): Found entity 1: gpio File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/gpio.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/lvds_soft.v
    Info (12023): Found entity 1: lvds_soft File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/lvds_soft.v Line: 8
Info (12021): Found 5 design units, including 5 entities, in source file top_level_system/synthesis/submodules/lvds_soft_0002.v
    Info (12023): Found entity 1: lvds_soft_0002_ddio_out_tbd File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/lvds_soft_0002.v Line: 33
    Info (12023): Found entity 2: lvds_soft_0002_cmpr_iqb File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/lvds_soft_0002.v Line: 91
    Info (12023): Found entity 3: lvds_soft_0002_cntr_85d File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/lvds_soft_0002.v Line: 129
    Info (12023): Found entity 4: lvds_soft_0002_shift_reg_aod File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/lvds_soft_0002.v Line: 240
    Info (12023): Found entity 5: lvds_soft_0002 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/lvds_soft_0002.v Line: 282
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/altera_generic_fifo.v
    Info (12023): Found entity 1: altera_generic_fifo File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/avalon_mm_manager.v
    Info (12023): Found entity 1: avalon_mm_manager File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/avalon_mm_manager.v Line: 11
Info (12021): Found 3 design units, including 3 entities, in source file top_level_system/synthesis/submodules/crc_modules.v
    Info (12023): Found entity 1: ecc_calc File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/crc_modules.v Line: 4
    Info (12023): Found entity 2: byte_crc File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/crc_modules.v Line: 21
    Info (12023): Found entity 3: crc_calculator File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/crc_modules.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/sync_2ff.v
    Info (12023): Found entity 1: sync_2ff File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/sync_2ff.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/avalon_st_video_2_avalon_st.v
    Info (12023): Found entity 1: avl_st_video_2_avl_st_top File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/avalon_st_video_2_avalon_st.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file top_level_system/synthesis/submodules/top_level_system_altpll_0.v
    Info (12023): Found entity 1: top_level_system_altpll_0_dffpipe_l2c File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_altpll_0.v Line: 37
    Info (12023): Found entity 2: top_level_system_altpll_0_stdsync_sv6 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_altpll_0.v Line: 98
    Info (12023): Found entity 3: top_level_system_altpll_0_altpll_m2t2 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_altpll_0.v Line: 130
    Info (12023): Found entity 4: top_level_system_altpll_0 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_altpll_0.v Line: 229
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/top_level_system_alt_vip_cl_tpg_0.v
    Info (12023): Found entity 1: top_level_system_alt_vip_cl_tpg_0 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_alt_vip_cl_tpg_0.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file top_level_system/synthesis/submodules/common/alt_vip_common_pkg.sv
    Info (12022): Found design unit 1: alt_vip_common_pkg (SystemVerilog) (top_level_system) File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/common/alt_vip_common_pkg.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
    Info (12023): Found entity 1: alt_vip_common_event_packet_decode File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
    Info (12023): Found entity 1: alt_vip_common_event_packet_encode File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/src_hdl/alt_vip_control_slave.sv
    Info (12023): Found entity 1: alt_vip_control_slave File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_control_slave.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/src_hdl/alt_vip_tpg_scheduler.sv
    Info (12023): Found entity 1: alt_vip_tpg_scheduler File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_tpg_scheduler.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv
    Info (12023): Found entity 1: alt_vip_common_latency_0_to_latency_1 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv
    Info (12023): Found entity 1: alt_vip_common_video_packet_empty File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv
    Info (12023): Found entity 1: alt_vip_common_video_packet_encode File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv
    Info (12023): Found entity 1: alt_vip_common_message_pipeline_stage File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv
    Info (12023): Found entity 1: alt_vip_common_sop_align File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv
    Info (12023): Found entity 1: alt_vip_video_output_bridge File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top_level_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv
    Info (12023): Found entity 1: alt_vip_tpg_alg_core File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv Line: 14
Info (12127): Elaborating entity "top_level_system" for the top level hierarchy
Info (12128): Elaborating entity "top_level_system_alt_vip_cl_tpg_0" for hierarchy "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/top_level_system.v Line: 138
Info (12128): Elaborating entity "alt_vip_tpg_alg_core" for hierarchy "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_alt_vip_cl_tpg_0.v Line: 224
Info (12128): Elaborating entity "alt_vip_common_event_packet_decode" for hierarchy "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_decode:cmd_input" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv Line: 201
Info (12128): Elaborating entity "alt_vip_common_event_packet_encode" for hierarchy "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_alg_core:tpg_core|alt_vip_common_event_packet_encode:data_output" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv Line: 248
Info (12128): Elaborating entity "alt_vip_video_output_bridge" for hierarchy "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_alt_vip_cl_tpg_0.v Line: 261
Info (12128): Elaborating entity "alt_vip_common_event_packet_decode" for hierarchy "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv Line: 188
Info (12128): Elaborating entity "alt_vip_common_event_packet_decode" for hierarchy "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:data_input" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv Line: 223
Info (12128): Elaborating entity "alt_vip_common_message_pipeline_stage" for hierarchy "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_message_pipeline_stage:din_pipe_stage" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv Line: 262
Info (12128): Elaborating entity "alt_vip_common_sop_align" for hierarchy "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_sop_align:sop_realigner" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv Line: 298
Info (12128): Elaborating entity "alt_vip_common_video_packet_encode" for hierarchy "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv Line: 366
Info (12128): Elaborating entity "alt_vip_common_video_packet_empty" for hierarchy "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_video_packet_empty:empty_converter" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv Line: 145
Info (12128): Elaborating entity "alt_vip_common_latency_0_to_latency_1" for hierarchy "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv Line: 191
Info (12128): Elaborating entity "alt_vip_tpg_scheduler" for hierarchy "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_alt_vip_cl_tpg_0.v Line: 303
Info (12128): Elaborating entity "alt_vip_common_event_packet_encode" for hierarchy "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:alg_core_cmd_encoder" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_tpg_scheduler.sv Line: 214
Info (12128): Elaborating entity "alt_vip_common_event_packet_encode" for hierarchy "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_scheduler:scheduler|alt_vip_common_event_packet_encode:vob_cmd_encoder" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_tpg_scheduler.sv Line: 255
Info (12128): Elaborating entity "alt_vip_control_slave" for hierarchy "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_alt_vip_cl_tpg_0.v Line: 353
Info (12128): Elaborating entity "alt_vip_common_event_packet_decode" for hierarchy "top_level_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_control_slave:control_slave|alt_vip_common_event_packet_decode:cmd_decoder" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/src_hdl/alt_vip_control_slave.sv Line: 261
Info (12128): Elaborating entity "top_level_system_altpll_0" for hierarchy "top_level_system_altpll_0:altpll_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/top_level_system.v Line: 165
Info (12128): Elaborating entity "top_level_system_altpll_0_stdsync_sv6" for hierarchy "top_level_system_altpll_0:altpll_0|top_level_system_altpll_0_stdsync_sv6:stdsync2" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_altpll_0.v Line: 300
Info (12128): Elaborating entity "top_level_system_altpll_0_dffpipe_l2c" for hierarchy "top_level_system_altpll_0:altpll_0|top_level_system_altpll_0_stdsync_sv6:stdsync2|top_level_system_altpll_0_dffpipe_l2c:dffpipe3" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_altpll_0.v Line: 116
Info (12128): Elaborating entity "top_level_system_altpll_0_altpll_m2t2" for hierarchy "top_level_system_altpll_0:altpll_0|top_level_system_altpll_0_altpll_m2t2:sd1" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_altpll_0.v Line: 306
Info (12128): Elaborating entity "avl_st_video_2_avl_st_top" for hierarchy "avl_st_video_2_avl_st_top:avl_st_vid_2_st_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/top_level_system.v Line: 180
Warning (10036): Verilog HDL or VHDL warning at avalon_st_video_2_avalon_st.v(23): object "in_avl_st_valid_delayed" assigned a value but never read File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/avalon_st_video_2_avalon_st.v Line: 23
Info (12128): Elaborating entity "altera_generic_fifo" for hierarchy "avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/avalon_st_video_2_avalon_st.v Line: 107
Warning (10034): Output port "rdusedw" at altera_generic_fifo.v(25) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 25
Warning (10034): Output port "wrusedw" at altera_generic_fifo.v(27) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 27
Warning (10034): Output port "rdempty" at altera_generic_fifo.v(22) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 22
Warning (10034): Output port "wrfull" at altera_generic_fifo.v(23) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 23
Warning (10034): Output port "rdfull" at altera_generic_fifo.v(24) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 24
Warning (10034): Output port "wrempty" at altera_generic_fifo.v(26) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 26
Info (12128): Elaborating entity "scfifo" for hierarchy "avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 120
Info (12130): Elaborated megafunction instantiation "avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 120
Info (12133): Instantiated megafunction "avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component" with the following parameter: File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 120
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_full_value" = "0"
    Info (12134): Parameter "almost_empty_value" = "0"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M20K"
    Info (12134): Parameter "lpm_width" = "34"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Device family MAX 10 does not have M20K blocks -- using available memory blocks File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/scfifo_ctf1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ctf1.tdf
    Info (12023): Found entity 1: scfifo_ctf1 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/scfifo_ctf1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ctf1" for hierarchy "avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_rn71.tdf
    Info (12023): Found entity 1: a_dpfifo_rn71 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_rn71.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_rn71" for hierarchy "avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/scfifo_ctf1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fuc1.tdf
    Info (12023): Found entity 1: altsyncram_fuc1 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_fuc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fuc1" for hierarchy "avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|altsyncram_fuc1:FIFOram" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_rn71.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_578.tdf
    Info (12023): Found entity 1: cmpr_578 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cmpr_578.tdf Line: 22
Info (12128): Elaborating entity "cmpr_578" for hierarchy "avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|cmpr_578:almost_full_comparer" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_rn71.tdf Line: 55
Info (12128): Elaborating entity "cmpr_578" for hierarchy "avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|cmpr_578:three_comparison" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_rn71.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|cntr_i2b:rd_ptr_msb" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_rn71.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf
    Info (12023): Found entity 1: cntr_v27 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cntr_v27.tdf Line: 25
Info (12128): Elaborating entity "cntr_v27" for hierarchy "avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|cntr_v27:usedw_counter" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_rn71.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf
    Info (12023): Found entity 1: cntr_j2b File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cntr_j2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_j2b" for hierarchy "avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|cntr_j2b:wr_ptr" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_rn71.tdf Line: 59
Info (12128): Elaborating entity "dsi_tx_top" for hierarchy "dsi_tx_top:dsi_tx_controller_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/top_level_system.v Line: 221
Info (12128): Elaborating entity "dsi_tx_regs" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_top.v Line: 138
Info (12128): Elaborating entity "avalon_mm_manager" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_regs:dsi_tx_regs_0|avalon_mm_manager:avalon_mm_manager_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_regs.v Line: 99
Info (12128): Elaborating entity "sync_2ff" for hierarchy "dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_assembler_enable" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_top.v Line: 144
Info (12128): Elaborating entity "sync_2ff" for hierarchy "dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_lanes_number" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_top.v Line: 168
Info (12128): Elaborating entity "sync_2ff" for hierarchy "dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_cmd_packet" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_top.v Line: 174
Info (12128): Elaborating entity "sync_2ff" for hierarchy "dsi_tx_top:dsi_tx_controller_0|sync_2ff:sync_tlpx_timeout" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_top.v Line: 204
Info (12128): Elaborating entity "dsi_tx_pixel_buffer" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_top.v Line: 258
Info (12128): Elaborating entity "altera_generic_fifo" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_pixel_buffer.v Line: 77
Warning (10034): Output port "usedw" at altera_generic_fifo.v(31) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 31
Warning (10034): Output port "empty" at altera_generic_fifo.v(29) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 29
Warning (10034): Output port "full" at altera_generic_fifo.v(30) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 30
Warning (10034): Output port "almost_empty" at altera_generic_fifo.v(32) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 32
Warning (10034): Output port "almost_full" at altera_generic_fifo.v(35) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 35
Info (12128): Elaborating entity "dcfifo" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 71
Info (12130): Elaborated megafunction instantiation "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 71
Info (12133): Instantiated megafunction "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component" with the following parameter: File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 71
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 GX"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M20K"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Warning (287001): Assertion warning: Device family MAX 10 does not have M20K blocks -- using available memory blocks File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dcfifo_qts1.tdf Line: 178
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_qts1.tdf
    Info (12023): Found entity 1: dcfifo_qts1 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dcfifo_qts1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_qts1" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_tsa.tdf
    Info (12023): Found entity 1: a_gray2bin_tsa File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_gray2bin_tsa.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_tsa" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|a_gray2bin_tsa:rdptr_g_gray2bin" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dcfifo_qts1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_sh6.tdf
    Info (12023): Found entity 1: a_graycounter_sh6 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_graycounter_sh6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_sh6" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|a_graycounter_sh6:rdptr_g1p" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dcfifo_qts1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ovb.tdf
    Info (12023): Found entity 1: a_graycounter_ovb File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_graycounter_ovb.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ovb" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|a_graycounter_ovb:wrptr_g1p" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dcfifo_qts1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n261.tdf
    Info (12023): Found entity 1: altsyncram_n261 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_n261.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n261" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|altsyncram_n261:fifo_ram" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dcfifo_qts1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_pe9:rs_brp" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dcfifo_qts1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dcfifo_qts1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|dffpipe_3dc:wraclr" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dcfifo_qts1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dcfifo_qts1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ei5.tdf
    Info (12023): Found entity 1: cmpr_ei5 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cmpr_ei5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ei5" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_pixel_buffer:dsi_tx_pixel_buffer_0|altera_generic_fifo:altera_generic_fifo_0|dcfifo:dcfifo_component|dcfifo_qts1:auto_generated|cmpr_ei5:rdempty_eq_comp" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/dcfifo_qts1.tdf Line: 85
Info (12128): Elaborating entity "dsi_tx_packets_assembler" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_top.v Line: 296
Warning (10036): Verilog HDL or VHDL warning at dsi_tx_packets_assembler.v(89): object "state_is_idle" assigned a value but never read File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 89
Warning (10230): Verilog HDL assignment warning at dsi_tx_packets_assembler.v(204): truncated value with size 32 to match size of target (16) File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 204
Warning (10230): Verilog HDL assignment warning at dsi_tx_packets_assembler.v(205): truncated value with size 32 to match size of target (16) File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 205
Warning (10230): Verilog HDL assignment warning at dsi_tx_packets_assembler.v(206): truncated value with size 32 to match size of target (16) File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 206
Warning (10230): Verilog HDL assignment warning at dsi_tx_packets_assembler.v(207): truncated value with size 32 to match size of target (16) File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 207
Warning (10230): Verilog HDL assignment warning at dsi_tx_packets_assembler.v(239): truncated value with size 32 to match size of target (16) File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 239
Info (10264): Verilog HDL Case Statement information at dsi_tx_packets_assembler.v(234): all case item expressions in this case statement are onehot File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 234
Info (10264): Verilog HDL Case Statement information at dsi_tx_packets_assembler.v(249): all case item expressions in this case statement are onehot File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 249
Warning (10230): Verilog HDL assignment warning at dsi_tx_packets_assembler.v(302): truncated value with size 32 to match size of target (16) File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 302
Info (10264): Verilog HDL Case Statement information at dsi_tx_packets_assembler.v(333): all case item expressions in this case statement are onehot File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 333
Info (12128): Elaborating entity "ecc_calc" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|ecc_calc:ecc_calc_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 227
Info (12128): Elaborating entity "crc_calculator" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_packets_assembler.v Line: 294
Info (12128): Elaborating entity "byte_crc" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_tx_packets_assembler:dsi_tx_packets_assembler_0|crc_calculator:crc_calculator_0|byte_crc:crc_out_1" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/crc_modules.v Line: 91
Info (12128): Elaborating entity "altera_generic_fifo" for hierarchy "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_top.v Line: 318
Warning (10034): Output port "rdusedw" at altera_generic_fifo.v(25) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 25
Warning (10034): Output port "wrusedw" at altera_generic_fifo.v(27) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 27
Warning (10034): Output port "rdempty" at altera_generic_fifo.v(22) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 22
Warning (10034): Output port "wrfull" at altera_generic_fifo.v(23) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 23
Warning (10034): Output port "rdfull" at altera_generic_fifo.v(24) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 24
Warning (10034): Output port "wrempty" at altera_generic_fifo.v(26) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 26
Info (12128): Elaborating entity "scfifo" for hierarchy "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 120
Info (12130): Elaborated megafunction instantiation "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 120
Info (12133): Instantiated megafunction "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component" with the following parameter: File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 120
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_full_value" = "0"
    Info (12134): Parameter "almost_empty_value" = "0"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M20K"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Device family MAX 10 does not have M20K blocks -- using available memory blocks File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/scfifo_itf1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_itf1.tdf
    Info (12023): Found entity 1: scfifo_itf1 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/scfifo_itf1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_itf1" for hierarchy "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component|scfifo_itf1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1o71.tdf
    Info (12023): Found entity 1: a_dpfifo_1o71 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_1o71.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_1o71" for hierarchy "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component|scfifo_itf1:auto_generated|a_dpfifo_1o71:dpfifo" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/scfifo_itf1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ruc1.tdf
    Info (12023): Found entity 1: altsyncram_ruc1 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_ruc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ruc1" for hierarchy "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component|scfifo_itf1:auto_generated|a_dpfifo_1o71:dpfifo|altsyncram_ruc1:FIFOram" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_1o71.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_878.tdf
    Info (12023): Found entity 1: cmpr_878 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cmpr_878.tdf Line: 22
Info (12128): Elaborating entity "cmpr_878" for hierarchy "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component|scfifo_itf1:auto_generated|a_dpfifo_1o71:dpfifo|cmpr_878:almost_full_comparer" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_1o71.tdf Line: 55
Info (12128): Elaborating entity "cmpr_878" for hierarchy "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component|scfifo_itf1:auto_generated|a_dpfifo_1o71:dpfifo|cmpr_878:three_comparison" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_1o71.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_l2b.tdf
    Info (12023): Found entity 1: cntr_l2b File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cntr_l2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_l2b" for hierarchy "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component|scfifo_itf1:auto_generated|a_dpfifo_1o71:dpfifo|cntr_l2b:rd_ptr_msb" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_1o71.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_237.tdf
    Info (12023): Found entity 1: cntr_237 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cntr_237.tdf Line: 25
Info (12128): Elaborating entity "cntr_237" for hierarchy "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component|scfifo_itf1:auto_generated|a_dpfifo_1o71:dpfifo|cntr_237:usedw_counter" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_1o71.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m2b.tdf
    Info (12023): Found entity 1: cntr_m2b File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cntr_m2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_m2b" for hierarchy "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:fifo_9x32|scfifo:scfifo_component|scfifo_itf1:auto_generated|a_dpfifo_1o71:dpfifo|cntr_m2b:wr_ptr" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_1o71.tdf Line: 59
Info (12128): Elaborating entity "altera_generic_fifo" for hierarchy "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_top.v Line: 339
Warning (10034): Output port "rdusedw" at altera_generic_fifo.v(25) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 25
Warning (10034): Output port "wrusedw" at altera_generic_fifo.v(27) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 27
Warning (10034): Output port "rdempty" at altera_generic_fifo.v(22) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 22
Warning (10034): Output port "wrfull" at altera_generic_fifo.v(23) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 23
Warning (10034): Output port "rdfull" at altera_generic_fifo.v(24) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 24
Warning (10034): Output port "wrempty" at altera_generic_fifo.v(26) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 26
Info (12128): Elaborating entity "scfifo" for hierarchy "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 120
Info (12130): Elaborated megafunction instantiation "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 120
Info (12133): Instantiated megafunction "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component" with the following parameter: File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_generic_fifo.v Line: 120
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_full_value" = "0"
    Info (12134): Parameter "almost_empty_value" = "0"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M20K"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Device family MAX 10 does not have M20K blocks -- using available memory blocks File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/scfifo_htf1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_htf1.tdf
    Info (12023): Found entity 1: scfifo_htf1 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/scfifo_htf1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_htf1" for hierarchy "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_0o71.tdf
    Info (12023): Found entity 1: a_dpfifo_0o71 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_0o71.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_0o71" for hierarchy "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/scfifo_htf1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_puc1.tdf
    Info (12023): Found entity 1: altsyncram_puc1 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_puc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_puc1" for hierarchy "dsi_tx_top:dsi_tx_controller_0|altera_generic_fifo:lanes_fifo[1].fifo_8x32_inst|scfifo:scfifo_component|scfifo_htf1:auto_generated|a_dpfifo_0o71:dpfifo|altsyncram_puc1:FIFOram" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_0o71.tdf Line: 46
Info (12128): Elaborating entity "dsi_lanes_controller" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_top.v Line: 399
Info (12128): Elaborating entity "dsi_lane_full" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dphy_tx_lanes_controller.sv Line: 111
Info (12128): Elaborating entity "dsi_hs_lane" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane[0].dsi_lane|dsi_hs_lane:dsi_hs_lane_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dphy_tx_lane_full.sv Line: 293
Info (12128): Elaborating entity "fifo_to_lane_bridge" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|fifo_to_lane_bridge:fifo_to_lane_bridge[0].inst" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dphy_tx_lanes_controller.sv Line: 132
Warning (10036): Verilog HDL or VHDL warning at fifo_to_lane_bridge.sv(24): object "mode_lp_reg" assigned a value but never read File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/fifo_to_lane_bridge.sv Line: 24
Info (12128): Elaborating entity "dsi_lane_full" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dphy_tx_lanes_controller.sv Line: 176
Info (12128): Elaborating entity "dsi_hs_lane" for hierarchy "dsi_tx_top:dsi_tx_controller_0|dsi_lanes_controller:dsi_lanes_controller_0|dsi_lane_full:dsi_lane_clk|dsi_hs_lane:dsi_hs_lane_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dphy_tx_lane_full.sv Line: 293
Info (12128): Elaborating entity "lvds_soft" for hierarchy "dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_top.v Line: 413
Info (12128): Elaborating entity "lvds_soft_0002" for hierarchy "dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/lvds_soft.v Line: 23
Warning (10034): Output port "tx_coreclock" at lvds_soft_0002.v(291) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/lvds_soft_0002.v Line: 291
Warning (10034): Output port "tx_locked" at lvds_soft_0002.v(294) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/lvds_soft_0002.v Line: 294
Warning (10034): Output port "tx_outclock" at lvds_soft_0002.v(296) has no driver File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/lvds_soft_0002.v Line: 296
Info (12128): Elaborating entity "lvds_soft_0002_ddio_out_tbd" for hierarchy "dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/lvds_soft_0002.v Line: 332
Info (12128): Elaborating entity "lvds_soft_0002_cmpr_iqb" for hierarchy "dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_cmpr_iqb:cmpr10" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/lvds_soft_0002.v Line: 385
Info (12128): Elaborating entity "lvds_soft_0002_cntr_85d" for hierarchy "dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_cntr_85d:cntr2" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/lvds_soft_0002.v Line: 395
Info (12128): Elaborating entity "lvds_soft_0002_shift_reg_aod" for hierarchy "dsi_tx_top:dsi_tx_controller_0|lvds_soft:lvds_clk|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_shift_reg_aod:shift_reg12" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/lvds_soft_0002.v Line: 402
Info (12128): Elaborating entity "gpio" for hierarchy "dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/dsi_tx_top.v Line: 430
Info (12128): Elaborating entity "altera_gpio_lite" for hierarchy "dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/gpio.v Line: 63
Info (12128): Elaborating entity "altgpio_one_bit" for hierarchy "dsi_tx_top:dsi_tx_controller_0|gpio:gpio_clk_p|altera_gpio_lite:test_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_gpio_lite.sv Line: 1115
Warning (10036): Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object "nsleep_in" assigned a value but never read File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_gpio_lite.sv Line: 82
Warning (10036): Verilog HDL or VHDL warning at altera_gpio_lite.sv(110): object "outclocken_wire" assigned a value but never read File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_gpio_lite.sv Line: 110
Warning (10036): Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object "oe_outclocken_wire" assigned a value but never read File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_gpio_lite.sv Line: 334
Info (12128): Elaborating entity "top_level_system_jtag_uart_0" for hierarchy "top_level_system_jtag_uart_0:jtag_uart_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/top_level_system.v Line: 234
Info (12128): Elaborating entity "top_level_system_jtag_uart_0_scfifo_w" for hierarchy "top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_w:the_top_level_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "top_level_system_jtag_uart_0_scfifo_r" for hierarchy "top_level_system_jtag_uart_0:jtag_uart_0|top_level_system_jtag_uart_0_scfifo_r:the_top_level_system_jtag_uart_0_scfifo_r" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "top_level_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:top_level_system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/top_level_system.v Line: 265
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_test_bench" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_test_bench:the_top_level_system_nios2_gen2_0_cpu_test_bench" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 5979
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_ic_data_module" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_ic_data_module:top_level_system_nios2_gen2_0_cpu_ic_data" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 6981
Info (12128): Elaborating entity "altsyncram" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_ic_data_module:top_level_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf
    Info (12023): Found entity 1: altsyncram_2uc1 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_2uc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2uc1" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_ic_data_module:top_level_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_ic_tag_module:top_level_system_nios2_gen2_0_cpu_ic_tag" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 7047
Info (12128): Elaborating entity "altsyncram" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_ic_tag_module:top_level_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1lc1.tdf
    Info (12023): Found entity 1: altsyncram_1lc1 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_1lc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1lc1" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_ic_tag_module:top_level_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_1lc1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_bht_module" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_bht_module:top_level_system_nios2_gen2_0_cpu_bht" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 7245
Info (12128): Elaborating entity "altsyncram" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_bht_module:top_level_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf
    Info (12023): Found entity 1: altsyncram_vhc1 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_vhc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vhc1" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_bht_module:top_level_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_register_bank_a_module:top_level_system_nios2_gen2_0_cpu_register_bank_a" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 8202
Info (12128): Elaborating entity "altsyncram" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_register_bank_a_module:top_level_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf
    Info (12023): Found entity 1: altsyncram_5tb1 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_5tb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5tb1" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_register_bank_a_module:top_level_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_register_bank_b_module:top_level_system_nios2_gen2_0_cpu_register_bank_b" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 8220
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_mult_cell" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 8805
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v
    Info (12023): Found entity 1: altera_mult_add_bbo2 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altera_mult_add_bbo2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_bbo2" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altera_mult_add_bbo2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_tag_module:top_level_system_nios2_gen2_0_cpu_dc_tag" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 9227
Info (12128): Elaborating entity "altsyncram" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_tag_module:top_level_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf
    Info (12023): Found entity 1: altsyncram_9tb1 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_9tb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9tb1" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_tag_module:top_level_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9tb1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_dc_data_module" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_data_module:top_level_system_nios2_gen2_0_cpu_dc_data" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 9293
Info (12128): Elaborating entity "altsyncram" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_data_module:top_level_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf
    Info (12023): Found entity 1: altsyncram_aoe1 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_aoe1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_aoe1" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_data_module:top_level_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_victim_module:top_level_system_nios2_gen2_0_cpu_dc_victim" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 9405
Info (12128): Elaborating entity "altsyncram" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_victim_module:top_level_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf
    Info (12023): Found entity 1: altsyncram_hec1 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_hec1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hec1" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_dc_victim_module:top_level_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_nios2_oci" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 10184
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_debug:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_debug" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_debug:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 632
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_break:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_break" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 3128
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_xbrk" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 3151
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_dbrk" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 3178
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_itrace" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 3216
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_dtrace" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_dtrace|top_level_system_nios2_gen2_0_cpu_nios2_oci_td_mode:top_level_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 1752
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 3246
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo|top_level_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 2065
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo|top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 2074
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo|top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 2083
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_pib:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_pib" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_oci_im:the_top_level_system_nios2_gen2_0_cpu_nios2_oci_im" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 3265
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_level_system_nios2_gen2_0_cpu_nios2_avalon_reg" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_ocimem:the_top_level_system_nios2_gen2_0_cpu_nios2_ocimem" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_ocimem:the_top_level_system_nios2_gen2_0_cpu_nios2_ocimem|top_level_system_nios2_gen2_0_cpu_ociram_sp_ram_module:top_level_system_nios2_gen2_0_cpu_ociram_sp_ram" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_ocimem:the_top_level_system_nios2_gen2_0_cpu_nios2_ocimem|top_level_system_nios2_gen2_0_cpu_ociram_sp_ram_module:top_level_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_nios2_ocimem:the_top_level_system_nios2_gen2_0_cpu_nios2_ocimem|top_level_system_nios2_gen2_0_cpu_ociram_sp_ram_module:top_level_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 3406
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_tck:the_top_level_system_nios2_gen2_0_cpu_debug_slave_tck" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_top_level_system_nios2_gen2_0_cpu_debug_slave_sysclk" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_level_system_nios2_gen2_0_cpu_debug_slave_phy" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_level_system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_level_system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_nios2_oci:the_top_level_system_nios2_gen2_0_cpu_nios2_oci|top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_level_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_level_system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "top_level_system_onchip_memory2_0" for hierarchy "top_level_system_onchip_memory2_0:onchip_memory2_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/top_level_system.v Line: 279
Info (12128): Elaborating entity "altsyncram" for hierarchy "top_level_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "top_level_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "top_level_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d8f1.tdf
    Info (12023): Found entity 1: altsyncram_d8f1 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_d8f1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_d8f1" for hierarchy "top_level_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d8f1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/git/dsi_controller/quartus_project/dsi_controller_test/onchip_mem.hex -- setting all initial values to 0 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_onchip_memory2_0.v Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/decode_c7a.tdf Line: 22
Info (12128): Elaborating entity "decode_c7a" for hierarchy "top_level_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d8f1:auto_generated|decode_c7a:decode3" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_d8f1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/mux_93b.tdf Line: 22
Info (12128): Elaborating entity "mux_93b" for hierarchy "top_level_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d8f1:auto_generated|mux_93b:mux2" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_d8f1.tdf Line: 44
Info (12128): Elaborating entity "top_level_system_sysid_qsys_0" for hierarchy "top_level_system_sysid_qsys_0:sysid_qsys_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/top_level_system.v Line: 286
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/top_level_system.v Line: 352
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 653
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 713
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 777
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dsi_tx_controller_0_avl_mm_translator" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 841
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_vip_cl_tpg_0_control_translator" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 905
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 969
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 1033
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 1097
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 1161
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 1242
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 1323
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 1407
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 1448
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dsi_tx_controller_0_avl_mm_agent" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 1532
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_vip_cl_tpg_0_control_agent_rsp_fifo" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 1698
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2114
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_router" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router:router" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2255
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_router_default_decode" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router:router|top_level_system_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router.sv Line: 190
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_router_001" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_001:router_001" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2271
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_router_001_default_decode" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_001:router_001|top_level_system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_router_002" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_002" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2287
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_router_002_default_decode" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_002:router_002|top_level_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_router_006" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_006:router_006" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2351
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_router_006_default_decode" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_router_006:router_006|top_level_system_mm_interconnect_0_router_006_default_decode:the_default_decode" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2433
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2483
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_cmd_demux" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2536
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_cmd_demux_001" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2559
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_cmd_mux" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2576
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_cmd_mux_004" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2650
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_cmd_mux_004.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_rsp_demux" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2707
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_rsp_demux_004" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2781
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_rsp_demux_005" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2798
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_rsp_mux" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2874
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_rsp_mux_001" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2897
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2931
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0.v Line: 2994
Info (12128): Elaborating entity "top_level_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "top_level_system_mm_interconnect_0:mm_interconnect_0|top_level_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|top_level_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "top_level_system_irq_mapper" for hierarchy "top_level_system_irq_mapper:irq_mapper" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/top_level_system.v Line: 360
Info (12128): Elaborating entity "top_level_system_avalon_st_adapter" for hierarchy "top_level_system_avalon_st_adapter:avalon_st_adapter" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/top_level_system.v Line: 392
Info (12128): Elaborating entity "top_level_system_avalon_st_adapter_timing_adapter_0" for hierarchy "top_level_system_avalon_st_adapter:avalon_st_adapter|top_level_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_avalon_st_adapter.v Line: 206
Info (12128): Elaborating entity "top_level_system_avalon_st_adapter_timing_adapter_0_fifo" for hierarchy "top_level_system_avalon_st_adapter:avalon_st_adapter|top_level_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|top_level_system_avalon_st_adapter_timing_adapter_0_fifo:top_level_system_avalon_st_adapter_timing_adapter_0_fifo" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_avalon_st_adapter_timing_adapter_0.sv Line: 113
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/top_level_system.v Line: 455
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_001" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/top_level_system.v Line: 518
Warning (12020): Port "jdo" on the entity instantiation of "the_top_level_system_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.03.31.23:49:07 Progress: Loading sldd265a0ed/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd265a0ed/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/ip/sldd265a0ed/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/ip/sldd265a0ed/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|altsyncram_fuc1:FIFOram|q_b[32]" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_fuc1.tdf Line: 997
        Warning (14320): Synthesized away node "avl_st_video_2_avl_st_top:avl_st_vid_2_st_0|altera_generic_fifo:fifo_34x4_0|scfifo:scfifo_component|scfifo_ctf1:auto_generated|a_dpfifo_rn71:dpfifo|altsyncram_fuc1:FIFOram|q_b[33]" File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/altsyncram_fuc1.tdf Line: 1027
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "top_level_system_avalon_st_adapter:avalon_st_adapter|top_level_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|top_level_system_avalon_st_adapter_timing_adapter_0_fifo:top_level_system_avalon_st_adapter_timing_adapter_0_fifo|mem" is uninferred due to inappropriate RAM size File: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/synthesis/submodules/top_level_system_avalon_st_adapter_timing_adapter_0_fifo.sv Line: 87
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9401.tdf
    Info (12023): Found entity 1: mult_9401 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/mult_9401.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "top_level_system_nios2_gen2_0:nios2_gen2_0|top_level_system_nios2_gen2_0_cpu:cpu|top_level_system_nios2_gen2_0_cpu_mult_cell:the_top_level_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf
    Info (12023): Found entity 1: mult_9b01 File: D:/git/dsi_controller/quartus_project/dsi_controller_test/db/mult_9b01.tdf Line: 28
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
    Warning (12190): "Video and Image Processing Suite" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-TEST_PATTERN_GENERATOR_II
        Warning (265074): The Test Pattern Generator II MegaCore function will be disabled after time-out is reached
        Warning (265074): The Test Pattern Generator II MegaCore function will be disabled after time-out is reached
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 22 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 321
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 104 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file D:/git/dsi_controller/quartus_project/dsi_controller_test/output_files/dsi_controller_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8543 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 8009 logic cells
    Info (21064): Implemented 494 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 5071 megabytes
    Info: Processing ended: Sun Mar 31 22:49:39 2019
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:01:50


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/git/dsi_controller/quartus_project/dsi_controller_test/output_files/dsi_controller_test.map.smsg.


