// Seed: 3871924769
module module_0;
  logic [7:0] id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  assign id_1 = id_1[1'b0];
  wire id_2;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wand id_4,
    output uwire module_1,
    input supply0 id_6,
    input wire id_7,
    input tri1 id_8,
    output supply1 id_9,
    input tri1 id_10,
    output uwire id_11,
    output supply1 id_12,
    output tri1 id_13,
    input tri1 id_14
);
  module_0 modCall_1 ();
endmodule
