<profile>

<section name = "Vivado HLS Report for 'dut_pad'" level="0">
<item name = "Date">Fri Oct 28 23:20:04 2022
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">bnn.prj</item>
<item name = "Solution">solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.34, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">6420, 83554, 6420, 83554, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_PAD_0">5184, 5184, 1, -, -, 5184, no</column>
<column name="- LOOP_PAD_1">1234, 78368, 1234 ~ 4898, -, -, 1 ~ 16, no</column>
<column name=" + LOOP_PAD_2">1232, 4896, 154 ~ 306, -, -, 8 ~ 16, no</column>
<column name="  ++ LOOP_PAD_3">152, 304, 19, -, -, 8 ~ 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, 3, 0, 160</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 212, 244</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 145</column>
<column name="Register">-, -, 211, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dut_mux_4to1_sel32_1_1_U3">dut_mux_4to1_sel32_1_1, 0, 0, 0, 1</column>
<column name="dut_urem_12ns_12ns_12_16_seq_U1">dut_urem_12ns_12ns_12_16_seq, 0, 0, 108, 120</column>
<column name="dut_urem_13ns_12ns_13_17_seq_U2">dut_urem_13ns_12ns_13_17_seq, 0, 0, 104, 123</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="dut_mul_mul_12ns_14ns_26_1_U5">dut_mul_mul_12ns_14ns_26_1, i0 * i1</column>
<column name="dut_mul_mul_13ns_15ns_28_1_U4">dut_mul_mul_13ns_15ns_28_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp1_fu_511_p2">*, 1, 0, 0, 5, 9</column>
<column name="tmp2_fu_490_p2">*, 1, 0, 0, 6, 8</column>
<column name="tmp_4_fu_433_p2">*, 1, 0, 5, 5, 5</column>
<column name="i_1_fu_350_p2">+, 0, 0, 13, 13, 1</column>
<column name="i_index_fu_504_p2">+, 0, 0, 12, 12, 12</column>
<column name="m_1_fu_427_p2">+, 0, 0, 5, 5, 1</column>
<column name="next_mul8_fu_409_p2">+, 0, 0, 8, 8, 8</column>
<column name="next_mul_fu_356_p2">+, 0, 0, 27, 27, 14</column>
<column name="next_urem_fu_380_p2">+, 0, 0, 13, 13, 1</column>
<column name="o_index_fu_516_p2">+, 0, 0, 13, 13, 13</column>
<column name="tmp9_fu_499_p2">+, 0, 0, 9, 9, 9</column>
<column name="tmp_fu_480_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_s_fu_330_p2">+, 0, 0, 5, 2, 5</column>
<column name="x_1_fu_451_p2">+, 0, 0, 5, 5, 1</column>
<column name="y_1_fu_474_p2">+, 0, 0, 5, 5, 1</column>
<column name="exitcond1_fu_344_p2">icmp, 0, 0, 5, 13, 13</column>
<column name="exitcond_fu_469_p2">icmp, 0, 0, 3, 6, 6</column>
<column name="tmp_10_fu_386_p2">icmp, 0, 0, 5, 13, 11</column>
<column name="tmp_2_fu_422_p2">icmp, 0, 0, 3, 6, 6</column>
<column name="tmp_5_fu_446_p2">icmp, 0, 0, 3, 6, 6</column>
<column name="idx_urem_fu_392_p3">select, 0, 0, 13, 1, 13</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 24, 1, 24</column>
<column name="i_reg_248">13, 2, 13, 26</column>
<column name="m_reg_281">5, 2, 5, 10</column>
<column name="output_0_address0">11, 3, 11, 33</column>
<column name="output_0_d0">1, 3, 1, 3</column>
<column name="output_1_address0">11, 3, 11, 33</column>
<column name="output_1_d0">1, 3, 1, 3</column>
<column name="output_2_address0">11, 3, 11, 33</column>
<column name="output_2_d0">1, 3, 1, 3</column>
<column name="output_3_address0">11, 3, 11, 33</column>
<column name="output_3_d0">1, 3, 1, 3</column>
<column name="phi_mul7_reg_292">8, 2, 8, 16</column>
<column name="phi_mul_reg_259">27, 2, 27, 54</column>
<column name="phi_urem_reg_270">13, 2, 13, 26</column>
<column name="x_reg_304">5, 2, 5, 10</column>
<column name="y_reg_315">5, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="I_cast6_reg_660">6, 0, 8, 2</column>
<column name="I_cast_reg_665">6, 0, 12, 6</column>
<column name="ap_CS_fsm">23, 0, 23, 0</column>
<column name="i_reg_248">13, 0, 13, 0</column>
<column name="m_1_reg_678">5, 0, 5, 0</column>
<column name="m_reg_281">5, 0, 5, 0</column>
<column name="next_mul8_reg_670">8, 0, 8, 0</column>
<column name="o_index_reg_729">13, 0, 13, 0</column>
<column name="phi_mul7_reg_292">8, 0, 8, 0</column>
<column name="phi_mul_reg_259">27, 0, 27, 0</column>
<column name="phi_urem_reg_270">13, 0, 13, 0</column>
<column name="tmp2_reg_714">12, 0, 12, 0</column>
<column name="tmp9_reg_719">9, 0, 9, 0</column>
<column name="tmp_11_reg_735">3, 0, 3, 0</column>
<column name="tmp_12_reg_740">4, 0, 4, 0</column>
<column name="tmp_4_reg_683">9, 0, 9, 0</column>
<column name="tmp_6_cast_reg_701">5, 0, 13, 8</column>
<column name="tmp_6_reg_765">1, 0, 1, 0</column>
<column name="tmp_8_reg_655">6, 0, 6, 0</column>
<column name="tmp_cast5_cast_reg_624">5, 0, 13, 8</column>
<column name="tmp_cast_cast_reg_629">5, 0, 9, 4</column>
<column name="x_1_reg_696">5, 0, 5, 0</column>
<column name="x_cast2_reg_688">5, 0, 12, 7</column>
<column name="x_reg_304">5, 0, 5, 0</column>
<column name="y_1_reg_709">5, 0, 5, 0</column>
<column name="y_reg_315">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_pad, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_pad, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_pad, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_pad, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_pad, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_pad, return value</column>
<column name="input_0_address0">out, 11, ap_memory, input_0, array</column>
<column name="input_0_ce0">out, 1, ap_memory, input_0, array</column>
<column name="input_0_q0">in, 1, ap_memory, input_0, array</column>
<column name="input_1_address0">out, 11, ap_memory, input_1, array</column>
<column name="input_1_ce0">out, 1, ap_memory, input_1, array</column>
<column name="input_1_q0">in, 1, ap_memory, input_1, array</column>
<column name="input_2_address0">out, 11, ap_memory, input_2, array</column>
<column name="input_2_ce0">out, 1, ap_memory, input_2, array</column>
<column name="input_2_q0">in, 1, ap_memory, input_2, array</column>
<column name="input_3_address0">out, 11, ap_memory, input_3, array</column>
<column name="input_3_ce0">out, 1, ap_memory, input_3, array</column>
<column name="input_3_q0">in, 1, ap_memory, input_3, array</column>
<column name="output_0_address0">out, 11, ap_memory, output_0, array</column>
<column name="output_0_ce0">out, 1, ap_memory, output_0, array</column>
<column name="output_0_we0">out, 1, ap_memory, output_0, array</column>
<column name="output_0_d0">out, 1, ap_memory, output_0, array</column>
<column name="output_1_address0">out, 11, ap_memory, output_1, array</column>
<column name="output_1_ce0">out, 1, ap_memory, output_1, array</column>
<column name="output_1_we0">out, 1, ap_memory, output_1, array</column>
<column name="output_1_d0">out, 1, ap_memory, output_1, array</column>
<column name="output_2_address0">out, 11, ap_memory, output_2, array</column>
<column name="output_2_ce0">out, 1, ap_memory, output_2, array</column>
<column name="output_2_we0">out, 1, ap_memory, output_2, array</column>
<column name="output_2_d0">out, 1, ap_memory, output_2, array</column>
<column name="output_3_address0">out, 11, ap_memory, output_3, array</column>
<column name="output_3_ce0">out, 1, ap_memory, output_3, array</column>
<column name="output_3_we0">out, 1, ap_memory, output_3, array</column>
<column name="output_3_d0">out, 1, ap_memory, output_3, array</column>
<column name="M">in, 7, ap_none, M, scalar</column>
<column name="I">in, 6, ap_none, I, scalar</column>
</table>
</item>
</section>
</profile>
