$date
  Fri Mar 04 22:04:24 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module dff $end
$var reg 1 ! din $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ dout $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
U$
