$date
	Fri Apr  6 13:20:38 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module circuitlongtest $end
$scope module DUT $end
$var wire 1 ! Y0 $end
$var wire 1 " Y1 $end
$var wire 1 # Y2 $end
$var wire 1 $ Y3 $end
$var wire 1 % Y4 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ) nota $end
$var wire 1 * notb $end
$var wire 1 + notc $end
$var wire 1 , out1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
1+
1*
1)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1,
0+
1!
1(
#10
0,
1+
0!
0*
0(
1'
#15
1,
1"
1*
0)
0'
1&
#20
0,
0+
0*
1)
0"
1(
1'
0&
#25
1,
0)
1%
1&
#30
1,
1#
1*
0%
0'
#35
1,
1$
1+
0#
0*
0(
1'
#40
