module top_module(
    input clk,
    input areset,    // Freshly brainwashed Lemmings walk left.
    input bump_left,
    input bump_right,
    output walk_left,
    output walk_right); //  

    parameter LEFT=0, RIGHT=1;
    reg state, next_state;

    always @(*) begin
        case(state)
            LEFT:next_state=bump_left^bump_right?(bump_left?RIGHT:LEFT):(bump_left&bump_right?RIGHT:LEFT);
            RIGHT:next_state=bump_left^bump_right?(bump_left?RIGHT:LEFT):(bump_left&bump_right?LEFT:RIGHT);
        endcase
    end

    always @(posedge clk, posedge areset) begin
        state=areset?LEFT:next_state;
    end

    assign walk_left = state==LEFT?1:0;
    assign walk_right = state==RIGHT?1:0;     

endmodule
