# 1 "<stdin>"
# 1 "/media/sf_D/gitrepos/mpyrt_omv/ports/nxp_rt1050_60//"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "<stdin>"
# 27 "<stdin>"
# 1 "../../py/mpconfig.h" 1
# 62 "../../py/mpconfig.h"
# 1 "./mpconfigport.h" 1
# 30 "./mpconfigport.h"
       







# 1 "./boards/omvrt1/mpconfigboard.h" 1
# 24 "./boards/omvrt1/mpconfigboard.h"
typedef enum _enum_rootPtrs
{
 rootptr_oledfb = 0,
}enum_rootPtrs;
# 39 "./mpconfigport.h" 2
# 1 "mcusdk/drivers/fsl_common.h" 1
# 38 "mcusdk/drivers/fsl_common.h"
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/assert.h" 1 3
# 9 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/assert.h" 3
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/_ansi.h" 1 3
# 15 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/_ansi.h" 3
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/newlib.h" 1 3
# 14 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/newlib.h" 3
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/_newlib_version.h" 1 3
# 15 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/newlib.h" 2 3
# 16 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/_ansi.h" 2 3
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/config.h" 1 3



# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/ieeefp.h" 1 3
# 5 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/config.h" 2 3
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/features.h" 1 3
# 6 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/config.h" 2 3
# 17 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/_ansi.h" 2 3
# 10 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/assert.h" 2 3
# 39 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/assert.h" 3

# 39 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/assert.h" 3
void __assert (const char *, int, const char *) __attribute__ ((__noreturn__))
                                 ;
void __assert_func (const char *, int, const char *, const char *) __attribute__ ((__noreturn__))
                                 ;
# 39 "mcusdk/drivers/fsl_common.h" 2
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/stdbool.h" 1 3 4
# 40 "mcusdk/drivers/fsl_common.h" 2
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/stdint.h" 1 3 4
# 11 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/stdint.h" 3 4
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/stdint-gcc.h" 1 3 4
# 34 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/stdint-gcc.h" 3 4
typedef signed char int8_t;


typedef short int int16_t;


typedef long int int32_t;


typedef long long int int64_t;


typedef unsigned char uint8_t;


typedef short unsigned int uint16_t;


typedef long unsigned int uint32_t;


typedef long long unsigned int uint64_t;




typedef signed char int_least8_t;
typedef short int int_least16_t;
typedef long int int_least32_t;
typedef long long int int_least64_t;
typedef unsigned char uint_least8_t;
typedef short unsigned int uint_least16_t;
typedef long unsigned int uint_least32_t;
typedef long long unsigned int uint_least64_t;



typedef int int_fast8_t;
typedef int int_fast16_t;
typedef int int_fast32_t;
typedef long long int int_fast64_t;
typedef unsigned int uint_fast8_t;
typedef unsigned int uint_fast16_t;
typedef unsigned int uint_fast32_t;
typedef long long unsigned int uint_fast64_t;




typedef int intptr_t;


typedef unsigned int uintptr_t;




typedef long long int intmax_t;
typedef long long unsigned int uintmax_t;
# 12 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/stdint.h" 2 3 4
# 41 "mcusdk/drivers/fsl_common.h" 2
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/string.h" 1 3
# 11 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/string.h" 3
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/reent.h" 1 3
# 13 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/reent.h" 3
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/_ansi.h" 1 3
# 14 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/reent.h" 2 3
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h" 1 3 4
# 149 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h" 3 4
typedef int ptrdiff_t;
# 216 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h" 3 4
typedef unsigned int size_t;
# 328 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h" 3 4
typedef unsigned int wchar_t;
# 15 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/reent.h" 2 3
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/_types.h" 1 3
# 24 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/_types.h" 3
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/_types.h" 1 3






# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/_default_types.h" 1 3
# 41 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/_default_types.h" 3
typedef signed char __int8_t;

typedef unsigned char __uint8_t;
# 55 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/_default_types.h" 3
typedef short int __int16_t;

typedef short unsigned int __uint16_t;
# 77 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/_default_types.h" 3
typedef long int __int32_t;

typedef long unsigned int __uint32_t;
# 103 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/_default_types.h" 3
typedef long long int __int64_t;

typedef long long unsigned int __uint64_t;
# 134 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/_default_types.h" 3
typedef signed char __int_least8_t;

typedef unsigned char __uint_least8_t;
# 160 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/_default_types.h" 3
typedef short int __int_least16_t;

typedef short unsigned int __uint_least16_t;
# 182 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/_default_types.h" 3
typedef long int __int_least32_t;

typedef long unsigned int __uint_least32_t;
# 200 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/_default_types.h" 3
typedef long long int __int_least64_t;

typedef long long unsigned int __uint_least64_t;
# 214 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/_default_types.h" 3
typedef long long int __intmax_t;







typedef long long unsigned int __uintmax_t;







typedef int __intptr_t;

typedef unsigned int __uintptr_t;
# 8 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/_types.h" 2 3
# 25 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/_types.h" 2 3
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/lock.h" 1 3
# 33 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/lock.h" 3
struct __lock;
typedef struct __lock * _LOCK_T;






extern void __retarget_lock_init(_LOCK_T *lock);

extern void __retarget_lock_init_recursive(_LOCK_T *lock);

extern void __retarget_lock_close(_LOCK_T lock);

extern void __retarget_lock_close_recursive(_LOCK_T lock);

extern void __retarget_lock_acquire(_LOCK_T lock);

extern void __retarget_lock_acquire_recursive(_LOCK_T lock);

extern int __retarget_lock_try_acquire(_LOCK_T lock);

extern int __retarget_lock_try_acquire_recursive(_LOCK_T lock);


extern void __retarget_lock_release(_LOCK_T lock);

extern void __retarget_lock_release_recursive(_LOCK_T lock);
# 26 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/_types.h" 2 3


typedef long __blkcnt_t;



typedef long __blksize_t;



typedef __uint64_t __fsblkcnt_t;



typedef __uint32_t __fsfilcnt_t;



typedef long _off_t;





typedef int __pid_t;



typedef short __dev_t;



typedef unsigned short __uid_t;


typedef unsigned short __gid_t;



typedef __uint32_t __id_t;







typedef unsigned short __ino_t;
# 88 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/_types.h" 3
typedef __uint32_t __mode_t;





__extension__ typedef long long _off64_t;





typedef _off_t __off_t;


typedef _off64_t __loff_t;


typedef long __key_t;







typedef long _fpos_t;
# 129 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/_types.h" 3
typedef unsigned int __size_t;
# 145 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/_types.h" 3
typedef signed int _ssize_t;
# 156 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/_types.h" 3
typedef _ssize_t __ssize_t;


# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h" 1 3 4
# 357 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h" 3 4
typedef unsigned int wint_t;
# 160 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/_types.h" 2 3



typedef struct
{
  int __count;
  union
  {
    wint_t __wch;
    unsigned char __wchb[4];
  } __value;
} _mbstate_t;



typedef _LOCK_T _flock_t;




typedef void *_iconv_t;



typedef unsigned long __clock_t;


typedef long __time_t;


typedef unsigned long __clockid_t;


typedef unsigned long __timer_t;


typedef __uint8_t __sa_family_t;



typedef __uint32_t __socklen_t;


typedef unsigned short __nlink_t;
typedef long __suseconds_t;
typedef unsigned long __useconds_t;




typedef char * __va_list;
# 16 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/reent.h" 2 3






typedef unsigned long __ULong;
# 38 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/reent.h" 3
struct _reent;

struct __locale_t;






struct _Bigint
{
  struct _Bigint *_next;
  int _k, _maxwds, _sign, _wds;
  __ULong _x[1];
};


struct __tm
{
  int __tm_sec;
  int __tm_min;
  int __tm_hour;
  int __tm_mday;
  int __tm_mon;
  int __tm_year;
  int __tm_wday;
  int __tm_yday;
  int __tm_isdst;
};







struct _on_exit_args {
 void * _fnargs[32];
 void * _dso_handle[32];

 __ULong _fntypes;


 __ULong _is_cxa;
};
# 93 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/reent.h" 3
struct _atexit {
 struct _atexit *_next;
 int _ind;

 void (*_fns[32])(void);
        struct _on_exit_args _on_exit_args;
};
# 117 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/reent.h" 3
struct __sbuf {
 unsigned char *_base;
 int _size;
};
# 181 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/reent.h" 3
struct __sFILE {
  unsigned char *_p;
  int _r;
  int _w;
  short _flags;
  short _file;
  struct __sbuf _bf;
  int _lbfsize;






  void * _cookie;

  int (* _read) (struct _reent *, void *, char *, int)
                                          ;
  int (* _write) (struct _reent *, void *, const char *, int)

                                   ;
  _fpos_t (* _seek) (struct _reent *, void *, _fpos_t, int);
  int (* _close) (struct _reent *, void *);


  struct __sbuf _ub;
  unsigned char *_up;
  int _ur;


  unsigned char _ubuf[3];
  unsigned char _nbuf[1];


  struct __sbuf _lb;


  int _blksize;
  _off_t _offset;


  struct _reent *_data;



  _flock_t _lock;

  _mbstate_t _mbstate;
  int _flags2;
};
# 287 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/reent.h" 3
typedef struct __sFILE __FILE;



struct _glue
{
  struct _glue *_next;
  int _niobs;
  __FILE *_iobs;
};
# 319 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/reent.h" 3
struct _rand48 {
  unsigned short _seed[3];
  unsigned short _mult[3];
  unsigned short _add;




};
# 569 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/reent.h" 3
struct _reent
{
  int _errno;




  __FILE *_stdin, *_stdout, *_stderr;

  int _inc;
  char _emergency[25];


  int _unspecified_locale_info;
  struct __locale_t *_locale;

  int __sdidinit;

  void (* __cleanup) (struct _reent *);


  struct _Bigint *_result;
  int _result_k;
  struct _Bigint *_p5s;
  struct _Bigint **_freelist;


  int _cvtlen;
  char *_cvtbuf;

  union
    {
      struct
        {
          unsigned int _unused_rand;
          char * _strtok_last;
          char _asctime_buf[26];
          struct __tm _localtime_buf;
          int _gamma_signgam;
          __extension__ unsigned long long _rand_next;
          struct _rand48 _r48;
          _mbstate_t _mblen_state;
          _mbstate_t _mbtowc_state;
          _mbstate_t _wctomb_state;
          char _l64a_buf[8];
          char _signal_buf[24];
          int _getdate_err;
          _mbstate_t _mbrlen_state;
          _mbstate_t _mbrtowc_state;
          _mbstate_t _mbsrtowcs_state;
          _mbstate_t _wcrtomb_state;
          _mbstate_t _wcsrtombs_state;
   int _h_errno;
        } _reent;



      struct
        {

          unsigned char * _nextf[30];
          unsigned int _nmalloc[30];
        } _unused;
    } _new;



  struct _atexit *_atexit;
  struct _atexit _atexit0;



  void (**(_sig_func))(int);




  struct _glue __sglue;
  __FILE __sf[3];
};
# 766 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/reent.h" 3
extern struct _reent *_impure_ptr ;
extern struct _reent *const _global_impure_ptr ;

void _reclaim_reent (struct _reent *);
# 12 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/string.h" 2 3
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/cdefs.h" 1 3
# 45 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/cdefs.h" 3
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h" 1 3 4
# 46 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/cdefs.h" 2 3
# 13 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/string.h" 2 3




# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h" 1 3 4
# 18 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/string.h" 2 3


# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/xlocale.h" 1 3
# 9 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/xlocale.h" 3
struct __locale_t;
typedef struct __locale_t *locale_t;
# 21 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/string.h" 2 3




void * memchr (const void *, int, size_t);
int memcmp (const void *, const void *, size_t);
void * memcpy (void * restrict, const void * restrict, size_t);
void * memmove (void *, const void *, size_t);
void * memset (void *, int, size_t);
char *strcat (char *restrict, const char *restrict);
char *strchr (const char *, int);
int strcmp (const char *, const char *);
int strcoll (const char *, const char *);
char *strcpy (char *restrict, const char *restrict);
size_t strcspn (const char *, const char *);
char *strerror (int);
size_t strlen (const char *);
char *strncat (char *restrict, const char *restrict, size_t);
int strncmp (const char *, const char *, size_t);
char *strncpy (char *restrict, const char *restrict, size_t);
char *strpbrk (const char *, const char *);
char *strrchr (const char *, int);
size_t strspn (const char *, const char *);
char *strstr (const char *, const char *);

char *strtok (char *restrict, const char *restrict);

size_t strxfrm (char *restrict, const char *restrict, size_t);


int strcoll_l (const char *, const char *, locale_t);
char *strerror_l (int, locale_t);
size_t strxfrm_l (char *restrict, const char *restrict, size_t, locale_t);






char *strtok_r (char *restrict, const char *restrict, char **restrict);


int bcmp (const void *, const void *, size_t);
void bcopy (const void *, void *, size_t);
void bzero (void *, size_t);


void explicit_bzero (void *, size_t);
int timingsafe_bcmp (const void *, const void *, size_t);
int timingsafe_memcmp (const void *, const void *, size_t);


int ffs (int);
char *index (const char *, int);


void * memccpy (void * restrict, const void * restrict, int, size_t);
# 86 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/string.h" 3
char *rindex (const char *, int);


char *stpcpy (char *restrict, const char *restrict);
char *stpncpy (char *restrict, const char *restrict, size_t);


int strcasecmp (const char *, const char *);






char *strdup (const char *);

char *_strdup_r (struct _reent *, const char *);

char *strndup (const char *, size_t);

char *_strndup_r (struct _reent *, const char *, size_t);
# 121 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/string.h" 3
int strerror_r (int, char *, size_t)

             __asm__ ("" "__xpg_strerror_r")

  ;







char * _strerror_r (struct _reent *, int, int, int *);


size_t strlcat (char *, const char *, size_t);
size_t strlcpy (char *, const char *, size_t);


int strncasecmp (const char *, const char *, size_t);


size_t strnlen (const char *, size_t);


char *strsep (char **, const char *);



char *strlwr (char *);
char *strupr (char *);



char *strsignal (int __signo);
# 192 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/string.h" 3
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/string.h" 1 3
# 193 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/string.h" 2 3


# 42 "mcusdk/drivers/fsl_common.h" 2
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/stdlib.h" 1 3
# 10 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/stdlib.h" 3
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/ieeefp.h" 1 3
# 11 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/stdlib.h" 2 3





# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h" 1 3 4
# 17 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/stdlib.h" 2 3



# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/stdlib.h" 1 3
# 21 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/stdlib.h" 2 3

# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/alloca.h" 1 3
# 23 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/stdlib.h" 2 3
# 33 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/stdlib.h" 3


typedef struct
{
  int quot;
  int rem;
} div_t;

typedef struct
{
  long quot;
  long rem;
} ldiv_t;


typedef struct
{
  long long int quot;
  long long int rem;
} lldiv_t;




typedef int (*__compar_fn_t) (const void *, const void *);







int __locale_mb_cur_max (void);



void abort (void) __attribute__ ((__noreturn__));
int abs (int);

__uint32_t arc4random (void);
__uint32_t arc4random_uniform (__uint32_t);
void arc4random_buf (void *, size_t);

int atexit (void (*__func)(void));
double atof (const char *__nptr);

float atoff (const char *__nptr);

int atoi (const char *__nptr);
int _atoi_r (struct _reent *, const char *__nptr);
long atol (const char *__nptr);
long _atol_r (struct _reent *, const char *__nptr);
void * bsearch (const void * __key, const void * __base, size_t __nmemb, size_t __size, __compar_fn_t _compar)



                                ;
void * calloc (size_t __nmemb, size_t __size) ;
div_t div (int __numer, int __denom);
void exit (int __status) __attribute__ ((__noreturn__));
void free (void *) ;
char * getenv (const char *__string);
char * _getenv_r (struct _reent *, const char *__string);
char * _findenv (const char *, int *);
char * _findenv_r (struct _reent *, const char *, int *);

extern char *suboptarg;
int getsubopt (char **, char * const *, char **);

long labs (long);
ldiv_t ldiv (long __numer, long __denom);
void * malloc (size_t __size) ;
int mblen (const char *, size_t);
int _mblen_r (struct _reent *, const char *, size_t, _mbstate_t *);
int mbtowc (wchar_t *restrict, const char *restrict, size_t);
int _mbtowc_r (struct _reent *, wchar_t *restrict, const char *restrict, size_t, _mbstate_t *);
int wctomb (char *, wchar_t);
int _wctomb_r (struct _reent *, char *, wchar_t, _mbstate_t *);
size_t mbstowcs (wchar_t *restrict, const char *restrict, size_t);
size_t _mbstowcs_r (struct _reent *, wchar_t *restrict, const char *restrict, size_t, _mbstate_t *);
size_t wcstombs (char *restrict, const wchar_t *restrict, size_t);
size_t _wcstombs_r (struct _reent *, char *restrict, const wchar_t *restrict, size_t, _mbstate_t *);


char * mkdtemp (char *);






int mkstemp (char *);


int mkstemps (char *, int);


char * mktemp (char *) __attribute__ ((__deprecated__("the use of `mktemp' is dangerous; use `mkstemp' instead")));


char * _mkdtemp_r (struct _reent *, char *);
int _mkostemp_r (struct _reent *, char *, int);
int _mkostemps_r (struct _reent *, char *, int, int);
int _mkstemp_r (struct _reent *, char *);
int _mkstemps_r (struct _reent *, char *, int);
char * _mktemp_r (struct _reent *, char *) __attribute__ ((__deprecated__("the use of `mktemp' is dangerous; use `mkstemp' instead")));
void qsort (void * __base, size_t __nmemb, size_t __size, __compar_fn_t _compar);
int rand (void);
void * realloc (void * __r, size_t __size) ;

void *reallocarray(void *, size_t, size_t) __attribute__((__warn_unused_result__)) __attribute__((__alloc_size__(2)))
     __attribute__((__alloc_size__(3)));
void * reallocf (void * __r, size_t __size);


char * realpath (const char *restrict path, char *restrict resolved_path);


int rpmatch (const char *response);




void srand (unsigned __seed);
double strtod (const char *restrict __n, char **restrict __end_PTR);
double _strtod_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR);

float strtof (const char *restrict __n, char **restrict __end_PTR);







long strtol (const char *restrict __n, char **restrict __end_PTR, int __base);
long _strtol_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long strtoul (const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long _strtoul_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR, int __base);
# 188 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/stdlib.h" 3
int system (const char *__string);


long a64l (const char *__input);
char * l64a (long __input);
char * _l64a_r (struct _reent *,long __input);


int on_exit (void (*__func)(int, void *),void * __arg);


void _Exit (int __status) __attribute__ ((__noreturn__));


int putenv (char *__string);

int _putenv_r (struct _reent *, char *__string);
void * _reallocf_r (struct _reent *, void *, size_t);

int setenv (const char *__string, const char *__value, int __overwrite);

int _setenv_r (struct _reent *, const char *__string, const char *__value, int __overwrite);
# 221 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/stdlib.h" 3
char * __itoa (int, char *, int);
char * __utoa (unsigned, char *, int);

char * itoa (int, char *, int);
char * utoa (unsigned, char *, int);


int rand_r (unsigned *__seed);



double drand48 (void);
double _drand48_r (struct _reent *);
double erand48 (unsigned short [3]);
double _erand48_r (struct _reent *, unsigned short [3]);
long jrand48 (unsigned short [3]);
long _jrand48_r (struct _reent *, unsigned short [3]);
void lcong48 (unsigned short [7]);
void _lcong48_r (struct _reent *, unsigned short [7]);
long lrand48 (void);
long _lrand48_r (struct _reent *);
long mrand48 (void);
long _mrand48_r (struct _reent *);
long nrand48 (unsigned short [3]);
long _nrand48_r (struct _reent *, unsigned short [3]);
unsigned short *
       seed48 (unsigned short [3]);
unsigned short *
       _seed48_r (struct _reent *, unsigned short [3]);
void srand48 (long);
void _srand48_r (struct _reent *, long);


char * initstate (unsigned, char *, size_t);
long random (void);
char * setstate (char *);
void srandom (unsigned);


long long atoll (const char *__nptr);

long long _atoll_r (struct _reent *, const char *__nptr);

long long llabs (long long);
lldiv_t lldiv (long long __numer, long long __denom);
long long strtoll (const char *restrict __n, char **restrict __end_PTR, int __base);

long long _strtoll_r (struct _reent *, const char *restrict __n, char **restrict __end_PTR, int __base);

unsigned long long strtoull (const char *restrict __n, char **restrict __end_PTR, int __base);

unsigned long long _strtoull_r (struct _reent *, const char *restrict __n, char **restrict __end_PTR, int __base);



void cfree (void *);


int unsetenv (const char *__string);

int _unsetenv_r (struct _reent *, const char *__string);



int __attribute__((__nonnull__(1))) posix_memalign (void **, size_t, size_t);


char * _dtoa_r (struct _reent *, double, int, int, int *, int*, char**);

void * _malloc_r (struct _reent *, size_t) ;
void * _calloc_r (struct _reent *, size_t, size_t) ;
void _free_r (struct _reent *, void *) ;
void * _realloc_r (struct _reent *, void *, size_t) ;
void _mstats_r (struct _reent *, char *);

int _system_r (struct _reent *, const char *);

void __eprintf (const char *, const char *, unsigned int, const char *);
# 308 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/stdlib.h" 3
void qsort_r (void * __base, size_t __nmemb, size_t __size, void * __thunk, int (*_compar)(void *, const void *, const void *))
             __asm__ ("" "__bsd_qsort_r");
# 318 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/stdlib.h" 3
extern long double _strtold_r (struct _reent *, const char *restrict, char **restrict);

extern long double strtold (const char *restrict, char **restrict);
# 335 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/stdlib.h" 3

# 43 "mcusdk/drivers/fsl_common.h" 2





# 1 "mcusdk/fsl_device_registers.h" 1
# 51 "mcusdk/fsl_device_registers.h"
# 1 "mcusdk/MIMXRT1052.h" 1
# 94 "mcusdk/MIMXRT1052.h"

# 94 "mcusdk/MIMXRT1052.h"
typedef enum IRQn {

  NotAvail_IRQn = -128,


  NonMaskableInt_IRQn = -14,
  HardFault_IRQn = -13,
  MemoryManagement_IRQn = -12,
  BusFault_IRQn = -11,
  UsageFault_IRQn = -10,
  SVCall_IRQn = -5,
  DebugMonitor_IRQn = -4,
  PendSV_IRQn = -2,
  SysTick_IRQn = -1,


  DMA0_DMA16_IRQn = 0,
  DMA1_DMA17_IRQn = 1,
  DMA2_DMA18_IRQn = 2,
  DMA3_DMA19_IRQn = 3,
  DMA4_DMA20_IRQn = 4,
  DMA5_DMA21_IRQn = 5,
  DMA6_DMA22_IRQn = 6,
  DMA7_DMA23_IRQn = 7,
  DMA8_DMA24_IRQn = 8,
  DMA9_DMA25_IRQn = 9,
  DMA10_DMA26_IRQn = 10,
  DMA11_DMA27_IRQn = 11,
  DMA12_DMA28_IRQn = 12,
  DMA13_DMA29_IRQn = 13,
  DMA14_DMA30_IRQn = 14,
  DMA15_DMA31_IRQn = 15,
  DMA_ERROR_IRQn = 16,
  CTI0_ERROR_IRQn = 17,
  CTI1_ERROR_IRQn = 18,
  CORE_IRQn = 19,
  LPUART1_IRQn = 20,
  LPUART2_IRQn = 21,
  LPUART3_IRQn = 22,
  LPUART4_IRQn = 23,
  LPUART5_IRQn = 24,
  LPUART6_IRQn = 25,
  LPUART7_IRQn = 26,
  LPUART8_IRQn = 27,
  LPI2C1_IRQn = 28,
  LPI2C2_IRQn = 29,
  LPI2C3_IRQn = 30,
  LPI2C4_IRQn = 31,
  LPSPI1_IRQn = 32,
  LPSPI2_IRQn = 33,
  LPSPI3_IRQn = 34,
  LPSPI4_IRQn = 35,
  CAN1_IRQn = 36,
  CAN2_IRQn = 37,
  FLEXRAM_IRQn = 38,
  KPP_IRQn = 39,
  TSC_DIG_IRQn = 40,
  GPR_IRQ_IRQn = 41,
  LCDIF_IRQn = 42,
  CSI_IRQn = 43,
  PXP_IRQn = 44,
  WDOG2_IRQn = 45,
  SNVS_HP_WRAPPER_IRQn = 46,
  SNVS_HP_WRAPPER_TZ_IRQn = 47,
  SNVS_LP_WRAPPER_IRQn = 48,
  CSU_IRQn = 49,
  DCP_IRQn = 50,
  DCP_VMI_IRQn = 51,
  Reserved68_IRQn = 52,
  TRNG_IRQn = 53,
  SJC_IRQn = 54,
  BEE_IRQn = 55,
  SAI1_IRQn = 56,
  SAI2_IRQn = 57,
  SAI3_RX_IRQn = 58,
  SAI3_TX_IRQn = 59,
  SPDIF_IRQn = 60,
  ANATOP_EVENT0_IRQn = 61,
  ANATOP_EVENT1_IRQn = 62,
  ANATOP_TAMP_LOW_HIGH_IRQn = 63,
  ANATOP_TEMP_PANIC_IRQn = 64,
  USB_PHY1_IRQn = 65,
  USB_PHY2_IRQn = 66,
  ADC1_IRQn = 67,
  ADC2_IRQn = 68,
  DCDC_IRQn = 69,
  Reserved86_IRQn = 70,
  Reserved87_IRQn = 71,
  GPIO1_INT0_IRQn = 72,
  GPIO1_INT1_IRQn = 73,
  GPIO1_INT2_IRQn = 74,
  GPIO1_INT3_IRQn = 75,
  GPIO1_INT4_IRQn = 76,
  GPIO1_INT5_IRQn = 77,
  GPIO1_INT6_IRQn = 78,
  GPIO1_INT7_IRQn = 79,
  GPIO1_Combined_0_15_IRQn = 80,
  GPIO1_Combined_16_31_IRQn = 81,
  GPIO2_Combined_0_15_IRQn = 82,
  GPIO2_Combined_16_31_IRQn = 83,
  GPIO3_Combined_0_15_IRQn = 84,
  GPIO3_Combined_16_31_IRQn = 85,
  GPIO4_Combined_0_15_IRQn = 86,
  GPIO4_Combined_16_31_IRQn = 87,
  GPIO5_Combined_0_15_IRQn = 88,
  GPIO5_Combined_16_31_IRQn = 89,
  FLEXIO1_IRQn = 90,
  FLEXIO2_IRQn = 91,
  WDOG1_IRQn = 92,
  RTWDOG_IRQn = 93,
  EWM_IRQn = 94,
  CCM_1_IRQn = 95,
  CCM_2_IRQn = 96,
  GPC_IRQn = 97,
  SRC_IRQn = 98,
  Reserved115_IRQn = 99,
  GPT1_IRQn = 100,
  GPT2_IRQn = 101,
  PWM1_0_IRQn = 102,
  PWM1_1_IRQn = 103,
  PWM1_2_IRQn = 104,
  PWM1_3_IRQn = 105,
  PWM1_FAULT_IRQn = 106,
  Reserved123_IRQn = 107,
  FLEXSPI_IRQn = 108,
  SEMC_IRQn = 109,
  USDHC1_IRQn = 110,
  USDHC2_IRQn = 111,
  USB_OTG2_IRQn = 112,
  USB_OTG1_IRQn = 113,
  ENET_IRQn = 114,
  ENET_1588_Timer_IRQn = 115,
  XBAR1_IRQ_0_1_IRQn = 116,
  XBAR1_IRQ_2_3_IRQn = 117,
  ADC_ETC_IRQ0_IRQn = 118,
  ADC_ETC_IRQ1_IRQn = 119,
  ADC_ETC_IRQ2_IRQn = 120,
  ADC_ETC_ERROR_IRQ_IRQn = 121,
  PIT_IRQn = 122,
  ACMP1_IRQn = 123,
  ACMP2_IRQn = 124,
  ACMP3_IRQn = 125,
  ACMP4_IRQn = 126,
  Reserved143_IRQn = 127,
  Reserved144_IRQn = 128,
  ENC1_IRQn = 129,
  ENC2_IRQn = 130,
  ENC3_IRQn = 131,
  ENC4_IRQn = 132,
  TMR1_IRQn = 133,
  TMR2_IRQn = 134,
  TMR3_IRQn = 135,
  TMR4_IRQn = 136,
  PWM2_0_IRQn = 137,
  PWM2_1_IRQn = 138,
  PWM2_2_IRQn = 139,
  PWM2_3_IRQn = 140,
  PWM2_FAULT_IRQn = 141,
  PWM3_0_IRQn = 142,
  PWM3_1_IRQn = 143,
  PWM3_2_IRQn = 144,
  PWM3_3_IRQn = 145,
  PWM3_FAULT_IRQn = 146,
  PWM4_0_IRQn = 147,
  PWM4_1_IRQn = 148,
  PWM4_2_IRQn = 149,
  PWM4_3_IRQn = 150,
  PWM4_FAULT_IRQn = 151,
  Reserved168_IRQn = 152,
  Reserved169_IRQn = 153,
  Reserved170_IRQn = 154,
  Reserved171_IRQn = 155,
  Reserved172_IRQn = 156,
  Reserved173_IRQn = 157,
  SJC_ARM_DEBUG_IRQn = 158,
  NMI_WAKEUP_IRQn = 159
} IRQn_Type;
# 294 "mcusdk/MIMXRT1052.h"
# 1 "../../lib/cmsis/inc/core_cm7.h" 1
# 63 "../../lib/cmsis/inc/core_cm7.h"
# 1 "../../lib/cmsis/inc/cmsis_version.h" 1
# 64 "../../lib/cmsis/inc/core_cm7.h" 2
# 162 "../../lib/cmsis/inc/core_cm7.h"
# 1 "../../lib/cmsis/inc/cmsis_compiler.h" 1
# 48 "../../lib/cmsis/inc/cmsis_compiler.h"
# 1 "../../lib/cmsis/inc/cmsis_gcc.h" 1
# 29 "../../lib/cmsis/inc/cmsis_gcc.h"
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wsign-conversion"
#pragma GCC diagnostic ignored "-Wconversion"
#pragma GCC diagnostic ignored "-Wunused-parameter"
# 68 "../../lib/cmsis/inc/cmsis_gcc.h"
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed)) T_UINT32 { uint32_t v; };
#pragma GCC diagnostic pop



#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed, aligned(1))) T_UINT16_WRITE { uint16_t v; };
#pragma GCC diagnostic pop



#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed, aligned(1))) T_UINT16_READ { uint16_t v; };
#pragma GCC diagnostic pop



#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed, aligned(1))) T_UINT32_WRITE { uint32_t v; };
#pragma GCC diagnostic pop



#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed, aligned(1))) T_UINT32_READ { uint32_t v; };
#pragma GCC diagnostic pop
# 126 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __enable_irq(void)
{
  __asm volatile ("cpsie i" : : : "memory");
}







__attribute__((always_inline)) static inline void __disable_irq(void)
{
  __asm volatile ("cpsid i" : : : "memory");
}







__attribute__((always_inline)) static inline uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, control" : "=r" (result) );
  return(result);
}
# 178 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_CONTROL(uint32_t control)
{
  __asm volatile ("MSR control, %0" : : "r" (control) : "memory");
}
# 202 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __get_IPSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, ipsr" : "=r" (result) );
  return(result);
}







__attribute__((always_inline)) static inline uint32_t __get_APSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, apsr" : "=r" (result) );
  return(result);
}







__attribute__((always_inline)) static inline uint32_t __get_xPSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, xpsr" : "=r" (result) );
  return(result);
}







__attribute__((always_inline)) static inline uint32_t __get_PSP(void)
{
  register uint32_t result;

  __asm volatile ("MRS %0, psp" : "=r" (result) );
  return(result);
}
# 274 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_PSP(uint32_t topOfProcStack)
{
  __asm volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
}
# 298 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __get_MSP(void)
{
  register uint32_t result;

  __asm volatile ("MRS %0, msp" : "=r" (result) );
  return(result);
}
# 328 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_MSP(uint32_t topOfMainStack)
{
  __asm volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
}
# 379 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, primask" : "=r" (result) );
  return(result);
}
# 409 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_PRIMASK(uint32_t priMask)
{
  __asm volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
}
# 436 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __enable_fault_irq(void)
{
  __asm volatile ("cpsie f" : : : "memory");
}







__attribute__((always_inline)) static inline void __disable_fault_irq(void)
{
  __asm volatile ("cpsid f" : : : "memory");
}







__attribute__((always_inline)) static inline uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, basepri" : "=r" (result) );
  return(result);
}
# 488 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_BASEPRI(uint32_t basePri)
{
  __asm volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
}
# 513 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_BASEPRI_MAX(uint32_t basePri)
{
  __asm volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
}







__attribute__((always_inline)) static inline uint32_t __get_FAULTMASK(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, faultmask" : "=r" (result) );
  return(result);
}
# 554 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_FAULTMASK(uint32_t faultMask)
{
  __asm volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
}
# 704 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __get_FPSCR(void)
{






  uint32_t result;

  __asm volatile ("VMRS %0, fpscr" : "=r" (result) );
  return(result);




}







__attribute__((always_inline)) static inline void __set_FPSCR(uint32_t fpscr)
{






  __asm volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");




}
# 820 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __ISB(void)
{
  __asm volatile ("isb 0xF":::"memory");
}







__attribute__((always_inline)) static inline void __DSB(void)
{
  __asm volatile ("dsb 0xF":::"memory");
}







__attribute__((always_inline)) static inline void __DMB(void)
{
  __asm volatile ("dmb 0xF":::"memory");
}
# 854 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __REV(uint32_t value)
{

  return __builtin_bswap32(value);






}
# 873 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __REV16(uint32_t value)
{
  uint32_t result;

  __asm volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
  return(result);
}
# 888 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline int32_t __REVSH(int32_t value)
{

  return (short)__builtin_bswap16(value);






}
# 908 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __ROR(uint32_t op1, uint32_t op2)
{
  return (op1 >> op2) | (op1 << (32U - op2));
}
# 930 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __RBIT(uint32_t value)
{
  uint32_t result;




   __asm volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
# 950 "../../lib/cmsis/inc/cmsis_gcc.h"
  return(result);
}
# 973 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint8_t __LDREXB(volatile uint8_t *addr)
{
    uint32_t result;


   __asm volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );






   return ((uint8_t) result);
}
# 995 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint16_t __LDREXH(volatile uint16_t *addr)
{
    uint32_t result;


   __asm volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );






   return ((uint16_t) result);
}
# 1017 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __asm volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
   return(result);
}
# 1034 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
{
   uint32_t result;

   __asm volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
   return(result);
}
# 1051 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
{
   uint32_t result;

   __asm volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
   return(result);
}
# 1068 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __asm volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
   return(result);
}






__attribute__((always_inline)) static inline void __CLREX(void)
{
  __asm volatile ("clrex" ::: "memory");
}
# 1132 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __RRX(uint32_t value)
{
  uint32_t result;

  __asm volatile ("rrx %0, %1" : "=r" (result) : "r" (value) );
  return(result);
}
# 1147 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint8_t __LDRBT(volatile uint8_t *ptr)
{
    uint32_t result;


   __asm volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );






   return ((uint8_t) result);
}
# 1169 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint16_t __LDRHT(volatile uint16_t *ptr)
{
    uint32_t result;


   __asm volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );






   return ((uint16_t) result);
}
# 1191 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __LDRT(volatile uint32_t *ptr)
{
    uint32_t result;

   __asm volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
   return(result);
}
# 1206 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __STRBT(uint8_t value, volatile uint8_t *ptr)
{
   __asm volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
}
# 1218 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __STRHT(uint16_t value, volatile uint16_t *ptr)
{
   __asm volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
}
# 1230 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __STRT(uint32_t value, volatile uint32_t *ptr)
{
   __asm volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
}
# 1432 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}


__attribute__((always_inline)) static inline uint32_t __SSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __USUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}


__attribute__((always_inline)) static inline uint32_t __SADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __USUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __USAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __USAD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}
# 1752 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UXTB16(uint32_t op1)
{
  uint32_t result;

  __asm volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SXTB16(uint32_t op1)
{
  uint32_t result;

  __asm volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMUAD (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMUADX (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__((always_inline)) static inline uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__((always_inline)) static inline uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__((always_inline)) static inline uint32_t __SMUSD (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__((always_inline)) static inline uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__((always_inline)) static inline uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__((always_inline)) static inline uint32_t __SEL (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline int32_t __QADD( int32_t op1, int32_t op2)
{
  int32_t result;

  __asm volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline int32_t __QSUB( int32_t op1, int32_t op2)
{
  int32_t result;

  __asm volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}
# 1965 "../../lib/cmsis/inc/cmsis_gcc.h"
__attribute__((always_inline)) static inline int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
{
 int32_t result;

 __asm volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) );
 return(result);
}





#pragma GCC diagnostic pop
# 49 "../../lib/cmsis/inc/cmsis_compiler.h" 2
# 163 "../../lib/cmsis/inc/core_cm7.h" 2
# 274 "../../lib/cmsis/inc/core_cm7.h"
typedef union
{
  struct
  {
    uint32_t _reserved0:16;
    uint32_t GE:4;
    uint32_t _reserved1:7;
    uint32_t Q:1;
    uint32_t V:1;
    uint32_t C:1;
    uint32_t Z:1;
    uint32_t N:1;
  } b;
  uint32_t w;
} APSR_Type;
# 313 "../../lib/cmsis/inc/core_cm7.h"
typedef union
{
  struct
  {
    uint32_t ISR:9;
    uint32_t _reserved0:23;
  } b;
  uint32_t w;
} IPSR_Type;
# 331 "../../lib/cmsis/inc/core_cm7.h"
typedef union
{
  struct
  {
    uint32_t ISR:9;
    uint32_t _reserved0:1;
    uint32_t ICI_IT_1:6;
    uint32_t GE:4;
    uint32_t _reserved1:4;
    uint32_t T:1;
    uint32_t ICI_IT_2:2;
    uint32_t Q:1;
    uint32_t V:1;
    uint32_t C:1;
    uint32_t Z:1;
    uint32_t N:1;
  } b;
  uint32_t w;
} xPSR_Type;
# 386 "../../lib/cmsis/inc/core_cm7.h"
typedef union
{
  struct
  {
    uint32_t nPRIV:1;
    uint32_t SPSEL:1;
    uint32_t FPCA:1;
    uint32_t _reserved0:29;
  } b;
  uint32_t w;
} CONTROL_Type;
# 421 "../../lib/cmsis/inc/core_cm7.h"
typedef struct
{
  volatile uint32_t ISER[8U];
        uint32_t RESERVED0[24U];
  volatile uint32_t ICER[8U];
        uint32_t RSERVED1[24U];
  volatile uint32_t ISPR[8U];
        uint32_t RESERVED2[24U];
  volatile uint32_t ICPR[8U];
        uint32_t RESERVED3[24U];
  volatile uint32_t IABR[8U];
        uint32_t RESERVED4[56U];
  volatile uint8_t IP[240U];
        uint32_t RESERVED5[644U];
  volatile uint32_t STIR;
} NVIC_Type;
# 455 "../../lib/cmsis/inc/core_cm7.h"
typedef struct
{
  volatile const uint32_t CPUID;
  volatile uint32_t ICSR;
  volatile uint32_t VTOR;
  volatile uint32_t AIRCR;
  volatile uint32_t SCR;
  volatile uint32_t CCR;
  volatile uint8_t SHPR[12U];
  volatile uint32_t SHCSR;
  volatile uint32_t CFSR;
  volatile uint32_t HFSR;
  volatile uint32_t DFSR;
  volatile uint32_t MMFAR;
  volatile uint32_t BFAR;
  volatile uint32_t AFSR;
  volatile const uint32_t ID_PFR[2U];
  volatile const uint32_t ID_DFR;
  volatile const uint32_t ID_AFR;
  volatile const uint32_t ID_MFR[4U];
  volatile const uint32_t ID_ISAR[5U];
        uint32_t RESERVED0[1U];
  volatile const uint32_t CLIDR;
  volatile const uint32_t CTR;
  volatile const uint32_t CCSIDR;
  volatile uint32_t CSSELR;
  volatile uint32_t CPACR;
        uint32_t RESERVED3[93U];
  volatile uint32_t STIR;
        uint32_t RESERVED4[15U];
  volatile const uint32_t MVFR0;
  volatile const uint32_t MVFR1;
  volatile const uint32_t MVFR2;
        uint32_t RESERVED5[1U];
  volatile uint32_t ICIALLU;
        uint32_t RESERVED6[1U];
  volatile uint32_t ICIMVAU;
  volatile uint32_t DCIMVAC;
  volatile uint32_t DCISW;
  volatile uint32_t DCCMVAU;
  volatile uint32_t DCCMVAC;
  volatile uint32_t DCCSW;
  volatile uint32_t DCCIMVAC;
  volatile uint32_t DCCISW;
        uint32_t RESERVED7[6U];
  volatile uint32_t ITCMCR;
  volatile uint32_t DTCMCR;
  volatile uint32_t AHBPCR;
  volatile uint32_t CACR;
  volatile uint32_t AHBSCR;
        uint32_t RESERVED8[1U];
  volatile uint32_t ABFSR;
} SCB_Type;
# 921 "../../lib/cmsis/inc/core_cm7.h"
typedef struct
{
        uint32_t RESERVED0[1U];
  volatile const uint32_t ICTR;
  volatile uint32_t ACTLR;
} SCnSCB_Type;
# 961 "../../lib/cmsis/inc/core_cm7.h"
typedef struct
{
  volatile uint32_t CTRL;
  volatile uint32_t LOAD;
  volatile uint32_t VAL;
  volatile const uint32_t CALIB;
} SysTick_Type;
# 1013 "../../lib/cmsis/inc/core_cm7.h"
typedef struct
{
  volatile union
  {
    volatile uint8_t u8;
    volatile uint16_t u16;
    volatile uint32_t u32;
  } PORT [32U];
        uint32_t RESERVED0[864U];
  volatile uint32_t TER;
        uint32_t RESERVED1[15U];
  volatile uint32_t TPR;
        uint32_t RESERVED2[15U];
  volatile uint32_t TCR;
        uint32_t RESERVED3[29U];
  volatile uint32_t IWR;
  volatile const uint32_t IRR;
  volatile uint32_t IMCR;
        uint32_t RESERVED4[43U];
  volatile uint32_t LAR;
  volatile const uint32_t LSR;
        uint32_t RESERVED5[6U];
  volatile const uint32_t PID4;
  volatile const uint32_t PID5;
  volatile const uint32_t PID6;
  volatile const uint32_t PID7;
  volatile const uint32_t PID0;
  volatile const uint32_t PID1;
  volatile const uint32_t PID2;
  volatile const uint32_t PID3;
  volatile const uint32_t CID0;
  volatile const uint32_t CID1;
  volatile const uint32_t CID2;
  volatile const uint32_t CID3;
} ITM_Type;
# 1116 "../../lib/cmsis/inc/core_cm7.h"
typedef struct
{
  volatile uint32_t CTRL;
  volatile uint32_t CYCCNT;
  volatile uint32_t CPICNT;
  volatile uint32_t EXCCNT;
  volatile uint32_t SLEEPCNT;
  volatile uint32_t LSUCNT;
  volatile uint32_t FOLDCNT;
  volatile const uint32_t PCSR;
  volatile uint32_t COMP0;
  volatile uint32_t MASK0;
  volatile uint32_t FUNCTION0;
        uint32_t RESERVED0[1U];
  volatile uint32_t COMP1;
  volatile uint32_t MASK1;
  volatile uint32_t FUNCTION1;
        uint32_t RESERVED1[1U];
  volatile uint32_t COMP2;
  volatile uint32_t MASK2;
  volatile uint32_t FUNCTION2;
        uint32_t RESERVED2[1U];
  volatile uint32_t COMP3;
  volatile uint32_t MASK3;
  volatile uint32_t FUNCTION3;
        uint32_t RESERVED3[981U];
  volatile uint32_t LAR;
  volatile const uint32_t LSR;
} DWT_Type;
# 1266 "../../lib/cmsis/inc/core_cm7.h"
typedef struct
{
  volatile uint32_t SSPSR;
  volatile uint32_t CSPSR;
        uint32_t RESERVED0[2U];
  volatile uint32_t ACPR;
        uint32_t RESERVED1[55U];
  volatile uint32_t SPPR;
        uint32_t RESERVED2[131U];
  volatile const uint32_t FFSR;
  volatile uint32_t FFCR;
  volatile const uint32_t FSCR;
        uint32_t RESERVED3[759U];
  volatile const uint32_t TRIGGER;
  volatile const uint32_t FIFO0;
  volatile const uint32_t ITATBCTR2;
        uint32_t RESERVED4[1U];
  volatile const uint32_t ITATBCTR0;
  volatile const uint32_t FIFO1;
  volatile uint32_t ITCTRL;
        uint32_t RESERVED5[39U];
  volatile uint32_t CLAIMSET;
  volatile uint32_t CLAIMCLR;
        uint32_t RESERVED7[8U];
  volatile const uint32_t DEVID;
  volatile const uint32_t DEVTYPE;
} TPI_Type;
# 1425 "../../lib/cmsis/inc/core_cm7.h"
typedef struct
{
  volatile const uint32_t TYPE;
  volatile uint32_t CTRL;
  volatile uint32_t RNR;
  volatile uint32_t RBAR;
  volatile uint32_t RASR;
  volatile uint32_t RBAR_A1;
  volatile uint32_t RASR_A1;
  volatile uint32_t RBAR_A2;
  volatile uint32_t RASR_A2;
  volatile uint32_t RBAR_A3;
  volatile uint32_t RASR_A3;
} MPU_Type;
# 1521 "../../lib/cmsis/inc/core_cm7.h"
typedef struct
{
        uint32_t RESERVED0[1U];
  volatile uint32_t FPCCR;
  volatile uint32_t FPCAR;
  volatile uint32_t FPDSCR;
  volatile const uint32_t MVFR0;
  volatile const uint32_t MVFR1;
  volatile const uint32_t MVFR2;
} FPU_Type;
# 1630 "../../lib/cmsis/inc/core_cm7.h"
typedef struct
{
  volatile uint32_t DHCSR;
  volatile uint32_t DCRSR;
  volatile uint32_t DCRDR;
  volatile uint32_t DEMCR;
} CoreDebug_Type;
# 1854 "../../lib/cmsis/inc/core_cm7.h"
static inline void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);

  reg_value = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR;
  reg_value &= ~((uint32_t)((0xFFFFUL << 16U) | (7UL << 8U)));
  reg_value = (reg_value |
                ((uint32_t)0x5FAUL << 16U) |
                (PriorityGroupTmp << 8U) );
  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR = reg_value;
}







static inline uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) >> 8U));
}
# 1885 "../../lib/cmsis/inc/core_cm7.h"
static inline void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  }
}
# 1902 "../../lib/cmsis/inc/core_cm7.h"
static inline uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
  }
  else
  {
    return(0U);
  }
}
# 1921 "../../lib/cmsis/inc/core_cm7.h"
static inline void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    __DSB();
    __ISB();
  }
}
# 1940 "../../lib/cmsis/inc/core_cm7.h"
static inline uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
  }
  else
  {
    return(0U);
  }
}
# 1959 "../../lib/cmsis/inc/core_cm7.h"
static inline void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  }
}
# 1974 "../../lib/cmsis/inc/core_cm7.h"
static inline void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  }
}
# 1991 "../../lib/cmsis/inc/core_cm7.h"
static inline uint32_t __NVIC_GetActive(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
  }
  else
  {
    return(0U);
  }
}
# 2013 "../../lib/cmsis/inc/core_cm7.h"
static inline void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - 4)) & (uint32_t)0xFFUL);
  }
  else
  {
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - 4)) & (uint32_t)0xFFUL);
  }
}
# 2035 "../../lib/cmsis/inc/core_cm7.h"
static inline uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{

  if ((int32_t)(IRQn) >= 0)
  {
    return(((uint32_t)((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)IRQn)] >> (8U - 4)));
  }
  else
  {
    return(((uint32_t)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - 4)));
  }
}
# 2060 "../../lib/cmsis/inc/core_cm7.h"
static inline uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(4)) ? (uint32_t)(4) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(4)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(4));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
         );
}
# 2087 "../../lib/cmsis/inc/core_cm7.h"
static inline void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(4)) ? (uint32_t)(4) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(4)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(4));

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
  *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL);
}
# 2110 "../../lib/cmsis/inc/core_cm7.h"
static inline void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
{
  uint32_t *vectors = (uint32_t *)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->VTOR;
  vectors[(int32_t)IRQn + 16] = vector;
}
# 2125 "../../lib/cmsis/inc/core_cm7.h"
static inline uint32_t __NVIC_GetVector(IRQn_Type IRQn)
{
  uint32_t *vectors = (uint32_t *)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->VTOR;
  return vectors[(int32_t)IRQn + 16];
}






static inline void __NVIC_SystemReset(void)
{
  __DSB();

  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR = (uint32_t)((0x5FAUL << 16U) |
                           (((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) |
                            (1UL << 2U) );
  __DSB();

  for(;;)
  {
    __asm volatile ("nop");
  }
}







# 1 "../../lib/cmsis/inc/mpu_armv7.h" 1
# 107 "../../lib/cmsis/inc/mpu_armv7.h"
typedef struct {
  uint32_t RBAR;
  uint32_t RASR;
} ARM_MPU_Region_t;




static inline void ARM_MPU_Enable(uint32_t MPU_Control)
{
  __DSB();
  __ISB();
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->CTRL = MPU_Control | (1UL );

  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHCSR |= (1UL << 16U);

}



static inline void ARM_MPU_Disable(void)
{
  __DSB();
  __ISB();

  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHCSR &= ~(1UL << 16U);

  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->CTRL &= ~(1UL );
}




static inline void ARM_MPU_ClrRegion(uint32_t rnr)
{
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RNR = rnr;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RASR = 0U;
}





static inline void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr)
{
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR = rbar;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RASR = rasr;
}






static inline void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr)
{
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RNR = rnr;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR = rbar;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RASR = rasr;
}






static inline void orderedCpy(volatile uint32_t* dst, const uint32_t* 
# 173 "../../lib/cmsis/inc/mpu_armv7.h" 3
                                                                       restrict 
# 173 "../../lib/cmsis/inc/mpu_armv7.h"
                                                                                  src, uint32_t len)
{
  uint32_t i;
  for (i = 0U; i < len; ++i)
  {
    dst[i] = src[i];
  }
}





static inline void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt)
{
  const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U;
  while (cnt > 4U) {
    orderedCpy(&(((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR), &(table->RBAR), 4U*rowWordSize);
    table += 4U;
    cnt -= 4U;
  }
  orderedCpy(&(((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR), &(table->RBAR), cnt*rowWordSize);
}
# 2158 "../../lib/cmsis/inc/core_cm7.h" 2
# 2177 "../../lib/cmsis/inc/core_cm7.h"
static inline uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->MVFR0;
  if ((mvfr0 & ((0xFUL << 4U) | (0xFUL << 8U))) == 0x220U)
  {
    return 2U;
  }
  else if ((mvfr0 & ((0xFUL << 4U) | (0xFUL << 8U))) == 0x020U)
  {
    return 1U;
  }
  else
  {
    return 0U;
  }
}
# 2218 "../../lib/cmsis/inc/core_cm7.h"
static inline void SCB_EnableICache (void)
{

    __DSB();
    __ISB();
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->ICIALLU = 0UL;
    __DSB();
    __ISB();
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCR |= (uint32_t)(1UL << 17U);
    __DSB();
    __ISB();

}






static inline void SCB_DisableICache (void)
{

    __DSB();
    __ISB();
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCR &= ~(uint32_t)(1UL << 17U);
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->ICIALLU = 0UL;
    __DSB();
    __ISB();

}






static inline void SCB_InvalidateICache (void)
{

    __DSB();
    __ISB();
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->ICIALLU = 0UL;
    __DSB();
    __ISB();

}






static inline void SCB_EnableDCache (void)
{

    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CSSELR = 0U;
    __DSB();

    ccsidr = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCSIDR;


    sets = (uint32_t)((((ccsidr) & (0x7FFFUL << 13U) ) >> 13U ));
    do {
      ways = (uint32_t)((((ccsidr) & (0x3FFUL << 3U)) >> 3U));
      do {
        ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCISW = (((sets << 5U) & (0x1FFUL << 5U)) |
                      ((ways << 30U) & (3UL << 30U)) );



      } while (ways-- != 0U);
    } while(sets-- != 0U);
    __DSB();

    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCR |= (uint32_t)(1UL << 16U);

    __DSB();
    __ISB();

}






static inline void SCB_DisableDCache (void)
{

    register uint32_t ccsidr;
    register uint32_t sets;
    register uint32_t ways;

    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CSSELR = 0U;
    __DSB();

    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCR &= ~(uint32_t)(1UL << 16U);
    __DSB();

    ccsidr = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCSIDR;


    sets = (uint32_t)((((ccsidr) & (0x7FFFUL << 13U) ) >> 13U ));
    do {
      ways = (uint32_t)((((ccsidr) & (0x3FFUL << 3U)) >> 3U));
      do {
        ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCCISW = (((sets << 5U) & (0x1FFUL << 5U)) |
                       ((ways << 30U) & (3UL << 30U)) );



      } while (ways-- != 0U);
    } while(sets-- != 0U);

    __DSB();
    __ISB();

}






static inline void SCB_InvalidateDCache (void)
{

    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CSSELR = 0U;
    __DSB();

    ccsidr = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCSIDR;


    sets = (uint32_t)((((ccsidr) & (0x7FFFUL << 13U) ) >> 13U ));
    do {
      ways = (uint32_t)((((ccsidr) & (0x3FFUL << 3U)) >> 3U));
      do {
        ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCISW = (((sets << 5U) & (0x1FFUL << 5U)) |
                      ((ways << 30U) & (3UL << 30U)) );



      } while (ways-- != 0U);
    } while(sets-- != 0U);

    __DSB();
    __ISB();

}






static inline void SCB_CleanDCache (void)
{

    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CSSELR = 0U;
   __DSB();

    ccsidr = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCSIDR;


    sets = (uint32_t)((((ccsidr) & (0x7FFFUL << 13U) ) >> 13U ));
    do {
      ways = (uint32_t)((((ccsidr) & (0x3FFUL << 3U)) >> 3U));
      do {
        ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCCSW = (((sets << 5U) & (0x1FFUL << 5U)) |
                      ((ways << 30U) & (3UL << 30U)) );



      } while (ways-- != 0U);
    } while(sets-- != 0U);

    __DSB();
    __ISB();

}






static inline void SCB_CleanInvalidateDCache (void)
{

    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CSSELR = 0U;
    __DSB();

    ccsidr = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCSIDR;


    sets = (uint32_t)((((ccsidr) & (0x7FFFUL << 13U) ) >> 13U ));
    do {
      ways = (uint32_t)((((ccsidr) & (0x3FFUL << 3U)) >> 3U));
      do {
        ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCCISW = (((sets << 5U) & (0x1FFUL << 5U)) |
                       ((ways << 30U) & (3UL << 30U)) );



      } while (ways-- != 0U);
    } while(sets-- != 0U);

    __DSB();
    __ISB();

}
# 2453 "../../lib/cmsis/inc/core_cm7.h"
static inline void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{

     int32_t op_size = dsize;
    uint32_t op_addr = (uint32_t)addr;
     int32_t linesize = 32;

    __DSB();

    while (op_size > 0) {
      ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCIMVAC = op_addr;
      op_addr += (uint32_t)linesize;
      op_size -= linesize;
    }

    __DSB();
    __ISB();

}
# 2480 "../../lib/cmsis/inc/core_cm7.h"
static inline void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{

     int32_t op_size = dsize;
    uint32_t op_addr = (uint32_t) addr;
     int32_t linesize = 32;

    __DSB();

    while (op_size > 0) {
      ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCCMVAC = op_addr;
      op_addr += (uint32_t)linesize;
      op_size -= linesize;
    }

    __DSB();
    __ISB();

}
# 2507 "../../lib/cmsis/inc/core_cm7.h"
static inline void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{

     int32_t op_size = dsize;
    uint32_t op_addr = (uint32_t) addr;
     int32_t linesize = 32;

    __DSB();

    while (op_size > 0) {
      ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCCIMVAC = op_addr;
      op_addr += (uint32_t)linesize;
      op_size -= linesize;
    }

    __DSB();
    __ISB();

}
# 2553 "../../lib/cmsis/inc/core_cm7.h"
static inline uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > (0xFFFFFFUL ))
  {
    return (1UL);
  }

  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD = (uint32_t)(ticks - 1UL);
  __NVIC_SetPriority (SysTick_IRQn, (1UL << 4) - 1UL);
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL = 0UL;
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL = (1UL << 2U) |
                   (1UL << 1U) |
                   (1UL );
  return (0UL);
}
# 2583 "../../lib/cmsis/inc/core_cm7.h"
extern volatile int32_t ITM_RxBuffer;
# 2595 "../../lib/cmsis/inc/core_cm7.h"
static inline uint32_t ITM_SendChar (uint32_t ch)
{
  if (((((ITM_Type *) (0xE0000000UL) )->TCR & (1UL )) != 0UL) &&
      ((((ITM_Type *) (0xE0000000UL) )->TER & 1UL ) != 0UL) )
  {
    while (((ITM_Type *) (0xE0000000UL) )->PORT[0U].u32 == 0UL)
    {
      __asm volatile ("nop");
    }
    ((ITM_Type *) (0xE0000000UL) )->PORT[0U].u8 = (uint8_t)ch;
  }
  return (ch);
}
# 2616 "../../lib/cmsis/inc/core_cm7.h"
static inline int32_t ITM_ReceiveChar (void)
{
  int32_t ch = -1;

  if (ITM_RxBuffer != ((int32_t)0x5AA55AA5U))
  {
    ch = ITM_RxBuffer;
    ITM_RxBuffer = ((int32_t)0x5AA55AA5U);
  }

  return (ch);
}
# 2636 "../../lib/cmsis/inc/core_cm7.h"
static inline int32_t ITM_CheckChar (void)
{

  if (ITM_RxBuffer == ((int32_t)0x5AA55AA5U))
  {
    return (0);
  }
  else
  {
    return (1);
  }
}
# 295 "mcusdk/MIMXRT1052.h" 2
# 1 "mcusdk/system_MIMXRT1052.h" 1
# 106 "mcusdk/system_MIMXRT1052.h"
extern uint32_t SystemCoreClock;
# 115 "mcusdk/system_MIMXRT1052.h"
void SystemInit (void);
# 124 "mcusdk/system_MIMXRT1052.h"
void SystemCoreClockUpdate (void);
# 296 "mcusdk/MIMXRT1052.h" 2
# 325 "mcusdk/MIMXRT1052.h"
typedef enum _dma_request_source
{
    kDmaRequestMuxFlexIO1Request0Request1 = 0|0x100U,
    kDmaRequestMuxFlexIO2Request0Request1 = 1|0x100U,
    kDmaRequestMuxLPUART1Tx = 2|0x100U,
    kDmaRequestMuxLPUART1Rx = 3|0x100U,
    kDmaRequestMuxLPUART3Tx = 4|0x100U,
    kDmaRequestMuxLPUART3Rx = 5|0x100U,
    kDmaRequestMuxLPUART5Tx = 6|0x100U,
    kDmaRequestMuxLPUART5Rx = 7|0x100U,
    kDmaRequestMuxLPUART7Tx = 8|0x100U,
    kDmaRequestMuxLPUART7Rx = 9|0x100U,
    kDmaRequestMuxCSI = 12|0x100U,
    kDmaRequestMuxLPSPI1Rx = 13|0x100U,
    kDmaRequestMuxLPSPI1Tx = 14|0x100U,
    kDmaRequestMuxLPSPI3Rx = 15|0x100U,
    kDmaRequestMuxLPSPI3Tx = 16|0x100U,
    kDmaRequestMuxLPI2C1 = 17|0x100U,
    kDmaRequestMuxLPI2C3 = 18|0x100U,
    kDmaRequestMuxSai1Rx = 19|0x100U,
    kDmaRequestMuxSai1Tx = 20|0x100U,
    kDmaRequestMuxSai2Rx = 21|0x100U,
    kDmaRequestMuxSai2Tx = 22|0x100U,
    kDmaRequestMuxADC_ETC = 23|0x100U,
    kDmaRequestMuxADC1 = 24|0x100U,
    kDmaRequestMuxACMP1 = 25|0x100U,
    kDmaRequestMuxACMP2 = 26|0x100U,
    kDmaRequestMuxFlexSPIRx = 28|0x100U,
    kDmaRequestMuxFlexSPITx = 29|0x100U,
    kDmaRequestMuxXBAR1Request0 = 30|0x100U,
    kDmaRequestMuxXBAR1Request1 = 31|0x100U,
    kDmaRequestMuxFlexPWM1CaptureSub0 = 32|0x100U,
    kDmaRequestMuxFlexPWM1CaptureSub1 = 33|0x100U,
    kDmaRequestMuxFlexPWM1CaptureSub2 = 34|0x100U,
    kDmaRequestMuxFlexPWM1CaptureSub3 = 35|0x100U,
    kDmaRequestMuxFlexPWM1ValueSub0 = 36|0x100U,
    kDmaRequestMuxFlexPWM1ValueSub1 = 37|0x100U,
    kDmaRequestMuxFlexPWM1ValueSub2 = 38|0x100U,
    kDmaRequestMuxFlexPWM1ValueSub3 = 39|0x100U,
    kDmaRequestMuxFlexPWM3CaptureSub0 = 40|0x100U,
    kDmaRequestMuxFlexPWM3CaptureSub1 = 41|0x100U,
    kDmaRequestMuxFlexPWM3CaptureSub2 = 42|0x100U,
    kDmaRequestMuxFlexPWM3CaptureSub3 = 43|0x100U,
    kDmaRequestMuxFlexPWM3ValueSub0 = 44|0x100U,
    kDmaRequestMuxFlexPWM3ValueSub1 = 45|0x100U,
    kDmaRequestMuxFlexPWM3ValueSub2 = 46|0x100U,
    kDmaRequestMuxFlexPWM3ValueSub3 = 47|0x100U,
    kDmaRequestMuxQTIMER1CaptTimer0 = 48|0x100U,
    kDmaRequestMuxQTIMER1CaptTimer1 = 49|0x100U,
    kDmaRequestMuxQTIMER1CaptTimer2 = 50|0x100U,
    kDmaRequestMuxQTIMER1CaptTimer3 = 51|0x100U,
    kDmaRequestMuxQTIMER1Cmpld1Timer0Cmpld2Timer1 = 52|0x100U,
    kDmaRequestMuxQTIMER1Cmpld1Timer1Cmpld2Timer0 = 53|0x100U,
    kDmaRequestMuxQTIMER1Cmpld1Timer2Cmpld2Timer3 = 54|0x100U,
    kDmaRequestMuxQTIMER1Cmpld1Timer3Cmpld2Timer2 = 55|0x100U,
    kDmaRequestMuxQTIMER3CaptTimer0Cmpld1Timer0Cmpld2Timer1 = 56|0x100U,
    kDmaRequestMuxQTIMER3CaptTimer1Cmpld1Timer0Cmpld2Timer1 = 57|0x100U,
    kDmaRequestMuxQTIMER3CaptTimer2Cmpld1Timer0Cmpld2Timer1 = 58|0x100U,
    kDmaRequestMuxQTIMER3CaptTimer3Cmpld1Timer0Cmpld2Timer1 = 59|0x100U,
    kDmaRequestMuxFlexIO1Request2Request3 = 64|0x100U,
    kDmaRequestMuxFlexIO2Request2Request3 = 65|0x100U,
    kDmaRequestMuxLPUART2Tx = 66|0x100U,
    kDmaRequestMuxLPUART2Rx = 67|0x100U,
    kDmaRequestMuxLPUART4Tx = 68|0x100U,
    kDmaRequestMuxLPUART4Rx = 69|0x100U,
    kDmaRequestMuxLPUART6Tx = 70|0x100U,
    kDmaRequestMuxLPUART6Rx = 71|0x100U,
    kDmaRequestMuxLPUART8Tx = 72|0x100U,
    kDmaRequestMuxLPUART8Rx = 73|0x100U,
    kDmaRequestMuxPxp = 75|0x100U,
    kDmaRequestMuxLCDIF = 76|0x100U,
    kDmaRequestMuxLPSPI2Rx = 77|0x100U,
    kDmaRequestMuxLPSPI2Tx = 78|0x100U,
    kDmaRequestMuxLPSPI4Rx = 79|0x100U,
    kDmaRequestMuxLPSPI4Tx = 80|0x100U,
    kDmaRequestMuxLPI2C2 = 81|0x100U,
    kDmaRequestMuxLPI2C4 = 82|0x100U,
    kDmaRequestMuxSai3Rx = 83|0x100U,
    kDmaRequestMuxSai3Tx = 84|0x100U,
    kDmaRequestMuxSpdifRx = 85|0x100U,
    kDmaRequestMuxSpdifTx = 86|0x100U,
    kDmaRequestMuxADC2 = 88|0x100U,
    kDmaRequestMuxACMP3 = 89|0x100U,
    kDmaRequestMuxACMP4 = 90|0x100U,
    kDmaRequestMuxEnetTimer0 = 92|0x100U,
    kDmaRequestMuxEnetTimer1 = 93|0x100U,
    kDmaRequestMuxXBAR1Request2 = 94|0x100U,
    kDmaRequestMuxXBAR1Request3 = 95|0x100U,
    kDmaRequestMuxFlexPWM2CaptureSub0 = 96|0x100U,
    kDmaRequestMuxFlexPWM2CaptureSub1 = 97|0x100U,
    kDmaRequestMuxFlexPWM2CaptureSub2 = 98|0x100U,
    kDmaRequestMuxFlexPWM2CaptureSub3 = 99|0x100U,
    kDmaRequestMuxFlexPWM2ValueSub0 = 100|0x100U,
    kDmaRequestMuxFlexPWM2ValueSub1 = 101|0x100U,
    kDmaRequestMuxFlexPWM2ValueSub2 = 102|0x100U,
    kDmaRequestMuxFlexPWM2ValueSub3 = 103|0x100U,
    kDmaRequestMuxFlexPWM4CaptureSub0 = 104|0x100U,
    kDmaRequestMuxFlexPWM4CaptureSub1 = 105|0x100U,
    kDmaRequestMuxFlexPWM4CaptureSub2 = 106|0x100U,
    kDmaRequestMuxFlexPWM4CaptureSub3 = 107|0x100U,
    kDmaRequestMuxFlexPWM4ValueSub0 = 108|0x100U,
    kDmaRequestMuxFlexPWM4ValueSub1 = 109|0x100U,
    kDmaRequestMuxFlexPWM4ValueSub2 = 110|0x100U,
    kDmaRequestMuxFlexPWM4ValueSub3 = 111|0x100U,
    kDmaRequestMuxQTIMER2CaptTimer0 = 112|0x100U,
    kDmaRequestMuxQTIMER2CaptTimer1 = 113|0x100U,
    kDmaRequestMuxQTIMER2CaptTimer2 = 114|0x100U,
    kDmaRequestMuxQTIMER2CaptTimer3 = 115|0x100U,
    kDmaRequestMuxQTIMER2Cmpld1Timer0Cmpld2Timer1 = 116|0x100U,
    kDmaRequestMuxQTIMER2Cmpld1Timer1Cmpld2Timer0 = 117|0x100U,
    kDmaRequestMuxQTIMER2Cmpld1Timer2Cmpld2Timer3 = 118|0x100U,
    kDmaRequestMuxQTIMER2Cmpld1Timer3Cmpld2Timer2 = 119|0x100U,
    kDmaRequestMuxQTIMER4CaptTimer0Cmpld1Timer0Cmpld2Timer1 = 120|0x100U,
    kDmaRequestMuxQTIMER4CaptTimer1Cmpld1Timer0Cmpld2Timer1 = 121|0x100U,
    kDmaRequestMuxQTIMER4CaptTimer2Cmpld1Timer0Cmpld2Timer1 = 122|0x100U,
    kDmaRequestMuxQTIMER4CaptTimer3Cmpld1Timer0Cmpld2Timer1 = 123|0x100U,
} dma_request_source_t;
# 456 "mcusdk/MIMXRT1052.h"
typedef enum _iomuxc_sw_mux_ctl_pad
{
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_00 = 0U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_01 = 1U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_02 = 2U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_03 = 3U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_04 = 4U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_05 = 5U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_06 = 6U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_07 = 7U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_08 = 8U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_09 = 9U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_10 = 10U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_11 = 11U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_12 = 12U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_13 = 13U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_14 = 14U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_15 = 15U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_16 = 16U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_17 = 17U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_18 = 18U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_19 = 19U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_20 = 20U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_21 = 21U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22 = 22U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_23 = 23U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_24 = 24U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_25 = 25U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26 = 26U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27 = 27U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28 = 28U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29 = 29U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_30 = 30U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_31 = 31U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_32 = 32U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_33 = 33U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_34 = 34U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_35 = 35U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_36 = 36U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_37 = 37U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_38 = 38U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_39 = 39U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_40 = 40U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_41 = 41U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_00 = 42U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_01 = 43U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_02 = 44U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_03 = 45U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_04 = 46U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_05 = 47U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_06 = 48U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_07 = 49U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_08 = 50U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_09 = 51U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_10 = 52U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_11 = 53U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_12 = 54U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_13 = 55U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_14 = 56U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_15 = 57U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_00 = 58U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_01 = 59U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_02 = 60U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_03 = 61U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_04 = 62U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_05 = 63U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_06 = 64U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_07 = 65U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_08 = 66U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_09 = 67U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_10 = 68U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_11 = 69U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_12 = 70U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_13 = 71U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_14 = 72U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_15 = 73U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_00 = 74U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_01 = 75U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_02 = 76U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 77U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_04 = 78U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_05 = 79U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_06 = 80U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_07 = 81U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_08 = 82U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_09 = 83U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_10 = 84U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_11 = 85U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_12 = 86U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_13 = 87U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_14 = 88U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_15 = 89U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_00 = 90U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_01 = 91U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_02 = 92U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_03 = 93U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_04 = 94U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_05 = 95U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_06 = 96U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_07 = 97U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_08 = 98U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_09 = 99U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_10 = 100U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_11 = 101U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_12 = 102U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_13 = 103U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_14 = 104U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_15 = 105U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_00 = 106U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_01 = 107U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_02 = 108U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_03 = 109U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_04 = 110U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_05 = 111U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_00 = 112U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_01 = 113U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_02 = 114U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_03 = 115U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_04 = 116U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_05 = 117U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_06 = 118U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_07 = 119U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_08 = 120U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_09 = 121U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_10 = 122U,
    kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_11 = 123U,
} iomuxc_sw_mux_ctl_pad_t;
# 597 "mcusdk/MIMXRT1052.h"
typedef enum _iomuxc_sw_pad_ctl_pad
{
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_00 = 0U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_01 = 1U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_02 = 2U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_03 = 3U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_04 = 4U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_05 = 5U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_06 = 6U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_07 = 7U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_08 = 8U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_09 = 9U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_10 = 10U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_11 = 11U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_12 = 12U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_13 = 13U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_14 = 14U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_15 = 15U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_16 = 16U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_17 = 17U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_18 = 18U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_19 = 19U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_20 = 20U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_21 = 21U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 22U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 = 23U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24 = 24U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25 = 25U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26 = 26U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27 = 27U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_28 = 28U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_29 = 29U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_30 = 30U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_31 = 31U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_32 = 32U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_33 = 33U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_34 = 34U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_35 = 35U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_36 = 36U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_37 = 37U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_38 = 38U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_39 = 39U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_40 = 40U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_41 = 41U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 42U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 43U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 44U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 45U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 46U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 47U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 48U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 49U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 50U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 51U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 52U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 53U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 54U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 55U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 56U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 57U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 58U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 59U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 60U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 61U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 62U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 63U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 64U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 65U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 66U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 67U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 68U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 69U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 70U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 71U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 72U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 73U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_00 = 74U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_01 = 75U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_02 = 76U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = 77U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_04 = 78U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_05 = 79U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_06 = 80U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_07 = 81U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_08 = 82U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_09 = 83U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_10 = 84U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_11 = 85U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_12 = 86U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_13 = 87U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_14 = 88U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_15 = 89U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_00 = 90U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_01 = 91U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_02 = 92U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_03 = 93U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_04 = 94U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_05 = 95U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_06 = 96U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_07 = 97U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_08 = 98U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_09 = 99U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_10 = 100U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_11 = 101U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_12 = 102U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_13 = 103U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_14 = 104U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_15 = 105U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 106U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 107U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 108U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 109U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 110U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 111U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 112U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 113U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 114U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 115U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 116U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 117U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 118U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 119U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 120U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 121U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 122U,
    kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 123U,
} iomuxc_sw_pad_ctl_pad_t;






typedef enum _iomuxc_select_input
{
    kIOMUXC_ANATOP_USB_OTG1_ID_SELECT_INPUT = 0U,
    kIOMUXC_ANATOP_USB_OTG2_ID_SELECT_INPUT = 1U,
    kIOMUXC_CCM_PMIC_READY_SELECT_INPUT = 2U,
    kIOMUXC_CSI_DATA02_SELECT_INPUT = 3U,
    kIOMUXC_CSI_DATA03_SELECT_INPUT = 4U,
    kIOMUXC_CSI_DATA04_SELECT_INPUT = 5U,
    kIOMUXC_CSI_DATA05_SELECT_INPUT = 6U,
    kIOMUXC_CSI_DATA06_SELECT_INPUT = 7U,
    kIOMUXC_CSI_DATA07_SELECT_INPUT = 8U,
    kIOMUXC_CSI_DATA08_SELECT_INPUT = 9U,
    kIOMUXC_CSI_DATA09_SELECT_INPUT = 10U,
    kIOMUXC_CSI_HSYNC_SELECT_INPUT = 11U,
    kIOMUXC_CSI_PIXCLK_SELECT_INPUT = 12U,
    kIOMUXC_CSI_VSYNC_SELECT_INPUT = 13U,
    kIOMUXC_ENET_IPG_CLK_RMII_SELECT_INPUT = 14U,
    kIOMUXC_ENET_MDIO_SELECT_INPUT = 15U,
    kIOMUXC_ENET0_RXDATA_SELECT_INPUT = 16U,
    kIOMUXC_ENET1_RXDATA_SELECT_INPUT = 17U,
    kIOMUXC_ENET_RXEN_SELECT_INPUT = 18U,
    kIOMUXC_ENET_RXERR_SELECT_INPUT = 19U,
    kIOMUXC_ENET0_TIMER_SELECT_INPUT = 20U,
    kIOMUXC_ENET_TXCLK_SELECT_INPUT = 21U,
    kIOMUXC_FLEXCAN1_RX_SELECT_INPUT = 22U,
    kIOMUXC_FLEXCAN2_RX_SELECT_INPUT = 23U,
    kIOMUXC_FLEXPWM1_PWMA3_SELECT_INPUT = 24U,
    kIOMUXC_FLEXPWM1_PWMA0_SELECT_INPUT = 25U,
    kIOMUXC_FLEXPWM1_PWMA1_SELECT_INPUT = 26U,
    kIOMUXC_FLEXPWM1_PWMA2_SELECT_INPUT = 27U,
    kIOMUXC_FLEXPWM1_PWMB3_SELECT_INPUT = 28U,
    kIOMUXC_FLEXPWM1_PWMB0_SELECT_INPUT = 29U,
    kIOMUXC_FLEXPWM1_PWMB1_SELECT_INPUT = 30U,
    kIOMUXC_FLEXPWM1_PWMB2_SELECT_INPUT = 31U,
    kIOMUXC_FLEXPWM2_PWMA3_SELECT_INPUT = 32U,
    kIOMUXC_FLEXPWM2_PWMA0_SELECT_INPUT = 33U,
    kIOMUXC_FLEXPWM2_PWMA1_SELECT_INPUT = 34U,
    kIOMUXC_FLEXPWM2_PWMA2_SELECT_INPUT = 35U,
    kIOMUXC_FLEXPWM2_PWMB3_SELECT_INPUT = 36U,
    kIOMUXC_FLEXPWM2_PWMB0_SELECT_INPUT = 37U,
    kIOMUXC_FLEXPWM2_PWMB1_SELECT_INPUT = 38U,
    kIOMUXC_FLEXPWM2_PWMB2_SELECT_INPUT = 39U,
    kIOMUXC_FLEXPWM4_PWMA0_SELECT_INPUT = 40U,
    kIOMUXC_FLEXPWM4_PWMA1_SELECT_INPUT = 41U,
    kIOMUXC_FLEXPWM4_PWMA2_SELECT_INPUT = 42U,
    kIOMUXC_FLEXPWM4_PWMA3_SELECT_INPUT = 43U,
    kIOMUXC_FLEXSPIA_DQS_SELECT_INPUT = 44U,
    kIOMUXC_FLEXSPIA_DATA0_SELECT_INPUT = 45U,
    kIOMUXC_FLEXSPIA_DATA1_SELECT_INPUT = 46U,
    kIOMUXC_FLEXSPIA_DATA2_SELECT_INPUT = 47U,
    kIOMUXC_FLEXSPIA_DATA3_SELECT_INPUT = 48U,
    kIOMUXC_FLEXSPIB_DATA0_SELECT_INPUT = 49U,
    kIOMUXC_FLEXSPIB_DATA1_SELECT_INPUT = 50U,
    kIOMUXC_FLEXSPIB_DATA2_SELECT_INPUT = 51U,
    kIOMUXC_FLEXSPIB_DATA3_SELECT_INPUT = 52U,
    kIOMUXC_FLEXSPIA_SCK_SELECT_INPUT = 53U,
    kIOMUXC_LPI2C1_SCL_SELECT_INPUT = 54U,
    kIOMUXC_LPI2C1_SDA_SELECT_INPUT = 55U,
    kIOMUXC_LPI2C2_SCL_SELECT_INPUT = 56U,
    kIOMUXC_LPI2C2_SDA_SELECT_INPUT = 57U,
    kIOMUXC_LPI2C3_SCL_SELECT_INPUT = 58U,
    kIOMUXC_LPI2C3_SDA_SELECT_INPUT = 59U,
    kIOMUXC_LPI2C4_SCL_SELECT_INPUT = 60U,
    kIOMUXC_LPI2C4_SDA_SELECT_INPUT = 61U,
    kIOMUXC_LPSPI1_PCS0_SELECT_INPUT = 62U,
    kIOMUXC_LPSPI1_SCK_SELECT_INPUT = 63U,
    kIOMUXC_LPSPI1_SDI_SELECT_INPUT = 64U,
    kIOMUXC_LPSPI1_SDO_SELECT_INPUT = 65U,
    kIOMUXC_LPSPI2_PCS0_SELECT_INPUT = 66U,
    kIOMUXC_LPSPI2_SCK_SELECT_INPUT = 67U,
    kIOMUXC_LPSPI2_SDI_SELECT_INPUT = 68U,
    kIOMUXC_LPSPI2_SDO_SELECT_INPUT = 69U,
    kIOMUXC_LPSPI3_PCS0_SELECT_INPUT = 70U,
    kIOMUXC_LPSPI3_SCK_SELECT_INPUT = 71U,
    kIOMUXC_LPSPI3_SDI_SELECT_INPUT = 72U,
    kIOMUXC_LPSPI3_SDO_SELECT_INPUT = 73U,
    kIOMUXC_LPSPI4_PCS0_SELECT_INPUT = 74U,
    kIOMUXC_LPSPI4_SCK_SELECT_INPUT = 75U,
    kIOMUXC_LPSPI4_SDI_SELECT_INPUT = 76U,
    kIOMUXC_LPSPI4_SDO_SELECT_INPUT = 77U,
    kIOMUXC_LPUART2_RX_SELECT_INPUT = 78U,
    kIOMUXC_LPUART2_TX_SELECT_INPUT = 79U,
    kIOMUXC_LPUART3_CTS_B_SELECT_INPUT = 80U,
    kIOMUXC_LPUART3_RX_SELECT_INPUT = 81U,
    kIOMUXC_LPUART3_TX_SELECT_INPUT = 82U,
    kIOMUXC_LPUART4_RX_SELECT_INPUT = 83U,
    kIOMUXC_LPUART4_TX_SELECT_INPUT = 84U,
    kIOMUXC_LPUART5_RX_SELECT_INPUT = 85U,
    kIOMUXC_LPUART5_TX_SELECT_INPUT = 86U,
    kIOMUXC_LPUART6_RX_SELECT_INPUT = 87U,
    kIOMUXC_LPUART6_TX_SELECT_INPUT = 88U,
    kIOMUXC_LPUART7_RX_SELECT_INPUT = 89U,
    kIOMUXC_LPUART7_TX_SELECT_INPUT = 90U,
    kIOMUXC_LPUART8_RX_SELECT_INPUT = 91U,
    kIOMUXC_LPUART8_TX_SELECT_INPUT = 92U,
    kIOMUXC_NMI_SELECT_INPUT = 93U,
    kIOMUXC_QTIMER2_TIMER0_SELECT_INPUT = 94U,
    kIOMUXC_QTIMER2_TIMER1_SELECT_INPUT = 95U,
    kIOMUXC_QTIMER2_TIMER2_SELECT_INPUT = 96U,
    kIOMUXC_QTIMER2_TIMER3_SELECT_INPUT = 97U,
    kIOMUXC_QTIMER3_TIMER0_SELECT_INPUT = 98U,
    kIOMUXC_QTIMER3_TIMER1_SELECT_INPUT = 99U,
    kIOMUXC_QTIMER3_TIMER2_SELECT_INPUT = 100U,
    kIOMUXC_QTIMER3_TIMER3_SELECT_INPUT = 101U,
    kIOMUXC_SAI1_MCLK2_SELECT_INPUT = 102U,
    kIOMUXC_SAI1_RX_BCLK_SELECT_INPUT = 103U,
    kIOMUXC_SAI1_RX_DATA0_SELECT_INPUT = 104U,
    kIOMUXC_SAI1_RX_DATA1_SELECT_INPUT = 105U,
    kIOMUXC_SAI1_RX_DATA2_SELECT_INPUT = 106U,
    kIOMUXC_SAI1_RX_DATA3_SELECT_INPUT = 107U,
    kIOMUXC_SAI1_RX_SYNC_SELECT_INPUT = 108U,
    kIOMUXC_SAI1_TX_BCLK_SELECT_INPUT = 109U,
    kIOMUXC_SAI1_TX_SYNC_SELECT_INPUT = 110U,
    kIOMUXC_SAI2_MCLK2_SELECT_INPUT = 111U,
    kIOMUXC_SAI2_RX_BCLK_SELECT_INPUT = 112U,
    kIOMUXC_SAI2_RX_DATA0_SELECT_INPUT = 113U,
    kIOMUXC_SAI2_RX_SYNC_SELECT_INPUT = 114U,
    kIOMUXC_SAI2_TX_BCLK_SELECT_INPUT = 115U,
    kIOMUXC_SAI2_TX_SYNC_SELECT_INPUT = 116U,
    kIOMUXC_SPDIF_IN_SELECT_INPUT = 117U,
    kIOMUXC_USB_OTG2_OC_SELECT_INPUT = 118U,
    kIOMUXC_USB_OTG1_OC_SELECT_INPUT = 119U,
    kIOMUXC_USDHC1_CD_B_SELECT_INPUT = 120U,
    kIOMUXC_USDHC1_WP_SELECT_INPUT = 121U,
    kIOMUXC_USDHC2_CLK_SELECT_INPUT = 122U,
    kIOMUXC_USDHC2_CD_B_SELECT_INPUT = 123U,
    kIOMUXC_USDHC2_CMD_SELECT_INPUT = 124U,
    kIOMUXC_USDHC2_DATA0_SELECT_INPUT = 125U,
    kIOMUXC_USDHC2_DATA1_SELECT_INPUT = 126U,
    kIOMUXC_USDHC2_DATA2_SELECT_INPUT = 127U,
    kIOMUXC_USDHC2_DATA3_SELECT_INPUT = 128U,
    kIOMUXC_USDHC2_DATA4_SELECT_INPUT = 129U,
    kIOMUXC_USDHC2_DATA5_SELECT_INPUT = 130U,
    kIOMUXC_USDHC2_DATA6_SELECT_INPUT = 131U,
    kIOMUXC_USDHC2_DATA7_SELECT_INPUT = 132U,
    kIOMUXC_USDHC2_WP_SELECT_INPUT = 133U,
    kIOMUXC_XBAR1_IN02_SELECT_INPUT = 134U,
    kIOMUXC_XBAR1_IN03_SELECT_INPUT = 135U,
    kIOMUXC_XBAR1_IN04_SELECT_INPUT = 136U,
    kIOMUXC_XBAR1_IN05_SELECT_INPUT = 137U,
    kIOMUXC_XBAR1_IN06_SELECT_INPUT = 138U,
    kIOMUXC_XBAR1_IN07_SELECT_INPUT = 139U,
    kIOMUXC_XBAR1_IN08_SELECT_INPUT = 140U,
    kIOMUXC_XBAR1_IN09_SELECT_INPUT = 141U,
    kIOMUXC_XBAR1_IN17_SELECT_INPUT = 142U,
    kIOMUXC_XBAR1_IN18_SELECT_INPUT = 143U,
    kIOMUXC_XBAR1_IN20_SELECT_INPUT = 144U,
    kIOMUXC_XBAR1_IN22_SELECT_INPUT = 145U,
    kIOMUXC_XBAR1_IN23_SELECT_INPUT = 146U,
    kIOMUXC_XBAR1_IN24_SELECT_INPUT = 147U,
    kIOMUXC_XBAR1_IN14_SELECT_INPUT = 148U,
    kIOMUXC_XBAR1_IN15_SELECT_INPUT = 149U,
    kIOMUXC_XBAR1_IN16_SELECT_INPUT = 150U,
    kIOMUXC_XBAR1_IN25_SELECT_INPUT = 151U,
    kIOMUXC_XBAR1_IN19_SELECT_INPUT = 152U,
    kIOMUXC_XBAR1_IN21_SELECT_INPUT = 153U,
} iomuxc_select_input_t;



typedef enum _xbar_input_signal
{
    kXBARA1_InputLogicLow = 0|0x100U,
    kXBARA1_InputLogicHigh = 1|0x100U,
    kXBARA1_InputIomuxXbarIn02 = 2|0x100U,
    kXBARA1_InputIomuxXbarIn03 = 3|0x100U,
    kXBARA1_InputIomuxXbarInout04 = 4|0x100U,
    kXBARA1_InputIomuxXbarInout05 = 5|0x100U,
    kXBARA1_InputIomuxXbarInout06 = 6|0x100U,
    kXBARA1_InputIomuxXbarInout07 = 7|0x100U,
    kXBARA1_InputIomuxXbarInout08 = 8|0x100U,
    kXBARA1_InputIomuxXbarInout09 = 9|0x100U,
    kXBARA1_InputIomuxXbarInout10 = 10|0x100U,
    kXBARA1_InputIomuxXbarInout11 = 11|0x100U,
    kXBARA1_InputIomuxXbarInout12 = 12|0x100U,
    kXBARA1_InputIomuxXbarInout13 = 13|0x100U,
    kXBARA1_InputIomuxXbarInout14 = 14|0x100U,
    kXBARA1_InputIomuxXbarInout15 = 15|0x100U,
    kXBARA1_InputIomuxXbarInout16 = 16|0x100U,
    kXBARA1_InputIomuxXbarInout17 = 17|0x100U,
    kXBARA1_InputIomuxXbarInout18 = 18|0x100U,
    kXBARA1_InputIomuxXbarInout19 = 19|0x100U,
    kXBARA1_InputIomuxXbarIn20 = 20|0x100U,
    kXBARA1_InputIomuxXbarIn21 = 21|0x100U,
    kXBARA1_InputIomuxXbarIn22 = 22|0x100U,
    kXBARA1_InputIomuxXbarIn23 = 23|0x100U,
    kXBARA1_InputIomuxXbarIn24 = 24|0x100U,
    kXBARA1_InputIomuxXbarIn25 = 25|0x100U,
    kXBARA1_InputAcmp1Out = 26|0x100U,
    kXBARA1_InputAcmp2Out = 27|0x100U,
    kXBARA1_InputAcmp3Out = 28|0x100U,
    kXBARA1_InputAcmp4Out = 29|0x100U,
    kXBARA1_InputRESERVED30 = 30|0x100U,
    kXBARA1_InputRESERVED31 = 31|0x100U,
    kXBARA1_InputQtimer3Tmr0Output = 32|0x100U,
    kXBARA1_InputQtimer3Tmr1Output = 33|0x100U,
    kXBARA1_InputQtimer3Tmr2Output = 34|0x100U,
    kXBARA1_InputQtimer3Tmr3Output = 35|0x100U,
    kXBARA1_InputQtimer4Tmr0Output = 36|0x100U,
    kXBARA1_InputQtimer4Tmr1Output = 37|0x100U,
    kXBARA1_InputQtimer4Tmr2Output = 38|0x100U,
    kXBARA1_InputQtimer4Tmr3Output = 39|0x100U,
    kXBARA1_InputFlexpwm1Pwm1OutTrig01 = 40|0x100U,
    kXBARA1_InputFlexpwm1Pwm2OutTrig01 = 41|0x100U,
    kXBARA1_InputFlexpwm1Pwm3OutTrig01 = 42|0x100U,
    kXBARA1_InputFlexpwm1Pwm4OutTrig01 = 43|0x100U,
    kXBARA1_InputFlexpwm2Pwm1OutTrig01 = 44|0x100U,
    kXBARA1_InputFlexpwm2Pwm2OutTrig01 = 45|0x100U,
    kXBARA1_InputFlexpwm2Pwm3OutTrig01 = 46|0x100U,
    kXBARA1_InputFlexpwm2Pwm4OutTrig01 = 47|0x100U,
    kXBARA1_InputFlexpwm3Pwm1OutTrig01 = 48|0x100U,
    kXBARA1_InputFlexpwm3Pwm2OutTrig01 = 49|0x100U,
    kXBARA1_InputFlexpwm3Pwm3OutTrig01 = 50|0x100U,
    kXBARA1_InputFlexpwm3Pwm4OutTrig01 = 51|0x100U,
    kXBARA1_InputFlexpwm4Pwm1OutTrig01 = 52|0x100U,
    kXBARA1_InputFlexpwm4Pwm2OutTrig01 = 53|0x100U,
    kXBARA1_InputFlexpwm4Pwm3OutTrig01 = 54|0x100U,
    kXBARA1_InputFlexpwm4Pwm4OutTrig01 = 55|0x100U,
    kXBARA1_InputPitTrigger0 = 56|0x100U,
    kXBARA1_InputPitTrigger1 = 57|0x100U,
    kXBARA1_InputPitTrigger2 = 58|0x100U,
    kXBARA1_InputPitTrigger3 = 59|0x100U,
    kXBARA1_InputEnc1PosMatch = 60|0x100U,
    kXBARA1_InputEnc2PosMatch = 61|0x100U,
    kXBARA1_InputEnc3PosMatch = 62|0x100U,
    kXBARA1_InputEnc4PosMatch = 63|0x100U,
    kXBARA1_InputDmaDone0 = 64|0x100U,
    kXBARA1_InputDmaDone1 = 65|0x100U,
    kXBARA1_InputDmaDone2 = 66|0x100U,
    kXBARA1_InputDmaDone3 = 67|0x100U,
    kXBARA1_InputDmaDone4 = 68|0x100U,
    kXBARA1_InputDmaDone5 = 69|0x100U,
    kXBARA1_InputDmaDone6 = 70|0x100U,
    kXBARA1_InputDmaDone7 = 71|0x100U,
    kXBARA1_InputAoi1Out0 = 72|0x100U,
    kXBARA1_InputAoi1Out1 = 73|0x100U,
    kXBARA1_InputAoi1Out2 = 74|0x100U,
    kXBARA1_InputAoi1Out3 = 75|0x100U,
    kXBARA1_InputAoi2Out0 = 76|0x100U,
    kXBARA1_InputAoi2Out1 = 77|0x100U,
    kXBARA1_InputAoi2Out2 = 78|0x100U,
    kXBARA1_InputAoi2Out3 = 79|0x100U,
    kXBARA1_InputAdcEtcXbar0Coco0 = 80|0x100U,
    kXBARA1_InputAdcEtcXbar0Coco1 = 81|0x100U,
    kXBARA1_InputAdcEtcXbar0Coco2 = 82|0x100U,
    kXBARA1_InputAdcEtcXbar0Coco3 = 83|0x100U,
    kXBARA1_InputAdcEtcXbar1Coco0 = 84|0x100U,
    kXBARA1_InputAdcEtcXbar1Coco1 = 85|0x100U,
    kXBARA1_InputAdcEtcXbar1Coco2 = 86|0x100U,
    kXBARA1_InputAdcEtcXbar1Coco3 = 87|0x100U,
    kXBARB2_InputLogicLow = 0|0x200U,
    kXBARB2_InputLogicHigh = 1|0x200U,
    kXBARB2_InputRESERVED2 = 2|0x200U,
    kXBARB2_InputRESERVED3 = 3|0x200U,
    kXBARB2_InputRESERVED4 = 4|0x200U,
    kXBARB2_InputRESERVED5 = 5|0x200U,
    kXBARB2_InputAcmp1Out = 6|0x200U,
    kXBARB2_InputAcmp2Out = 7|0x200U,
    kXBARB2_InputAcmp3Out = 8|0x200U,
    kXBARB2_InputAcmp4Out = 9|0x200U,
    kXBARB2_InputRESERVED10 = 10|0x200U,
    kXBARB2_InputRESERVED11 = 11|0x200U,
    kXBARB2_InputQtimer3Tmr0Output = 12|0x200U,
    kXBARB2_InputQtimer3Tmr1Output = 13|0x200U,
    kXBARB2_InputQtimer3Tmr2Output = 14|0x200U,
    kXBARB2_InputQtimer3Tmr3Output = 15|0x200U,
    kXBARB2_InputQtimer4Tmr0Output = 16|0x200U,
    kXBARB2_InputQtimer4Tmr1Output = 17|0x200U,
    kXBARB2_InputQtimer4Tmr2Output = 18|0x200U,
    kXBARB2_InputQtimer4Tmr3Output = 19|0x200U,
    kXBARB2_InputFlexpwm1Pwm1OutTrig01 = 20|0x200U,
    kXBARB2_InputFlexpwm1Pwm2OutTrig01 = 21|0x200U,
    kXBARB2_InputFlexpwm1Pwm3OutTrig01 = 22|0x200U,
    kXBARB2_InputFlexpwm1Pwm4OutTrig01 = 23|0x200U,
    kXBARB2_InputFlexpwm2Pwm1OutTrig01 = 24|0x200U,
    kXBARB2_InputFlexpwm2Pwm2OutTrig01 = 25|0x200U,
    kXBARB2_InputFlexpwm2Pwm3OutTrig01 = 26|0x200U,
    kXBARB2_InputFlexpwm2Pwm4OutTrig01 = 27|0x200U,
    kXBARB2_InputFlexpwm3Pwm1OutTrig01 = 28|0x200U,
    kXBARB2_InputFlexpwm3Pwm2OutTrig01 = 29|0x200U,
    kXBARB2_InputFlexpwm3Pwm3OutTrig01 = 30|0x200U,
    kXBARB2_InputFlexpwm3Pwm4OutTrig01 = 31|0x200U,
    kXBARB2_InputFlexpwm4Pwm1OutTrig01 = 32|0x200U,
    kXBARB2_InputFlexpwm4Pwm2OutTrig01 = 33|0x200U,
    kXBARB2_InputFlexpwm4Pwm3OutTrig01 = 34|0x200U,
    kXBARB2_InputFlexpwm4Pwm4OutTrig01 = 35|0x200U,
    kXBARB2_InputPitTrigger0 = 36|0x200U,
    kXBARB2_InputPitTrigger1 = 37|0x200U,
    kXBARB2_InputAdcEtcXbar0Coco0 = 38|0x200U,
    kXBARB2_InputAdcEtcXbar0Coco1 = 39|0x200U,
    kXBARB2_InputAdcEtcXbar0Coco2 = 40|0x200U,
    kXBARB2_InputAdcEtcXbar0Coco3 = 41|0x200U,
    kXBARB2_InputAdcEtcXbar1Coco0 = 42|0x200U,
    kXBARB2_InputAdcEtcXbar1Coco1 = 43|0x200U,
    kXBARB2_InputAdcEtcXbar1Coco2 = 44|0x200U,
    kXBARB2_InputAdcEtcXbar1Coco3 = 45|0x200U,
    kXBARB2_InputEnc1PosMatch = 46|0x200U,
    kXBARB2_InputEnc2PosMatch = 47|0x200U,
    kXBARB2_InputEnc3PosMatch = 48|0x200U,
    kXBARB2_InputEnc4PosMatch = 49|0x200U,
    kXBARB2_InputDmaDone0 = 50|0x200U,
    kXBARB2_InputDmaDone1 = 51|0x200U,
    kXBARB2_InputDmaDone2 = 52|0x200U,
    kXBARB2_InputDmaDone3 = 53|0x200U,
    kXBARB2_InputDmaDone4 = 54|0x200U,
    kXBARB2_InputDmaDone5 = 55|0x200U,
    kXBARB2_InputDmaDone6 = 56|0x200U,
    kXBARB2_InputDmaDone7 = 57|0x200U,
    kXBARB3_InputLogicLow = 0|0x300U,
    kXBARB3_InputLogicHigh = 1|0x300U,
    kXBARB3_InputRESERVED2 = 2|0x300U,
    kXBARB3_InputRESERVED3 = 3|0x300U,
    kXBARB3_InputRESERVED4 = 4|0x300U,
    kXBARB3_InputRESERVED5 = 5|0x300U,
    kXBARB3_InputAcmp1Out = 6|0x300U,
    kXBARB3_InputAcmp2Out = 7|0x300U,
    kXBARB3_InputAcmp3Out = 8|0x300U,
    kXBARB3_InputAcmp4Out = 9|0x300U,
    kXBARB3_InputRESERVED10 = 10|0x300U,
    kXBARB3_InputRESERVED11 = 11|0x300U,
    kXBARB3_InputQtimer3Tmr0Output = 12|0x300U,
    kXBARB3_InputQtimer3Tmr1Output = 13|0x300U,
    kXBARB3_InputQtimer3Tmr2Output = 14|0x300U,
    kXBARB3_InputQtimer3Tmr3Output = 15|0x300U,
    kXBARB3_InputQtimer4Tmr0Output = 16|0x300U,
    kXBARB3_InputQtimer4Tmr1Output = 17|0x300U,
    kXBARB3_InputQtimer4Tmr2Output = 18|0x300U,
    kXBARB3_InputQtimer4Tmr3Output = 19|0x300U,
    kXBARB3_InputFlexpwm1Pwm1OutTrig01 = 20|0x300U,
    kXBARB3_InputFlexpwm1Pwm2OutTrig01 = 21|0x300U,
    kXBARB3_InputFlexpwm1Pwm3OutTrig01 = 22|0x300U,
    kXBARB3_InputFlexpwm1Pwm4OutTrig01 = 23|0x300U,
    kXBARB3_InputFlexpwm2Pwm1OutTrig01 = 24|0x300U,
    kXBARB3_InputFlexpwm2Pwm2OutTrig01 = 25|0x300U,
    kXBARB3_InputFlexpwm2Pwm3OutTrig01 = 26|0x300U,
    kXBARB3_InputFlexpwm2Pwm4OutTrig01 = 27|0x300U,
    kXBARB3_InputFlexpwm3Pwm1OutTrig01 = 28|0x300U,
    kXBARB3_InputFlexpwm3Pwm2OutTrig01 = 29|0x300U,
    kXBARB3_InputFlexpwm3Pwm3OutTrig01 = 30|0x300U,
    kXBARB3_InputFlexpwm3Pwm4OutTrig01 = 31|0x300U,
    kXBARB3_InputFlexpwm4Pwm1OutTrig01 = 32|0x300U,
    kXBARB3_InputFlexpwm4Pwm2OutTrig01 = 33|0x300U,
    kXBARB3_InputFlexpwm4Pwm3OutTrig01 = 34|0x300U,
    kXBARB3_InputFlexpwm4Pwm4OutTrig01 = 35|0x300U,
    kXBARB3_InputPitTrigger0 = 36|0x300U,
    kXBARB3_InputPitTrigger1 = 37|0x300U,
    kXBARB3_InputAdcEtcXbar0Coco0 = 38|0x300U,
    kXBARB3_InputAdcEtcXbar0Coco1 = 39|0x300U,
    kXBARB3_InputAdcEtcXbar0Coco2 = 40|0x300U,
    kXBARB3_InputAdcEtcXbar0Coco3 = 41|0x300U,
    kXBARB3_InputAdcEtcXbar1Coco0 = 42|0x300U,
    kXBARB3_InputAdcEtcXbar1Coco1 = 43|0x300U,
    kXBARB3_InputAdcEtcXbar1Coco2 = 44|0x300U,
    kXBARB3_InputAdcEtcXbar1Coco3 = 45|0x300U,
    kXBARB3_InputEnc1PosMatch = 46|0x300U,
    kXBARB3_InputEnc2PosMatch = 47|0x300U,
    kXBARB3_InputEnc3PosMatch = 48|0x300U,
    kXBARB3_InputEnc4PosMatch = 49|0x300U,
    kXBARB3_InputDmaDone0 = 50|0x300U,
    kXBARB3_InputDmaDone1 = 51|0x300U,
    kXBARB3_InputDmaDone2 = 52|0x300U,
    kXBARB3_InputDmaDone3 = 53|0x300U,
    kXBARB3_InputDmaDone4 = 54|0x300U,
    kXBARB3_InputDmaDone5 = 55|0x300U,
    kXBARB3_InputDmaDone6 = 56|0x300U,
    kXBARB3_InputDmaDone7 = 57|0x300U,
} xbar_input_signal_t;

typedef enum _xbar_output_signal
{
    kXBARA1_OutputDmaChMuxReq30 = 0|0x100U,
    kXBARA1_OutputDmaChMuxReq31 = 1|0x100U,
    kXBARA1_OutputDmaChMuxReq94 = 2|0x100U,
    kXBARA1_OutputDmaChMuxReq95 = 3|0x100U,
    kXBARA1_OutputIomuxXbarInout04 = 4|0x100U,
    kXBARA1_OutputIomuxXbarInout05 = 5|0x100U,
    kXBARA1_OutputIomuxXbarInout06 = 6|0x100U,
    kXBARA1_OutputIomuxXbarInout07 = 7|0x100U,
    kXBARA1_OutputIomuxXbarInout08 = 8|0x100U,
    kXBARA1_OutputIomuxXbarInout09 = 9|0x100U,
    kXBARA1_OutputIomuxXbarInout10 = 10|0x100U,
    kXBARA1_OutputIomuxXbarInout11 = 11|0x100U,
    kXBARA1_OutputIomuxXbarInout12 = 12|0x100U,
    kXBARA1_OutputIomuxXbarInout13 = 13|0x100U,
    kXBARA1_OutputIomuxXbarInout14 = 14|0x100U,
    kXBARA1_OutputIomuxXbarInout15 = 15|0x100U,
    kXBARA1_OutputIomuxXbarInout16 = 16|0x100U,
    kXBARA1_OutputIomuxXbarInout17 = 17|0x100U,
    kXBARA1_OutputIomuxXbarInout18 = 18|0x100U,
    kXBARA1_OutputIomuxXbarInout19 = 19|0x100U,
    kXBARA1_OutputAcmp1Sample = 20|0x100U,
    kXBARA1_OutputAcmp2Sample = 21|0x100U,
    kXBARA1_OutputAcmp3Sample = 22|0x100U,
    kXBARA1_OutputAcmp4Sample = 23|0x100U,
    kXBARA1_OutputRESERVED24 = 24|0x100U,
    kXBARA1_OutputRESERVED25 = 25|0x100U,
    kXBARA1_OutputFlexpwm1Exta0 = 26|0x100U,
    kXBARA1_OutputFlexpwm1Exta1 = 27|0x100U,
    kXBARA1_OutputFlexpwm1Exta2 = 28|0x100U,
    kXBARA1_OutputFlexpwm1Exta3 = 29|0x100U,
    kXBARA1_OutputFlexpwm1ExtSync0 = 30|0x100U,
    kXBARA1_OutputFlexpwm1ExtSync1 = 31|0x100U,
    kXBARA1_OutputFlexpwm1ExtSync2 = 32|0x100U,
    kXBARA1_OutputFlexpwm1ExtSync3 = 33|0x100U,
    kXBARA1_OutputFlexpwm1ExtClk = 34|0x100U,
    kXBARA1_OutputFlexpwm1Fault0 = 35|0x100U,
    kXBARA1_OutputFlexpwm1Fault1 = 36|0x100U,
    kXBARA1_OutputFlexpwm1234Fault2 = 37|0x100U,
    kXBARA1_OutputFlexpwm1234Fault3 = 38|0x100U,
    kXBARA1_OutputFlexpwm1ExtForce = 39|0x100U,
    kXBARA1_OutputFlexpwm234Exta0 = 40|0x100U,
    kXBARA1_OutputFlexpwm234Exta1 = 41|0x100U,
    kXBARA1_OutputFlexpwm234Exta2 = 42|0x100U,
    kXBARA1_OutputFlexpwm234Exta3 = 43|0x100U,
    kXBARA1_OutputFlexpwm2ExtSync0 = 44|0x100U,
    kXBARA1_OutputFlexpwm2ExtSync1 = 45|0x100U,
    kXBARA1_OutputFlexpwm2ExtSync2 = 46|0x100U,
    kXBARA1_OutputFlexpwm2ExtSync3 = 47|0x100U,
    kXBARA1_OutputFlexpwm234ExtClk = 48|0x100U,
    kXBARA1_OutputFlexpwm2Fault0 = 49|0x100U,
    kXBARA1_OutputFlexpwm2Fault1 = 50|0x100U,
    kXBARA1_OutputFlexpwm2ExtForce = 51|0x100U,
    kXBARA1_OutputFlexpwm3ExtSync0 = 52|0x100U,
    kXBARA1_OutputFlexpwm3ExtSync1 = 53|0x100U,
    kXBARA1_OutputFlexpwm3ExtSync2 = 54|0x100U,
    kXBARA1_OutputFlexpwm3ExtSync3 = 55|0x100U,
    kXBARA1_OutputFlexpwm3Fault0 = 56|0x100U,
    kXBARA1_OutputFlexpwm3Fault1 = 57|0x100U,
    kXBARA1_OutputFlexpwm3ExtForce = 58|0x100U,
    kXBARA1_OutputFlexpwm4ExtSync0 = 59|0x100U,
    kXBARA1_OutputFlexpwm4ExtSync1 = 60|0x100U,
    kXBARA1_OutputFlexpwm4ExtSync2 = 61|0x100U,
    kXBARA1_OutputFlexpwm4ExtSync3 = 62|0x100U,
    kXBARA1_OutputFlexpwm4Fault0 = 63|0x100U,
    kXBARA1_OutputFlexpwm4Fault1 = 64|0x100U,
    kXBARA1_OutputFlexpwm4ExtForce = 65|0x100U,
    kXBARA1_OutputEnc1PhaseAInput = 66|0x100U,
    kXBARA1_OutputEnc1PhaseBInput = 67|0x100U,
    kXBARA1_OutputEnc1Index = 68|0x100U,
    kXBARA1_OutputEnc1Home = 69|0x100U,
    kXBARA1_OutputEnc1Trigger = 70|0x100U,
    kXBARA1_OutputEnc2PhaseAInput = 71|0x100U,
    kXBARA1_OutputEnc2PhaseBInput = 72|0x100U,
    kXBARA1_OutputEnc2Index = 73|0x100U,
    kXBARA1_OutputEnc2Home = 74|0x100U,
    kXBARA1_OutputEnc2Trigger = 75|0x100U,
    kXBARA1_OutputEnc3PhaseAInput = 76|0x100U,
    kXBARA1_OutputEnc3PhaseBInput = 77|0x100U,
    kXBARA1_OutputEnc3Index = 78|0x100U,
    kXBARA1_OutputEnc3Home = 79|0x100U,
    kXBARA1_OutputEnc3Trigger = 80|0x100U,
    kXBARA1_OutputEnc4PhaseAInput = 81|0x100U,
    kXBARA1_OutputEnc4PhaseBInput = 82|0x100U,
    kXBARA1_OutputEnc4Index = 83|0x100U,
    kXBARA1_OutputEnc4Home = 84|0x100U,
    kXBARA1_OutputEnc4Trigger = 85|0x100U,
    kXBARA1_OutputQtimer1Tmr0Input = 86|0x100U,
    kXBARA1_OutputQtimer1Tmr1Input = 87|0x100U,
    kXBARA1_OutputQtimer1Tmr2Input = 88|0x100U,
    kXBARA1_OutputQtimer1Tmr3Input = 89|0x100U,
    kXBARA1_OutputQtimer2Tmr0Input = 90|0x100U,
    kXBARA1_OutputQtimer2Tmr1Input = 91|0x100U,
    kXBARA1_OutputQtimer2Tmr2Input = 92|0x100U,
    kXBARA1_OutputQtimer2Tmr3Input = 93|0x100U,
    kXBARA1_OutputQtimer3Tmr0Input = 94|0x100U,
    kXBARA1_OutputQtimer3Tmr1Input = 95|0x100U,
    kXBARA1_OutputQtimer3Tmr2Input = 96|0x100U,
    kXBARA1_OutputQtimer3Tmr3Input = 97|0x100U,
    kXBARA1_OutputQtimer4Tmr0Input = 98|0x100U,
    kXBARA1_OutputQtimer4Tmr1Input = 99|0x100U,
    kXBARA1_OutputQtimer4Tmr2Input = 100|0x100U,
    kXBARA1_OutputQtimer4Tmr3Input = 101|0x100U,
    kXBARA1_OutputEwmEwmIn = 102|0x100U,
    kXBARA1_OutputAdcEtcXbar0Trig0 = 103|0x100U,
    kXBARA1_OutputAdcEtcXbar0Trig1 = 104|0x100U,
    kXBARA1_OutputAdcEtcXbar0Trig2 = 105|0x100U,
    kXBARA1_OutputAdcEtcXbar0Trig3 = 106|0x100U,
    kXBARA1_OutputAdcEtcXbar1Trig0 = 107|0x100U,
    kXBARA1_OutputAdcEtcXbar1Trig1 = 108|0x100U,
    kXBARA1_OutputAdcEtcXbar1Trig2 = 109|0x100U,
    kXBARA1_OutputAdcEtcXbar1Trig3 = 110|0x100U,
    kXBARA1_OutputLpi2c1TrgInput = 111|0x100U,
    kXBARA1_OutputLpi2c2TrgInput = 112|0x100U,
    kXBARA1_OutputLpi2c3TrgInput = 113|0x100U,
    kXBARA1_OutputLpi2c4TrgInput = 114|0x100U,
    kXBARA1_OutputLpspi1TrgInput = 115|0x100U,
    kXBARA1_OutputLpspi2TrgInput = 116|0x100U,
    kXBARA1_OutputLpspi3TrgInput = 117|0x100U,
    kXBARA1_OutputLpspi4TrgInput = 118|0x100U,
    kXBARA1_OutputLpuart1TrgInput = 119|0x100U,
    kXBARA1_OutputLpuart2TrgInput = 120|0x100U,
    kXBARA1_OutputLpuart3TrgInput = 121|0x100U,
    kXBARA1_OutputLpuart4TrgInput = 122|0x100U,
    kXBARA1_OutputLpuart5TrgInput = 123|0x100U,
    kXBARA1_OutputLpuart6TrgInput = 124|0x100U,
    kXBARA1_OutputLpuart7TrgInput = 125|0x100U,
    kXBARA1_OutputLpuart8TrgInput = 126|0x100U,
    kXBARA1_OutputFlexio1TriggerIn0 = 127|0x100U,
    kXBARA1_OutputFlexio1TriggerIn1 = 128|0x100U,
    kXBARA1_OutputFlexio2TriggerIn0 = 129|0x100U,
    kXBARA1_OutputFlexio2TriggerIn1 = 130|0x100U,
    kXBARB2_OutputAoi1In00 = 0|0x200U,
    kXBARB2_OutputAoi1In01 = 1|0x200U,
    kXBARB2_OutputAoi1In02 = 2|0x200U,
    kXBARB2_OutputAoi1In03 = 3|0x200U,
    kXBARB2_OutputAoi1In04 = 4|0x200U,
    kXBARB2_OutputAoi1In05 = 5|0x200U,
    kXBARB2_OutputAoi1In06 = 6|0x200U,
    kXBARB2_OutputAoi1In07 = 7|0x200U,
    kXBARB2_OutputAoi1In08 = 8|0x200U,
    kXBARB2_OutputAoi1In09 = 9|0x200U,
    kXBARB2_OutputAoi1In10 = 10|0x200U,
    kXBARB2_OutputAoi1In11 = 11|0x200U,
    kXBARB2_OutputAoi1In12 = 12|0x200U,
    kXBARB2_OutputAoi1In13 = 13|0x200U,
    kXBARB2_OutputAoi1In14 = 14|0x200U,
    kXBARB2_OutputAoi1In15 = 15|0x200U,
    kXBARB3_OutputAoi2In00 = 0|0x300U,
    kXBARB3_OutputAoi2In01 = 1|0x300U,
    kXBARB3_OutputAoi2In02 = 2|0x300U,
    kXBARB3_OutputAoi2In03 = 3|0x300U,
    kXBARB3_OutputAoi2In04 = 4|0x300U,
    kXBARB3_OutputAoi2In05 = 5|0x300U,
    kXBARB3_OutputAoi2In06 = 6|0x300U,
    kXBARB3_OutputAoi2In07 = 7|0x300U,
    kXBARB3_OutputAoi2In08 = 8|0x300U,
    kXBARB3_OutputAoi2In09 = 9|0x300U,
    kXBARB3_OutputAoi2In10 = 10|0x300U,
    kXBARB3_OutputAoi2In11 = 11|0x300U,
    kXBARB3_OutputAoi2In12 = 12|0x300U,
    kXBARB3_OutputAoi2In13 = 13|0x300U,
    kXBARB3_OutputAoi2In14 = 14|0x300U,
    kXBARB3_OutputAoi2In15 = 15|0x300U,
} xbar_output_signal_t;
# 1313 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t HC[8];
  volatile const uint32_t HS;
  volatile const uint32_t R[8];
  volatile uint32_t CFG;
  volatile uint32_t GC;
  volatile uint32_t GS;
  volatile uint32_t CV;
  volatile uint32_t OFS;
  volatile uint32_t CAL;
} ADC_Type;
# 1488 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t CTRL;
  volatile uint32_t DONE0_1_IRQ;
  volatile uint32_t DONE2_ERR_IRQ;
  volatile uint32_t DMA_CTRL;
  struct {
    volatile uint32_t TRIGn_CTRL;
    volatile uint32_t TRIGn_COUNTER;
    volatile uint32_t TRIGn_CHAIN_1_0;
    volatile uint32_t TRIGn_CHAIN_3_2;
    volatile uint32_t TRIGn_CHAIN_5_4;
    volatile uint32_t TRIGn_CHAIN_7_6;
    volatile const uint32_t TRIGn_RESULT_1_0;
    volatile const uint32_t TRIGn_RESULT_3_2;
    volatile const uint32_t TRIGn_RESULT_5_4;
    volatile const uint32_t TRIGn_RESULT_7_6;
  } TRIG[8];
} ADC_ETC_Type;
# 1920 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t MPR;
       uint8_t RESERVED_0[60];
  volatile uint32_t OPACR;
  volatile uint32_t OPACR1;
  volatile uint32_t OPACR2;
  volatile uint32_t OPACR3;
  volatile uint32_t OPACR4;
} AIPSTZ_Type;
# 2111 "mcusdk/MIMXRT1052.h"
typedef struct {
  struct {
    volatile uint16_t BFCRT01;
    volatile uint16_t BFCRT23;
  } BFCRT[4];
} AOI_Type;
# 2220 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t CTRL;
  volatile uint32_t ADDR_OFFSET0;
  volatile uint32_t ADDR_OFFSET1;
  volatile uint32_t AES_KEY0_W0;
  volatile uint32_t AES_KEY0_W1;
  volatile uint32_t AES_KEY0_W2;
  volatile uint32_t AES_KEY0_W3;
  volatile uint32_t STATUS;
  volatile uint32_t CTR_NONCE0_W0;
  volatile uint32_t CTR_NONCE0_W1;
  volatile uint32_t CTR_NONCE0_W2;
  volatile uint32_t CTR_NONCE0_W3;
  volatile uint32_t CTR_NONCE1_W0;
  volatile uint32_t CTR_NONCE1_W1;
  volatile uint32_t CTR_NONCE1_W2;
  volatile uint32_t CTR_NONCE1_W3;
  volatile uint32_t REGION1_TOP;
  volatile uint32_t REGION1_BOT;
} BEE_Type;
# 2452 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t MCR;
  volatile uint32_t CTRL1;
  volatile uint32_t TIMER;
       uint8_t RESERVED_0[4];
  volatile uint32_t RXMGMASK;
  volatile uint32_t RX14MASK;
  volatile uint32_t RX15MASK;
  volatile uint32_t ECR;
  volatile uint32_t ESR1;
  volatile uint32_t IMASK2;
  volatile uint32_t IMASK1;
  volatile uint32_t IFLAG2;
  volatile uint32_t IFLAG1;
  volatile uint32_t CTRL2;
  volatile const uint32_t ESR2;
       uint8_t RESERVED_1[8];
  volatile const uint32_t CRCR;
  volatile uint32_t RXFGMASK;
  volatile const uint32_t RXFIR;
       uint8_t RESERVED_2[48];
  struct {
    volatile uint32_t CS;
    volatile uint32_t ID;
    volatile uint32_t WORD0;
    volatile uint32_t WORD1;
  } MB[64];
       uint8_t RESERVED_3[1024];
  volatile uint32_t RXIMR[64];
       uint8_t RESERVED_4[96];
  volatile uint32_t GFWR;
} CAN_Type;
# 2899 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t CCR;
       uint8_t RESERVED_0[4];
  volatile const uint32_t CSR;
  volatile uint32_t CCSR;
  volatile uint32_t CACRR;
  volatile uint32_t CBCDR;
  volatile uint32_t CBCMR;
  volatile uint32_t CSCMR1;
  volatile uint32_t CSCMR2;
  volatile uint32_t CSCDR1;
  volatile uint32_t CS1CDR;
  volatile uint32_t CS2CDR;
  volatile uint32_t CDCDR;
       uint8_t RESERVED_1[4];
  volatile uint32_t CSCDR2;
  volatile uint32_t CSCDR3;
       uint8_t RESERVED_2[8];
  volatile const uint32_t CDHIPR;
       uint8_t RESERVED_3[8];
  volatile uint32_t CLPCR;
  volatile uint32_t CISR;
  volatile uint32_t CIMR;
  volatile uint32_t CCOSR;
  volatile uint32_t CGPR;
  volatile uint32_t CCGR0;
  volatile uint32_t CCGR1;
  volatile uint32_t CCGR2;
  volatile uint32_t CCGR3;
  volatile uint32_t CCGR4;
  volatile uint32_t CCGR5;
  volatile uint32_t CCGR6;
       uint8_t RESERVED_4[4];
  volatile uint32_t CMEOR;
} CCM_Type;
# 3696 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t PLL_ARM;
  volatile uint32_t PLL_ARM_SET;
  volatile uint32_t PLL_ARM_CLR;
  volatile uint32_t PLL_ARM_TOG;
  volatile uint32_t PLL_USB1;
  volatile uint32_t PLL_USB1_SET;
  volatile uint32_t PLL_USB1_CLR;
  volatile uint32_t PLL_USB1_TOG;
  volatile uint32_t PLL_USB2;
  volatile uint32_t PLL_USB2_SET;
  volatile uint32_t PLL_USB2_CLR;
  volatile uint32_t PLL_USB2_TOG;
  volatile uint32_t PLL_SYS;
  volatile uint32_t PLL_SYS_SET;
  volatile uint32_t PLL_SYS_CLR;
  volatile uint32_t PLL_SYS_TOG;
  volatile uint32_t PLL_SYS_SS;
       uint8_t RESERVED_0[12];
  volatile uint32_t PLL_SYS_NUM;
       uint8_t RESERVED_1[12];
  volatile uint32_t PLL_SYS_DENOM;
       uint8_t RESERVED_2[12];
  volatile uint32_t PLL_AUDIO;
  volatile uint32_t PLL_AUDIO_SET;
  volatile uint32_t PLL_AUDIO_CLR;
  volatile uint32_t PLL_AUDIO_TOG;
  volatile uint32_t PLL_AUDIO_NUM;
       uint8_t RESERVED_3[12];
  volatile uint32_t PLL_AUDIO_DENOM;
       uint8_t RESERVED_4[12];
  volatile uint32_t PLL_VIDEO;
  volatile uint32_t PLL_VIDEO_SET;
  volatile uint32_t PLL_VIDEO_CLR;
  volatile uint32_t PLL_VIDEO_TOG;
  volatile uint32_t PLL_VIDEO_NUM;
       uint8_t RESERVED_5[12];
  volatile uint32_t PLL_VIDEO_DENOM;
       uint8_t RESERVED_6[28];
  volatile uint32_t PLL_ENET;
  volatile uint32_t PLL_ENET_SET;
  volatile uint32_t PLL_ENET_CLR;
  volatile uint32_t PLL_ENET_TOG;
  volatile uint32_t PFD_480;
  volatile uint32_t PFD_480_SET;
  volatile uint32_t PFD_480_CLR;
  volatile uint32_t PFD_480_TOG;
  volatile uint32_t PFD_528;
  volatile uint32_t PFD_528_SET;
  volatile uint32_t PFD_528_CLR;
  volatile uint32_t PFD_528_TOG;
       uint8_t RESERVED_7[64];
  volatile uint32_t MISC0;
  volatile uint32_t MISC0_SET;
  volatile uint32_t MISC0_CLR;
  volatile uint32_t MISC0_TOG;
  volatile uint32_t MISC1;
  volatile uint32_t MISC1_SET;
  volatile uint32_t MISC1_CLR;
  volatile uint32_t MISC1_TOG;
  volatile uint32_t MISC2;
  volatile uint32_t MISC2_SET;
  volatile uint32_t MISC2_CLR;
  volatile uint32_t MISC2_TOG;
} CCM_ANALOG_Type;
# 5391 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint8_t CR0;
  volatile uint8_t CR1;
  volatile uint8_t FPR;
  volatile uint8_t SCR;
  volatile uint8_t DACCR;
  volatile uint8_t MUXCR;
} CMP_Type;
# 5529 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t CSICR1;
  volatile uint32_t CSICR2;
  volatile uint32_t CSICR3;
  volatile const uint32_t CSISTATFIFO;
  volatile const uint32_t CSIRFIFO;
  volatile uint32_t CSIRXCNT;
  volatile uint32_t CSISR;
       uint8_t RESERVED_0[4];
  volatile uint32_t CSIDMASA_STATFIFO;
  volatile uint32_t CSIDMATS_STATFIFO;
  volatile uint32_t CSIDMASA_FB1;
  volatile uint32_t CSIDMASA_FB2;
  volatile uint32_t CSIFBUF_PARA;
  volatile uint32_t CSIIMAG_PARA;
       uint8_t RESERVED_1[16];
  volatile uint32_t CSICR18;
  volatile uint32_t CSICR19;
} CSI_Type;
# 5891 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t CSL[32];
       uint8_t RESERVED_0[384];
  volatile uint32_t HP0;
       uint8_t RESERVED_1[20];
  volatile uint32_t SA;
       uint8_t RESERVED_2[316];
  volatile uint32_t HPCONTROL0;
} CSU_Type;
# 6186 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t REG0;
  volatile uint32_t REG1;
  volatile uint32_t REG2;
  volatile uint32_t REG3;
} DCDC_Type;
# 6363 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t CTRL;
       uint8_t RESERVED_0[12];
  volatile uint32_t STAT;
       uint8_t RESERVED_1[12];
  volatile uint32_t CHANNELCTRL;
       uint8_t RESERVED_2[12];
  volatile uint32_t CAPABILITY0;
       uint8_t RESERVED_3[12];
  volatile const uint32_t CAPABILITY1;
       uint8_t RESERVED_4[12];
  volatile uint32_t CONTEXT;
       uint8_t RESERVED_5[12];
  volatile uint32_t KEY;
       uint8_t RESERVED_6[12];
  volatile uint32_t KEYDATA;
       uint8_t RESERVED_7[12];
  volatile const uint32_t PACKET0;
       uint8_t RESERVED_8[12];
  volatile const uint32_t PACKET1;
       uint8_t RESERVED_9[12];
  volatile const uint32_t PACKET2;
       uint8_t RESERVED_10[12];
  volatile const uint32_t PACKET3;
       uint8_t RESERVED_11[12];
  volatile const uint32_t PACKET4;
       uint8_t RESERVED_12[12];
  volatile const uint32_t PACKET5;
       uint8_t RESERVED_13[12];
  volatile const uint32_t PACKET6;
       uint8_t RESERVED_14[28];
  volatile uint32_t CH0CMDPTR;
       uint8_t RESERVED_15[12];
  volatile uint32_t CH0SEMA;
       uint8_t RESERVED_16[12];
  volatile uint32_t CH0STAT;
       uint8_t RESERVED_17[12];
  volatile uint32_t CH0OPTS;
       uint8_t RESERVED_18[12];
  volatile uint32_t CH1CMDPTR;
       uint8_t RESERVED_19[12];
  volatile uint32_t CH1SEMA;
       uint8_t RESERVED_20[12];
  volatile uint32_t CH1STAT;
       uint8_t RESERVED_21[12];
  volatile uint32_t CH1OPTS;
       uint8_t RESERVED_22[12];
  volatile uint32_t CH2CMDPTR;
       uint8_t RESERVED_23[12];
  volatile uint32_t CH2SEMA;
       uint8_t RESERVED_24[12];
  volatile uint32_t CH2STAT;
       uint8_t RESERVED_25[12];
  volatile uint32_t CH2OPTS;
       uint8_t RESERVED_26[12];
  volatile uint32_t CH3CMDPTR;
       uint8_t RESERVED_27[12];
  volatile uint32_t CH3SEMA;
       uint8_t RESERVED_28[12];
  volatile uint32_t CH3STAT;
       uint8_t RESERVED_29[12];
  volatile uint32_t CH3OPTS;
       uint8_t RESERVED_30[524];
  volatile uint32_t DBGSELECT;
       uint8_t RESERVED_31[12];
  volatile const uint32_t DBGDATA;
       uint8_t RESERVED_32[12];
  volatile uint32_t PAGETABLE;
       uint8_t RESERVED_33[12];
  volatile const uint32_t VERSION;
} DCP_Type;
# 6947 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t CR;
  volatile const uint32_t ES;
       uint8_t RESERVED_0[4];
  volatile uint32_t ERQ;
       uint8_t RESERVED_1[4];
  volatile uint32_t EEI;
  volatile uint8_t CEEI;
  volatile uint8_t SEEI;
  volatile uint8_t CERQ;
  volatile uint8_t SERQ;
  volatile uint8_t CDNE;
  volatile uint8_t SSRT;
  volatile uint8_t CERR;
  volatile uint8_t CINT;
       uint8_t RESERVED_2[4];
  volatile uint32_t INT;
       uint8_t RESERVED_3[4];
  volatile uint32_t ERR;
       uint8_t RESERVED_4[4];
  volatile const uint32_t HRS;
       uint8_t RESERVED_5[12];
  volatile uint32_t EARS;
       uint8_t RESERVED_6[184];
  volatile uint8_t DCHPRI3;
  volatile uint8_t DCHPRI2;
  volatile uint8_t DCHPRI1;
  volatile uint8_t DCHPRI0;
  volatile uint8_t DCHPRI7;
  volatile uint8_t DCHPRI6;
  volatile uint8_t DCHPRI5;
  volatile uint8_t DCHPRI4;
  volatile uint8_t DCHPRI11;
  volatile uint8_t DCHPRI10;
  volatile uint8_t DCHPRI9;
  volatile uint8_t DCHPRI8;
  volatile uint8_t DCHPRI15;
  volatile uint8_t DCHPRI14;
  volatile uint8_t DCHPRI13;
  volatile uint8_t DCHPRI12;
  volatile uint8_t DCHPRI19;
  volatile uint8_t DCHPRI18;
  volatile uint8_t DCHPRI17;
  volatile uint8_t DCHPRI16;
  volatile uint8_t DCHPRI23;
  volatile uint8_t DCHPRI22;
  volatile uint8_t DCHPRI21;
  volatile uint8_t DCHPRI20;
  volatile uint8_t DCHPRI27;
  volatile uint8_t DCHPRI26;
  volatile uint8_t DCHPRI25;
  volatile uint8_t DCHPRI24;
  volatile uint8_t DCHPRI31;
  volatile uint8_t DCHPRI30;
  volatile uint8_t DCHPRI29;
  volatile uint8_t DCHPRI28;
       uint8_t RESERVED_7[3808];
  struct {
    volatile uint32_t SADDR;
    volatile uint16_t SOFF;
    volatile uint16_t ATTR;
    union {
      volatile uint32_t NBYTES_MLNO;
      volatile uint32_t NBYTES_MLOFFNO;
      volatile uint32_t NBYTES_MLOFFYES;
    };
    volatile uint32_t SLAST;
    volatile uint32_t DADDR;
    volatile uint16_t DOFF;
    union {
      volatile uint16_t CITER_ELINKNO;
      volatile uint16_t CITER_ELINKYES;
    };
    volatile uint32_t DLAST_SGA;
    volatile uint16_t CSR;
    union {
      volatile uint16_t BITER_ELINKNO;
      volatile uint16_t BITER_ELINKYES;
    };
  } TCD[32];
} DMA_Type;
# 8464 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t CHCFG[32];
} DMAMUX_Type;
# 8525 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint16_t CTRL;
  volatile uint16_t FILT;
  volatile uint16_t WTR;
  volatile uint16_t POSD;
  volatile const uint16_t POSDH;
  volatile uint16_t REV;
  volatile const uint16_t REVH;
  volatile uint16_t UPOS;
  volatile uint16_t LPOS;
  volatile const uint16_t UPOSH;
  volatile const uint16_t LPOSH;
  volatile uint16_t UINIT;
  volatile uint16_t LINIT;
  volatile const uint16_t IMR;
  volatile uint16_t TST;
  volatile uint16_t CTRL2;
  volatile uint16_t UMOD;
  volatile uint16_t LMOD;
  volatile uint16_t UCOMP;
  volatile uint16_t LCOMP;
} ENC_Type;
# 8820 "mcusdk/MIMXRT1052.h"
typedef struct {
       uint8_t RESERVED_0[4];
  volatile uint32_t EIR;
  volatile uint32_t EIMR;
       uint8_t RESERVED_1[4];
  volatile uint32_t RDAR;
  volatile uint32_t TDAR;
       uint8_t RESERVED_2[12];
  volatile uint32_t ECR;
       uint8_t RESERVED_3[24];
  volatile uint32_t MMFR;
  volatile uint32_t MSCR;
       uint8_t RESERVED_4[28];
  volatile uint32_t MIBC;
       uint8_t RESERVED_5[28];
  volatile uint32_t RCR;
       uint8_t RESERVED_6[60];
  volatile uint32_t TCR;
       uint8_t RESERVED_7[28];
  volatile uint32_t PALR;
  volatile uint32_t PAUR;
  volatile uint32_t OPD;
  volatile uint32_t TXIC;
       uint8_t RESERVED_8[12];
  volatile uint32_t RXIC;
       uint8_t RESERVED_9[20];
  volatile uint32_t IAUR;
  volatile uint32_t IALR;
  volatile uint32_t GAUR;
  volatile uint32_t GALR;
       uint8_t RESERVED_10[28];
  volatile uint32_t TFWR;
       uint8_t RESERVED_11[56];
  volatile uint32_t RDSR;
  volatile uint32_t TDSR;
  volatile uint32_t MRBR;
       uint8_t RESERVED_12[4];
  volatile uint32_t RSFL;
  volatile uint32_t RSEM;
  volatile uint32_t RAEM;
  volatile uint32_t RAFL;
  volatile uint32_t TSEM;
  volatile uint32_t TAEM;
  volatile uint32_t TAFL;
  volatile uint32_t TIPG;
  volatile uint32_t FTRL;
       uint8_t RESERVED_13[12];
  volatile uint32_t TACC;
  volatile uint32_t RACC;
       uint8_t RESERVED_14[56];
       uint32_t RMON_T_DROP;
  volatile const uint32_t RMON_T_PACKETS;
  volatile const uint32_t RMON_T_BC_PKT;
  volatile const uint32_t RMON_T_MC_PKT;
  volatile const uint32_t RMON_T_CRC_ALIGN;
  volatile const uint32_t RMON_T_UNDERSIZE;
  volatile const uint32_t RMON_T_OVERSIZE;
  volatile const uint32_t RMON_T_FRAG;
  volatile const uint32_t RMON_T_JAB;
  volatile const uint32_t RMON_T_COL;
  volatile const uint32_t RMON_T_P64;
  volatile const uint32_t RMON_T_P65TO127;
  volatile const uint32_t RMON_T_P128TO255;
  volatile const uint32_t RMON_T_P256TO511;
  volatile const uint32_t RMON_T_P512TO1023;
  volatile const uint32_t RMON_T_P1024TO2047;
  volatile const uint32_t RMON_T_P_GTE2048;
  volatile const uint32_t RMON_T_OCTETS;
       uint32_t IEEE_T_DROP;
  volatile const uint32_t IEEE_T_FRAME_OK;
  volatile const uint32_t IEEE_T_1COL;
  volatile const uint32_t IEEE_T_MCOL;
  volatile const uint32_t IEEE_T_DEF;
  volatile const uint32_t IEEE_T_LCOL;
  volatile const uint32_t IEEE_T_EXCOL;
  volatile const uint32_t IEEE_T_MACERR;
  volatile const uint32_t IEEE_T_CSERR;
  volatile const uint32_t IEEE_T_SQE;
  volatile const uint32_t IEEE_T_FDXFC;
  volatile const uint32_t IEEE_T_OCTETS_OK;
       uint8_t RESERVED_15[12];
  volatile const uint32_t RMON_R_PACKETS;
  volatile const uint32_t RMON_R_BC_PKT;
  volatile const uint32_t RMON_R_MC_PKT;
  volatile const uint32_t RMON_R_CRC_ALIGN;
  volatile const uint32_t RMON_R_UNDERSIZE;
  volatile const uint32_t RMON_R_OVERSIZE;
  volatile const uint32_t RMON_R_FRAG;
  volatile const uint32_t RMON_R_JAB;
       uint32_t RMON_R_RESVD_0;
  volatile const uint32_t RMON_R_P64;
  volatile const uint32_t RMON_R_P65TO127;
  volatile const uint32_t RMON_R_P128TO255;
  volatile const uint32_t RMON_R_P256TO511;
  volatile const uint32_t RMON_R_P512TO1023;
  volatile const uint32_t RMON_R_P1024TO2047;
  volatile const uint32_t RMON_R_P_GTE2048;
  volatile const uint32_t RMON_R_OCTETS;
  volatile const uint32_t IEEE_R_DROP;
  volatile const uint32_t IEEE_R_FRAME_OK;
  volatile const uint32_t IEEE_R_CRC;
  volatile const uint32_t IEEE_R_ALIGN;
  volatile const uint32_t IEEE_R_MACERR;
  volatile const uint32_t IEEE_R_FDXFC;
  volatile const uint32_t IEEE_R_OCTETS_OK;
       uint8_t RESERVED_16[284];
  volatile uint32_t ATCR;
  volatile uint32_t ATVR;
  volatile uint32_t ATOFF;
  volatile uint32_t ATPER;
  volatile uint32_t ATCOR;
  volatile uint32_t ATINC;
  volatile const uint32_t ATSTMP;
       uint8_t RESERVED_17[488];
  volatile uint32_t TGSR;
  struct {
    volatile uint32_t TCSR;
    volatile uint32_t TCCR;
  } CHANNEL[4];
} ENET_Type;
# 9758 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint8_t CTRL;
  volatile uint8_t SERV;
  volatile uint8_t CMPL;
  volatile uint8_t CMPH;
  volatile uint8_t CLKCTRL;
  volatile uint8_t CLKPRESCALER;
} EWM_Type;
# 9848 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
  volatile uint32_t CTRL;
  volatile const uint32_t PIN;
  volatile uint32_t SHIFTSTAT;
  volatile uint32_t SHIFTERR;
  volatile uint32_t TIMSTAT;
       uint8_t RESERVED_0[4];
  volatile uint32_t SHIFTSIEN;
  volatile uint32_t SHIFTEIEN;
  volatile uint32_t TIMIEN;
       uint8_t RESERVED_1[4];
  volatile uint32_t SHIFTSDEN;
       uint8_t RESERVED_2[12];
  volatile uint32_t SHIFTSTATE;
       uint8_t RESERVED_3[60];
  volatile uint32_t SHIFTCTL[4];
       uint8_t RESERVED_4[112];
  volatile uint32_t SHIFTCFG[4];
       uint8_t RESERVED_5[240];
  volatile uint32_t SHIFTBUF[4];
       uint8_t RESERVED_6[112];
  volatile uint32_t SHIFTBUFBIS[4];
       uint8_t RESERVED_7[112];
  volatile uint32_t SHIFTBUFBYS[4];
       uint8_t RESERVED_8[112];
  volatile uint32_t SHIFTBUFBBS[4];
       uint8_t RESERVED_9[112];
  volatile uint32_t TIMCTL[4];
       uint8_t RESERVED_10[112];
  volatile uint32_t TIMCFG[4];
       uint8_t RESERVED_11[112];
  volatile uint32_t TIMCMP[4];
       uint8_t RESERVED_12[368];
  volatile uint32_t SHIFTBUFNBS[4];
       uint8_t RESERVED_13[112];
  volatile uint32_t SHIFTBUFHWS[4];
       uint8_t RESERVED_14[112];
  volatile uint32_t SHIFTBUFNIS[4];
} FLEXIO_Type;
# 10179 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t TCM_CTRL;
  volatile uint32_t OCRAM_MAGIC_ADDR;
  volatile uint32_t DTCM_MAGIC_ADDR;
  volatile uint32_t ITCM_MAGIC_ADDR;
  volatile uint32_t INT_STATUS;
  volatile uint32_t INT_STAT_EN;
  volatile uint32_t INT_SIG_EN;
} FLEXRAM_Type;
# 10347 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t MCR0;
  volatile uint32_t MCR1;
  volatile uint32_t MCR2;
  volatile uint32_t AHBCR;
  volatile uint32_t INTEN;
  volatile uint32_t INTR;
  volatile uint32_t LUTKEY;
  volatile uint32_t LUTCR;
  volatile uint32_t AHBRXBUFCR0[4];
       uint8_t RESERVED_0[48];
  volatile uint32_t FLSHCR0[4];
  volatile uint32_t FLSHCR1[4];
  volatile uint32_t FLSHCR2[4];
       uint8_t RESERVED_1[4];
  volatile uint32_t FLSHCR4;
       uint8_t RESERVED_2[8];
  volatile uint32_t IPCR0;
  volatile uint32_t IPCR1;
       uint8_t RESERVED_3[8];
  volatile uint32_t IPCMD;
       uint8_t RESERVED_4[4];
  volatile uint32_t IPRXFCR;
  volatile uint32_t IPTXFCR;
  volatile uint32_t DLLCR[2];
       uint8_t RESERVED_5[24];
  volatile const uint32_t STS0;
  volatile const uint32_t STS1;
  volatile const uint32_t STS2;
  volatile const uint32_t AHBSPNDSTS;
  volatile const uint32_t IPRXFSTS;
  volatile const uint32_t IPTXFSTS;
       uint8_t RESERVED_6[8];
  volatile const uint32_t RFDR[32];
  volatile uint32_t TFDR[32];
  volatile uint32_t LUT[64];
} FLEXSPI_Type;
# 10861 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t CNTR;
       uint8_t RESERVED_0[4];
  volatile uint32_t IMR[4];
  volatile const uint32_t ISR[4];
       uint8_t RESERVED_1[12];
  volatile uint32_t IMR5;
  volatile const uint32_t ISR5;
} GPC_Type;
# 10968 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t DR;
  volatile uint32_t GDIR;
  volatile const uint32_t PSR;
  volatile uint32_t ICR1;
  volatile uint32_t ICR2;
  volatile uint32_t IMR;
  volatile uint32_t ISR;
  volatile uint32_t EDGE_SEL;
} GPIO_Type;
# 11168 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t CR;
  volatile uint32_t PR;
  volatile uint32_t SR;
  volatile uint32_t IR;
  volatile uint32_t OCR[3];
  volatile const uint32_t ICR[2];
  volatile const uint32_t CNT;
} GPT_Type;
# 11349 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
  volatile uint32_t TCSR;
  volatile uint32_t TCR1;
  volatile uint32_t TCR2;
  volatile uint32_t TCR3;
  volatile uint32_t TCR4;
  volatile uint32_t TCR5;
  volatile uint32_t TDR[4];
       uint8_t RESERVED_0[16];
  volatile const uint32_t TFR[4];
       uint8_t RESERVED_1[16];
  volatile uint32_t TMR;
       uint8_t RESERVED_2[36];
  volatile uint32_t RCSR;
  volatile uint32_t RCR1;
  volatile uint32_t RCR2;
  volatile uint32_t RCR3;
  volatile uint32_t RCR4;
  volatile uint32_t RCR5;
  volatile const uint32_t RDR[4];
       uint8_t RESERVED_3[16];
  volatile const uint32_t RFR[4];
       uint8_t RESERVED_4[16];
  volatile uint32_t RMR;
} I2S_Type;
# 11783 "mcusdk/MIMXRT1052.h"
typedef struct {
       uint8_t RESERVED_0[20];
  volatile uint32_t SW_MUX_CTL_PAD[124];
  volatile uint32_t SW_PAD_CTL_PAD[124];
  volatile uint32_t SELECT_INPUT[154];
} IOMUXC_Type;
# 11878 "mcusdk/MIMXRT1052.h"
typedef struct {
       uint32_t GPR0;
  volatile uint32_t GPR1;
  volatile uint32_t GPR2;
  volatile uint32_t GPR3;
  volatile uint32_t GPR4;
  volatile uint32_t GPR5;
  volatile uint32_t GPR6;
  volatile uint32_t GPR7;
  volatile uint32_t GPR8;
       uint32_t GPR9;
  volatile uint32_t GPR10;
  volatile uint32_t GPR11;
  volatile uint32_t GPR12;
  volatile uint32_t GPR13;
  volatile uint32_t GPR14;
       uint32_t GPR15;
  volatile uint32_t GPR16;
  volatile uint32_t GPR17;
  volatile uint32_t GPR18;
  volatile uint32_t GPR19;
  volatile uint32_t GPR20;
  volatile uint32_t GPR21;
  volatile uint32_t GPR22;
  volatile uint32_t GPR23;
  volatile uint32_t GPR24;
  volatile uint32_t GPR25;
} IOMUXC_GPR_Type;
# 12632 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t SW_MUX_CTL_PAD_WAKEUP;
  volatile uint32_t SW_MUX_CTL_PAD_PMIC_ON_REQ;
  volatile uint32_t SW_MUX_CTL_PAD_PMIC_STBY_REQ;
  volatile uint32_t SW_PAD_CTL_PAD_TEST_MODE;
  volatile uint32_t SW_PAD_CTL_PAD_POR_B;
  volatile uint32_t SW_PAD_CTL_PAD_ONOFF;
  volatile uint32_t SW_PAD_CTL_PAD_WAKEUP;
  volatile uint32_t SW_PAD_CTL_PAD_PMIC_ON_REQ;
  volatile uint32_t SW_PAD_CTL_PAD_PMIC_STBY_REQ;
} IOMUXC_SNVS_Type;
# 12864 "mcusdk/MIMXRT1052.h"
typedef struct {
       uint32_t GPR0;
       uint32_t GPR1;
       uint32_t GPR2;
  volatile uint32_t GPR3;
} IOMUXC_SNVS_GPR_Type;
# 12934 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint16_t KPCR;
  volatile uint16_t KPSR;
  volatile uint16_t KDDR;
  volatile uint16_t KPDR;
} KPP_Type;
# 13027 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t CTRL;
  volatile uint32_t CTRL_SET;
  volatile uint32_t CTRL_CLR;
  volatile uint32_t CTRL_TOG;
  volatile uint32_t CTRL1;
  volatile uint32_t CTRL1_SET;
  volatile uint32_t CTRL1_CLR;
  volatile uint32_t CTRL1_TOG;
  volatile uint32_t CTRL2;
  volatile uint32_t CTRL2_SET;
  volatile uint32_t CTRL2_CLR;
  volatile uint32_t CTRL2_TOG;
  volatile uint32_t TRANSFER_COUNT;
       uint8_t RESERVED_0[12];
  volatile uint32_t CUR_BUF;
       uint8_t RESERVED_1[12];
  volatile uint32_t NEXT_BUF;
       uint8_t RESERVED_2[28];
  volatile uint32_t VDCTRL0;
  volatile uint32_t VDCTRL0_SET;
  volatile uint32_t VDCTRL0_CLR;
  volatile uint32_t VDCTRL0_TOG;
  volatile uint32_t VDCTRL1;
       uint8_t RESERVED_3[12];
  volatile uint32_t VDCTRL2;
       uint8_t RESERVED_4[12];
  volatile uint32_t VDCTRL3;
       uint8_t RESERVED_5[12];
  volatile uint32_t VDCTRL4;
       uint8_t RESERVED_6[220];
  volatile uint32_t BM_ERROR_STAT;
       uint8_t RESERVED_7[12];
  volatile uint32_t CRC_STAT;
       uint8_t RESERVED_8[12];
  volatile const uint32_t STAT;
       uint8_t RESERVED_9[76];
  volatile uint32_t THRES;
       uint8_t RESERVED_10[380];
  volatile uint32_t PIGEONCTRL0;
  volatile uint32_t PIGEONCTRL0_SET;
  volatile uint32_t PIGEONCTRL0_CLR;
  volatile uint32_t PIGEONCTRL0_TOG;
  volatile uint32_t PIGEONCTRL1;
  volatile uint32_t PIGEONCTRL1_SET;
  volatile uint32_t PIGEONCTRL1_CLR;
  volatile uint32_t PIGEONCTRL1_TOG;
  volatile uint32_t PIGEONCTRL2;
  volatile uint32_t PIGEONCTRL2_SET;
  volatile uint32_t PIGEONCTRL2_CLR;
  volatile uint32_t PIGEONCTRL2_TOG;
       uint8_t RESERVED_11[1104];
  struct {
    volatile uint32_t PIGEON_0;
         uint8_t RESERVED_0[12];
    volatile uint32_t PIGEON_1;
         uint8_t RESERVED_1[12];
    volatile uint32_t PIGEON_2;
         uint8_t RESERVED_2[28];
  } PIGEON[12];
  volatile uint32_t LUT_CTRL;
       uint8_t RESERVED_12[12];
  volatile uint32_t LUT0_ADDR;
       uint8_t RESERVED_13[12];
  volatile uint32_t LUT0_DATA;
       uint8_t RESERVED_14[12];
  volatile uint32_t LUT1_ADDR;
       uint8_t RESERVED_15[12];
  volatile uint32_t LUT1_DATA;
} LCDIF_Type;
# 14128 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
       uint8_t RESERVED_0[8];
  volatile uint32_t MCR;
  volatile uint32_t MSR;
  volatile uint32_t MIER;
  volatile uint32_t MDER;
  volatile uint32_t MCFGR0;
  volatile uint32_t MCFGR1;
  volatile uint32_t MCFGR2;
  volatile uint32_t MCFGR3;
       uint8_t RESERVED_1[16];
  volatile uint32_t MDMR;
       uint8_t RESERVED_2[4];
  volatile uint32_t MCCR0;
       uint8_t RESERVED_3[4];
  volatile uint32_t MCCR1;
       uint8_t RESERVED_4[4];
  volatile uint32_t MFCR;
  volatile const uint32_t MFSR;
  volatile uint32_t MTDR;
       uint8_t RESERVED_5[12];
  volatile const uint32_t MRDR;
       uint8_t RESERVED_6[156];
  volatile uint32_t SCR;
  volatile uint32_t SSR;
  volatile uint32_t SIER;
  volatile uint32_t SDER;
       uint8_t RESERVED_7[4];
  volatile uint32_t SCFGR1;
  volatile uint32_t SCFGR2;
       uint8_t RESERVED_8[20];
  volatile uint32_t SAMR;
       uint8_t RESERVED_9[12];
  volatile const uint32_t SASR;
  volatile uint32_t STAR;
       uint8_t RESERVED_10[8];
  volatile uint32_t STDR;
       uint8_t RESERVED_11[12];
  volatile const uint32_t SRDR;
} LPI2C_Type;
# 14656 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
       uint8_t RESERVED_0[8];
  volatile uint32_t CR;
  volatile uint32_t SR;
  volatile uint32_t IER;
  volatile uint32_t DER;
  volatile uint32_t CFGR0;
  volatile uint32_t CFGR1;
       uint8_t RESERVED_1[8];
  volatile uint32_t DMR0;
  volatile uint32_t DMR1;
       uint8_t RESERVED_2[8];
  volatile uint32_t CCR;
       uint8_t RESERVED_3[20];
  volatile uint32_t FCR;
  volatile const uint32_t FSR;
  volatile uint32_t TCR;
  volatile uint32_t TDR;
       uint8_t RESERVED_4[8];
  volatile const uint32_t RSR;
  volatile const uint32_t RDR;
} LPSPI_Type;
# 14982 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
  volatile uint32_t GLOBAL;
  volatile uint32_t PINCFG;
  volatile uint32_t BAUD;
  volatile uint32_t STAT;
  volatile uint32_t CTRL;
  volatile uint32_t DATA;
  volatile uint32_t MATCH;
  volatile uint32_t MODIR;
  volatile uint32_t FIFO;
  volatile uint32_t WATER;
} LPUART_Type;
# 15418 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t CTRL;
  volatile uint32_t CTRL_SET;
  volatile uint32_t CTRL_CLR;
  volatile uint32_t CTRL_TOG;
  volatile uint32_t TIMING;
       uint8_t RESERVED_0[12];
  volatile uint32_t DATA;
       uint8_t RESERVED_1[12];
  volatile uint32_t READ_CTRL;
       uint8_t RESERVED_2[12];
  volatile uint32_t READ_FUSE_DATA;
       uint8_t RESERVED_3[12];
  volatile uint32_t SW_STICKY;
       uint8_t RESERVED_4[12];
  volatile uint32_t SCS;
  volatile uint32_t SCS_SET;
  volatile uint32_t SCS_CLR;
  volatile uint32_t SCS_TOG;
       uint8_t RESERVED_5[32];
  volatile const uint32_t VERSION;
       uint8_t RESERVED_6[108];
  volatile uint32_t TIMING2;
       uint8_t RESERVED_7[764];
  volatile uint32_t LOCK;
       uint8_t RESERVED_8[12];
  volatile uint32_t CFG0;
       uint8_t RESERVED_9[12];
  volatile uint32_t CFG1;
       uint8_t RESERVED_10[12];
  volatile uint32_t CFG2;
       uint8_t RESERVED_11[12];
  volatile uint32_t CFG3;
       uint8_t RESERVED_12[12];
  volatile uint32_t CFG4;
       uint8_t RESERVED_13[12];
  volatile uint32_t CFG5;
       uint8_t RESERVED_14[12];
  volatile uint32_t CFG6;
       uint8_t RESERVED_15[12];
  volatile uint32_t MEM0;
       uint8_t RESERVED_16[12];
  volatile uint32_t MEM1;
       uint8_t RESERVED_17[12];
  volatile uint32_t MEM2;
       uint8_t RESERVED_18[12];
  volatile uint32_t MEM3;
       uint8_t RESERVED_19[12];
  volatile uint32_t MEM4;
       uint8_t RESERVED_20[12];
  volatile uint32_t ANA0;
       uint8_t RESERVED_21[12];
  volatile uint32_t ANA1;
       uint8_t RESERVED_22[12];
  volatile uint32_t ANA2;
       uint8_t RESERVED_23[140];
  volatile uint32_t SRK0;
       uint8_t RESERVED_24[12];
  volatile uint32_t SRK1;
       uint8_t RESERVED_25[12];
  volatile uint32_t SRK2;
       uint8_t RESERVED_26[12];
  volatile uint32_t SRK3;
       uint8_t RESERVED_27[12];
  volatile uint32_t SRK4;
       uint8_t RESERVED_28[12];
  volatile uint32_t SRK5;
       uint8_t RESERVED_29[12];
  volatile uint32_t SRK6;
       uint8_t RESERVED_30[12];
  volatile uint32_t SRK7;
       uint8_t RESERVED_31[12];
  volatile uint32_t SJC_RESP0;
       uint8_t RESERVED_32[12];
  volatile uint32_t SJC_RESP1;
       uint8_t RESERVED_33[12];
  volatile uint32_t MAC0;
       uint8_t RESERVED_34[12];
  volatile uint32_t MAC1;
       uint8_t RESERVED_35[12];
  volatile uint32_t GP3;
       uint8_t RESERVED_36[28];
  volatile uint32_t GP1;
       uint8_t RESERVED_37[12];
  volatile uint32_t GP2;
       uint8_t RESERVED_38[12];
  volatile uint32_t SW_GP1;
       uint8_t RESERVED_39[12];
  volatile uint32_t SW_GP20;
       uint8_t RESERVED_40[12];
  volatile uint32_t SW_GP21;
       uint8_t RESERVED_41[12];
  volatile uint32_t SW_GP22;
       uint8_t RESERVED_42[12];
  volatile uint32_t SW_GP23;
       uint8_t RESERVED_43[12];
  volatile uint32_t MISC_CONF0;
       uint8_t RESERVED_44[12];
  volatile uint32_t MISC_CONF1;
       uint8_t RESERVED_45[12];
  volatile uint32_t SRK_REVOKE;
} OCOTP_Type;
# 15987 "mcusdk/MIMXRT1052.h"
typedef struct {
       uint8_t RESERVED_0[544];
  volatile uint32_t MEGA_CTRL;
  volatile uint32_t MEGA_PUPSCR;
  volatile uint32_t MEGA_PDNSCR;
  volatile uint32_t MEGA_SR;
       uint8_t RESERVED_1[112];
  volatile uint32_t CPU_CTRL;
  volatile uint32_t CPU_PUPSCR;
  volatile uint32_t CPU_PDNSCR;
  volatile uint32_t CPU_SR;
} PGC_Type;
# 16092 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t MCR;
       uint8_t RESERVED_0[220];
  volatile const uint32_t LTMR64H;
  volatile const uint32_t LTMR64L;
       uint8_t RESERVED_1[24];
  struct {
    volatile uint32_t LDVAL;
    volatile const uint32_t CVAL;
    volatile uint32_t TCTRL;
    volatile uint32_t TFLG;
  } CHANNEL[4];
} PIT_Type;
# 16204 "mcusdk/MIMXRT1052.h"
typedef struct {
       uint8_t RESERVED_0[272];
  volatile uint32_t REG_1P1;
  volatile uint32_t REG_1P1_SET;
  volatile uint32_t REG_1P1_CLR;
  volatile uint32_t REG_1P1_TOG;
  volatile uint32_t REG_3P0;
  volatile uint32_t REG_3P0_SET;
  volatile uint32_t REG_3P0_CLR;
  volatile uint32_t REG_3P0_TOG;
  volatile uint32_t REG_2P5;
  volatile uint32_t REG_2P5_SET;
  volatile uint32_t REG_2P5_CLR;
  volatile uint32_t REG_2P5_TOG;
  volatile uint32_t REG_CORE;
  volatile uint32_t REG_CORE_SET;
  volatile uint32_t REG_CORE_CLR;
  volatile uint32_t REG_CORE_TOG;
  volatile uint32_t MISC0;
  volatile uint32_t MISC0_SET;
  volatile uint32_t MISC0_CLR;
  volatile uint32_t MISC0_TOG;
  volatile uint32_t MISC1;
  volatile uint32_t MISC1_SET;
  volatile uint32_t MISC1_CLR;
  volatile uint32_t MISC1_TOG;
  volatile uint32_t MISC2;
  volatile uint32_t MISC2_SET;
  volatile uint32_t MISC2_CLR;
  volatile uint32_t MISC2_TOG;
} PMU_Type;
# 17148 "mcusdk/MIMXRT1052.h"
typedef struct {
  struct {
    volatile const uint16_t CNT;
    volatile uint16_t INIT;
    volatile uint16_t CTRL2;
    volatile uint16_t CTRL;
         uint8_t RESERVED_0[2];
    volatile uint16_t VAL0;
    volatile uint16_t FRACVAL1;
    volatile uint16_t VAL1;
    volatile uint16_t FRACVAL2;
    volatile uint16_t VAL2;
    volatile uint16_t FRACVAL3;
    volatile uint16_t VAL3;
    volatile uint16_t FRACVAL4;
    volatile uint16_t VAL4;
    volatile uint16_t FRACVAL5;
    volatile uint16_t VAL5;
    volatile uint16_t FRCTRL;
    volatile uint16_t OCTRL;
    volatile uint16_t STS;
    volatile uint16_t INTEN;
    volatile uint16_t DMAEN;
    volatile uint16_t TCTRL;
    volatile uint16_t DISMAP[2];
    volatile uint16_t DTCNT0;
    volatile uint16_t DTCNT1;
    volatile uint16_t CAPTCTRLA;
    volatile uint16_t CAPTCOMPA;
    volatile uint16_t CAPTCTRLB;
    volatile uint16_t CAPTCOMPB;
    volatile uint16_t CAPTCTRLX;
    volatile uint16_t CAPTCOMPX;
    volatile const uint16_t CVAL0;
    volatile const uint16_t CVAL0CYC;
    volatile const uint16_t CVAL1;
    volatile const uint16_t CVAL1CYC;
    volatile const uint16_t CVAL2;
    volatile const uint16_t CVAL2CYC;
    volatile const uint16_t CVAL3;
    volatile const uint16_t CVAL3CYC;
    volatile const uint16_t CVAL4;
    volatile const uint16_t CVAL4CYC;
    volatile const uint16_t CVAL5;
    volatile const uint16_t CVAL5CYC;
         uint8_t RESERVED_1[8];
  } SM[4];
  volatile uint16_t OUTEN;
  volatile uint16_t MASK;
  volatile uint16_t SWCOUT;
  volatile uint16_t DTSRCSEL;
  volatile uint16_t MCTRL;
  volatile uint16_t MCTRL2;
  volatile uint16_t FCTRL;
  volatile uint16_t FSTS;
  volatile uint16_t FFILT;
  volatile uint16_t FTST;
  volatile uint16_t FCTRL2;
} PWM_Type;
# 18026 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t CTRL;
  volatile uint32_t CTRL_SET;
  volatile uint32_t CTRL_CLR;
  volatile uint32_t CTRL_TOG;
  volatile uint32_t STAT;
  volatile uint32_t STAT_SET;
  volatile uint32_t STAT_CLR;
  volatile uint32_t STAT_TOG;
  volatile uint32_t OUT_CTRL;
  volatile uint32_t OUT_CTRL_SET;
  volatile uint32_t OUT_CTRL_CLR;
  volatile uint32_t OUT_CTRL_TOG;
  volatile uint32_t OUT_BUF;
       uint8_t RESERVED_0[12];
  volatile uint32_t OUT_BUF2;
       uint8_t RESERVED_1[12];
  volatile uint32_t OUT_PITCH;
       uint8_t RESERVED_2[12];
  volatile uint32_t OUT_LRC;
       uint8_t RESERVED_3[12];
  volatile uint32_t OUT_PS_ULC;
       uint8_t RESERVED_4[12];
  volatile uint32_t OUT_PS_LRC;
       uint8_t RESERVED_5[12];
  volatile uint32_t OUT_AS_ULC;
       uint8_t RESERVED_6[12];
  volatile uint32_t OUT_AS_LRC;
       uint8_t RESERVED_7[12];
  volatile uint32_t PS_CTRL;
  volatile uint32_t PS_CTRL_SET;
  volatile uint32_t PS_CTRL_CLR;
  volatile uint32_t PS_CTRL_TOG;
  volatile uint32_t PS_BUF;
       uint8_t RESERVED_8[12];
  volatile uint32_t PS_UBUF;
       uint8_t RESERVED_9[12];
  volatile uint32_t PS_VBUF;
       uint8_t RESERVED_10[12];
  volatile uint32_t PS_PITCH;
       uint8_t RESERVED_11[12];
  volatile uint32_t PS_BACKGROUND;
       uint8_t RESERVED_12[12];
  volatile uint32_t PS_SCALE;
       uint8_t RESERVED_13[12];
  volatile uint32_t PS_OFFSET;
       uint8_t RESERVED_14[12];
  volatile uint32_t PS_CLRKEYLOW;
       uint8_t RESERVED_15[12];
  volatile uint32_t PS_CLRKEYHIGH;
       uint8_t RESERVED_16[12];
  volatile uint32_t AS_CTRL;
       uint8_t RESERVED_17[12];
  volatile uint32_t AS_BUF;
       uint8_t RESERVED_18[12];
  volatile uint32_t AS_PITCH;
       uint8_t RESERVED_19[12];
  volatile uint32_t AS_CLRKEYLOW;
       uint8_t RESERVED_20[12];
  volatile uint32_t AS_CLRKEYHIGH;
       uint8_t RESERVED_21[12];
  volatile uint32_t CSC1_COEF0;
       uint8_t RESERVED_22[12];
  volatile uint32_t CSC1_COEF1;
       uint8_t RESERVED_23[12];
  volatile uint32_t CSC1_COEF2;
       uint8_t RESERVED_24[348];
  volatile uint32_t POWER;
       uint8_t RESERVED_25[220];
  volatile uint32_t NEXT;
       uint8_t RESERVED_26[60];
  volatile uint32_t PORTER_DUFF_CTRL;
} PXP_Type;
# 18938 "mcusdk/MIMXRT1052.h"
typedef struct {
       uint8_t RESERVED_0[212];
  volatile uint32_t ROMPATCHD[8];
  volatile uint32_t ROMPATCHCNTL;
       uint32_t ROMPATCHENH;
  volatile uint32_t ROMPATCHENL;
  volatile uint32_t ROMPATCHA[16];
       uint8_t RESERVED_1[200];
  volatile uint32_t ROMPATCHSR;
} ROMC_Type;
# 19029 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t CS;
  volatile uint32_t CNT;
  volatile uint32_t TOVAL;
  volatile uint32_t WIN;
} RTWDOG_Type;
# 19150 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t MCR;
  volatile uint32_t IOCR;
  volatile uint32_t BMCR0;
  volatile uint32_t BMCR1;
  volatile uint32_t BR[9];
       uint8_t RESERVED_0[4];
  volatile uint32_t INTEN;
  volatile uint32_t INTR;
  volatile uint32_t SDRAMCR0;
  volatile uint32_t SDRAMCR1;
  volatile uint32_t SDRAMCR2;
  volatile uint32_t SDRAMCR3;
  volatile uint32_t NANDCR0;
  volatile uint32_t NANDCR1;
  volatile uint32_t NANDCR2;
  volatile uint32_t NANDCR3;
  volatile uint32_t NORCR0;
  volatile uint32_t NORCR1;
  volatile uint32_t NORCR2;
       uint32_t NORCR3;
  volatile uint32_t SRAMCR0;
  volatile uint32_t SRAMCR1;
  volatile uint32_t SRAMCR2;
       uint32_t SRAMCR3;
  volatile uint32_t DBICR0;
  volatile uint32_t DBICR1;
       uint8_t RESERVED_1[8];
  volatile uint32_t IPCR0;
  volatile uint32_t IPCR1;
  volatile uint32_t IPCR2;
  volatile uint32_t IPCMD;
  volatile uint32_t IPTXDAT;
       uint8_t RESERVED_2[12];
  volatile const uint32_t IPRXDAT;
       uint8_t RESERVED_3[12];
  volatile const uint32_t STS0;
       uint32_t STS1;
  volatile const uint32_t STS2;
       uint32_t STS3;
       uint32_t STS4;
       uint32_t STS5;
       uint32_t STS6;
       uint32_t STS7;
       uint32_t STS8;
       uint32_t STS9;
       uint32_t STS10;
       uint32_t STS11;
  volatile const uint32_t STS12;
       uint32_t STS13;
       uint32_t STS14;
       uint32_t STS15;
} SEMC_Type;
# 19739 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t HPLR;
  volatile uint32_t HPCOMR;
  volatile uint32_t HPCR;
  volatile uint32_t HPSICR;
  volatile uint32_t HPSVCR;
  volatile uint32_t HPSR;
  volatile uint32_t HPSVSR;
  volatile uint32_t HPHACIVR;
  volatile const uint32_t HPHACR;
  volatile uint32_t HPRTCMR;
  volatile uint32_t HPRTCLR;
  volatile uint32_t HPTAMR;
  volatile uint32_t HPTALR;
  volatile uint32_t LPLR;
  volatile uint32_t LPCR;
  volatile uint32_t LPMKCR;
  volatile uint32_t LPSVCR;
       uint8_t RESERVED_0[4];
  volatile uint32_t LPTDCR;
  volatile uint32_t LPSR;
  volatile uint32_t LPSRTCMR;
  volatile uint32_t LPSRTCLR;
  volatile uint32_t LPTAR;
  volatile const uint32_t LPSMCMR;
  volatile const uint32_t LPSMCLR;
  volatile uint32_t LPPGDR;
  volatile uint32_t LPGPR0_LEGACY_ALIAS;
  volatile uint32_t LPZMKR[8];
       uint8_t RESERVED_1[4];
  volatile uint32_t LPGPR_ALIAS[4];
       uint8_t RESERVED_2[96];
  volatile uint32_t LPGPR[8];
       uint8_t RESERVED_3[2776];
  volatile const uint32_t HPVIDR1;
  volatile const uint32_t HPVIDR2;
} SNVS_Type;
# 20345 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t SCR;
  volatile uint32_t SRCD;
  volatile uint32_t SRPC;
  volatile uint32_t SIE;
  union {
    volatile uint32_t SIC;
    volatile const uint32_t SIS;
  };
  volatile const uint32_t SRL;
  volatile const uint32_t SRR;
  volatile const uint32_t SRCSH;
  volatile const uint32_t SRCSL;
  volatile const uint32_t SRU;
  volatile const uint32_t SRQ;
  volatile uint32_t STL;
  volatile uint32_t STR;
  volatile uint32_t STCSCH;
  volatile uint32_t STCSCL;
       uint8_t RESERVED_0[8];
  volatile const uint32_t SRFM;
       uint8_t RESERVED_1[8];
  volatile uint32_t STC;
} SPDIF_Type;
# 20700 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t SCR;
  volatile const uint32_t SBMR1;
  volatile uint32_t SRSR;
       uint8_t RESERVED_0[16];
  volatile const uint32_t SBMR2;
  volatile uint32_t GPR[10];
} SRC_Type;
# 20865 "mcusdk/MIMXRT1052.h"
typedef struct {
       uint8_t RESERVED_0[384];
  volatile uint32_t TEMPSENSE0;
  volatile uint32_t TEMPSENSE0_SET;
  volatile uint32_t TEMPSENSE0_CLR;
  volatile uint32_t TEMPSENSE0_TOG;
  volatile uint32_t TEMPSENSE1;
  volatile uint32_t TEMPSENSE1_SET;
  volatile uint32_t TEMPSENSE1_CLR;
  volatile uint32_t TEMPSENSE1_TOG;
       uint8_t RESERVED_1[240];
  volatile uint32_t TEMPSENSE2;
  volatile uint32_t TEMPSENSE2_SET;
  volatile uint32_t TEMPSENSE2_CLR;
  volatile uint32_t TEMPSENSE2_TOG;
} TEMPMON_Type;
# 21042 "mcusdk/MIMXRT1052.h"
typedef struct {
  struct {
    volatile uint16_t COMP1;
    volatile uint16_t COMP2;
    volatile uint16_t CAPT;
    volatile uint16_t LOAD;
    volatile uint16_t HOLD;
    volatile uint16_t CNTR;
    volatile uint16_t CTRL;
    volatile uint16_t SCTRL;
    volatile uint16_t CMPLD1;
    volatile uint16_t CMPLD2;
    volatile uint16_t CSCTRL;
    volatile uint16_t FILT;
    volatile uint16_t DMA;
         uint8_t RESERVED_0[4];
    volatile uint16_t ENBL;
  } CHANNEL[4];
} TMR_Type;
# 21333 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t MCTL;
  volatile uint32_t SCMISC;
  volatile uint32_t PKRRNG;
  union {
    volatile uint32_t PKRMAX;
    volatile const uint32_t PKRSQ;
  };
  volatile uint32_t SDCTL;
  union {
    volatile uint32_t SBLIM;
    volatile const uint32_t TOTSAM;
  };
  volatile uint32_t FRQMIN;
  union {
    volatile const uint32_t FRQCNT;
    volatile uint32_t FRQMAX;
  };
  union {
    volatile const uint32_t SCMC;
    volatile uint32_t SCML;
  };
  union {
    volatile const uint32_t SCR1C;
    volatile uint32_t SCR1L;
  };
  union {
    volatile const uint32_t SCR2C;
    volatile uint32_t SCR2L;
  };
  union {
    volatile const uint32_t SCR3C;
    volatile uint32_t SCR3L;
  };
  union {
    volatile const uint32_t SCR4C;
    volatile uint32_t SCR4L;
  };
  union {
    volatile const uint32_t SCR5C;
    volatile uint32_t SCR5L;
  };
  union {
    volatile const uint32_t SCR6PC;
    volatile uint32_t SCR6PL;
  };
  volatile const uint32_t STATUS;
  volatile const uint32_t ENT[16];
  volatile const uint32_t PKRCNT10;
  volatile const uint32_t PKRCNT32;
  volatile const uint32_t PKRCNT54;
  volatile const uint32_t PKRCNT76;
  volatile const uint32_t PKRCNT98;
  volatile const uint32_t PKRCNTBA;
  volatile const uint32_t PKRCNTDC;
  volatile const uint32_t PKRCNTFE;
  volatile uint32_t SEC_CFG;
  volatile uint32_t INT_CTRL;
  volatile uint32_t INT_MASK;
  volatile const uint32_t INT_STATUS;
       uint8_t RESERVED_0[64];
  volatile const uint32_t VID1;
  volatile const uint32_t VID2;
} TRNG_Type;
# 21846 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t BASIC_SETTING;
       uint8_t RESERVED_0[12];
  volatile uint32_t PRE_CHARGE_TIME;
       uint8_t RESERVED_1[12];
  volatile uint32_t FLOW_CONTROL;
       uint8_t RESERVED_2[12];
  volatile const uint32_t MEASEURE_VALUE;
       uint8_t RESERVED_3[12];
  volatile uint32_t INT_EN;
       uint8_t RESERVED_4[12];
  volatile uint32_t INT_SIG_EN;
       uint8_t RESERVED_5[12];
  volatile uint32_t INT_STATUS;
       uint8_t RESERVED_6[12];
  volatile uint32_t DEBUG_MODE;
       uint8_t RESERVED_7[12];
  volatile uint32_t DEBUG_MODE2;
} TSC_Type;
# 22084 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile const uint32_t ID;
  volatile const uint32_t HWGENERAL;
  volatile const uint32_t HWHOST;
  volatile const uint32_t HWDEVICE;
  volatile const uint32_t HWTXBUF;
  volatile const uint32_t HWRXBUF;
       uint8_t RESERVED_0[104];
  volatile uint32_t GPTIMER0LD;
  volatile uint32_t GPTIMER0CTRL;
  volatile uint32_t GPTIMER1LD;
  volatile uint32_t GPTIMER1CTRL;
  volatile uint32_t SBUSCFG;
       uint8_t RESERVED_1[108];
  volatile const uint8_t CAPLENGTH;
       uint8_t RESERVED_2[1];
  volatile const uint16_t HCIVERSION;
  volatile const uint32_t HCSPARAMS;
  volatile const uint32_t HCCPARAMS;
       uint8_t RESERVED_3[20];
  volatile const uint16_t DCIVERSION;
       uint8_t RESERVED_4[2];
  volatile const uint32_t DCCPARAMS;
       uint8_t RESERVED_5[24];
  volatile uint32_t USBCMD;
  volatile uint32_t USBSTS;
  volatile uint32_t USBINTR;
  volatile uint32_t FRINDEX;
       uint8_t RESERVED_6[4];
  union {
    volatile uint32_t DEVICEADDR;
    volatile uint32_t PERIODICLISTBASE;
  };
  union {
    volatile uint32_t ASYNCLISTADDR;
    volatile uint32_t ENDPTLISTADDR;
  };
       uint8_t RESERVED_7[4];
  volatile uint32_t BURSTSIZE;
  volatile uint32_t TXFILLTUNING;
       uint8_t RESERVED_8[16];
  volatile uint32_t ENDPTNAK;
  volatile uint32_t ENDPTNAKEN;
  volatile const uint32_t CONFIGFLAG;
  volatile uint32_t PORTSC1;
       uint8_t RESERVED_9[28];
  volatile uint32_t OTGSC;
  volatile uint32_t USBMODE;
  volatile uint32_t ENDPTSETUPSTAT;
  volatile uint32_t ENDPTPRIME;
  volatile uint32_t ENDPTFLUSH;
  volatile const uint32_t ENDPTSTAT;
  volatile uint32_t ENDPTCOMPLETE;
  volatile uint32_t ENDPTCTRL0;
  volatile uint32_t ENDPTCTRL[7];
} USB_Type;
# 23396 "mcusdk/MIMXRT1052.h"
typedef struct {
       uint8_t RESERVED_0[2048];
  volatile uint32_t USB_OTGn_CTRL;
       uint8_t RESERVED_1[20];
  volatile uint32_t USB_OTGn_PHY_CTRL_0;
} USBNC_Type;
# 23484 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t PWD;
  volatile uint32_t PWD_SET;
  volatile uint32_t PWD_CLR;
  volatile uint32_t PWD_TOG;
  volatile uint32_t TX;
  volatile uint32_t TX_SET;
  volatile uint32_t TX_CLR;
  volatile uint32_t TX_TOG;
  volatile uint32_t RX;
  volatile uint32_t RX_SET;
  volatile uint32_t RX_CLR;
  volatile uint32_t RX_TOG;
  volatile uint32_t CTRL;
  volatile uint32_t CTRL_SET;
  volatile uint32_t CTRL_CLR;
  volatile uint32_t CTRL_TOG;
  volatile uint32_t STATUS;
       uint8_t RESERVED_0[12];
  volatile uint32_t DEBUGr;
  volatile uint32_t DEBUG_SET;
  volatile uint32_t DEBUG_CLR;
  volatile uint32_t DEBUG_TOG;
  volatile const uint32_t DEBUG0_STATUS;
       uint8_t RESERVED_1[12];
  volatile uint32_t DEBUG1;
  volatile uint32_t DEBUG1_SET;
  volatile uint32_t DEBUG1_CLR;
  volatile uint32_t DEBUG1_TOG;
  volatile const uint32_t VERSION;
} USBPHY_Type;
# 24545 "mcusdk/MIMXRT1052.h"
typedef struct {
       uint8_t RESERVED_0[416];
  struct {
    volatile uint32_t VBUS_DETECT;
    volatile uint32_t VBUS_DETECT_SET;
    volatile uint32_t VBUS_DETECT_CLR;
    volatile uint32_t VBUS_DETECT_TOG;
    volatile uint32_t CHRG_DETECT;
    volatile uint32_t CHRG_DETECT_SET;
    volatile uint32_t CHRG_DETECT_CLR;
    volatile uint32_t CHRG_DETECT_TOG;
    volatile const uint32_t VBUS_DETECT_STAT;
         uint8_t RESERVED_0[12];
    volatile const uint32_t CHRG_DETECT_STAT;
         uint8_t RESERVED_1[28];
    volatile uint32_t MISC;
    volatile uint32_t MISC_SET;
    volatile uint32_t MISC_CLR;
    volatile uint32_t MISC_TOG;
  } INSTANCE[2];
  volatile const uint32_t DIGPROG;
} USB_ANALOG_Type;
# 24833 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint32_t DS_ADDR;
  volatile uint32_t BLK_ATT;
  volatile uint32_t CMD_ARG;
  volatile uint32_t CMD_XFR_TYP;
  volatile const uint32_t CMD_RSP0;
  volatile const uint32_t CMD_RSP1;
  volatile const uint32_t CMD_RSP2;
  volatile const uint32_t CMD_RSP3;
  volatile uint32_t DATA_BUFF_ACC_PORT;
  volatile const uint32_t PRES_STATE;
  volatile uint32_t PROT_CTRL;
  volatile uint32_t SYS_CTRL;
  volatile uint32_t INT_STATUS;
  volatile uint32_t INT_STATUS_EN;
  volatile uint32_t INT_SIGNAL_EN;
  volatile uint32_t AUTOCMD12_ERR_STATUS;
  volatile uint32_t HOST_CTRL_CAP;
  volatile uint32_t WTMK_LVL;
  volatile uint32_t MIX_CTRL;
       uint8_t RESERVED_0[4];
  volatile uint32_t FORCE_EVENT;
  volatile const uint32_t ADMA_ERR_STATUS;
  volatile uint32_t ADMA_SYS_ADDR;
       uint8_t RESERVED_1[4];
  volatile uint32_t DLL_CTRL;
  volatile const uint32_t DLL_STATUS;
  volatile uint32_t CLK_TUNE_CTRL_STATUS;
       uint8_t RESERVED_2[84];
  volatile uint32_t VEND_SPEC;
  volatile uint32_t MMC_BOOT;
  volatile uint32_t VEND_SPEC2;
  volatile uint32_t TUNING_CTRL;
} USDHC_Type;
# 25659 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint16_t WCR;
  volatile uint16_t WSR;
  volatile const uint16_t WRSR;
  volatile uint16_t WICR;
  volatile uint16_t WMCR;
} WDOG_Type;
# 25774 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint16_t SEL0;
  volatile uint16_t SEL1;
  volatile uint16_t SEL2;
  volatile uint16_t SEL3;
  volatile uint16_t SEL4;
  volatile uint16_t SEL5;
  volatile uint16_t SEL6;
  volatile uint16_t SEL7;
  volatile uint16_t SEL8;
  volatile uint16_t SEL9;
  volatile uint16_t SEL10;
  volatile uint16_t SEL11;
  volatile uint16_t SEL12;
  volatile uint16_t SEL13;
  volatile uint16_t SEL14;
  volatile uint16_t SEL15;
  volatile uint16_t SEL16;
  volatile uint16_t SEL17;
  volatile uint16_t SEL18;
  volatile uint16_t SEL19;
  volatile uint16_t SEL20;
  volatile uint16_t SEL21;
  volatile uint16_t SEL22;
  volatile uint16_t SEL23;
  volatile uint16_t SEL24;
  volatile uint16_t SEL25;
  volatile uint16_t SEL26;
  volatile uint16_t SEL27;
  volatile uint16_t SEL28;
  volatile uint16_t SEL29;
  volatile uint16_t SEL30;
  volatile uint16_t SEL31;
  volatile uint16_t SEL32;
  volatile uint16_t SEL33;
  volatile uint16_t SEL34;
  volatile uint16_t SEL35;
  volatile uint16_t SEL36;
  volatile uint16_t SEL37;
  volatile uint16_t SEL38;
  volatile uint16_t SEL39;
  volatile uint16_t SEL40;
  volatile uint16_t SEL41;
  volatile uint16_t SEL42;
  volatile uint16_t SEL43;
  volatile uint16_t SEL44;
  volatile uint16_t SEL45;
  volatile uint16_t SEL46;
  volatile uint16_t SEL47;
  volatile uint16_t SEL48;
  volatile uint16_t SEL49;
  volatile uint16_t SEL50;
  volatile uint16_t SEL51;
  volatile uint16_t SEL52;
  volatile uint16_t SEL53;
  volatile uint16_t SEL54;
  volatile uint16_t SEL55;
  volatile uint16_t SEL56;
  volatile uint16_t SEL57;
  volatile uint16_t SEL58;
  volatile uint16_t SEL59;
  volatile uint16_t SEL60;
  volatile uint16_t SEL61;
  volatile uint16_t SEL62;
  volatile uint16_t SEL63;
  volatile uint16_t SEL64;
  volatile uint16_t SEL65;
  volatile uint16_t CTRL0;
  volatile uint16_t CTRL1;
} XBARA_Type;
# 26465 "mcusdk/MIMXRT1052.h"
typedef struct {
  volatile uint16_t SEL0;
  volatile uint16_t SEL1;
  volatile uint16_t SEL2;
  volatile uint16_t SEL3;
  volatile uint16_t SEL4;
  volatile uint16_t SEL5;
  volatile uint16_t SEL6;
  volatile uint16_t SEL7;
} XBARB_Type;
# 26584 "mcusdk/MIMXRT1052.h"
typedef struct {
       uint8_t RESERVED_0[336];
  volatile uint32_t MISC0;
  volatile uint32_t MISC0_SET;
  volatile uint32_t MISC0_CLR;
  volatile uint32_t MISC0_TOG;
       uint8_t RESERVED_1[272];
  volatile uint32_t LOWPWR_CTRL;
  volatile uint32_t LOWPWR_CTRL_SET;
  volatile uint32_t LOWPWR_CTRL_CLR;
  volatile uint32_t LOWPWR_CTRL_TOG;
       uint8_t RESERVED_2[32];
  volatile uint32_t OSC_CONFIG0;
  volatile uint32_t OSC_CONFIG0_SET;
  volatile uint32_t OSC_CONFIG0_CLR;
  volatile uint32_t OSC_CONFIG0_TOG;
  volatile uint32_t OSC_CONFIG1;
  volatile uint32_t OSC_CONFIG1_SET;
  volatile uint32_t OSC_CONFIG1_CLR;
  volatile uint32_t OSC_CONFIG1_TOG;
  volatile uint32_t OSC_CONFIG2;
  volatile uint32_t OSC_CONFIG2_SET;
  volatile uint32_t OSC_CONFIG2_CLR;
  volatile uint32_t OSC_CONFIG2_TOG;
} XTALOSC24M_Type;
# 52 "mcusdk/fsl_device_registers.h" 2

# 1 "mcusdk/MIMXRT1052_features.h" 1
# 54 "mcusdk/fsl_device_registers.h" 2
# 49 "mcusdk/drivers/fsl_common.h" 2
# 82 "mcusdk/drivers/fsl_common.h"
enum _status_groups
{
    kStatusGroup_Generic = 0,
    kStatusGroup_FLASH = 1,
    kStatusGroup_LPSPI = 4,
    kStatusGroup_FLEXIO_SPI = 5,
    kStatusGroup_DSPI = 6,
    kStatusGroup_FLEXIO_UART = 7,
    kStatusGroup_FLEXIO_I2C = 8,
    kStatusGroup_LPI2C = 9,
    kStatusGroup_UART = 10,
    kStatusGroup_I2C = 11,
    kStatusGroup_LPSCI = 12,
    kStatusGroup_LPUART = 13,
    kStatusGroup_SPI = 14,
    kStatusGroup_XRDC = 15,
    kStatusGroup_SEMA42 = 16,
    kStatusGroup_SDHC = 17,
    kStatusGroup_SDMMC = 18,
    kStatusGroup_SAI = 19,
    kStatusGroup_MCG = 20,
    kStatusGroup_SCG = 21,
    kStatusGroup_SDSPI = 22,
    kStatusGroup_FLEXIO_I2S = 23,
    kStatusGroup_FLEXIO_MCULCD = 24,
    kStatusGroup_FLASHIAP = 25,
    kStatusGroup_FLEXCOMM_I2C = 26,
    kStatusGroup_I2S = 27,
    kStatusGroup_IUART = 28,
    kStatusGroup_CSI = 29,
    kStatusGroup_MIPI_DSI = 30,
    kStatusGroup_SDRAMC = 35,
    kStatusGroup_POWER = 39,
    kStatusGroup_ENET = 40,
    kStatusGroup_PHY = 41,
    kStatusGroup_TRGMUX = 42,
    kStatusGroup_SMARTCARD = 43,
    kStatusGroup_LMEM = 44,
    kStatusGroup_QSPI = 45,
    kStatusGroup_DMA = 50,
    kStatusGroup_EDMA = 51,
    kStatusGroup_DMAMGR = 52,
    kStatusGroup_FLEXCAN = 53,
    kStatusGroup_LTC = 54,
    kStatusGroup_FLEXIO_CAMERA = 55,
    kStatusGroup_LPC_SPI = 56,
    kStatusGroup_LPC_USART = 57,
    kStatusGroup_DMIC = 58,
    kStatusGroup_SDIF = 59,
    kStatusGroup_SPIFI = 60,
    kStatusGroup_OTP = 61,
    kStatusGroup_MCAN = 62,
    kStatusGroup_CAAM = 63,
    kStatusGroup_ECSPI = 64,
    kStatusGroup_USDHC = 65,
    kStatusGroup_LPC_I2C = 66,
    kStatusGroup_DCP = 67,
    kStatusGroup_MSCAN = 68,
    kStatusGroup_ESAI = 69,
    kStatusGroup_FLEXSPI = 70,
    kStatusGroup_MMDC = 71,
    kStatusGroup_MICFIL = 72,
    kStatusGroup_SDMA = 73,
    kStatusGroup_ICS = 74,
    kStatusGroup_SPDIF = 75,
    kStatusGroup_NOTIFIER = 98,
    kStatusGroup_DebugConsole = 99,
    kStatusGroup_SEMC = 100,
    kStatusGroup_ApplicationRangeStart = 101,
};


enum _generic_status
{
    kStatus_Success = ((((kStatusGroup_Generic)*100) + (0))),
    kStatus_Fail = ((((kStatusGroup_Generic)*100) + (1))),
    kStatus_ReadOnly = ((((kStatusGroup_Generic)*100) + (2))),
    kStatus_OutOfRange = ((((kStatusGroup_Generic)*100) + (3))),
    kStatus_InvalidArgument = ((((kStatusGroup_Generic)*100) + (4))),
    kStatus_Timeout = ((((kStatusGroup_Generic)*100) + (5))),
    kStatus_NoTransferInProgress = ((((kStatusGroup_Generic)*100) + (6))),
};


typedef int32_t status_t;





# 1 "mcusdk/drivers/fsl_clock.h" 1
# 40 "mcusdk/drivers/fsl_clock.h"
# 1 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/assert.h" 1 3
# 39 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/assert.h" 3

# 39 "/home/rocky/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/assert.h" 3
void __assert (const char *, int, const char *) __attribute__ ((__noreturn__))
                                 ;
void __assert_func (const char *, int, const char *, const char *) __attribute__ ((__noreturn__))
                                 ;
# 41 "mcusdk/drivers/fsl_clock.h" 2
# 102 "mcusdk/drivers/fsl_clock.h"

# 102 "mcusdk/drivers/fsl_clock.h"
extern uint32_t g_xtalFreq;






extern uint32_t g_rtcXtalFreq;
# 381 "mcusdk/drivers/fsl_clock.h"
typedef enum _clock_name
{
    kCLOCK_CpuClk = 0x0U,
    kCLOCK_AhbClk = 0x1U,
    kCLOCK_SemcClk = 0x2U,
    kCLOCK_IpgClk = 0x3U,

    kCLOCK_OscClk = 0x4U,
    kCLOCK_RtcClk = 0x5U,

    kCLOCK_ArmPllClk = 0x6U,

    kCLOCK_Usb1PllClk = 0x7U,
    kCLOCK_Usb1PllPfd0Clk = 0x8U,
    kCLOCK_Usb1PllPfd1Clk = 0x9U,
    kCLOCK_Usb1PllPfd2Clk = 0xAU,
    kCLOCK_Usb1PllPfd3Clk = 0xBU,

    kCLOCK_Usb2PllClk = 0xCU,

    kCLOCK_SysPllClk = 0xDU,
    kCLOCK_SysPllPfd0Clk = 0xEU,
    kCLOCK_SysPllPfd1Clk = 0xFU,
    kCLOCK_SysPllPfd2Clk = 0x10U,
    kCLOCK_SysPllPfd3Clk = 0x11U,

    kCLOCK_EnetPll0Clk = 0x12U,
    kCLOCK_EnetPll1Clk = 0x13U,
    kCLOCK_EnetPll2Clk = 0x14U,

    kCLOCK_AudioPllClk = 0x15U,
    kCLOCK_VideoPllClk = 0x16U,
} clock_name_t;







typedef enum _clock_ip_name
{
    kCLOCK_IpInvalid = -1,


    kCLOCK_Aips_tz1 = (0U << 8U) | (0U),
    kCLOCK_Aips_tz2 = (0U << 8U) | (2U),



    kCLOCK_Dcp = (0U << 8U) | (10U),
    kCLOCK_Lpuart3 = (0U << 8U) | (12U),
    kCLOCK_Can1 = (0U << 8U) | (14U),
    kCLOCK_Can1S = (0U << 8U) | (16U),
    kCLOCK_Can2 = (0U << 8U) | (18U),
    kCLOCK_Can2S = (0U << 8U) | (20U),
    kCLOCK_Trace = (0U << 8U) | (22U),
    kCLOCK_Gpt2 = (0U << 8U) | (24U),
    kCLOCK_Gpt2S = (0U << 8U) | (26U),
    kCLOCK_Lpuart2 = (0U << 8U) | (28U),
    kCLOCK_Gpio2 = (0U << 8U) | (30U),


    kCLOCK_Lpspi1 = (1U << 8U) | (0U),
    kCLOCK_Lpspi2 = (1U << 8U) | (2U),
    kCLOCK_Lpspi3 = (1U << 8U) | (4U),
    kCLOCK_Lpspi4 = (1U << 8U) | (6U),
    kCLOCK_Adc2 = (1U << 8U) | (8U),
    kCLOCK_Enet = (1U << 8U) | (10U),
    kCLOCK_Pit = (1U << 8U) | (12U),
    kCLOCK_Aoi2 = (1U << 8U) | (14U),
    kCLOCK_Adc1 = (1U << 8U) | (16U),

    kCLOCK_Gpt1 = (1U << 8U) | (20U),
    kCLOCK_Gpt1S = (1U << 8U) | (22U),
    kCLOCK_Lpuart4 = (1U << 8U) | (24U),
    kCLOCK_Gpio1 = (1U << 8U) | (26U),
    kCLOCK_Csu = (1U << 8U) | (28U),
    kCLOCK_Gpio5 = (1U << 8U) | (30U),



    kCLOCK_Csi = (2U << 8U) | (2U),
    kCLOCK_IomuxcSnvs = (2U << 8U) | (4U),
    kCLOCK_Lpi2c1 = (2U << 8U) | (6U),
    kCLOCK_Lpi2c2 = (2U << 8U) | (8U),
    kCLOCK_Lpi2c3 = (2U << 8U) | (10U),
    kCLOCK_Ocotp = (2U << 8U) | (12U),
    kCLOCK_Xbar3 = (2U << 8U) | (14U),
    kCLOCK_Ipmux1 = (2U << 8U) | (16U),
    kCLOCK_Ipmux2 = (2U << 8U) | (18U),
    kCLOCK_Ipmux3 = (2U << 8U) | (20U),
    kCLOCK_Xbar1 = (2U << 8U) | (22U),
    kCLOCK_Xbar2 = (2U << 8U) | (24U),
    kCLOCK_Gpio3 = (2U << 8U) | (26U),
    kCLOCK_Lcd = (2U << 8U) | (28U),
    kCLOCK_Pxp = (2U << 8U) | (30U),


    kCLOCK_Flexio2 = (3U << 8U) | (0U),
    kCLOCK_Lpuart5 = (3U << 8U) | (2U),
    kCLOCK_Semc = (3U << 8U) | (4U),
    kCLOCK_Lpuart6 = (3U << 8U) | (6U),
    kCLOCK_Aoi1 = (3U << 8U) | (8U),
    kCLOCK_LcdPixel = (3U << 8U) | (10U),
    kCLOCK_Gpio4 = (3U << 8U) | (12U),
    kCLOCK_Ewm0 = (3U << 8U) | (14U),
    kCLOCK_Wdog1 = (3U << 8U) | (16U),
    kCLOCK_FlexRam = (3U << 8U) | (18U),
    kCLOCK_Acmp1 = (3U << 8U) | (20U),
    kCLOCK_Acmp2 = (3U << 8U) | (22U),
    kCLOCK_Acmp3 = (3U << 8U) | (24U),
    kCLOCK_Acmp4 = (3U << 8U) | (26U),
    kCLOCK_Ocram = (3U << 8U) | (28U),
    kCLOCK_IomuxcSnvsGpr = (3U << 8U) | (30U),


    kCLOCK_Iomuxc = (4U << 8U) | (2U),
    kCLOCK_IomuxcGpr = (4U << 8U) | (4U),
    kCLOCK_Bee = (4U << 8U) | (6U),
    kCLOCK_SimM7 = (4U << 8U) | (8U),
    kCLOCK_Tsc = (4U << 8U) | (10U),
    kCLOCK_SimM = (4U << 8U) | (12U),
    kCLOCK_SimEms = (4U << 8U) | (14U),
    kCLOCK_Pwm1 = (4U << 8U) | (16U),
    kCLOCK_Pwm2 = (4U << 8U) | (18U),
    kCLOCK_Pwm3 = (4U << 8U) | (20U),
    kCLOCK_Pwm4 = (4U << 8U) | (22U),
    kCLOCK_Enc1 = (4U << 8U) | (24U),
    kCLOCK_Enc2 = (4U << 8U) | (26U),
    kCLOCK_Enc3 = (4U << 8U) | (28U),
    kCLOCK_Enc4 = (4U << 8U) | (30U),


    kCLOCK_Rom = (5U << 8U) | (0U),
    kCLOCK_Flexio1 = (5U << 8U) | (2U),
    kCLOCK_Wdog3 = (5U << 8U) | (4U),
    kCLOCK_Dma = (5U << 8U) | (6U),
    kCLOCK_Kpp = (5U << 8U) | (8U),
    kCLOCK_Wdog2 = (5U << 8U) | (10U),
    kCLOCK_Aips_tz4 = (5U << 8U) | (12U),
    kCLOCK_Spdif = (5U << 8U) | (14U),
    kCLOCK_SimMain = (5U << 8U) | (16U),
    kCLOCK_Sai1 = (5U << 8U) | (18U),
    kCLOCK_Sai2 = (5U << 8U) | (20U),
    kCLOCK_Sai3 = (5U << 8U) | (22U),
    kCLOCK_Lpuart1 = (5U << 8U) | (24U),
    kCLOCK_Lpuart7 = (5U << 8U) | (26U),
    kCLOCK_SnvsHp = (5U << 8U) | (28U),
    kCLOCK_SnvsLp = (5U << 8U) | (30U),


    kCLOCK_UsbOh3 = (6U << 8U) | (0U),
    kCLOCK_Usdhc1 = (6U << 8U) | (2U),
    kCLOCK_Usdhc2 = (6U << 8U) | (4U),
    kCLOCK_Dcdc = (6U << 8U) | (6U),
    kCLOCK_Ipmux4 = (6U << 8U) | (8U),
    kCLOCK_FlexSpi = (6U << 8U) | (10U),
    kCLOCK_Trng = (6U << 8U) | (12U),
    kCLOCK_Lpuart8 = (6U << 8U) | (14U),
    kCLOCK_Timer4 = (6U << 8U) | (16U),
    kCLOCK_Aips_tz3 = (6U << 8U) | (18U),
    kCLOCK_SimPer = (6U << 8U) | (20U),
    kCLOCK_Anadig = (6U << 8U) | (22U),
    kCLOCK_Lpi2c4 = (6U << 8U) | (24U),
    kCLOCK_Timer1 = (6U << 8U) | (26U),
    kCLOCK_Timer2 = (6U << 8U) | (28U),
    kCLOCK_Timer3 = (6U << 8U) | (30U),

} clock_ip_name_t;


typedef enum _clock_osc
{
    kCLOCK_RcOsc = 0U,
    kCLOCK_XtalOsc = 1U,
} clock_osc_t;


typedef enum _clock_gate_value
{
    kCLOCK_ClockNotNeeded = 0U,
    kCLOCK_ClockNeededRun = 1U,
    kCLOCK_ClockNeededRunWait = 3U,
} clock_gate_value_t;


typedef enum _clock_mode_t
{
    kCLOCK_ModeRun = 0U,
    kCLOCK_ModeWait = 1U,
    kCLOCK_ModeStop = 2U,
} clock_mode_t;
# 584 "mcusdk/drivers/fsl_clock.h"
typedef enum _clock_mux
{
    kCLOCK_Pll3SwMux = ((((uint32_t)(&((CCM_Type *)0U)->CCSR)) & 0xFFU) | (((0U)) << 8U) | (((((0x1U)) >> ((0U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),

    kCLOCK_PeriphMux = ((((uint32_t)(&((CCM_Type *)0U)->CBCDR)) & 0xFFU) | (((25U)) << 8U) | (((((0x2000000U)) >> ((25U))) & 0x1FFFU) << 13U) | (((5U)) << 26U)),
    kCLOCK_SemcAltMux = ((((uint32_t)(&((CCM_Type *)0U)->CBCDR)) & 0xFFU) | (((7U)) << 8U) | (((((0x80U)) >> ((7U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_SemcMux = ((((uint32_t)(&((CCM_Type *)0U)->CBCDR)) & 0xFFU) | (((6U)) << 8U) | (((((0x40U)) >> ((6U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),

    kCLOCK_PrePeriphMux = ((((uint32_t)(&((CCM_Type *)0U)->CBCMR)) & 0xFFU) | (((18U)) << 8U) | (((((0xC0000U)) >> ((18U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_TraceMux = ((((uint32_t)(&((CCM_Type *)0U)->CBCMR)) & 0xFFU) | (((14U)) << 8U) | (((((0xC000U)) >> ((14U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_PeriphClk2Mux = ((((uint32_t)(&((CCM_Type *)0U)->CBCMR)) & 0xFFU) | (((12U)) << 8U) | (((((0x3000U)) >> ((12U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_LpspiMux = ((((uint32_t)(&((CCM_Type *)0U)->CBCMR)) & 0xFFU) | (((4U)) << 8U) | (((((0x30U)) >> ((4U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),

    kCLOCK_FlexspiMux = ((((uint32_t)(&((CCM_Type *)0U)->CSCMR1)) & 0xFFU) | (((29U)) << 8U) | (((((0x60000000U)) >> ((29U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Usdhc2Mux = ((((uint32_t)(&((CCM_Type *)0U)->CSCMR1)) & 0xFFU) | (((17U)) << 8U) | (((((0x20000U)) >> ((17U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Usdhc1Mux = ((((uint32_t)(&((CCM_Type *)0U)->CSCMR1)) & 0xFFU) | (((16U)) << 8U) | (((((0x10000U)) >> ((16U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Sai3Mux = ((((uint32_t)(&((CCM_Type *)0U)->CSCMR1)) & 0xFFU) | (((14U)) << 8U) | (((((0xC000U)) >> ((14U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Sai2Mux = ((((uint32_t)(&((CCM_Type *)0U)->CSCMR1)) & 0xFFU) | (((12U)) << 8U) | (((((0x3000U)) >> ((12U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Sai1Mux = ((((uint32_t)(&((CCM_Type *)0U)->CSCMR1)) & 0xFFU) | (((10U)) << 8U) | (((((0xC00U)) >> ((10U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_PerclkMux = ((((uint32_t)(&((CCM_Type *)0U)->CSCMR1)) & 0xFFU) | (((6U)) << 8U) | (((((0x40U)) >> ((6U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),

    kCLOCK_Flexio2Mux = ((((uint32_t)(&((CCM_Type *)0U)->CSCMR2)) & 0xFFU) | (((19U)) << 8U) | (((((0x180000U)) >> ((19U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_CanMux = ((((uint32_t)(&((CCM_Type *)0U)->CSCMR2)) & 0xFFU) | (((8U)) << 8U) | (((((0x300U)) >> ((8U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),

    kCLOCK_UartMux = ((((uint32_t)(&((CCM_Type *)0U)->CSCDR1)) & 0xFFU) | (((6U)) << 8U) | (((((0x40U)) >> ((6U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),

    kCLOCK_SpdifMux = ((((uint32_t)(&((CCM_Type *)0U)->CDCDR)) & 0xFFU) | (((20U)) << 8U) | (((((0x300000U)) >> ((20U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Flexio1Mux = ((((uint32_t)(&((CCM_Type *)0U)->CDCDR)) & 0xFFU) | (((7U)) << 8U) | (((((0x180U)) >> ((7U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),

    kCLOCK_Lpi2cMux = ((((uint32_t)(&((CCM_Type *)0U)->CSCDR2)) & 0xFFU) | (((18U)) << 8U) | (((((0x40000U)) >> ((18U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Lcdif1PreMux = ((((uint32_t)(&((CCM_Type *)0U)->CSCDR2)) & 0xFFU) | (((15U)) << 8U) | (((((0x38000U)) >> ((15U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Lcdif1Mux = ((((uint32_t)(&((CCM_Type *)0U)->CSCDR2)) & 0xFFU) | (((9U)) << 8U) | (((((0xE00U)) >> ((9U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),

    kCLOCK_CsiMux = ((((uint32_t)(&((CCM_Type *)0U)->CSCDR3)) & 0xFFU) | (((9U)) << 8U) | (((((0x600U)) >> ((9U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
} clock_mux_t;
# 629 "mcusdk/drivers/fsl_clock.h"
typedef enum _clock_div
{
    kCLOCK_ArmDiv = ((((uint32_t)(&((CCM_Type *)0U)->CACRR)) & 0xFFU) | (((0U)) << 8U) | (((((0x7U)) >> ((0U))) & 0x1FFFU) << 13U) | (((16U)) << 26U)),

    kCLOCK_PeriphClk2Div = ((((uint32_t)(&((CCM_Type *)0U)->CBCDR)) & 0xFFU) | (((27U)) << 8U) | (((((0x38000000U)) >> ((27U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_SemcDiv = ((((uint32_t)(&((CCM_Type *)0U)->CBCDR)) & 0xFFU) | (((16U)) << 8U) | (((((0x70000U)) >> ((16U))) & 0x1FFFU) << 13U) | (((0U)) << 26U)),
    kCLOCK_AhbDiv = ((((uint32_t)(&((CCM_Type *)0U)->CBCDR)) & 0xFFU) | (((10U)) << 8U) | (((((0x1C00U)) >> ((10U))) & 0x1FFFU) << 13U) | (((1U)) << 26U)),
    kCLOCK_IpgDiv = ((((uint32_t)(&((CCM_Type *)0U)->CBCDR)) & 0xFFU) | (((8U)) << 8U) | (((((0x300U)) >> ((8U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),

    kCLOCK_LpspiDiv = ((((uint32_t)(&((CCM_Type *)0U)->CBCMR)) & 0xFFU) | (((26U)) << 8U) | (((((0x1C000000U)) >> ((26U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Lcdif1Div = ((((uint32_t)(&((CCM_Type *)0U)->CBCMR)) & 0xFFU) | (((23U)) << 8U) | (((((0x3800000U)) >> ((23U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),

    kCLOCK_FlexspiDiv = ((((uint32_t)(&((CCM_Type *)0U)->CSCMR1)) & 0xFFU) | (((23U)) << 8U) | (((((0x3800000U)) >> ((23U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_PerclkDiv = ((((uint32_t)(&((CCM_Type *)0U)->CSCMR1)) & 0xFFU) | (((0U)) << 8U) | (((((0x3FU)) >> ((0U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),

    kCLOCK_CanDiv = ((((uint32_t)(&((CCM_Type *)0U)->CSCMR2)) & 0xFFU) | (((2U)) << 8U) | (((((0xFCU)) >> ((2U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),

    kCLOCK_TraceDiv = ((((uint32_t)(&((CCM_Type *)0U)->CSCDR1)) & 0xFFU) | (((25U)) << 8U) | (((((0x6000000U)) >> ((25U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Usdhc2Div = ((((uint32_t)(&((CCM_Type *)0U)->CSCDR1)) & 0xFFU) | (((16U)) << 8U) | (((((0x70000U)) >> ((16U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Usdhc1Div = ((((uint32_t)(&((CCM_Type *)0U)->CSCDR1)) & 0xFFU) | (((11U)) << 8U) | (((((0x3800U)) >> ((11U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_UartDiv = ((((uint32_t)(&((CCM_Type *)0U)->CSCDR1)) & 0xFFU) | (((0U)) << 8U) | (((((0x3FU)) >> ((0U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),

    kCLOCK_Flexio2Div = ((((uint32_t)(&((CCM_Type *)0U)->CS1CDR)) & 0xFFU) | (((25U)) << 8U) | (((((0xE000000U)) >> ((25U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Sai3PreDiv = ((((uint32_t)(&((CCM_Type *)0U)->CS1CDR)) & 0xFFU) | (((22U)) << 8U) | (((((0x1C00000U)) >> ((22U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Sai3Div = ((((uint32_t)(&((CCM_Type *)0U)->CS1CDR)) & 0xFFU) | (((16U)) << 8U) | (((((0x3F0000U)) >> ((16U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Flexio2PreDiv = ((((uint32_t)(&((CCM_Type *)0U)->CS1CDR)) & 0xFFU) | (((9U)) << 8U) | (((((0xE00U)) >> ((9U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Sai1PreDiv = ((((uint32_t)(&((CCM_Type *)0U)->CS1CDR)) & 0xFFU) | (((6U)) << 8U) | (((((0x1C0U)) >> ((6U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Sai1Div = ((((uint32_t)(&((CCM_Type *)0U)->CS1CDR)) & 0xFFU) | (((0U)) << 8U) | (((((0x3FU)) >> ((0U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),

    kCLOCK_Sai2PreDiv = ((((uint32_t)(&((CCM_Type *)0U)->CS2CDR)) & 0xFFU) | (((6U)) << 8U) | (((((0x1C0U)) >> ((6U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Sai2Div = ((((uint32_t)(&((CCM_Type *)0U)->CS2CDR)) & 0xFFU) | (((0U)) << 8U) | (((((0x3FU)) >> ((0U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),

    kCLOCK_Spdif0PreDiv = ((((uint32_t)(&((CCM_Type *)0U)->CDCDR)) & 0xFFU) | (((25U)) << 8U) | (((((0xE000000U)) >> ((25U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Spdif0Div = ((((uint32_t)(&((CCM_Type *)0U)->CDCDR)) & 0xFFU) | (((22U)) << 8U) | (((((0x1C00000U)) >> ((22U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Flexio1PreDiv = ((((uint32_t)(&((CCM_Type *)0U)->CDCDR)) & 0xFFU) | (((12U)) << 8U) | (((((0x7000U)) >> ((12U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Flexio1Div = ((((uint32_t)(&((CCM_Type *)0U)->CDCDR)) & 0xFFU) | (((9U)) << 8U) | (((((0xE00U)) >> ((9U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),

    kCLOCK_Lpi2cDiv = ((((uint32_t)(&((CCM_Type *)0U)->CSCDR2)) & 0xFFU) | (((19U)) << 8U) | (((((0x1F80000U)) >> ((19U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
    kCLOCK_Lcdif1PreDiv = ((((uint32_t)(&((CCM_Type *)0U)->CSCDR2)) & 0xFFU) | (((12U)) << 8U) | (((((0x7000U)) >> ((12U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),

    kCLOCK_CsiDiv = ((((uint32_t)(&((CCM_Type *)0U)->CSCDR3)) & 0xFFU) | (((11U)) << 8U) | (((((0x3800U)) >> ((11U))) & 0x1FFFU) << 13U) | (((0x20U)) << 26U)),
} clock_div_t;


enum _clock_pll_bypass_clk_src
{
    kCLOCK_PllBypassClkSrc24M = 0U,
    kCLOCK_PllBypassClkSrcClkPN = 1U,
};


typedef struct _clock_arm_pll_config
{
    uint32_t loopDivider;
} clock_arm_pll_config_t;


typedef struct _clock_usb_pll_config
{
    uint8_t loopDivider;


} clock_usb_pll_config_t;



typedef struct _clock_sys_pll_config
{
    uint8_t loopDivider;


    uint32_t numerator;
    uint32_t denominator;
} clock_sys_pll_config_t;


typedef struct _clock_audio_pll_config
{
    uint8_t loopDivider;
    uint8_t postDivider;
    uint32_t numerator;
    uint32_t denominator;
} clock_audio_pll_config_t;


typedef struct _clock_video_pll_config
{
    uint8_t loopDivider;
    uint8_t postDivider;
    uint32_t numerator;
    uint32_t denominator;
} clock_video_pll_config_t;


typedef struct _clock_enet_pll_config
{
    
# 725 "mcusdk/drivers/fsl_clock.h" 3 4
   _Bool 
# 725 "mcusdk/drivers/fsl_clock.h"
            enableClkOutput0;
    
# 726 "mcusdk/drivers/fsl_clock.h" 3 4
   _Bool 
# 726 "mcusdk/drivers/fsl_clock.h"
            enableClkOutput1;
    
# 727 "mcusdk/drivers/fsl_clock.h" 3 4
   _Bool 
# 727 "mcusdk/drivers/fsl_clock.h"
            enableClkOutput2;
    uint8_t loopDivider0;




    uint8_t loopDivider1;




} clock_enet_pll_config_t;


typedef enum _clock_pll
{
    kCLOCK_PllArm = ((((uint32_t)(&((CCM_ANALOG_Type *)0U) -> PLL_ARM) & 0xFFFU) << 16U) | ((13U))),
    kCLOCK_PllSys = ((((uint32_t)(&((CCM_ANALOG_Type *)0U) -> PLL_SYS) & 0xFFFU) << 16U) | ((13U))),
    kCLOCK_PllUsb1 = ((((uint32_t)(&((CCM_ANALOG_Type *)0U) -> PLL_USB1) & 0xFFFU) << 16U) | ((13U))),
    kCLOCK_PllAudio = ((((uint32_t)(&((CCM_ANALOG_Type *)0U) -> PLL_AUDIO) & 0xFFFU) << 16U) | ((13U))),
    kCLOCK_PllVideo = ((((uint32_t)(&((CCM_ANALOG_Type *)0U) -> PLL_VIDEO) & 0xFFFU) << 16U) | ((13U))),
    kCLOCK_PllEnet0 = ((((uint32_t)(&((CCM_ANALOG_Type *)0U) -> PLL_ENET) & 0xFFFU) << 16U) | ((13U))),
    kCLOCK_PllEnet1 = ((((uint32_t)(&((CCM_ANALOG_Type *)0U) -> PLL_ENET) & 0xFFFU) << 16U) | ((20U))),
    kCLOCK_PllEnet2 = ((((uint32_t)(&((CCM_ANALOG_Type *)0U) -> PLL_ENET) & 0xFFFU) << 16U) | ((21U))),
    kCLOCK_PllUsb2 = ((((uint32_t)(&((CCM_ANALOG_Type *)0U) -> PLL_USB2) & 0xFFFU) << 16U) | ((13U))),
} clock_pll_t;


typedef enum _clock_pfd
{
    kCLOCK_Pfd0 = 0U,
    kCLOCK_Pfd1 = 1U,
    kCLOCK_Pfd2 = 2U,
    kCLOCK_Pfd3 = 3U,
} clock_pfd_t;


typedef enum _clock_usb_src
{
    kCLOCK_Usb480M = 0,
    kCLOCK_UsbSrcUnused = 0xFFFFFFFFU,

} clock_usb_src_t;


typedef enum _clock_usb_phy_src
{
    kCLOCK_Usbphy480M = 0,
} clock_usb_phy_src_t;
# 791 "mcusdk/drivers/fsl_clock.h"
static inline void CLOCK_SetMux(clock_mux_t mux, uint32_t value)
{
    uint32_t busyShift;

    busyShift = (((mux) >> 26U) & 0x3FU);
    (*((volatile uint32_t *)(((uint32_t)(((CCM_Type *)(0x400FC000u)))) + ((mux) & 0xFFU)))) = ((*((volatile uint32_t *)(((uint32_t)(((CCM_Type *)(0x400FC000u)))) + ((mux) & 0xFFU)))) & (~((uint32_t)((((mux) >> 13U) & 0x1FFFU) << ((((mux) >> 8U) & 0x1FU)))))) |
                              (((uint32_t)((value) << (((mux) >> 8U) & 0x1FU))) & ((uint32_t)((((mux) >> 13U) & 0x1FFFU) << ((((mux) >> 8U) & 0x1FU)))));

    
# 799 "mcusdk/drivers/fsl_clock.h" 3
   ((void)0)
# 799 "mcusdk/drivers/fsl_clock.h"
                                        ;


    if ((0x20U) != busyShift)
    {

        while (((CCM_Type *)(0x400FC000u))->CDHIPR & (1U << busyShift))
        {
        }
    }
}







static inline uint32_t CLOCK_GetMux(clock_mux_t mux)
{
    return ((*((volatile uint32_t *)(((uint32_t)(((CCM_Type *)(0x400FC000u)))) + ((mux) & 0xFFU)))) & ((uint32_t)((((mux) >> 13U) & 0x1FFFU) << ((((mux) >> 8U) & 0x1FU))))) >> (((mux) >> 8U) & 0x1FU);
}







static inline void CLOCK_SetDiv(clock_div_t divider, uint32_t value)
{
    uint32_t busyShift;

    busyShift = (((divider) >> 26U) & 0x3FU);
    (*((volatile uint32_t *)(((uint32_t)(((CCM_Type *)(0x400FC000u)))) + ((divider) & 0xFFU)))) = ((*((volatile uint32_t *)(((uint32_t)(((CCM_Type *)(0x400FC000u)))) + ((divider) & 0xFFU)))) & (~((uint32_t)((((divider) >> 13U) & 0x1FFFU) << ((((divider) >> 8U) & 0x1FU)))))) |
                              (((uint32_t)((value) << (((divider) >> 8U) & 0x1FU))) & ((uint32_t)((((divider) >> 13U) & 0x1FFFU) << ((((divider) >> 8U) & 0x1FU)))));

    
# 836 "mcusdk/drivers/fsl_clock.h" 3
   ((void)0)
# 836 "mcusdk/drivers/fsl_clock.h"
                                        ;


    if ((0x20U) != busyShift)
    {

        while (((CCM_Type *)(0x400FC000u))->CDHIPR & (1U << busyShift))
        {
        }
    }
}






static inline uint32_t CLOCK_GetDiv(clock_div_t divider)
{
    return (((*((volatile uint32_t *)(((uint32_t)(((CCM_Type *)(0x400FC000u)))) + ((divider) & 0xFFU)))) & ((uint32_t)((((divider) >> 13U) & 0x1FFFU) << ((((divider) >> 8U) & 0x1FU))))) >> (((divider) >> 8U) & 0x1FU));
}







static inline void CLOCK_ControlGate(clock_ip_name_t name, clock_gate_value_t value)
{
    uint32_t index = ((uint32_t)name) >> 8U;
    uint32_t shift = ((uint32_t)name) & 0x1FU;
    volatile uint32_t *reg;

    
# 870 "mcusdk/drivers/fsl_clock.h" 3
   ((void)0)
# 870 "mcusdk/drivers/fsl_clock.h"
                      ;

    reg = ((volatile uint32_t *)&((CCM_Type *)(0x400FC000u))->CCGR0) + index;
    *reg = ((*reg) & ~(3U << shift)) | (((uint32_t)value) << shift);
}






static inline void CLOCK_EnableClock(clock_ip_name_t name)
{
    CLOCK_ControlGate(name, kCLOCK_ClockNeededRunWait);
}






static inline void CLOCK_DisableClock(clock_ip_name_t name)
{
    CLOCK_ControlGate(name, kCLOCK_ClockNotNeeded);
}






static inline void CLOCK_SetMode(clock_mode_t mode)
{
    ((CCM_Type *)(0x400FC000u))->CLPCR = (((CCM_Type *)(0x400FC000u))->CLPCR & ~(0x3U)) | (((uint32_t)(((uint32_t)((uint32_t)mode)) << (0U))) & (0x3U));
}
# 915 "mcusdk/drivers/fsl_clock.h"
static inline void CLOCK_SetPllBypass(CCM_ANALOG_Type * base, clock_pll_t pll, 
# 915 "mcusdk/drivers/fsl_clock.h" 3 4
                                                                              _Bool 
# 915 "mcusdk/drivers/fsl_clock.h"
                                                                                   bypass)
{
    if (bypass)
    {
        (*((volatile uint32_t *)((uint32_t)base + (((uint32_t)pll >> 16U) & 0xFFFU) + 4U))) |= 1U << (16U);
    }
    else
    {
        (*((volatile uint32_t *)((uint32_t)base + (((uint32_t)pll >> 16U) & 0xFFFU) + 8U))) |= 1U << (16U);
    }
}
# 936 "mcusdk/drivers/fsl_clock.h"
static inline 
# 936 "mcusdk/drivers/fsl_clock.h" 3 4
             _Bool 
# 936 "mcusdk/drivers/fsl_clock.h"
                  CLOCK_IsPllBypassed(CCM_ANALOG_Type * base, clock_pll_t pll)
{
    return (
# 938 "mcusdk/drivers/fsl_clock.h" 3 4
           _Bool
# 938 "mcusdk/drivers/fsl_clock.h"
               )((*((volatile uint32_t *)((uint32_t)base + (((uint32_t)pll >> 16U) & 0xFFFU) + 0U))) & (1U << (16U)));
}
# 950 "mcusdk/drivers/fsl_clock.h"
static inline 
# 950 "mcusdk/drivers/fsl_clock.h" 3 4
             _Bool 
# 950 "mcusdk/drivers/fsl_clock.h"
                  CLOCK_IsPllEnabled(CCM_ANALOG_Type * base, clock_pll_t pll)
{
    return (
# 952 "mcusdk/drivers/fsl_clock.h" 3 4
           _Bool
# 952 "mcusdk/drivers/fsl_clock.h"
               )((*((volatile uint32_t *)((uint32_t)base + (((uint32_t)pll >> 16U) & 0xFFFU) + 0U))) & (1U << (((uint32_t)pll) & 0x1FU)));
}
# 963 "mcusdk/drivers/fsl_clock.h"
static inline void CLOCK_SetPllBypassRefClkSrc(CCM_ANALOG_Type * base, clock_pll_t pll, uint32_t src)
{
    (*((volatile uint32_t *)((uint32_t)base + (((uint32_t)pll >> 16U) & 0xFFFU) + 0U))) |= ((*((volatile uint32_t *)((uint32_t)base + (((uint32_t)pll >> 16U) & 0xFFFU) + 0U))) & (~(0xC000U))) | src;
}
# 978 "mcusdk/drivers/fsl_clock.h"
static inline uint32_t CLOCK_GetOscFreq(void)
{
    return (((XTALOSC24M_Type *)(0x400D8000u))->LOWPWR_CTRL & (0x10U)) ? 24000000UL : g_xtalFreq;
}
# 990 "mcusdk/drivers/fsl_clock.h"
static inline uint32_t CLOCK_GetPllBypassRefClk(CCM_ANALOG_Type * base, clock_pll_t pll)
{
    return ((((*((volatile uint32_t *)((uint32_t)base + (((uint32_t)pll >> 16U) & 0xFFFU) + 0U))) & (0xC000U)) >> (14U)) == kCLOCK_PllBypassClkSrc24M) ?
    CLOCK_GetOscFreq() : 0U;
}
# 1005 "mcusdk/drivers/fsl_clock.h"
uint32_t CLOCK_GetFreq(clock_name_t name);






static inline uint32_t CLOCK_GetCpuClkFreq(void)
{
    return CLOCK_GetFreq(kCLOCK_CpuClk);
}
# 1036 "mcusdk/drivers/fsl_clock.h"
void CLOCK_InitExternalClk(
# 1036 "mcusdk/drivers/fsl_clock.h" 3 4
                          _Bool 
# 1036 "mcusdk/drivers/fsl_clock.h"
                               bypassXtalOsc);
# 1046 "mcusdk/drivers/fsl_clock.h"
void CLOCK_DeinitExternalClk(void);
# 1055 "mcusdk/drivers/fsl_clock.h"
void CLOCK_SwitchOsc(clock_osc_t osc);






static inline uint32_t CLOCK_GetRtcFreq(void)
{
    return 32768U;
}






static inline void CLOCK_SetXtalFreq(uint32_t freq)
{
    g_xtalFreq = freq;
}






static inline void CLOCK_SetRtcXtalFreq(uint32_t freq)
{
    g_rtcXtalFreq = freq;
}





void CLOCK_InitRcOsc24M(void);




void CLOCK_DeinitRcOsc24M(void);
# 1111 "mcusdk/drivers/fsl_clock.h"
void CLOCK_InitArmPll(const clock_arm_pll_config_t *config);




void CLOCK_DeinitArmPll(void);
# 1125 "mcusdk/drivers/fsl_clock.h"
void CLOCK_InitSysPll(const clock_sys_pll_config_t *config);




void CLOCK_DeinitSysPll(void);
# 1139 "mcusdk/drivers/fsl_clock.h"
void CLOCK_InitUsb1Pll(const clock_usb_pll_config_t *config);




void CLOCK_DeinitUsb1Pll(void);
# 1153 "mcusdk/drivers/fsl_clock.h"
void CLOCK_InitUsb2Pll(const clock_usb_pll_config_t *config);




void CLOCK_DeinitUsb2Pll(void);
# 1167 "mcusdk/drivers/fsl_clock.h"
void CLOCK_InitAudioPll(const clock_audio_pll_config_t *config);




void CLOCK_DeinitAudioPll(void);
# 1181 "mcusdk/drivers/fsl_clock.h"
void CLOCK_InitVideoPll(const clock_video_pll_config_t *config);




void CLOCK_DeinitVideoPll(void);
# 1195 "mcusdk/drivers/fsl_clock.h"
void CLOCK_InitEnetPll(const clock_enet_pll_config_t *config);






void CLOCK_DeinitEnetPll(void);
# 1212 "mcusdk/drivers/fsl_clock.h"
uint32_t CLOCK_GetPllFreq(clock_pll_t pll);
# 1224 "mcusdk/drivers/fsl_clock.h"
void CLOCK_InitSysPfd(clock_pfd_t pfd, uint8_t pfdFrac);
# 1233 "mcusdk/drivers/fsl_clock.h"
void CLOCK_DeinitSysPfd(clock_pfd_t pfd);
# 1245 "mcusdk/drivers/fsl_clock.h"
void CLOCK_InitUsb1Pfd(clock_pfd_t pfd, uint8_t pfdFrac);
# 1254 "mcusdk/drivers/fsl_clock.h"
void CLOCK_DeinitUsb1Pfd(clock_pfd_t pfd);
# 1264 "mcusdk/drivers/fsl_clock.h"
uint32_t CLOCK_GetSysPfdFreq(clock_pfd_t pfd);
# 1274 "mcusdk/drivers/fsl_clock.h"
uint32_t CLOCK_GetUsb1PfdFreq(clock_pfd_t pfd);
# 1287 "mcusdk/drivers/fsl_clock.h"

# 1287 "mcusdk/drivers/fsl_clock.h" 3 4
_Bool 
# 1287 "mcusdk/drivers/fsl_clock.h"
    CLOCK_EnableUsbhs0Clock(clock_usb_src_t src, uint32_t freq);
# 1299 "mcusdk/drivers/fsl_clock.h"

# 1299 "mcusdk/drivers/fsl_clock.h" 3 4
_Bool 
# 1299 "mcusdk/drivers/fsl_clock.h"
    CLOCK_EnableUsbhs0PhyPllClock(clock_usb_phy_src_t src, uint32_t freq);





void CLOCK_DisableUsbhs0PhyPllClock(void);
# 1318 "mcusdk/drivers/fsl_clock.h"

# 1318 "mcusdk/drivers/fsl_clock.h" 3 4
_Bool 
# 1318 "mcusdk/drivers/fsl_clock.h"
    CLOCK_EnableUsbhs1Clock(clock_usb_src_t src, uint32_t freq);
# 1330 "mcusdk/drivers/fsl_clock.h"

# 1330 "mcusdk/drivers/fsl_clock.h" 3 4
_Bool 
# 1330 "mcusdk/drivers/fsl_clock.h"
    CLOCK_EnableUsbhs1PhyPllClock(clock_usb_phy_src_t src, uint32_t freq);





void CLOCK_DisableUsbhs1PhyPllClock(void);
# 173 "mcusdk/drivers/fsl_common.h" 2
# 364 "mcusdk/drivers/fsl_common.h"
    static inline status_t EnableIRQ(IRQn_Type interrupt)
    {
        if (NotAvail_IRQn == interrupt)
        {
            return kStatus_Fail;
        }
# 381 "mcusdk/drivers/fsl_common.h"
        __NVIC_EnableIRQ(interrupt);

        return kStatus_Success;
    }
# 402 "mcusdk/drivers/fsl_common.h"
    static inline status_t DisableIRQ(IRQn_Type interrupt)
    {
        if (NotAvail_IRQn == interrupt)
        {
            return kStatus_Fail;
        }
# 419 "mcusdk/drivers/fsl_common.h"
    __NVIC_DisableIRQ(interrupt);

        return kStatus_Success;
    }
# 432 "mcusdk/drivers/fsl_common.h"
    static inline uint32_t DisableGlobalIRQ(void)
    {







    uint32_t regPrimask = __get_PRIMASK();

    __disable_irq();

    return regPrimask;

    }
# 459 "mcusdk/drivers/fsl_common.h"
    static inline void EnableGlobalIRQ(uint32_t primask)
    {



    __set_PRIMASK(primask);

    }
# 520 "mcusdk/drivers/fsl_common.h"
    void *SDK_Malloc(size_t size, size_t alignbytes);






    void SDK_Free(void *ptr);
# 40 "./mpconfigport.h" 2
# 184 "./mpconfigport.h"
extern const struct _mp_obj_module_t machine_module;
extern const struct _mp_obj_module_t pyb_module;
extern const struct _mp_obj_module_t mcu_module;
extern const struct _mp_obj_module_t mp_module_ubinascii;
extern const struct _mp_obj_module_t mp_module_ure;
extern const struct _mp_obj_module_t mp_module_uzlib;
extern const struct _mp_obj_module_t mp_module_ujson;
extern const struct _mp_obj_module_t mp_module_uheapq;
extern const struct _mp_obj_module_t mp_module_uhashlib;
extern const struct _mp_obj_module_t mp_module_uos;
extern const struct _mp_obj_module_t mp_module_utime;
extern const struct _mp_obj_module_t mp_module_usocket;
extern const struct _mp_obj_module_t mp_module_network;
extern const struct _mp_obj_module_t time_module;
extern const struct _mp_obj_module_t lcd_module;

extern const struct _mp_obj_module_t sensor_module;
extern const struct _mp_obj_module_t image_module;
extern const struct _mp_obj_module_t mjpeg_module;
extern const struct _mp_obj_module_t nn_module;
extern const struct _mp_obj_module_t gif_module;
# 363 "./mpconfigport.h"
typedef int mp_int_t;
typedef unsigned int mp_uint_t;
typedef long mp_off_t;
# 378 "./mpconfigport.h"
static inline void enable_irq(mp_uint_t state) {
    __set_PRIMASK(state);
}

static inline mp_uint_t disable_irq(void) {
    mp_uint_t state = __get_PRIMASK();
    __disable_irq();
    return state;
}
# 405 "./mpconfigport.h"
extern void HAL_WFI(void);
# 63 "../../py/mpconfig.h" 2
# 646 "../../py/mpconfig.h"
typedef float mp_float_t;
# 28 "<stdin>" 2





QCFG(BYTES_IN_LEN, (1))
QCFG(BYTES_IN_HASH, (2))

Q()
Q(*)
Q(_)
Q(/)

Q(%#o)
Q(%#x)




Q({:#b})
Q( )
Q(\n)
Q(maximum recursion depth exceeded)
Q(<module>)
Q(<lambda>)
Q(<listcomp>)
Q(<dictcomp>)
Q(<setcomp>)
Q(<genexpr>)
Q(<string>)
Q(<stdin>)
Q(utf-8)
# 92 "<stdin>"
Q(boot.py)
Q(main.py)

Q(/flash)
Q(/flash/lib)
Q(/sd)
Q(/sd/lib)

Q(MSC+HID)
Q(VCP+MSC)
Q(VCP+HID)
Q(CDC+MSC)
Q(CDC+HID)
Q(/)



Q(CDC)
Q(flash)
Q(AD_B0_13)
Q(AF0_LPI2C4)
Q(AF1_GPT1)
Q(AF1_GPT2)
Q(AF1_PWM1)
Q(AF1_PWM2)
Q(AF1_PWM3)
Q(AF1_PWM4)
Q(AF1_TMR1)
Q(AF1_TMR2)
Q(AF2_LPI2C3)
Q(AF2_LPUART1)
Q(AF2_LPUART4)
Q(AF2_LPUART5)
Q(AF2_LPUART6)
Q(AF2_LPUART8)
Q(AF3_LPSPI1)



Q(AF4_PWM1)
Q(AF4_TMR2)
Q(AF5_GPIO1)
Q(AF5_GPIO2)
Q(AF5_GPIO3)
Q(AF5_GPIO4)
Q(AF5_GPIO5)
Q(B1_08)
Q(B1_09)
Q(B1_15)
Q(EMC_19)
Q(EMC_20)
Q(EMC_21)
Q(EMC_22)
Q(EMC_27)
Q(EMC_28)
Q(EMC_29)
Q(EMC_30)
Q(EMC_39)
Q(EMC_40)
Q(EMC_41)
Q(KEY)
Q(LED_B)
Q(LED_G)
Q(LED_IR)
Q(LED_R)
Q(P0)
Q(P1)
Q(P10)
Q(P2)
Q(P3)
Q(P4)
Q(P5)
Q(P6)
Q(P7)
Q(P8)
Q(P9)
Q(WAKEUP)
Q(ADC1)
Q(ADC2)
Q(ADC_CAL)
Q(ADC_CFG)
Q(ADC_CV)
Q(ADC_ETC)
Q(ADC_GC)
Q(ADC_GS)
Q(ADC_HC0)
Q(ADC_HC1)
Q(ADC_HC2)
Q(ADC_HC3)
Q(ADC_HC4)
Q(ADC_HC5)
Q(ADC_HC6)
Q(ADC_HC7)
Q(ADC_HS)
Q(ADC_OFS)
Q(ADC_R0)
Q(ADC_R1)
Q(ADC_R2)
Q(ADC_R3)
Q(ADC_R4)
Q(ADC_R5)
Q(ADC_R6)
Q(ADC_R7)
Q(AIPSTZ1)
Q(AIPSTZ2)
Q(AIPSTZ3)
Q(AIPSTZ4)
Q(AOI1)
Q(AOI2)
Q(BEE)
Q(CAL_CAL_CODE_BF)
Q(CAN1)
Q(CAN2)
Q(CAPTCOMPA_EDGCMPA_BF)
Q(CAPTCOMPA_EDGCNTA_BF)
Q(CAPTCOMPB_EDGCMPB_BF)
Q(CAPTCOMPB_EDGCNTB_BF)
Q(CAPTCOMPX_EDGCMPX_BF)
Q(CAPTCOMPX_EDGCNTX_BF)
Q(CAPTCTRLA_ARMA)
Q(CAPTCTRLA_CA0CNT_BF)
Q(CAPTCTRLA_CA1CNT_BF)
Q(CAPTCTRLA_CFAWM_BF)
Q(CAPTCTRLA_EDGA0_BF)
Q(CAPTCTRLA_EDGA1_BF)
Q(CAPTCTRLA_EDGCNTA_EN)
Q(CAPTCTRLA_INP_SELA)
Q(CAPTCTRLA_ONESHOTA)
Q(CAPTCTRLB_ARMB)
Q(CAPTCTRLB_CB0CNT_BF)
Q(CAPTCTRLB_CB1CNT_BF)
Q(CAPTCTRLB_CFBWM_BF)
Q(CAPTCTRLB_EDGB0_BF)
Q(CAPTCTRLB_EDGB1_BF)
Q(CAPTCTRLB_EDGCNTB_EN)
Q(CAPTCTRLB_INP_SELB)
Q(CAPTCTRLB_ONESHOTB)
Q(CAPTCTRLX_ARMX)
Q(CAPTCTRLX_CFXWM_BF)
Q(CAPTCTRLX_CX0CNT_BF)
Q(CAPTCTRLX_CX1CNT_BF)
Q(CAPTCTRLX_EDGCNTX_EN)
Q(CAPTCTRLX_EDGX0_BF)
Q(CAPTCTRLX_EDGX1_BF)
Q(CAPTCTRLX_INP_SELX)
Q(CAPTCTRLX_ONESHOTX)
Q(CAPT_CAPTURE_BF)
Q(CCM)
Q(CCM_ANALOG)
Q(CCR_DBT_BF)
Q(CCR_PCSSCK_BF)
Q(CCR_SCKDIV_BF)
Q(CCR_SCKPCS_BF)
Q(CFGR0_CIRFIFO)
Q(CFGR0_HREN)
Q(CFGR0_HRPOL)
Q(CFGR0_HRSEL)
Q(CFGR0_RDMO)
Q(CFGR1_AUTOPCS)
Q(CFGR1_MASTER)
Q(CFGR1_MATCFG_BF)
Q(CFGR1_NOSTALL)
Q(CFGR1_OUTCFG)
Q(CFGR1_PCSCFG)
Q(CFGR1_PCSPOL_BF)
Q(CFGR1_PINCFG_BF)
Q(CFGR1_SAMPLE)
Q(CFG_ADHSC)
Q(CFG_ADICLK_BF)
Q(CFG_ADIV_BF)
Q(CFG_ADLPC)
Q(CFG_ADLSMP)
Q(CFG_ADSTS_BF)
Q(CFG_ADTRG)
Q(CFG_AVGS_BF)
Q(CFG_MODE_BF)
Q(CFG_OVWREN)
Q(CFG_REFSEL_BF)
Q(CMP1)
Q(CMP2)
Q(CMP3)
Q(CMP4)
Q(CMPLD1_COMPARATOR_LOAD_1_BF)
Q(CMPLD2_COMPARATOR_LOAD_2_BF)
Q(CNTR_COUNTER_BF)
Q(CNT_CNT_BF)
Q(COMP1_COMPARISON_1_BF)
Q(COMP2_COMPARISON_2_BF)
Q(CR_DBGEN)
Q(CR_DOZEN)
Q(CR_MEN)
Q(CR_RRF)
Q(CR_RST)
Q(CR_RTF)
Q(CSCTRL_ALT_LOAD)
Q(CSCTRL_CL1_BF)
Q(CSCTRL_CL2_BF)
Q(CSCTRL_DBG_EN_BF)
Q(CSCTRL_FAULT)
Q(CSCTRL_ROC)
Q(CSCTRL_TCF1)
Q(CSCTRL_TCF1EN)
Q(CSCTRL_TCF2)
Q(CSCTRL_TCF2EN)
Q(CSCTRL_TCI)
Q(CSCTRL_UP)
Q(CSI)
Q(CSU)
Q(CTRL2_CLK_SEL_BF)
Q(CTRL2_DBGEN)
Q(CTRL2_FORCE)
Q(CTRL2_FORCE_SEL_BF)
Q(CTRL2_FRCEN)
Q(CTRL2_INDEP)
Q(CTRL2_INIT_SEL_BF)
Q(CTRL2_PWM23_INIT)
Q(CTRL2_PWM45_INIT)
Q(CTRL2_PWMX_INIT)
Q(CTRL2_RELOAD_SEL)
Q(CTRL2_WAITEN)
Q(CTRL_CM_BF)
Q(CTRL_COINIT)
Q(CTRL_COMPMODE)
Q(CTRL_DBLEN)
Q(CTRL_DBLX)
Q(CTRL_DIR)
Q(CTRL_DMA_MODE_SEL)
Q(CTRL_DT_BF)
Q(CTRL_EXT0_TRIG_ENABLE)
Q(CTRL_EXT0_TRIG_PRIORITY_BF)
Q(CTRL_EXT1_TRIG_ENABLE)
Q(CTRL_EXT1_TRIG_PRIORITY_BF)
Q(CTRL_FULL)
Q(CTRL_HALF)
Q(CTRL_LDFQ_BF)
Q(CTRL_LDMOD)
Q(CTRL_LENGTH)
Q(CTRL_ONCE)
Q(CTRL_OUTMODE_BF)
Q(CTRL_PCS_BF)
Q(CTRL_PRE_DIVIDER_BF)
Q(CTRL_PRSC_BF)
Q(CTRL_SCS_BF)
Q(CTRL_SOFTRST)
Q(CTRL_SPLIT)
Q(CTRL_TRIG_ENABLE_BF)
Q(CTRL_TSC_BYPASS)
Q(CVAL0CYC_CVAL0CYC_BF)
Q(CVAL0_CAPTVAL0_BF)
Q(CVAL1CYC_CVAL1CYC_BF)
Q(CVAL1_CAPTVAL1_BF)
Q(CVAL2CYC_CVAL2CYC_BF)
Q(CVAL2_CAPTVAL2_BF)
Q(CVAL3CYC_CVAL3CYC_BF)
Q(CVAL3_CAPTVAL3_BF)
Q(CVAL4CYC_CVAL4CYC_BF)
Q(CVAL4_CAPTVAL4_BF)
Q(CVAL5CYC_CVAL5CYC_BF)
Q(CVAL5_CAPTVAL5_BF)
Q(CV_CV1_BF)
Q(CV_CV2_BF)
Q(DCDC)
Q(DCP)
Q(DER_RDDE)
Q(DER_TDDE)
Q(DISMAP_DIS0A_BF)
Q(DISMAP_DIS0B_BF)
Q(DISMAP_DIS0X_BF)
Q(DISMAP_DIS1A_BF)
Q(DISMAP_DIS1B_BF)
Q(DISMAP_DIS1X_BF)
Q(DMA0)
Q(DMAEN_CA0DE)
Q(DMAEN_CA1DE)
Q(DMAEN_CAPTDE_BF)
Q(DMAEN_CB0DE)
Q(DMAEN_CB1DE)
Q(DMAEN_CX0DE)
Q(DMAEN_CX1DE)
Q(DMAEN_FAND)
Q(DMAEN_VALDE)
Q(DMAMUX)
Q(DMA_CMPLD1DE)
Q(DMA_CMPLD2DE)
Q(DMA_CTRL_TRIG0_ENABLE)
Q(DMA_CTRL_TRIG0_REQ)
Q(DMA_CTRL_TRIG1_ENABLE)
Q(DMA_CTRL_TRIG1_REQ)
Q(DMA_CTRL_TRIG2_ENABLE)
Q(DMA_CTRL_TRIG2_REQ)
Q(DMA_CTRL_TRIG3_ENABLE)
Q(DMA_CTRL_TRIG3_REQ)
Q(DMA_CTRL_TRIG4_ENABLE)
Q(DMA_CTRL_TRIG4_REQ)
Q(DMA_CTRL_TRIG5_ENABLE)
Q(DMA_CTRL_TRIG5_REQ)
Q(DMA_CTRL_TRIG6_ENABLE)
Q(DMA_CTRL_TRIG6_REQ)
Q(DMA_CTRL_TRIG7_ENABLE)
Q(DMA_CTRL_TRIG7_REQ)
Q(DMA_IEFDE)
Q(DMR0_MATCH0_BF)
Q(DMR1_MATCH1_BF)
Q(DONE0_1_IRQ_TRIG0_DONE0)
Q(DONE0_1_IRQ_TRIG0_DONE1)
Q(DONE0_1_IRQ_TRIG1_DONE0)
Q(DONE0_1_IRQ_TRIG1_DONE1)
Q(DONE0_1_IRQ_TRIG2_DONE0)
Q(DONE0_1_IRQ_TRIG2_DONE1)
Q(DONE0_1_IRQ_TRIG3_DONE0)
Q(DONE0_1_IRQ_TRIG3_DONE1)
Q(DONE0_1_IRQ_TRIG4_DONE0)
Q(DONE0_1_IRQ_TRIG4_DONE1)
Q(DONE0_1_IRQ_TRIG5_DONE0)
Q(DONE0_1_IRQ_TRIG5_DONE1)
Q(DONE0_1_IRQ_TRIG6_DONE0)
Q(DONE0_1_IRQ_TRIG6_DONE1)
Q(DONE0_1_IRQ_TRIG7_DONE0)
Q(DONE0_1_IRQ_TRIG7_DONE1)
Q(DONE2_ERR_IRQ_TRIG0_DONE2)
Q(DONE2_ERR_IRQ_TRIG0_ERR)
Q(DONE2_ERR_IRQ_TRIG1_DONE2)
Q(DONE2_ERR_IRQ_TRIG1_ERR)
Q(DONE2_ERR_IRQ_TRIG2_DONE2)
Q(DONE2_ERR_IRQ_TRIG2_ERR)
Q(DONE2_ERR_IRQ_TRIG3_DONE2)
Q(DONE2_ERR_IRQ_TRIG3_ERR)
Q(DONE2_ERR_IRQ_TRIG4_DONE2)
Q(DONE2_ERR_IRQ_TRIG4_ERR)
Q(DONE2_ERR_IRQ_TRIG5_DONE2)
Q(DONE2_ERR_IRQ_TRIG5_ERR)
Q(DONE2_ERR_IRQ_TRIG6_DONE2)
Q(DONE2_ERR_IRQ_TRIG6_ERR)
Q(DONE2_ERR_IRQ_TRIG7_DONE2)
Q(DONE2_ERR_IRQ_TRIG7_ERR)
Q(DR_DR_BF)
Q(DTCNT0_DTCNT0_BF)
Q(DTCNT1_DTCNT1_BF)
Q(DTSRCSEL_SM0SEL23_BF)
Q(DTSRCSEL_SM0SEL45_BF)
Q(DTSRCSEL_SM1SEL23_BF)
Q(DTSRCSEL_SM1SEL45_BF)
Q(DTSRCSEL_SM2SEL23_BF)
Q(DTSRCSEL_SM2SEL45_BF)
Q(DTSRCSEL_SM3SEL23_BF)
Q(DTSRCSEL_SM3SEL45_BF)
Q(EDGE_SEL_GPIO_EDGE_SEL_BF)
Q(ENBL_ENBL_BF)
Q(ENC1)
Q(ENC2)
Q(ENC3)
Q(ENC4)
Q(ENET)
Q(EWM)
Q(FCR_RXWATER_BF)
Q(FCR_TXWATER_BF)
Q(FCTRL2_NOCOMB_BF)
Q(FCTRL_FAUTO_BF)
Q(FCTRL_FIE_BF)
Q(FCTRL_FLVL_BF)
Q(FCTRL_FSAFE_BF)
Q(FFILT_FILT_CNT_BF)
Q(FFILT_FILT_PER_BF)
Q(FFILT_GSTR)
Q(FILT_FILT_CNT_BF)
Q(FILT_FILT_PER_BF)
Q(FLEXIO1)
Q(FLEXIO2)
Q(FLEXRAM)
Q(FLEXSPI)
Q(FRACVAL1_FRACVAL1_BF)
Q(FRACVAL2_FRACVAL2_BF)
Q(FRACVAL3_FRACVAL3_BF)
Q(FRACVAL4_FRACVAL4_BF)
Q(FRACVAL5_FRACVAL5_BF)
Q(FRCTRL_FRAC1_EN)
Q(FRCTRL_FRAC23_EN)
Q(FRCTRL_FRAC45_EN)
Q(FRCTRL_FRAC_PU)
Q(FRCTRL_TEST)
Q(FSR_RXCOUNT_BF)
Q(FSR_TXCOUNT_BF)
Q(FSTS_FFLAG_BF)
Q(FSTS_FFPIN_BF)
Q(FSTS_FFULL_BF)
Q(FSTS_FHALF_BF)
Q(FTST_FTEST)
Q(GC_ACFE)
Q(GC_ACFGT)
Q(GC_ACREN)
Q(GC_ADACKEN)
Q(GC_ADCO)
Q(GC_AVGE)
Q(GC_CAL)
Q(GC_DMAEN)
Q(GDIR_GDIR_BF)
Q(GPC)
Q(GPIO1)
Q(GPIO2)
Q(GPIO3)
Q(GPIO4)
Q(GPIO5)
Q(GPIO_DR)
Q(GPIO_EDGE_SEL)
Q(GPIO_GDIR)
Q(GPIO_ICR1)
Q(GPIO_ICR2)
Q(GPIO_IMR)
Q(GPIO_ISR)
Q(GPIO_PSR)
Q(GPT1)
Q(GPT2)
Q(GS_ADACT)
Q(GS_AWKST)
Q(GS_CALF)
Q(HC_ADCH_BF)
Q(HC_AIEN)
Q(HOLD_HOLD_BF)
Q(HS_COCO0)
Q(ICR1_ICR0_BF)
Q(ICR1_ICR10_BF)
Q(ICR1_ICR11_BF)
Q(ICR1_ICR12_BF)
Q(ICR1_ICR13_BF)
Q(ICR1_ICR14_BF)
Q(ICR1_ICR15_BF)
Q(ICR1_ICR1_BF)
Q(ICR1_ICR2_BF)
Q(ICR1_ICR3_BF)
Q(ICR1_ICR4_BF)
Q(ICR1_ICR5_BF)
Q(ICR1_ICR6_BF)
Q(ICR1_ICR7_BF)
Q(ICR1_ICR8_BF)
Q(ICR1_ICR9_BF)
Q(ICR2_ICR16_BF)
Q(ICR2_ICR17_BF)
Q(ICR2_ICR18_BF)
Q(ICR2_ICR19_BF)
Q(ICR2_ICR20_BF)
Q(ICR2_ICR21_BF)
Q(ICR2_ICR22_BF)
Q(ICR2_ICR23_BF)
Q(ICR2_ICR24_BF)
Q(ICR2_ICR25_BF)
Q(ICR2_ICR26_BF)
Q(ICR2_ICR27_BF)
Q(ICR2_ICR28_BF)
Q(ICR2_ICR29_BF)
Q(ICR2_ICR30_BF)
Q(ICR2_ICR31_BF)
Q(IER_DMIE)
Q(IER_FCIE)
Q(IER_RDIE)
Q(IER_REIE)
Q(IER_TCIE)
Q(IER_TDIE)
Q(IER_TEIE)
Q(IER_WCIE)
Q(IMR_IMR_BF)
Q(INIT_INIT_BF)
Q(INTEN_CA0IE)
Q(INTEN_CA1IE)
Q(INTEN_CB0IE)
Q(INTEN_CB1IE)
Q(INTEN_CMPIE_BF)
Q(INTEN_CX0IE)
Q(INTEN_CX1IE)
Q(INTEN_REIE)
Q(INTEN_RIE)
Q(IOMUXC)
Q(IOMUXC_GPR)
Q(IOMUXC_SNVS)
Q(IOMUXC_SNVS_GPR)
Q(ISR_ISR_BF)
Q(KPP)
Q(LCDIF)
Q(LOAD_LOAD_BF)
Q(LPI2C1)
Q(LPI2C2)
Q(LPI2C3)
Q(LPI2C4)
Q(LPI2C_MCCR0)
Q(LPI2C_MCCR1)
Q(LPI2C_MCFGR0)
Q(LPI2C_MCFGR1)
Q(LPI2C_MCFGR2)
Q(LPI2C_MCFGR3)
Q(LPI2C_MCR)
Q(LPI2C_MDER)
Q(LPI2C_MDMR)
Q(LPI2C_MFCR)
Q(LPI2C_MFSR)
Q(LPI2C_MIER)
Q(LPI2C_MRDR)
Q(LPI2C_MSR)
Q(LPI2C_MTDR)
Q(LPI2C_PARAM)
Q(LPI2C_SAMR)
Q(LPI2C_SASR)
Q(LPI2C_SCFGR1)
Q(LPI2C_SCFGR2)
Q(LPI2C_SCR)
Q(LPI2C_SDER)
Q(LPI2C_SIER)
Q(LPI2C_SRDR)
Q(LPI2C_SSR)
Q(LPI2C_STAR)
Q(LPI2C_STDR)
Q(LPI2C_VERID)
Q(LPSPI1)
Q(LPSPI2)
Q(LPSPI3)
Q(LPSPI4)
Q(LPSPI_CCR)
Q(LPSPI_CFGR0)
Q(LPSPI_CFGR1)
Q(LPSPI_CR)
Q(LPSPI_DER)
Q(LPSPI_DMR0)
Q(LPSPI_DMR1)
Q(LPSPI_FCR)
Q(LPSPI_FSR)
Q(LPSPI_IER)
Q(LPSPI_PARAM)
Q(LPSPI_RDR)
Q(LPSPI_RSR)
Q(LPSPI_SR)
Q(LPSPI_TCR)
Q(LPSPI_TDR)
Q(LPSPI_VERID)
Q(LPUART1)
Q(LPUART2)
Q(LPUART3)
Q(LPUART4)
Q(LPUART5)
Q(LPUART6)
Q(LPUART7)
Q(LPUART8)
Q(MASK_MASKA_BF)
Q(MASK_MASKB_BF)
Q(MASK_MASKX_BF)
Q(MASK_UPDATE_MASK_BF)
Q(MCCR0_CLKHI_BF)
Q(MCCR0_CLKLO_BF)
Q(MCCR0_DATAVD_BF)
Q(MCCR0_SETHOLD_BF)
Q(MCCR1_CLKHI_BF)
Q(MCCR1_CLKLO_BF)
Q(MCCR1_DATAVD_BF)
Q(MCCR1_SETHOLD_BF)
Q(MCFGR0_CIRFIFO)
Q(MCFGR0_HREN)
Q(MCFGR0_HRPOL)
Q(MCFGR0_HRSEL)
Q(MCFGR0_RDMO)
Q(MCFGR1_AUTOSTOP)
Q(MCFGR1_IGNACK)
Q(MCFGR1_MATCFG_BF)
Q(MCFGR1_PINCFG_BF)
Q(MCFGR1_PRESCALE_BF)
Q(MCFGR1_TIMECFG)
Q(MCFGR2_BUSIDLE_BF)
Q(MCFGR2_FILTSCL_BF)
Q(MCFGR2_FILTSDA_BF)
Q(MCFGR3_PINLOW_BF)
Q(MCR_DBGEN)
Q(MCR_DOZEN)
Q(MCR_MEN)
Q(MCR_RRF)
Q(MCR_RST)
Q(MCR_RTF)
Q(MCTRL2_MONPLL_BF)
Q(MCTRL_CLDOK_BF)
Q(MCTRL_IPOL_BF)
Q(MCTRL_LDOK_BF)
Q(MCTRL_RUN_BF)
Q(MDER_RDDE)
Q(MDER_TDDE)
Q(MDMR_MATCH0_BF)
Q(MDMR_MATCH1_BF)
Q(MFCR_RXWATER_BF)
Q(MFCR_TXWATER_BF)
Q(MFSR_RXCOUNT_BF)
Q(MFSR_TXCOUNT_BF)
Q(MIER_ALIE)
Q(MIER_DMIE)
Q(MIER_EPIE)
Q(MIER_FEIE)
Q(MIER_NDIE)
Q(MIER_PLTIE)
Q(MIER_RDIE)
Q(MIER_SDIE)
Q(MIER_TDIE)
Q(MRDR_DATA_BF)
Q(MRDR_RXEMPTY)
Q(MSR_ALF)
Q(MSR_BBF)
Q(MSR_DMF)
Q(MSR_EPF)
Q(MSR_FEF)
Q(MSR_MBF)
Q(MSR_NDF)
Q(MSR_PLTF)
Q(MSR_RDF)
Q(MSR_SDF)
Q(MSR_TDF)
Q(MTDR_CMD_BF)
Q(MTDR_DATA_BF)
Q(OCOTP)
Q(OCTRL_POLA)
Q(OCTRL_POLB)
Q(OCTRL_POLX)
Q(OCTRL_PWMAFS_BF)
Q(OCTRL_PWMA_IN)
Q(OCTRL_PWMBFS_BF)
Q(OCTRL_PWMB_IN)
Q(OCTRL_PWMXFS_BF)
Q(OCTRL_PWMX_IN)
Q(OFS_OFS_BF)
Q(OFS_SIGN)
Q(OUTEN_PWMA_EN_BF)
Q(OUTEN_PWMB_EN_BF)
Q(OUTEN_PWMX_EN_BF)
Q(PARAM_MRXFIFO_BF)
Q(PARAM_MTXFIFO_BF)
Q(PARAM_PCSNUM_BF)
Q(PARAM_RXFIFO_BF)
Q(PARAM_TXFIFO_BF)
Q(PGC)
Q(PIT)
Q(PMU)
Q(PSR_PSR_BF)
Q(PWM1)
Q(PWM2)
Q(PWM3)
Q(PWM4)
Q(PWM_CAPTCOMPA)
Q(PWM_CAPTCOMPB)
Q(PWM_CAPTCOMPX)
Q(PWM_CAPTCTRLA)
Q(PWM_CAPTCTRLB)
Q(PWM_CAPTCTRLX)
Q(PWM_CNT)
Q(PWM_CTRL)
Q(PWM_CTRL2)
Q(PWM_CVAL0)
Q(PWM_CVAL0CYC)
Q(PWM_CVAL1)
Q(PWM_CVAL1CYC)
Q(PWM_CVAL2)
Q(PWM_CVAL2CYC)
Q(PWM_CVAL3)
Q(PWM_CVAL3CYC)
Q(PWM_CVAL4)
Q(PWM_CVAL4CYC)
Q(PWM_CVAL5)
Q(PWM_CVAL5CYC)
Q(PWM_DISMAP0)
Q(PWM_DISMAP1)
Q(PWM_DMAEN)
Q(PWM_DTCNT0)
Q(PWM_DTCNT1)
Q(PWM_DTSRCSEL)
Q(PWM_FCTRL)
Q(PWM_FCTRL2)
Q(PWM_FFILT)
Q(PWM_FRACVAL1)
Q(PWM_FRACVAL2)
Q(PWM_FRACVAL3)
Q(PWM_FRACVAL4)
Q(PWM_FRACVAL5)
Q(PWM_FRCTRL)
Q(PWM_FSTS)
Q(PWM_FTST)
Q(PWM_INIT)
Q(PWM_INTEN)
Q(PWM_MASK)
Q(PWM_MCTRL)
Q(PWM_MCTRL2)
Q(PWM_OCTRL)
Q(PWM_OUTEN)
Q(PWM_STS)
Q(PWM_SWCOUT)
Q(PWM_TCTRL)
Q(PWM_VAL0)
Q(PWM_VAL1)
Q(PWM_VAL2)
Q(PWM_VAL3)
Q(PWM_VAL4)
Q(PWM_VAL5)
Q(PXP)
Q(RDR_DATA_BF)
Q(ROMC)
Q(RSR_RXEMPTY)
Q(RSR_SOF)
Q(RTWDOG)
Q(R_CDATA_BF)
Q(SAI1)
Q(SAI2)
Q(SAI3)
Q(SAMR_ADDR0_BF)
Q(SAMR_ADDR1_BF)
Q(SASR_ANV)
Q(SASR_RADDR_BF)
Q(SCFGR1_ACKSTALL)
Q(SCFGR1_ADDRCFG_BF)
Q(SCFGR1_ADRSTALL)
Q(SCFGR1_GCEN)
Q(SCFGR1_HSMEN)
Q(SCFGR1_IGNACK)
Q(SCFGR1_RXCFG)
Q(SCFGR1_RXSTALL)
Q(SCFGR1_SAEN)
Q(SCFGR1_TXCFG)
Q(SCFGR1_TXDSTALL)
Q(SCFGR2_CLKHOLD_BF)
Q(SCFGR2_DATAVD_BF)
Q(SCFGR2_FILTSCL_BF)
Q(SCFGR2_FILTSDA_BF)
Q(SCR_FILTDZ)
Q(SCR_FILTEN)
Q(SCR_RRF)
Q(SCR_RST)
Q(SCR_RTF)
Q(SCR_SEN)
Q(SCTRL_CAPTURE_MODE_BF)
Q(SCTRL_EEOF)
Q(SCTRL_FORCE)
Q(SCTRL_IEF)
Q(SCTRL_IEFIE)
Q(SCTRL_INPUT)
Q(SCTRL_IPS)
Q(SCTRL_MSTR)
Q(SCTRL_OEN)
Q(SCTRL_OPS)
Q(SCTRL_TCF)
Q(SCTRL_TCFIE)
Q(SCTRL_TOF)
Q(SCTRL_TOFIE)
Q(SCTRL_VAL)
Q(SDER_AVDE)
Q(SDER_RDDE)
Q(SDER_TDDE)
Q(SEMC)
Q(SIER_AM0IE)
Q(SIER_AM1F)
Q(SIER_AVIE)
Q(SIER_BEIE)
Q(SIER_FEIE)
Q(SIER_GCIE)
Q(SIER_RDIE)
Q(SIER_RSIE)
Q(SIER_SARIE)
Q(SIER_SDIE)
Q(SIER_TAIE)
Q(SIER_TDIE)
Q(SNVS)
Q(SPDIF)
Q(SRC)
Q(SRDR_DATA_BF)
Q(SRDR_RXEMPTY)
Q(SRDR_SOF)
Q(SR_DMF)
Q(SR_FCF)
Q(SR_MBF)
Q(SR_RDF)
Q(SR_REF)
Q(SR_TCF)
Q(SR_TDF)
Q(SR_TEF)
Q(SR_WCF)
Q(SSR_AM0F)
Q(SSR_AM1F)
Q(SSR_AVF)
Q(SSR_BBF)
Q(SSR_BEF)
Q(SSR_FEF)
Q(SSR_GCF)
Q(SSR_RDF)
Q(SSR_RSF)
Q(SSR_SARF)
Q(SSR_SBF)
Q(SSR_SDF)
Q(SSR_TAF)
Q(SSR_TDF)
Q(STAR_TXNACK)
Q(STDR_DATA_BF)
Q(STS_CFA0)
Q(STS_CFA1)
Q(STS_CFB0)
Q(STS_CFB1)
Q(STS_CFX0)
Q(STS_CFX1)
Q(STS_CMPF_BF)
Q(STS_REF)
Q(STS_RF)
Q(STS_RUF)
Q(SWCOUT_SM0OUT23)
Q(SWCOUT_SM0OUT45)
Q(SWCOUT_SM1OUT23)
Q(SWCOUT_SM1OUT45)
Q(SWCOUT_SM2OUT23)
Q(SWCOUT_SM2OUT45)
Q(SWCOUT_SM3OUT23)
Q(SWCOUT_SM3OUT45)
Q(TCR_BYSW)
Q(TCR_CONT)
Q(TCR_CONTC)
Q(TCR_CPHA)
Q(TCR_CPOL)
Q(TCR_FRAMESZ_BF)
Q(TCR_LSBF)
Q(TCR_PCS_BF)
Q(TCR_PRESCALE_BF)
Q(TCR_RXMSK)
Q(TCR_TXMSK)
Q(TCR_WIDTH_BF)
Q(TCTRL_OUT_TRIG_EN_BF)
Q(TCTRL_PWAOT0)
Q(TCTRL_PWBOT1)
Q(TCTRL_TRGFRQ)
Q(TDR_DATA_BF)
Q(TEMPMON)
Q(TMR1)
Q(TMR2)
Q(TMR3)
Q(TMR4)
Q(TMR_CAPT)
Q(TMR_CMPLD1)
Q(TMR_CMPLD2)
Q(TMR_CNTR)
Q(TMR_COMP1)
Q(TMR_COMP2)
Q(TMR_CSCTRL)
Q(TMR_CTRL)
Q(TMR_DMA)
Q(TMR_ENBL)
Q(TMR_FILT)
Q(TMR_HOLD)
Q(TMR_LOAD)
Q(TMR_SCTRL)
Q(TRNG)
Q(TSC)
Q(USB1)
Q(USB2)
Q(USBNC1)
Q(USBNC2)
Q(USBPHY1)
Q(USBPHY2)
Q(USB_ANALOG)
Q(USDHC1)
Q(USDHC2)
Q(VAL0_VAL0_BF)
Q(VAL1_VAL1_BF)
Q(VAL2_VAL2_BF)
Q(VAL3_VAL3_BF)
Q(VAL4_VAL4_BF)
Q(VAL5_VAL5_BF)
Q(VERID_FEATURE_BF)
Q(VERID_MAJOR_BF)
Q(VERID_MINOR_BF)
Q(WDOG1)
Q(WDOG2)
Q(XBARA1)
Q(XBARB2)
Q(XBARB3)
Q(XTALOSC24M)
# 972 "<stdin>"
Q(omv)
Q(version_major)
Q(version_minor)
Q(version_patch)
Q(version_string)
Q(arch)
Q(board_type)
Q(board_id)


Q(image)
Q(binary_to_grayscale)
Q(binary_to_rgb)
Q(binary_to_lab)
Q(binary_to_yuv)
Q(grayscale_to_binary)
Q(grayscale_to_rgb)
Q(grayscale_to_lab)
Q(grayscale_to_yuv)
Q(rgb_to_binary)
Q(rgb_to_grayscale)
Q(rgb_to_lab)
Q(rgb_to_yuv)
Q(lab_to_binary)
Q(lab_to_grayscale)
Q(lab_to_rgb)
Q(lab_to_yuv)
Q(yuv_to_binary)
Q(yuv_to_grayscale)
Q(yuv_to_rgb)
Q(yuv_to_lab)
Q(HaarCascade)
Q(search)
Q(SEARCH_EX)
Q(SEARCH_DS)
Q(EDGE_CANNY)
Q(EDGE_SIMPLE)
Q(CORNER_FAST)
Q(CORNER_AGAST)
Q(load_descriptor)
Q(save_descriptor)
Q(match_descriptor)


Q(find_template)
Q(kp_desc)
Q(lbp_desc)
Q(Cascade)
Q(cmp_lbp)
Q(find_features)
Q(find_keypoints)
Q(find_lbp)
Q(find_eye)
Q(find_edges)
Q(find_hog)
Q(normalized)
Q(filter_outliers)
Q(scale_factor)
Q(max_keypoints)
Q(corner_detector)
Q(kptmatch)
Q(selective_search)
Q(a1)
Q(a2)
Q(a3)


Q(lcd)
Q(type)
Q(set_backlight)
Q(get_backlight)
Q(display)
Q(clear)


Q(tv)
Q(channel)
Q(type)
Q(display)
Q(palettes)


Q(gif)
Q(Gif)
Q(open)
Q(add_frame)
Q(loop)


Q(mjpeg)
Q(Mjpeg)


Q(led)
Q(RED)
Q(GREEN)
Q(BLUE)
Q(IR)
Q(on)
Q(off)
Q(toggle)


Q(time)
Q(ticks)
Q(sleep)
Q(clock)
Q(Clock)


Q(tick)
Q(fps)
Q(avg)


Q(sensor)
Q(BINARY)
Q(GRAYSCALE)
Q(RGB565)
Q(YUV422)
Q(BAYER)
Q(JPEG)
Q(OV9650)
Q(OV2640)
Q(OV7725)
Q(MT9V034)
Q(LEPTON)
Q(value)
Q(shutdown)


Q(load)


Q(Net)


Q(forward)
Q(dry_run)
Q(softmax)





Q(min_scale)
Q(scale_mul)
Q(x_overlap)
Q(y_overlap)
Q(contrast_threshold)


Q(nn_class)
# 1133 "<stdin>"
Q(QQCIF)
Q(QCIF)
Q(CIF)
Q(QQSIF)
Q(QSIF)
Q(SIF)

Q(QQQQVGA)
Q(QQQVGA)
Q(QQVGA)
Q(QVGA)
Q(VGA)
Q(HQQQVGA)
Q(HQQVGA)
Q(HQVGA)

Q(B64X32)
Q(B64X64)
Q(B128X64)
Q(B128X128)

Q(LCD)
Q(QQVGA2)
Q(WVGA)
Q(WVGA2)
Q(SVGA)
Q(XGA)
Q(SXGA)
Q(UXGA)
Q(HD)
Q(FHD)
Q(QHD)
Q(QXGA)
Q(WQXGA)
Q(WQXGA2)


Q(NORMAL)
Q(NEGATIVE)


Q(IOCTL_SET_TRIGGERED_MODE)
Q(IOCTL_GET_TRIGGERED_MODE)
Q(IOCTL_LEPTON_GET_WIDTH)
Q(IOCTL_LEPTON_GET_HEIGHT)
Q(IOCTL_LEPTON_GET_RADIOMETRY)
Q(IOCTL_LEPTON_GET_REFRESH)
Q(IOCTL_LEPTON_GET_RESOLUTION)
Q(IOCTL_LEPTON_RUN_COMMAND)
Q(IOCTL_LEPTON_SET_ATTRIBUTE)
Q(IOCTL_LEPTON_GET_ATTRIBUTE)
Q(IOCTL_LEPTON_GET_FPA_TEMPERATURE)
Q(IOCTL_LEPTON_GET_AUX_TEMPERATURE)
Q(IOCTL_LEPTON_SET_MEASUREMENT_MODE)
Q(IOCTL_LEPTON_GET_MEASUREMENT_MODE)
Q(IOCTL_LEPTON_SET_MEASUREMENT_RANGE)
Q(IOCTL_LEPTON_GET_MEASUREMENT_RANGE)


Q(PALETTE_RAINBOW)
Q(PALETTE_IRONBOW)

Q(reset)
Q(flush)
Q(snapshot)
Q(skip_frames)
Q(get_fb)
Q(get_id)
Q(alloc_extra_fb)
Q(dealloc_extra_fb)
Q(set_pixformat)
Q(set_framerate)
Q(set_framesize)
Q(set_vsync_output)
Q(set_binning)
Q(set_windowing)
Q(set_gainceiling)
Q(set_contrast)
Q(set_brightness)
Q(set_saturation)
Q(set_quality)
Q(set_colorbar)
Q(set_auto_gain)
Q(gain_db)
Q(gain_db_ceiling)
Q(get_gain_db)
Q(set_auto_exposure)
Q(exposure_us)
Q(get_exposure_us)
Q(set_auto_whitebal)
Q(rgb_gain_db)
Q(get_rgb_gain_db)
Q(set_hmirror)
Q(set_vflip)
Q(set_special_effect)
Q(set_lens_correction)
Q(ioctl)
Q(set_color_palette)
Q(get_color_palette)
Q(__write_reg)
Q(__read_reg)


Q(P1)
Q(P2)
Q(P3)
Q(P4)
Q(P5)
Q(P6)
Q(PA1)
Q(PA2)
Q(PA3)
Q(PA4)
Q(PA5)
Q(PA6)
Q(PA7)
Q(PA8)
Q(PB1)
Q(PB2)
Q(PB3)
Q(PB4)
Q(IN)
Q(OUT)
Q(gpio)
Q(GPIO)
Q(low)
Q(high)


Q(spi)
Q(read)
Q(write)
Q(write_image)


Q(uart)


Q(file)
Q(close)


Q(wlan)
Q(WEP)
Q(WPA)
Q(WPA2)
Q(init)
Q(connect)
Q(connected)
Q(ifconfig)
Q(patch_version)
Q(patch_program)
Q(socket)
Q(send)
Q(recv)
Q(bind)
Q(listen)
Q(accept)
Q(settimeout)
Q(setblocking)
Q(select)
Q(AF_INET)
Q(AF_INET6)
Q(SOCK_STREAM)
Q(SOCK_DGRAM)
Q(SOCK_RAW)
Q(IPPROTO_IP)
Q(IPPROTO_ICMP)
Q(IPPROTO_IPV4)
Q(IPPROTO_TCP)
Q(IPPROTO_UDP)
Q(IPPROTO_IPV6)
Q(IPPROTO_RAW)


Q(WINC)
Q(connect)
Q(start_ap)
Q(disconnect)
Q(isconnected)
Q(connected_sta)
Q(wait_for_sta)
Q(ifconfig)
Q(netinfo)
Q(fw_version)
Q(fw_dump)
Q(fw_update)
Q(scan)
Q(rssi)
Q(OPEN)
Q(WEP)
Q(WPA_PSK)
Q(802_1X)
Q(MODE_STA)
Q(MODE_AP)
Q(MODE_P2P)
Q(MODE_BSP)
Q(MODE_FIRMWARE)
Q(ssid)
Q(key)
Q(security)
Q(bssid)


Q(cpufreq)
Q(set_frequency)
Q(get_current_frequencies)
Q(get_supported_frequencies)


Q(Image)
Q(copy_to_fb)


Q(width)


Q(height)


Q(format)


Q(size)


Q(get_pixel)
Q(rgbtuple)


Q(set_pixel)
Q(color)


Q(mean_pool)


Q(mean_pooled)


Q(midpoint_pool)
Q(bias)


Q(midpoint_pooled)



Q(to_bitmap)
Q(copy)
Q(rgb_channel)


Q(to_grayscale)




Q(to_rgb565)




Q(to_rainbow)


Q(color_palette)


Q(compress)
Q(quality)


Q(compress_for_ide)



Q(compressed)



Q(compressed_for_ide)



Q(jpeg_encode_for_ide)


Q(jpeg_encoded_for_ide)



Q(crop)
Q(scale)
Q(roi)
Q(x_scale)
Q(y_scale)



Q(save)


Q(clear)
Q(mask)


Q(draw_line)

Q(thickness)


Q(draw_rectangle)


Q(fill)


Q(draw_circle)





Q(draw_ellipse)





Q(draw_string)


Q(x_spacing)
Q(y_spacing)
Q(mono_space)
Q(char_rotation)
Q(char_hmirror)
Q(char_vflip)
Q(string_rotation)
Q(string_hmirror)
Q(string_vflip)


Q(draw_cross)





Q(draw_arrow)





Q(draw_edges)






Q(draw_image)


Q(alpha)



Q(draw_keypoints)






Q(flood_fill)
Q(seed_threshold)
Q(floating_threshold)

Q(invert)
Q(clear_background)



Q(mask_rectangle)


Q(mask_circle)


Q(mask_ellipse)


Q(binary)

Q(zero)
# 1539 "<stdin>"
Q(and)
Q(b_and)



Q(nand)
Q(b_nand)



Q(or)
Q(b_or)



Q(nor)
Q(b_nor)



Q(xor)
Q(b_xor)



Q(xnor)
Q(b_xnor)



Q(erode)




Q(dilate)
Q(threshold)
# 1589 "<stdin>"
Q(top_hat)




Q(black_hat)




Q(gamma_corr)
Q(gamma)
Q(contrast)
Q(brightness)


Q(negate)


Q(assign)
Q(replace)
Q(set)
Q(hmirror)
Q(vflip)
Q(transpose)



Q(add)



Q(sub)
Q(reverse)



Q(mul)




Q(div)

Q(mod)
# 1645 "<stdin>"
Q(difference)



Q(blend)




Q(histeq)
Q(adaptive)
Q(clip_limit)



Q(mean)

Q(offset)




Q(median)
Q(percentile)






Q(mode)






Q(midpoint)







Q(morph)
# 1699 "<stdin>"
Q(blur)
Q(gaussian)
Q(gaussian_blur)
Q(unsharp)
# 1711 "<stdin>"
Q(laplacian)
Q(sharpen)
# 1721 "<stdin>"
Q(bilateral)
Q(color_sigma)
Q(space_sigma)






Q(cartoon)


Q(mask)


Q(remove_shadows)


Q(chrominvar)


Q(illuminvar)


Q(linpolar)



Q(logpolar)



Q(lens_corr)
Q(strength)
Q(zoom)


Q(rotation_corr)
Q(x_rotation)
Q(y_rotation)
Q(z_rotation)
Q(x_translation)
Q(y_translation)



Q(get_similarity)

Q(similarity)

Q(stdev)




Q(get_hist)
Q(get_histogram)

Q(bins)
Q(l_bins)
Q(a_bins)
Q(b_bins)
Q(thresholds)


Q(histogram)




Q(get_percentile)
Q(get_threshold)
Q(get_stats)
Q(get_statistics)
Q(statistics)


Q(value)
Q(l_value)
Q(a_value)
Q(b_value)
# 1827 "<stdin>"
Q(lq)
Q(uq)
Q(l_mean)
Q(l_median)
Q(l_mode)
Q(l_stdev)
Q(l_min)
Q(l_max)
Q(l_lq)
Q(l_uq)
Q(a_mean)
Q(a_median)
Q(a_mode)
Q(a_stdev)
Q(a_min)
Q(a_max)
Q(a_lq)
Q(a_uq)
Q(b_mean)
Q(b_median)
Q(b_mode)
Q(b_stdev)
Q(b_min)
Q(b_max)
Q(b_lq)
Q(b_uq)


Q(get_regression)

Q(x_stride)
Q(y_stride)

Q(area_threshold)
Q(pixels_threshold)
Q(robust)

Q(line)

Q(x1)
Q(y1)
Q(x2)
Q(y2)
Q(length)
Q(magnitude)
Q(theta)
Q(rho)


Q(find_blobs)






Q(merge)
Q(margin)
Q(threshold_cb)
Q(merge_cb)
Q(x_hist_bins_max)
Q(y_hist_bins_max)

Q(blob)
Q(corners)
Q(min_corners)
Q(rect)
Q(x)
Q(y)
Q(w)
Q(h)
Q(pixels)
Q(cx)
Q(cxf)
Q(cy)
Q(cyf)
Q(rotation)
Q(rotation_deg)
Q(rotation_rad)
Q(code)
Q(count)
Q(perimeter)
Q(roundness)
Q(elongation)
Q(area)
Q(density)
Q(extent)
Q(compactness)
Q(solidity)
Q(convexity)
Q(x_hist_bins)
Q(y_hist_bins)
Q(major_axis_line)
Q(minor_axis_line)
Q(enclosing_circle)
Q(enclosed_ellipse)


Q(find_lines)




Q(theta_margin)
Q(rho_margin)


Q(find_line_segments)

Q(merge_distance)
Q(max_theta_diff)


Q(find_circles)




Q(x_margin)
Q(y_margin)
Q(r_margin)
Q(r_min)
Q(r_max)
Q(r_step)

Q(circle)



Q(r)



Q(find_rects)
# 1974 "<stdin>"
Q(find_qrcodes)


Q(qrcode)






Q(payload)
Q(version)
Q(ecc_level)
Q(mask)
Q(data_type)
Q(eci)
Q(is_numeric)
Q(is_alphanumeric)
Q(is_binary)
Q(is_kanji)


Q(find_apriltags)

Q(families)
Q(fx)
Q(fy)



Q(apriltag)






Q(id)
Q(family)
Q(hamming)



Q(goodness)
Q(decision_margin)


Q(z_translation)



Q(TAG16H5)
Q(TAG25H7)
Q(TAG25H9)
Q(TAG36H10)
Q(TAG36H11)
Q(ARTOOLKIT)


Q(find_datamatrices)

Q(effort)

Q(datamatrix)
# 2046 "<stdin>"
Q(rows)
Q(columns)
Q(capacity)
Q(padding)


Q(find_barcodes)


Q(barcode)
# 2066 "<stdin>"
Q(EAN2)
Q(EAN5)
Q(EAN8)
Q(UPCE)
Q(ISBN10)
Q(UPCA)
Q(EAN13)
Q(ISBN13)
Q(I25)
Q(DATABAR)
Q(DATABAR_EXP)
Q(CODABAR)
Q(CODE39)
Q(PDF417)
Q(CODE93)
Q(CODE128)


Q(find_displacement)

Q(template_roi)

Q(fix_rotation_scale)
Q(displacement)




Q(response)


Q(ImageWriter)

Q(imagewriter)





Q(ImageReader)

Q(imagereader)

Q(next_frame)





Q(fir)

Q(FIR_NONE)
Q(FIR_SHIELD)
Q(FIR_MLX90620)
Q(FIR_MLX90621)
Q(FIR_MLX90640)
Q(FIR_AMG8833)
Q(refresh)
Q(resolution)




Q(read_ta)
Q(read_ir)
Q(draw_ta)


Q(draw_ir)





Q(pixformat)



Q(tf)

Q(load_to_fb)
Q(free_from_fb)
Q(classify)
Q(segment)


Q(tf_model)



Q(channels)
# 2167 "<stdin>"
Q(tf_classification)




Q(output)




Q(802_1X)

Q(ADC)

Q(ADC)

Q(ADC1)

Q(ADC2)

Q(ADCAll)

Q(ADCAll)

Q(ADC_CAL)

Q(ADC_CFG)

Q(ADC_CV)

Q(ADC_ETC)

Q(ADC_GC)

Q(ADC_GS)

Q(ADC_HC0)

Q(ADC_HC1)

Q(ADC_HC2)

Q(ADC_HC3)

Q(ADC_HC4)

Q(ADC_HC5)

Q(ADC_HC6)

Q(ADC_HC7)

Q(ADC_HS)

Q(ADC_OFS)

Q(ADC_R0)

Q(ADC_R1)

Q(ADC_R2)

Q(ADC_R3)

Q(ADC_R4)

Q(ADC_R5)

Q(ADC_R6)

Q(ADC_R7)

Q(AF_INET)

Q(AF_INET6)

Q(AIPSTZ1)

Q(AIPSTZ2)

Q(AIPSTZ3)

Q(AIPSTZ4)

Q(ANALOG)

Q(AOI1)

Q(AOI2)

Q(ARRAY)

Q(ARTOOLKIT)

Q(ArithmeticError)

Q(ArithmeticError)

Q(AssertionError)

Q(AssertionError)

Q(AssertionError)

Q(AttributeError)

Q(AttributeError)

Q(B128X128)

Q(B128X64)

Q(B64X32)

Q(B64X64)

Q(BAYER)

Q(BEE)

Q(BFINT16)

Q(BFINT32)

Q(BFINT8)

Q(BFUINT16)

Q(BFUINT32)

Q(BFUINT8)

Q(BF_LEN)

Q(BF_POS)

Q(BIG_ENDIAN)

Q(BINARY)

Q(BLACK)

Q(BaseException)

Q(BaseException)

Q(BaseException)

Q(BytesIO)

Q(BytesIO)

Q(CAL_CAL_CODE_BF)

Q(CAN1)

Q(CAN2)

Q(CAPTCOMPA_EDGCMPA_BF)

Q(CAPTCOMPA_EDGCNTA_BF)

Q(CAPTCOMPB_EDGCMPB_BF)

Q(CAPTCOMPB_EDGCNTB_BF)

Q(CAPTCOMPX_EDGCMPX_BF)

Q(CAPTCOMPX_EDGCNTX_BF)

Q(CAPTCTRLA_ARMA)

Q(CAPTCTRLA_CA0CNT_BF)

Q(CAPTCTRLA_CA1CNT_BF)

Q(CAPTCTRLA_CFAWM_BF)

Q(CAPTCTRLA_EDGA0_BF)

Q(CAPTCTRLA_EDGA1_BF)

Q(CAPTCTRLA_EDGCNTA_EN)

Q(CAPTCTRLA_INP_SELA)

Q(CAPTCTRLA_ONESHOTA)

Q(CAPTCTRLB_ARMB)

Q(CAPTCTRLB_CB0CNT_BF)

Q(CAPTCTRLB_CB1CNT_BF)

Q(CAPTCTRLB_CFBWM_BF)

Q(CAPTCTRLB_EDGB0_BF)

Q(CAPTCTRLB_EDGB1_BF)

Q(CAPTCTRLB_EDGCNTB_EN)

Q(CAPTCTRLB_INP_SELB)

Q(CAPTCTRLB_ONESHOTB)

Q(CAPTCTRLX_ARMX)

Q(CAPTCTRLX_CFXWM_BF)

Q(CAPTCTRLX_CX0CNT_BF)

Q(CAPTCTRLX_CX1CNT_BF)

Q(CAPTCTRLX_EDGCNTX_EN)

Q(CAPTCTRLX_EDGX0_BF)

Q(CAPTCTRLX_EDGX1_BF)

Q(CAPTCTRLX_INP_SELX)

Q(CAPTCTRLX_ONESHOTX)

Q(CAPT_CAPTURE_BF)

Q(CCM)

Q(CCM_ANALOG)

Q(CCR_DBT_BF)

Q(CCR_PCSSCK_BF)

Q(CCR_SCKDIV_BF)

Q(CCR_SCKPCS_BF)

Q(CFGR0_CIRFIFO)

Q(CFGR0_HREN)

Q(CFGR0_HRPOL)

Q(CFGR0_HRSEL)

Q(CFGR0_RDMO)

Q(CFGR1_AUTOPCS)

Q(CFGR1_MASTER)

Q(CFGR1_MATCFG_BF)

Q(CFGR1_NOSTALL)

Q(CFGR1_OUTCFG)

Q(CFGR1_PCSCFG)

Q(CFGR1_PCSPOL_BF)

Q(CFGR1_PINCFG_BF)

Q(CFGR1_SAMPLE)

Q(CFG_ADHSC)

Q(CFG_ADICLK_BF)

Q(CFG_ADIV_BF)

Q(CFG_ADLPC)

Q(CFG_ADLSMP)

Q(CFG_ADSTS_BF)

Q(CFG_ADTRG)

Q(CFG_AVGS_BF)

Q(CFG_MODE_BF)

Q(CFG_OVWREN)

Q(CFG_REFSEL_BF)

Q(CIF)

Q(CMP1)

Q(CMP2)

Q(CMP3)

Q(CMP4)

Q(CMPLD1_COMPARATOR_LOAD_1_BF)

Q(CMPLD2_COMPARATOR_LOAD_2_BF)

Q(CNTR_COUNTER_BF)

Q(CNT_CNT_BF)

Q(CODABAR)

Q(CODE128)

Q(CODE39)

Q(CODE93)

Q(COMP1_COMPARISON_1_BF)

Q(COMP2_COMPARISON_2_BF)

Q(CORNER_AGAST)

Q(CORNER_FAST)

Q(CR_DBGEN)

Q(CR_DOZEN)

Q(CR_MEN)

Q(CR_RRF)

Q(CR_RST)

Q(CR_RTF)

Q(CSCTRL_ALT_LOAD)

Q(CSCTRL_CL1_BF)

Q(CSCTRL_CL2_BF)

Q(CSCTRL_DBG_EN_BF)

Q(CSCTRL_FAULT)

Q(CSCTRL_ROC)

Q(CSCTRL_TCF1)

Q(CSCTRL_TCF1EN)

Q(CSCTRL_TCF2)

Q(CSCTRL_TCF2EN)

Q(CSCTRL_TCI)

Q(CSCTRL_UP)

Q(CSI)

Q(CSU)

Q(CTRL2_CLK_SEL_BF)

Q(CTRL2_DBGEN)

Q(CTRL2_FORCE)

Q(CTRL2_FORCE_SEL_BF)

Q(CTRL2_FRCEN)

Q(CTRL2_INDEP)

Q(CTRL2_INIT_SEL_BF)

Q(CTRL2_PWM23_INIT)

Q(CTRL2_PWM45_INIT)

Q(CTRL2_PWMX_INIT)

Q(CTRL2_RELOAD_SEL)

Q(CTRL2_WAITEN)

Q(CTRL_CM_BF)

Q(CTRL_COINIT)

Q(CTRL_COMPMODE)

Q(CTRL_DBLEN)

Q(CTRL_DBLX)

Q(CTRL_DIR)

Q(CTRL_DMA_MODE_SEL)

Q(CTRL_DT_BF)

Q(CTRL_EXT0_TRIG_ENABLE)

Q(CTRL_EXT0_TRIG_PRIORITY_BF)

Q(CTRL_EXT1_TRIG_ENABLE)

Q(CTRL_EXT1_TRIG_PRIORITY_BF)

Q(CTRL_FULL)

Q(CTRL_HALF)

Q(CTRL_LDFQ_BF)

Q(CTRL_LDMOD)

Q(CTRL_LENGTH)

Q(CTRL_ONCE)

Q(CTRL_OUTMODE_BF)

Q(CTRL_PCS_BF)

Q(CTRL_PRE_DIVIDER_BF)

Q(CTRL_PRSC_BF)

Q(CTRL_SCS_BF)

Q(CTRL_SOFTRST)

Q(CTRL_SPLIT)

Q(CTRL_TRIG_ENABLE_BF)

Q(CTRL_TSC_BYPASS)

Q(CVAL0CYC_CVAL0CYC_BF)

Q(CVAL0_CAPTVAL0_BF)

Q(CVAL1CYC_CVAL1CYC_BF)

Q(CVAL1_CAPTVAL1_BF)

Q(CVAL2CYC_CVAL2CYC_BF)

Q(CVAL2_CAPTVAL2_BF)

Q(CVAL3CYC_CVAL3CYC_BF)

Q(CVAL3_CAPTVAL3_BF)

Q(CVAL4CYC_CVAL4CYC_BF)

Q(CVAL4_CAPTVAL4_BF)

Q(CVAL5CYC_CVAL5CYC_BF)

Q(CVAL5_CAPTVAL5_BF)

Q(CV_CV1_BF)

Q(CV_CV2_BF)

Q(Cascade)

Q(Clock)

Q(DATABAR)

Q(DATABAR_EXP)

Q(DCDC)

Q(DCMC)

Q(DCMC)

Q(DCP)

Q(DEEPSLEEP_RESETABC)

Q(DER_RDDE)

Q(DER_TDDE)

Q(DISMAP_DIS0A_BF)

Q(DISMAP_DIS0B_BF)

Q(DISMAP_DIS0X_BF)

Q(DISMAP_DIS1A_BF)

Q(DISMAP_DIS1B_BF)

Q(DISMAP_DIS1X_BF)

Q(DMA0)

Q(DMAEN_CA0DE)

Q(DMAEN_CA1DE)

Q(DMAEN_CAPTDE_BF)

Q(DMAEN_CB0DE)

Q(DMAEN_CB1DE)

Q(DMAEN_CX0DE)

Q(DMAEN_CX1DE)

Q(DMAEN_FAND)

Q(DMAEN_VALDE)

Q(DMAMUX)

Q(DMA_CMPLD1DE)

Q(DMA_CMPLD2DE)

Q(DMA_CTRL_TRIG0_ENABLE)

Q(DMA_CTRL_TRIG0_REQ)

Q(DMA_CTRL_TRIG1_ENABLE)

Q(DMA_CTRL_TRIG1_REQ)

Q(DMA_CTRL_TRIG2_ENABLE)

Q(DMA_CTRL_TRIG2_REQ)

Q(DMA_CTRL_TRIG3_ENABLE)

Q(DMA_CTRL_TRIG3_REQ)

Q(DMA_CTRL_TRIG4_ENABLE)

Q(DMA_CTRL_TRIG4_REQ)

Q(DMA_CTRL_TRIG5_ENABLE)

Q(DMA_CTRL_TRIG5_REQ)

Q(DMA_CTRL_TRIG6_ENABLE)

Q(DMA_CTRL_TRIG6_REQ)

Q(DMA_CTRL_TRIG7_ENABLE)

Q(DMA_CTRL_TRIG7_REQ)

Q(DMA_IEFDE)

Q(DMR0_MATCH0_BF)

Q(DMR1_MATCH1_BF)

Q(DONE0_1_IRQ_TRIG0_DONE0)

Q(DONE0_1_IRQ_TRIG0_DONE1)

Q(DONE0_1_IRQ_TRIG1_DONE0)

Q(DONE0_1_IRQ_TRIG1_DONE1)

Q(DONE0_1_IRQ_TRIG2_DONE0)

Q(DONE0_1_IRQ_TRIG2_DONE1)

Q(DONE0_1_IRQ_TRIG3_DONE0)

Q(DONE0_1_IRQ_TRIG3_DONE1)

Q(DONE0_1_IRQ_TRIG4_DONE0)

Q(DONE0_1_IRQ_TRIG4_DONE1)

Q(DONE0_1_IRQ_TRIG5_DONE0)

Q(DONE0_1_IRQ_TRIG5_DONE1)

Q(DONE0_1_IRQ_TRIG6_DONE0)

Q(DONE0_1_IRQ_TRIG6_DONE1)

Q(DONE0_1_IRQ_TRIG7_DONE0)

Q(DONE0_1_IRQ_TRIG7_DONE1)

Q(DONE2_ERR_IRQ_TRIG0_DONE2)

Q(DONE2_ERR_IRQ_TRIG0_ERR)

Q(DONE2_ERR_IRQ_TRIG1_DONE2)

Q(DONE2_ERR_IRQ_TRIG1_ERR)

Q(DONE2_ERR_IRQ_TRIG2_DONE2)

Q(DONE2_ERR_IRQ_TRIG2_ERR)

Q(DONE2_ERR_IRQ_TRIG3_DONE2)

Q(DONE2_ERR_IRQ_TRIG3_ERR)

Q(DONE2_ERR_IRQ_TRIG4_DONE2)

Q(DONE2_ERR_IRQ_TRIG4_ERR)

Q(DONE2_ERR_IRQ_TRIG5_DONE2)

Q(DONE2_ERR_IRQ_TRIG5_ERR)

Q(DONE2_ERR_IRQ_TRIG6_DONE2)

Q(DONE2_ERR_IRQ_TRIG6_ERR)

Q(DONE2_ERR_IRQ_TRIG7_DONE2)

Q(DONE2_ERR_IRQ_TRIG7_ERR)

Q(DR_DR_BF)

Q(DTCNT0_DTCNT0_BF)

Q(DTCNT1_DTCNT1_BF)

Q(DTSRCSEL_SM0SEL23_BF)

Q(DTSRCSEL_SM0SEL45_BF)

Q(DTSRCSEL_SM1SEL23_BF)

Q(DTSRCSEL_SM1SEL45_BF)

Q(DTSRCSEL_SM2SEL23_BF)

Q(DTSRCSEL_SM2SEL45_BF)

Q(DTSRCSEL_SM3SEL23_BF)

Q(DTSRCSEL_SM3SEL45_BF)

Q(DecompIO)

Q(DecompIO)

Q(EACCES)

Q(EACCES)

Q(EADDRINUSE)

Q(EADDRINUSE)

Q(EAGAIN)

Q(EAGAIN)

Q(EALREADY)

Q(EALREADY)

Q(EAN13)

Q(EAN2)

Q(EAN5)

Q(EAN8)

Q(EBADF)

Q(EBADF)

Q(ECONNABORTED)

Q(ECONNABORTED)

Q(ECONNREFUSED)

Q(ECONNREFUSED)

Q(ECONNRESET)

Q(ECONNRESET)

Q(EDGE_CANNY)

Q(EDGE_SEL_GPIO_EDGE_SEL_BF)

Q(EDGE_SIMPLE)

Q(EEXIST)

Q(EEXIST)

Q(EHOSTUNREACH)

Q(EHOSTUNREACH)

Q(EINPROGRESS)

Q(EINPROGRESS)

Q(EINVAL)

Q(EINVAL)

Q(EIO)

Q(EIO)

Q(EISDIR)

Q(EISDIR)

Q(ENBL_ENBL_BF)

Q(ENC1)

Q(ENC2)

Q(ENC3)

Q(ENC4)

Q(ENET)

Q(ENOBUFS)

Q(ENOBUFS)

Q(ENODEV)

Q(ENODEV)

Q(ENOENT)

Q(ENOENT)

Q(ENOMEM)

Q(ENOMEM)

Q(ENOTCONN)

Q(ENOTCONN)

Q(EOFError)

Q(EOFError)

Q(EOPNOTSUPP)

Q(EOPNOTSUPP)

Q(EPERM)

Q(EPERM)

Q(ETIMEDOUT)

Q(ETIMEDOUT)

Q(EWM)

Q(Ellipsis)

Q(Ellipsis)

Q(Exception)

Q(Exception)

Q(FCR_RXWATER_BF)

Q(FCR_TXWATER_BF)

Q(FCTRL2_NOCOMB_BF)

Q(FCTRL_FAUTO_BF)

Q(FCTRL_FIE_BF)

Q(FCTRL_FLVL_BF)

Q(FCTRL_FSAFE_BF)

Q(FFILT_FILT_CNT_BF)

Q(FFILT_FILT_PER_BF)

Q(FFILT_GSTR)

Q(FHD)

Q(FILT_FILT_CNT_BF)

Q(FILT_FILT_PER_BF)

Q(FLEXIO1)

Q(FLEXIO2)

Q(FLEXRAM)

Q(FLEXSPI)

Q(FLOAT32)

Q(FLOAT64)

Q(FONT5x7)

Q(FONT6x13)

Q(FRACVAL1_FRACVAL1_BF)

Q(FRACVAL2_FRACVAL2_BF)

Q(FRACVAL3_FRACVAL3_BF)

Q(FRACVAL4_FRACVAL4_BF)

Q(FRACVAL5_FRACVAL5_BF)

Q(FRCTRL_FRAC1_EN)

Q(FRCTRL_FRAC23_EN)

Q(FRCTRL_FRAC45_EN)

Q(FRCTRL_FRAC_PU)

Q(FRCTRL_TEST)

Q(FSR_RXCOUNT_BF)

Q(FSR_TXCOUNT_BF)

Q(FSTS_FFLAG_BF)

Q(FSTS_FFPIN_BF)

Q(FSTS_FFULL_BF)

Q(FSTS_FHALF_BF)

Q(FTST_FTEST)

Q(FileIO)

Q(FileIO)

Q(FileIO)

Q(FileIO)

Q(Flash)

Q(Flash)

Q(GC_ACFE)

Q(GC_ACFGT)

Q(GC_ACREN)

Q(GC_ADACKEN)

Q(GC_ADCO)

Q(GC_AVGE)

Q(GC_CAL)

Q(GC_DMAEN)

Q(GDIR_GDIR_BF)

Q(GPC)

Q(GPIO1)

Q(GPIO2)

Q(GPIO3)

Q(GPIO4)

Q(GPIO5)

Q(GPIO_DR)

Q(GPIO_EDGE_SEL)

Q(GPIO_GDIR)

Q(GPIO_ICR1)

Q(GPIO_ICR2)

Q(GPIO_IMR)

Q(GPIO_ISR)

Q(GPIO_PSR)

Q(GPT1)

Q(GPT2)

Q(GRAYSCALE)

Q(GS_ADACT)

Q(GS_AWKST)

Q(GS_CALF)

Q(GeneratorExit)

Q(GeneratorExit)

Q(Gif)

Q(Gif)

Q(HARD_RESET)

Q(HC_ADCH_BF)

Q(HC_AIEN)

Q(HD)

Q(HID)

Q(HIZ)

Q(HOLD_HOLD_BF)

Q(HQQQVGA)

Q(HQQVGA)

Q(HQVGA)

Q(HS_COCO0)

Q(HYS)

Q(HaarCascade)

Q(I25)

Q(I2C)

Q(I2C)

Q(I2C)

Q(ICR1_ICR0_BF)

Q(ICR1_ICR10_BF)

Q(ICR1_ICR11_BF)

Q(ICR1_ICR12_BF)

Q(ICR1_ICR13_BF)

Q(ICR1_ICR14_BF)

Q(ICR1_ICR15_BF)

Q(ICR1_ICR1_BF)

Q(ICR1_ICR2_BF)

Q(ICR1_ICR3_BF)

Q(ICR1_ICR4_BF)

Q(ICR1_ICR5_BF)

Q(ICR1_ICR6_BF)

Q(ICR1_ICR7_BF)

Q(ICR1_ICR8_BF)

Q(ICR1_ICR9_BF)

Q(ICR2_ICR16_BF)

Q(ICR2_ICR17_BF)

Q(ICR2_ICR18_BF)

Q(ICR2_ICR19_BF)

Q(ICR2_ICR20_BF)

Q(ICR2_ICR21_BF)

Q(ICR2_ICR22_BF)

Q(ICR2_ICR23_BF)

Q(ICR2_ICR24_BF)

Q(ICR2_ICR25_BF)

Q(ICR2_ICR26_BF)

Q(ICR2_ICR27_BF)

Q(ICR2_ICR28_BF)

Q(ICR2_ICR29_BF)

Q(ICR2_ICR30_BF)

Q(ICR2_ICR31_BF)

Q(IER_DMIE)

Q(IER_FCIE)

Q(IER_RDIE)

Q(IER_REIE)

Q(IER_TCIE)

Q(IER_TDIE)

Q(IER_TEIE)

Q(IER_WCIE)

Q(IMR_IMR_BF)

Q(IN)

Q(INIT_INIT_BF)

Q(INT)

Q(INT16)

Q(INT32)

Q(INT64)

Q(INT8)

Q(INTEN_CA0IE)

Q(INTEN_CA1IE)

Q(INTEN_CB0IE)

Q(INTEN_CB1IE)

Q(INTEN_CMPIE_BF)

Q(INTEN_CX0IE)

Q(INTEN_CX1IE)

Q(INTEN_REIE)

Q(INTEN_RIE)

Q(IN_PDN)

Q(IN_PUP)

Q(IN_PUP_WEAK)

Q(IOCTL_GET_TRIGGERED_MODE)

Q(IOCTL_LEPTON_GET_ATTRIBUTE)

Q(IOCTL_LEPTON_GET_AUX_TEMPERATURE)

Q(IOCTL_LEPTON_GET_FPA_TEMPERATURE)

Q(IOCTL_LEPTON_GET_HEIGHT)

Q(IOCTL_LEPTON_GET_MEASUREMENT_MODE)

Q(IOCTL_LEPTON_GET_MEASUREMENT_RANGE)

Q(IOCTL_LEPTON_GET_RADIOMETRY)

Q(IOCTL_LEPTON_GET_REFRESH)

Q(IOCTL_LEPTON_GET_RESOLUTION)

Q(IOCTL_LEPTON_GET_WIDTH)

Q(IOCTL_LEPTON_RUN_COMMAND)

Q(IOCTL_LEPTON_SET_ATTRIBUTE)

Q(IOCTL_LEPTON_SET_MEASUREMENT_MODE)

Q(IOCTL_LEPTON_SET_MEASUREMENT_RANGE)

Q(IOCTL_SET_TRIGGERED_MODE)

Q(IOMUXC)

Q(IOMUXC_GPR)

Q(IOMUXC_SNVS)

Q(IOMUXC_SNVS_GPR)

Q(ISBN10)

Q(ISBN13)

Q(ISR_ISR_BF)

Q(Image)

Q(Image)

Q(ImageReader)

Q(ImageWriter)

Q(ImportError)

Q(ImportError)

Q(IndentationError)

Q(IndentationError)

Q(IndexError)

Q(IndexError)

Q(JPEG)

Q(KPP)

Q(KeyError)

Q(KeyError)

Q(KeyboardInterrupt)

Q(KeyboardInterrupt)

Q(LCD)

Q(LCDIF)

Q(LED)

Q(LED)

Q(LEPTON)

Q(LITTLE_ENDIAN)

Q(LOAD_LOAD_BF)

Q(LONG)

Q(LONGLONG)

Q(LPI2C1)

Q(LPI2C2)

Q(LPI2C3)

Q(LPI2C4)

Q(LPI2C_MCCR0)

Q(LPI2C_MCCR1)

Q(LPI2C_MCFGR0)

Q(LPI2C_MCFGR1)

Q(LPI2C_MCFGR2)

Q(LPI2C_MCFGR3)

Q(LPI2C_MCR)

Q(LPI2C_MDER)

Q(LPI2C_MDMR)

Q(LPI2C_MFCR)

Q(LPI2C_MFSR)

Q(LPI2C_MIER)

Q(LPI2C_MRDR)

Q(LPI2C_MSR)

Q(LPI2C_MTDR)

Q(LPI2C_PARAM)

Q(LPI2C_SAMR)

Q(LPI2C_SASR)

Q(LPI2C_SCFGR1)

Q(LPI2C_SCFGR2)

Q(LPI2C_SCR)

Q(LPI2C_SDER)

Q(LPI2C_SIER)

Q(LPI2C_SRDR)

Q(LPI2C_SSR)

Q(LPI2C_STAR)

Q(LPI2C_STDR)

Q(LPI2C_VERID)

Q(LPSPI1)

Q(LPSPI2)

Q(LPSPI3)

Q(LPSPI4)

Q(LPSPI_CCR)

Q(LPSPI_CFGR0)

Q(LPSPI_CFGR1)

Q(LPSPI_CR)

Q(LPSPI_DER)

Q(LPSPI_DMR0)

Q(LPSPI_DMR1)

Q(LPSPI_FCR)

Q(LPSPI_FSR)

Q(LPSPI_IER)

Q(LPSPI_PARAM)

Q(LPSPI_RDR)

Q(LPSPI_RSR)

Q(LPSPI_SR)

Q(LPSPI_TCR)

Q(LPSPI_TDR)

Q(LPSPI_VERID)

Q(LPUART1)

Q(LPUART2)

Q(LPUART3)

Q(LPUART4)

Q(LPUART5)

Q(LPUART6)

Q(LPUART7)

Q(LPUART8)

Q(LSB)

Q(LSB)

Q(LookupError)

Q(LookupError)

Q(MASK_MASKA_BF)

Q(MASK_MASKB_BF)

Q(MASK_MASKX_BF)

Q(MASK_UPDATE_MASK_BF)

Q(MASTER)

Q(MASTER)

Q(MCCR0_CLKHI_BF)

Q(MCCR0_CLKLO_BF)

Q(MCCR0_DATAVD_BF)

Q(MCCR0_SETHOLD_BF)

Q(MCCR1_CLKHI_BF)

Q(MCCR1_CLKLO_BF)

Q(MCCR1_DATAVD_BF)

Q(MCCR1_SETHOLD_BF)

Q(MCFGR0_CIRFIFO)

Q(MCFGR0_HREN)

Q(MCFGR0_HRPOL)

Q(MCFGR0_HRSEL)

Q(MCFGR0_RDMO)

Q(MCFGR1_AUTOSTOP)

Q(MCFGR1_IGNACK)

Q(MCFGR1_MATCFG_BF)

Q(MCFGR1_PINCFG_BF)

Q(MCFGR1_PRESCALE_BF)

Q(MCFGR1_TIMECFG)

Q(MCFGR2_BUSIDLE_BF)

Q(MCFGR2_FILTSCL_BF)

Q(MCFGR2_FILTSDA_BF)

Q(MCFGR3_PINLOW_BF)

Q(MCR_DBGEN)

Q(MCR_DOZEN)

Q(MCR_MEN)

Q(MCR_RRF)

Q(MCR_RST)

Q(MCR_RTF)

Q(MCTRL2_MONPLL_BF)

Q(MCTRL_CLDOK_BF)

Q(MCTRL_IPOL_BF)

Q(MCTRL_LDOK_BF)

Q(MCTRL_RUN_BF)

Q(MDER_RDDE)

Q(MDER_TDDE)

Q(MDMR_MATCH0_BF)

Q(MDMR_MATCH1_BF)

Q(MFCR_RXWATER_BF)

Q(MFCR_TXWATER_BF)

Q(MFSR_RXCOUNT_BF)

Q(MFSR_TXCOUNT_BF)

Q(MIER_ALIE)

Q(MIER_DMIE)

Q(MIER_EPIE)

Q(MIER_FEIE)

Q(MIER_NDIE)

Q(MIER_PLTIE)

Q(MIER_RDIE)

Q(MIER_SDIE)

Q(MIER_TDIE)

Q(MODE_AP)

Q(MODE_BSP)

Q(MODE_FIRMWARE)

Q(MODE_P2P)

Q(MODE_STA)

Q(MRDR_DATA_BF)

Q(MRDR_RXEMPTY)

Q(MSB)

Q(MSB)

Q(MSC)

Q(MSC_plus_HID)

Q(MSR_ALF)

Q(MSR_BBF)

Q(MSR_DMF)

Q(MSR_EPF)

Q(MSR_FEF)

Q(MSR_MBF)

Q(MSR_NDF)

Q(MSR_PLTF)

Q(MSR_RDF)

Q(MSR_SDF)

Q(MSR_TDF)

Q(MT9V034)

Q(MTDR_CMD_BF)

Q(MTDR_DATA_BF)

Q(MemoryError)

Q(MemoryError)

Q(Mjpeg)

Q(Mjpeg)

Q(NATIVE)

Q(NEGATIVE)

Q(NORMAL)

Q(NameError)

Q(NameError)

Q(Net)

Q(None)

Q(NoneType)

Q(NotImplementedError)

Q(NotImplementedError)

Q(OCOTP)

Q(OCTRL_POLA)

Q(OCTRL_POLB)

Q(OCTRL_POLX)

Q(OCTRL_PWMAFS_BF)

Q(OCTRL_PWMA_IN)

Q(OCTRL_PWMBFS_BF)

Q(OCTRL_PWMB_IN)

Q(OCTRL_PWMXFS_BF)

Q(OCTRL_PWMX_IN)

Q(OD_PUP)

Q(OFS_OFS_BF)

Q(OFS_SIGN)

Q(OPEN)

Q(OPEN_DRAIN)

Q(OSError)

Q(OSError)

Q(OUT)

Q(OUTEN_PWMA_EN_BF)

Q(OUTEN_PWMB_EN_BF)

Q(OUTEN_PWMX_EN_BF)

Q(OUT_WEAK)

Q(OV2640)

Q(OV7725)

Q(OV9650)

Q(OrderedDict)

Q(OrderedDict)

Q(OrderedDict)

Q(OverflowError)

Q(OverflowError)

Q(PALETTE_IRONBOW)

Q(PALETTE_RAINBOW)

Q(PARAM_MRXFIFO_BF)

Q(PARAM_MTXFIFO_BF)

Q(PARAM_PCSNUM_BF)

Q(PARAM_RXFIFO_BF)

Q(PARAM_TXFIFO_BF)

Q(PDF417)

Q(PGC)

Q(PIT)

Q(PMU)

Q(POLLERR)

Q(POLLHUP)

Q(POLLIN)

Q(POLLOUT)

Q(PSR_PSR_BF)

Q(PTR)

Q(PWM)

Q(PWM)

Q(PWM1)

Q(PWM2)

Q(PWM3)

Q(PWM4)

Q(PWM_CAPTCOMPA)

Q(PWM_CAPTCOMPB)

Q(PWM_CAPTCOMPX)

Q(PWM_CAPTCTRLA)

Q(PWM_CAPTCTRLB)

Q(PWM_CAPTCTRLX)

Q(PWM_CNT)

Q(PWM_CTRL)

Q(PWM_CTRL2)

Q(PWM_CVAL0)

Q(PWM_CVAL0CYC)

Q(PWM_CVAL1)

Q(PWM_CVAL1CYC)

Q(PWM_CVAL2)

Q(PWM_CVAL2CYC)

Q(PWM_CVAL3)

Q(PWM_CVAL3CYC)

Q(PWM_CVAL4)

Q(PWM_CVAL4CYC)

Q(PWM_CVAL5)

Q(PWM_CVAL5CYC)

Q(PWM_DISMAP0)

Q(PWM_DISMAP1)

Q(PWM_DMAEN)

Q(PWM_DTCNT0)

Q(PWM_DTCNT1)

Q(PWM_DTSRCSEL)

Q(PWM_FCTRL)

Q(PWM_FCTRL2)

Q(PWM_FFILT)

Q(PWM_FRACVAL1)

Q(PWM_FRACVAL2)

Q(PWM_FRACVAL3)

Q(PWM_FRACVAL4)

Q(PWM_FRACVAL5)

Q(PWM_FRCTRL)

Q(PWM_FSTS)

Q(PWM_FTST)

Q(PWM_INIT)

Q(PWM_INTEN)

Q(PWM_MASK)

Q(PWM_MCTRL)

Q(PWM_MCTRL2)

Q(PWM_OCTRL)

Q(PWM_OUTEN)

Q(PWM_STS)

Q(PWM_SWCOUT)

Q(PWM_TCTRL)

Q(PWM_VAL0)

Q(PWM_VAL1)

Q(PWM_VAL2)

Q(PWM_VAL3)

Q(PWM_VAL4)

Q(PWM_VAL5)

Q(PWRON_RESET)

Q(PXP)

Q(Pin)

Q(Pin)

Q(Pin)

Q(PinAF)

Q(PinBase)

Q(QCIF)

Q(QHD)

Q(QQCIF)

Q(QQQQVGA)

Q(QQQVGA)

Q(QQSIF)

Q(QQVGA)

Q(QQVGA2)

Q(QSIF)

Q(QTIMER)

Q(QTIMER)

Q(QVGA)

Q(QXGA)

Q(RDR_DATA_BF)

Q(RGB565)

Q(ROMC)

Q(RPM)

Q(RPM)

Q(RSR_RXEMPTY)

Q(RSR_SOF)

Q(RTWDOG)

Q(R_CDATA_BF)

Q(RuntimeError)

Q(RuntimeError)

Q(SAI1)

Q(SAI2)

Q(SAI3)

Q(SAMR_ADDR0_BF)

Q(SAMR_ADDR1_BF)

Q(SASR_ANV)

Q(SASR_RADDR_BF)

Q(SCFGR1_ACKSTALL)

Q(SCFGR1_ADDRCFG_BF)

Q(SCFGR1_ADRSTALL)

Q(SCFGR1_GCEN)

Q(SCFGR1_HSMEN)

Q(SCFGR1_IGNACK)

Q(SCFGR1_RXCFG)

Q(SCFGR1_RXSTALL)

Q(SCFGR1_SAEN)

Q(SCFGR1_TXCFG)

Q(SCFGR1_TXDSTALL)

Q(SCFGR2_CLKHOLD_BF)

Q(SCFGR2_DATAVD_BF)

Q(SCFGR2_FILTSCL_BF)

Q(SCFGR2_FILTSDA_BF)

Q(SCR_FILTDZ)

Q(SCR_FILTEN)

Q(SCR_RRF)

Q(SCR_RST)

Q(SCR_RTF)

Q(SCR_SEN)

Q(SCTRL_CAPTURE_MODE_BF)

Q(SCTRL_EEOF)

Q(SCTRL_FORCE)

Q(SCTRL_IEF)

Q(SCTRL_IEFIE)

Q(SCTRL_INPUT)

Q(SCTRL_IPS)

Q(SCTRL_MSTR)

Q(SCTRL_OEN)

Q(SCTRL_OPS)

Q(SCTRL_TCF)

Q(SCTRL_TCFIE)

Q(SCTRL_TOF)

Q(SCTRL_TOFIE)

Q(SCTRL_VAL)

Q(SD)

Q(SDCard)

Q(SDCard)

Q(SDER_AVDE)

Q(SDER_RDDE)

Q(SDER_TDDE)

Q(SEARCH_DS)

Q(SEARCH_EX)

Q(SEMC)

Q(SHORT)

Q(SIER_AM0IE)

Q(SIER_AM1F)

Q(SIER_AVIE)

Q(SIER_BEIE)

Q(SIER_FEIE)

Q(SIER_GCIE)

Q(SIER_RDIE)

Q(SIER_RSIE)

Q(SIER_SARIE)

Q(SIER_SDIE)

Q(SIER_TAIE)

Q(SIER_TDIE)

Q(SIF)

Q(SLAVE)

Q(SLAVE)

Q(SLEW_FAST)

Q(SNVS)

Q(SOCK_DGRAM)

Q(SOCK_RAW)

Q(SOCK_STREAM)

Q(SOFT_RESET)

Q(SPDIF)

Q(SPI)

Q(SPI)

Q(SPI)

Q(SRC)

Q(SRDR_DATA_BF)

Q(SRDR_RXEMPTY)

Q(SRDR_SOF)

Q(SRPM)

Q(SRPM)

Q(SR_DMF)

Q(SR_FCF)

Q(SR_MBF)

Q(SR_RDF)

Q(SR_REF)

Q(SR_TCF)

Q(SR_TDF)

Q(SR_TEF)

Q(SR_WCF)

Q(SSR_AM0F)

Q(SSR_AM1F)

Q(SSR_AVF)

Q(SSR_BBF)

Q(SSR_BEF)

Q(SSR_FEF)

Q(SSR_GCF)

Q(SSR_RDF)

Q(SSR_RSF)

Q(SSR_SARF)

Q(SSR_SBF)

Q(SSR_SDF)

Q(SSR_TAF)

Q(SSR_TDF)

Q(STAR_TXNACK)

Q(STDR_DATA_BF)

Q(STS_CFA0)

Q(STS_CFA1)

Q(STS_CFB0)

Q(STS_CFB1)

Q(STS_CFX0)

Q(STS_CFX1)

Q(STS_CMPF_BF)

Q(STS_REF)

Q(STS_RF)

Q(STS_RUF)

Q(SVGA)

Q(SWCOUT_SM0OUT23)

Q(SWCOUT_SM0OUT45)

Q(SWCOUT_SM1OUT23)

Q(SWCOUT_SM1OUT45)

Q(SWCOUT_SM2OUT23)

Q(SWCOUT_SM2OUT45)

Q(SWCOUT_SM3OUT23)

Q(SWCOUT_SM3OUT45)

Q(SWIM)

Q(SXGA)

Q(Servo)

Q(Servo)

Q(Signal)

Q(Signal)

Q(SoftSPI)

Q(StopAsyncIteration)

Q(StopAsyncIteration)

Q(StopAsyncIteration)

Q(StopIteration)

Q(StopIteration)

Q(StringIO)

Q(StringIO)

Q(Switch)

Q(Switch)

Q(SyntaxError)

Q(SyntaxError)

Q(SystemExit)

Q(SystemExit)

Q(TAG16H5)

Q(TAG25H7)

Q(TAG25H9)

Q(TAG36H10)

Q(TAG36H11)

Q(TCR_BYSW)

Q(TCR_CONT)

Q(TCR_CONTC)

Q(TCR_CPHA)

Q(TCR_CPOL)

Q(TCR_FRAMESZ_BF)

Q(TCR_LSBF)

Q(TCR_PCS_BF)

Q(TCR_PRESCALE_BF)

Q(TCR_RXMSK)

Q(TCR_TXMSK)

Q(TCR_WIDTH_BF)

Q(TCTRL_OUT_TRIG_EN_BF)

Q(TCTRL_PWAOT0)

Q(TCTRL_PWBOT1)

Q(TCTRL_TRGFRQ)

Q(TDR_DATA_BF)

Q(TEMPMON)

Q(TMR)

Q(TMR)

Q(TMR1)

Q(TMR2)

Q(TMR3)

Q(TMR4)

Q(TMR_CAPT)

Q(TMR_CMPLD1)

Q(TMR_CMPLD2)

Q(TMR_CNTR)

Q(TMR_COMP1)

Q(TMR_COMP2)

Q(TMR_CSCTRL)

Q(TMR_CTRL)

Q(TMR_DMA)

Q(TMR_ENBL)

Q(TMR_FILT)

Q(TMR_HOLD)

Q(TMR_LOAD)

Q(TMR_SCTRL)

Q(TRNG)

Q(TSC)

Q(TextIOWrapper)

Q(TextIOWrapper)

Q(TypeError)

Q(TypeError)

Q(UART)

Q(UART)

Q(UART)

Q(UINT)

Q(UINT16)

Q(UINT32)

Q(UINT64)

Q(UINT8)

Q(ULONG)

Q(ULONGLONG)

Q(UPCA)

Q(UPCE)

Q(USB1)

Q(USB2)

Q(USBNC1)

Q(USBNC2)

Q(USBPHY1)

Q(USBPHY2)

Q(USB_ANALOG)

Q(USB_HID)

Q(USB_VCP)

Q(USB_VCP)

Q(USDHC1)

Q(USDHC2)

Q(USHORT)

Q(UXGA)

Q(UnicodeError)

Q(UnicodeError)

Q(VAL0_VAL0_BF)

Q(VAL1_VAL1_BF)

Q(VAL2_VAL2_BF)

Q(VAL3_VAL3_BF)

Q(VAL4_VAL4_BF)

Q(VAL5_VAL5_BF)

Q(VCP)

Q(VCP_plus_HID)

Q(VCP_plus_MSC)

Q(VERID_FEATURE_BF)

Q(VERID_MAJOR_BF)

Q(VERID_MINOR_BF)

Q(VGA)

Q(VOID)

Q(ValueError)

Q(ValueError)

Q(VfsFat)

Q(VfsFat)

Q(ViperTypeError)

Q(ViperTypeError)

Q(WDOG1)

Q(WDOG2)

Q(WDT_RESET)

Q(WEP)

Q(WHITE)

Q(WINC)

Q(WINC)

Q(WPA_PSK)

Q(WQXGA)

Q(WQXGA2)

Q(WVGA)

Q(WVGA2)

Q(XBARA1)

Q(XBARB2)

Q(XBARB3)

Q(XGA)

Q(XTALOSC24M)

Q(YUV422)

Q(ZeroDivisionError)

Q(ZeroDivisionError)

Q(_)

Q(_0x0a_)

Q(__abs__)

Q(__add__)

Q(__aenter__)

Q(__aenter__)

Q(__aexit__)

Q(__aexit__)

Q(__aiter__)

Q(__and__)

Q(__anext__)

Q(__bases__)

Q(__bool__)

Q(__build_class__)

Q(__build_class__)

Q(__call__)

Q(__class__)

Q(__class__)

Q(__class__)

Q(__class__)

Q(__class__)

Q(__class__)

Q(__class__)

Q(__contains__)

Q(__contains__)

Q(__contains__)

Q(__del__)

Q(__del__)

Q(__del__)

Q(__del__)

Q(__del__)

Q(__delitem__)

Q(__delitem__)

Q(__dict__)

Q(__dir__)

Q(__divmod__)

Q(__enter__)

Q(__enter__)

Q(__enter__)

Q(__enter__)

Q(__enter__)

Q(__enter__)

Q(__eq__)

Q(__eq__)

Q(__exit__)

Q(__exit__)

Q(__exit__)

Q(__exit__)

Q(__exit__)

Q(__exit__)

Q(__file__)

Q(__file__)

Q(__file__)

Q(__floordiv__)

Q(__ge__)

Q(__getattr__)

Q(__getattr__)

Q(__getitem__)

Q(__getitem__)

Q(__getitem__)

Q(__getitem__)

Q(__gt__)

Q(__hash__)

Q(__iadd__)

Q(__import__)

Q(__import__)

Q(__init__)

Q(__init__)

Q(__init__)

Q(__int__)

Q(__invert__)

Q(__isub__)

Q(__iter__)

Q(__le__)

Q(__len__)

Q(__lshift__)

Q(__lt__)

Q(__main__)

Q(__main__)

Q(__main__)

Q(__main__)

Q(__main__)

Q(__main__)

Q(__main__)

Q(__matmul__)

Q(__mod__)

Q(__module__)

Q(__mul__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__name__)

Q(__neg__)

Q(__new__)

Q(__new__)

Q(__new__)

Q(__next__)

Q(__next__)

Q(__next__)

Q(__next__)

Q(__or__)

Q(__path__)

Q(__path__)

Q(__path__)

Q(__pos__)

Q(__pow__)

Q(__qualname__)

Q(__read_reg)

Q(__repl_print__)

Q(__repl_print__)

Q(__repr__)

Q(__repr__)

Q(__reversed__)

Q(__rshift__)

Q(__setitem__)

Q(__setitem__)

Q(__str__)

Q(__sub__)

Q(__traceback__)

Q(__truediv__)

Q(__write_reg)

Q(__xor__)

Q(_brace_open__colon__hash_b_brace_close_)

Q(_lt_dictcomp_gt_)

Q(_lt_genexpr_gt_)

Q(_lt_lambda_gt_)

Q(_lt_listcomp_gt_)

Q(_lt_module_gt_)

Q(_lt_setcomp_gt_)

Q(_lt_stdin_gt_)

Q(_lt_string_gt_)

Q(_percent__hash_o)

Q(_percent__hash_x)

Q(_slash_)

Q(_slash_)

Q(_slash_)

Q(_slash_)

Q(_slash_)

Q(_slash_flash)

Q(_slash_flash_slash_lib)

Q(_slash_sd)

Q(_slash_sd_slash_lib)

Q(_space_)

Q(_star_)

Q(_star_)

Q(_star_)

Q(a1)

Q(a1)

Q(a1)

Q(a2b_base64)

Q(a_bins)

Q(a_bins)

Q(a_bins)

Q(a_lq)

Q(a_max)

Q(a_mean)

Q(a_median)

Q(a_min)

Q(a_mode)

Q(a_stdev)

Q(a_uq)

Q(a_value)

Q(a_value)

Q(abs)

Q(accept)

Q(acos)

Q(acosh)

Q(adaptive)

Q(add)

Q(add)

Q(add)

Q(add)

Q(add)

Q(add)

Q(add)

Q(add_frame)

Q(add_frame)

Q(add_frame)

Q(addr)

Q(addr)

Q(addr)

Q(addr)

Q(addr)

Q(addr_size)

Q(addressof)

Q(addrsize)

Q(af)

Q(af_list)

Q(align)

Q(all)

Q(alloc_emergency_exception_buf)

Q(alloc_extra_fb)

Q(alpha)

Q(alpha)

Q(alt)

Q(and)

Q(and_)

Q(angle)

Q(angle)

Q(any)

Q(any)

Q(any)

Q(append)

Q(append)

Q(apriltag)

Q(arch)

Q(area)

Q(area_threshold)

Q(area_threshold)

Q(arg)

Q(args)

Q(argv)

Q(array)

Q(array)

Q(asin)

Q(asinh)

Q(asm_thumb)

Q(asr)

Q(assign)

Q(atan)

Q(atan2)

Q(atanh)

Q(avg)

Q(b)

Q(b2a_base64)

Q(b_and)

Q(b_bins)

Q(b_bins)

Q(b_bins)

Q(b_lq)

Q(b_max)

Q(b_mean)

Q(b_median)

Q(b_min)

Q(b_mode)

Q(b_nand)

Q(b_nor)

Q(b_or)

Q(b_stdev)

Q(b_uq)

Q(b_value)

Q(b_value)

Q(b_xnor)

Q(b_xor)

Q(barcode)

Q(baudrate)

Q(baudrate)

Q(baudrate)

Q(baudrate)

Q(baudrate)

Q(baudrate)

Q(baudrate)

Q(baudrate)

Q(bias)

Q(bias)

Q(bias)

Q(bilateral)

Q(bin)

Q(binary)

Q(binary_to_grayscale)

Q(binary_to_lab)

Q(binary_to_rgb)

Q(binary_to_yuv)

Q(bind)

Q(bins)

Q(bins)

Q(bins)

Q(bins)

Q(bins)

Q(bins)

Q(bins)

Q(bins)

Q(bins)

Q(bins)

Q(bins)

Q(bits)

Q(bits)

Q(bits)

Q(bits)

Q(bits)

Q(bkcolor)

Q(bl)

Q(black_hat)

Q(blend)

Q(blob)

Q(blur)

Q(board)

Q(board)

Q(board_id)

Q(board_type)

Q(bool)

Q(bool)

Q(bool)

Q(bool)

Q(bool)

Q(bootloader)

Q(bootloader)

Q(border_width)

Q(bound_method)

Q(brightness)

Q(buffer)

Q(buffering)

Q(builtins)

Q(builtins)

Q(bx)

Q(bytearray)

Q(bytearray)

Q(bytearray_at)

Q(bytecode)

Q(byteorder)

Q(bytes)

Q(bytes)

Q(bytes)

Q(bytes_at)

Q(calcsize)

Q(calibration)

Q(callable)

Q(callback)

Q(callback)

Q(callback)

Q(callback)

Q(callback)

Q(capacity)

Q(cartoon)

Q(ceil)

Q(center)

Q(center)

Q(channel)

Q(char_hmirror)

Q(char_rotation)

Q(char_vflip)

Q(chdir)

Q(chdir)

Q(chdir)

Q(chdir)

Q(choice)

Q(chr)

Q(chrominvar)

Q(circle)

Q(circle)

Q(classmethod)

Q(classmethod)

Q(clear)

Q(clear)

Q(clear)

Q(clear)

Q(clear_background)

Q(clear_fb)

Q(clear_screen)

Q(clip_limit)

Q(clock)

Q(close)

Q(close)

Q(close)

Q(close)

Q(close)

Q(close)

Q(close)

Q(close)

Q(close)

Q(close)

Q(close)

Q(close)

Q(closure)

Q(closure)

Q(clz)

Q(cmath)

Q(cmath)

Q(cmp)

Q(code)

Q(code)

Q(collect)

Q(color)

Q(color)

Q(color_palette)

Q(color_sigma)

Q(columns)

Q(compactness)

Q(compile)

Q(compile)

Q(complex)

Q(complex)

Q(compress)

Q(compress_for_ide)

Q(compressed)

Q(compressed_for_ide)

Q(connect)

Q(connect)

Q(connected_sta)

Q(const)

Q(const)

Q(contrast)

Q(contrast_threshold)

Q(convexity)

Q(copy)

Q(copy)

Q(copy)

Q(copy)

Q(copy)

Q(copy)

Q(copy)

Q(copy)

Q(copy)

Q(copy)

Q(copy)

Q(copy_to_fb)

Q(copy_to_fb)

Q(copy_to_fb)

Q(copysign)

Q(corner_detector)

Q(corners)

Q(corners)

Q(corners)

Q(corners)

Q(corners)

Q(corners)

Q(cos)

Q(cos)

Q(cosh)

Q(count)

Q(count)

Q(count)

Q(count)

Q(count)

Q(count)

Q(count)

Q(cpsid)

Q(cpsie)

Q(cpu)

Q(cpu)

Q(crc)

Q(crop)

Q(cx)

Q(cx)

Q(cx)

Q(cx)

Q(cxf)

Q(cy)

Q(cy)

Q(cy)

Q(cy)

Q(cyf)

Q(data)

Q(data)

Q(data)

Q(data)

Q(data_type)

Q(datamatrix)

Q(dealloc_extra_fb)

Q(debug)

Q(decision_margin)

Q(decode)

Q(decode)

Q(decompress)

Q(deepsleep)

Q(default)

Q(degrees)

Q(deinit)

Q(deinit)

Q(deinit)

Q(deinit)

Q(deinit)

Q(deinit)

Q(deinit)

Q(deinit)

Q(deinit)

Q(deinit)

Q(deinit)

Q(deinit)

Q(delattr)

Q(delay)

Q(delay)

Q(deleter)

Q(density)

Q(dict)

Q(dict)

Q(dict)

Q(dict_view)

Q(difference)

Q(difference)

Q(difference)

Q(difference_update)

Q(digest)

Q(dilate)

Q(dir)

Q(dir)

Q(disable)

Q(disable_irq)

Q(disable_irq)

Q(discard)

Q(disconnect)

Q(displacement)

Q(div)

Q(divmod)

Q(dma)

Q(doc)

Q(draw_arrow)

Q(draw_circle)

Q(draw_cross)

Q(draw_edges)

Q(draw_ellipse)

Q(draw_image)

Q(draw_keypoints)

Q(draw_line)

Q(draw_rectangle)

Q(draw_string)

Q(dry_run)

Q(dump)

Q(dumps)

Q(dupterm)

Q(e)

Q(e)

Q(ecc_level)

Q(eci)

Q(effort)

Q(elapsed_micros)

Q(elapsed_millis)

Q(elongation)

Q(enable)

Q(enable_irq)

Q(enable_irq)

Q(enclosed_ellipse)

Q(enclosing_circle)

Q(encode)

Q(encoding)

Q(encoding)

Q(end)

Q(endswith)

Q(endswith)

Q(enumerate)

Q(enumerate)

Q(erf)

Q(erfc)

Q(erode)

Q(errno)

Q(erro)

Q(erro)

Q(errorcode)

Q(eval)

Q(eval)

Q(exec)

Q(exec)

Q(execfile)

Q(exit)

Q(exp)

Q(exp)

Q(expm1)

Q(exposure_us)

Q(extend)

Q(extend)

Q(extent)

Q(fabs)

Q(families)

Q(family)

Q(fastslew)

Q(fault_debug)

Q(fcolor)

Q(file)

Q(file)

Q(file)

Q(fill)

Q(fill)

Q(fill)

Q(fill)

Q(fill)

Q(filter)

Q(filter)

Q(filter_outliers)

Q(find)

Q(find)

Q(find_apriltags)

Q(find_barcodes)

Q(find_blobs)

Q(find_circles)

Q(find_datamatrices)

Q(find_displacement)

Q(find_edges)

Q(find_eye)

Q(find_features)

Q(find_hog)

Q(find_keypoints)

Q(find_lbp)

Q(find_line_segments)

Q(find_lines)

Q(find_qrcodes)

Q(find_rects)

Q(find_template)

Q(firstbit)

Q(firstbit)

Q(firstbit)

Q(firstbit)

Q(fix_rotation_scale)

Q(float)

Q(float)

Q(floating_threshold)

Q(floating_threshold)

Q(flood_fill)

Q(floor)

Q(flow)

Q(flush)

Q(flush)

Q(flush)

Q(fmod)

Q(font)

Q(format)

Q(format)

Q(format)

Q(format)

Q(forward)

Q(fps)

Q(freq)

Q(freq)

Q(freq)

Q(freq)

Q(freq)

Q(freq)

Q(frexp)

Q(from_bytes)

Q(fromkeys)

Q(frozenset)

Q(frozenset)

Q(function)

Q(function)

Q(function)

Q(function)

Q(function)

Q(function)

Q(function)

Q(function)

Q(function)

Q(function)

Q(function)

Q(fw_dump)

Q(fw_update)

Q(fw_version)

Q(fx)

Q(fy)

Q(gain_db)

Q(gain_db_ceiling)

Q(gamma)

Q(gamma)

Q(gamma_corr)

Q(gaussian)

Q(gaussian_blur)

Q(gc)

Q(gc)

Q(gencall)

Q(generator)

Q(generator)

Q(generator)

Q(generator)

Q(get)

Q(get_color_palette)

Q(get_count)

Q(get_count)

Q(get_count)

Q(get_count)

Q(get_exposure_us)

Q(get_fb)

Q(get_font_height)

Q(get_gain_db)

Q(get_hist)

Q(get_histogram)

Q(get_id)

Q(get_percentile)

Q(get_pixel)

Q(get_pixel_physical)

Q(get_pps)

Q(get_regression)

Q(get_rgb_gain_db)

Q(get_rpm)

Q(get_similarity)

Q(get_spps)

Q(get_srpm)

Q(get_statistics)

Q(get_statistics)

Q(get_stats)

Q(get_stats)

Q(get_threshold)

Q(get_ticks)

Q(get_ticks)

Q(get_xy)

Q(getaddrinfo)

Q(getattr)

Q(getcwd)

Q(getcwd)

Q(getcwd)

Q(getrandbits)

Q(getter)

Q(gettime)

Q(getvalue)

Q(gif)

Q(gif)

Q(globals)

Q(goodness)

Q(gpio)

Q(grayscale_to_binary)

Q(grayscale_to_lab)

Q(grayscale_to_rgb)

Q(grayscale_to_yuv)

Q(group)

Q(h)

Q(h)

Q(h)

Q(h)

Q(h)

Q(h)

Q(h)

Q(h)

Q(halfduplex)

Q(hamming)

Q(hard_reset)

Q(hasattr)

Q(hash)

Q(have_cdc)

Q(heap_lock)

Q(heap_unlock)

Q(heapify)

Q(heappop)

Q(heappush)

Q(height)

Q(height)

Q(height)

Q(height)

Q(height)

Q(height)

Q(help)

Q(hex)

Q(hexlify)

Q(hid)

Q(high)

Q(histeq)

Q(histogram)

Q(histogram)

Q(hmirror)

Q(hys)

Q(id)

Q(id)

Q(id)

Q(idle)

Q(ifconfig)

Q(ilistdir)

Q(ilistdir)

Q(ilistdir)

Q(ilistdir)

Q(illuminvar)

Q(imag)

Q(image)

Q(image)

Q(imagereader)

Q(imagewriter)

Q(implementation)

Q(index)

Q(index)

Q(index)

Q(index)

Q(index)

Q(index)

Q(info)

Q(info)

Q(info)

Q(info)

Q(init)

Q(init)

Q(init)

Q(init)

Q(init)

Q(init)

Q(init)

Q(init)

Q(init)

Q(init)

Q(init)

Q(init)

Q(init)

Q(input)

Q(insert)

Q(int)

Q(int)

Q(int)

Q(int)

Q(int)

Q(intensity)

Q(intersection)

Q(intersection)

Q(intersection_update)

Q(interval)

Q(interval)

Q(invert)

Q(invert)

Q(invert)

Q(invert)

Q(invert)

Q(invert)

Q(invert)

Q(invert)

Q(invert)

Q(invert)

Q(invert)

Q(invert)

Q(invert)

Q(invert)

Q(invert)

Q(invert)

Q(invert)

Q(invert)

Q(invert)

Q(inverted)

Q(inverted)

Q(inverted)

Q(ioctl)

Q(ioctl)

Q(ioctl)

Q(ioctl)

Q(ipoll)

Q(is_alphanumeric)

Q(is_binary)

Q(is_kanji)

Q(is_numeric)

Q(isalpha)

Q(isalpha)

Q(isconnected)

Q(isconnected)

Q(isdigit)

Q(isdigit)

Q(isdisjoint)

Q(isdisjoint)

Q(isenabled)

Q(isfinite)

Q(isinf)

Q(isinstance)

Q(islower)

Q(islower)

Q(isnan)

Q(isspace)

Q(isspace)

Q(issubclass)

Q(issubset)

Q(issubset)

Q(issuperset)

Q(issuperset)

Q(isupper)

Q(isupper)

Q(items)

Q(iter)

Q(iterable)

Q(iterator)

Q(iterator)

Q(iterator)

Q(iterator)

Q(iterator)

Q(join)

Q(join)

Q(jpeg_encode_for_ide)

Q(jpeg_encoded_for_ide)

Q(kbd_intr)

Q(keepends)

Q(key)

Q(key)

Q(key)

Q(key)

Q(keys)

Q(keys)

Q(kp_desc)

Q(kptmatch)

Q(l_bins)

Q(l_bins)

Q(l_bins)

Q(l_bins)

Q(l_bins)

Q(l_bins)

Q(l_bins)

Q(l_lq)

Q(l_max)

Q(l_mean)

Q(l_median)

Q(l_min)

Q(l_mode)

Q(l_stdev)

Q(l_uq)

Q(l_value)

Q(l_value)

Q(lab_to_binary)

Q(lab_to_grayscale)

Q(lab_to_rgb)

Q(lab_to_yuv)

Q(label)

Q(laplacian)

Q(lbp_desc)

Q(lcd)

Q(ldexp)

Q(ldr)

Q(ldrb)

Q(ldrex)

Q(ldrh)

Q(len)

Q(length)

Q(lens_corr)

Q(lgamma)

Q(line)

Q(line)

Q(linpolar)

Q(list)

Q(list)

Q(listdir)

Q(listen)

Q(little)

Q(little)

Q(little)

Q(little)

Q(load)

Q(load)

Q(load_descriptor)

Q(loads)

Q(locals)

Q(localtime)

Q(log)

Q(log)

Q(log10)

Q(log10)

Q(log2)

Q(logpolar)

Q(logpolar)

Q(loop)

Q(loop)

Q(loop)

Q(low)

Q(lower)

Q(lower)

Q(lq)

Q(lsl)

Q(lsr)

Q(lstrip)

Q(lstrip)

Q(machine)

Q(machine)

Q(magnitude)

Q(magnitude)

Q(magnitude)

Q(main)

Q(major_axis_line)

Q(map)

Q(map)

Q(mapper)

Q(margin)

Q(mask)

Q(mask)

Q(mask_circle)

Q(mask_ellipse)

Q(mask_rectangle)

Q(match)

Q(match)

Q(match)

Q(match)

Q(match_descriptor)

Q(math)

Q(math)

Q(max)

Q(max)

Q(max)

Q(max)

Q(max_keypoints)

Q(max_theta_diff)

Q(maximum_space_recursion_space_depth_space_exceeded)

Q(maxsize)

Q(mcu)

Q(mcu)

Q(mcu)

Q(mean)

Q(mean)

Q(mean)

Q(mean_pool)

Q(mean_pooled)

Q(median)

Q(median)

Q(mem)

Q(mem16)

Q(mem16)

Q(mem32)

Q(mem32)

Q(mem8)

Q(mem8)

Q(mem_alloc)

Q(mem_free)

Q(mem_info)

Q(mem_read)

Q(mem_write)

Q(memaddr)

Q(memaddr)

Q(memoryview)

Q(memoryview)

Q(merge)

Q(merge_cb)

Q(merge_distance)

Q(micropython)

Q(micropython)

Q(micropython)

Q(micropython)

Q(micros)

Q(midpoint)

Q(midpoint_pool)

Q(midpoint_pooled)

Q(millis)

Q(min)

Q(min)

Q(min)

Q(min)

Q(min_corners)

Q(min_scale)

Q(minor_axis_line)

Q(miso)

Q(miso)

Q(miso)

Q(mjpeg)

Q(mjpeg)

Q(mkdir)

Q(mkdir)

Q(mkdir)

Q(mkfs)

Q(mkfs)

Q(mktime)

Q(mod)

Q(mode)

Q(mode)

Q(mode)

Q(mode)

Q(mode)

Q(mode)

Q(mode)

Q(mode)

Q(mode)

Q(mode)

Q(mode)

Q(modf)

Q(modify)

Q(module)

Q(modules)

Q(modules)

Q(mono_space)

Q(morph)

Q(mosi)

Q(mosi)

Q(mosi)

Q(mount)

Q(mount)

Q(mount)

Q(mount)

Q(mount)

Q(mov)

Q(mov)

Q(movt)

Q(movw)

Q(movwt)

Q(mpy)

Q(mrs)

Q(mul)

Q(mul)

Q(mul)

Q(mul)

Q(name)

Q(name)

Q(name)

Q(namedtuple)

Q(names)

Q(nand)

Q(native)

Q(negate)

Q(network)

Q(network)

Q(next)

Q(next_frame)

Q(nn)

Q(nn)

Q(nn_class)

Q(nodename)

Q(nop)

Q(nor)

Q(normalized)

Q(nss)

Q(object)

Q(object)

Q(object)

Q(object)

Q(object)

Q(oct)

Q(off)

Q(off)

Q(off)

Q(offset)

Q(offset)

Q(offset)

Q(offset)

Q(offset)

Q(offset)

Q(offset)

Q(offset)

Q(omv)

Q(on)

Q(on)

Q(on)

Q(open)

Q(open)

Q(open)

Q(open)

Q(open)

Q(opt)

Q(opt_level)

Q(or)

Q(ord)

Q(pack)

Q(pack_into)

Q(pad_expert_cfg)

Q(padding)

Q(parity)

Q(partition)

Q(partition)

Q(path)

Q(payload)

Q(payload)

Q(payload)

Q(pcolor)

Q(peektime)

Q(pend_throw)

Q(percentile)

Q(percentile)

Q(perimeter)

Q(period)

Q(period)

Q(period)

Q(period)

Q(phase)

Q(phase)

Q(phase)

Q(phase)

Q(phase)

Q(phase)

Q(pi)

Q(pi)

Q(pid)

Q(pin)

Q(pixels)

Q(pixels_threshold)

Q(pixels_threshold)

Q(platform)

Q(polar)

Q(polarity)

Q(polarity)

Q(polarity)

Q(polarity)

Q(polarity)

Q(poll)

Q(poll)

Q(poll)

Q(pop)

Q(pop)

Q(pop)

Q(pop)

Q(pop)

Q(popitem)

Q(port)

Q(pow)

Q(pow)

Q(power)

Q(pprparam)

Q(pprparam)

Q(prescale)

Q(prescale)

Q(prescaler)

Q(present)

Q(print)

Q(print_exception)

Q(property)

Q(property)

Q(ptr)

Q(ptr)

Q(ptr16)

Q(ptr16)

Q(ptr32)

Q(ptr32)

Q(ptr8)

Q(ptr8)

Q(pull)

Q(pulse_width)

Q(push)

Q(push)

Q(put_box)

Q(put_char)

Q(put_circle)

Q(put_diamond)

Q(put_line)

Q(put_ltext)

Q(put_newline)

Q(put_pixel)

Q(put_pixel_physical)

Q(put_text)

Q(put_text_xy)

Q(pwm_freq)

Q(pwm_inverted)

Q(pwm_width)

Q(pyb)

Q(pyb)

Q(pyb)

Q(qrcode)

Q(qstr_info)

Q(quality)

Q(quality)

Q(quality)

Q(quality)

Q(quality)

Q(quality)

Q(quality)

Q(r)

Q(r)

Q(r)

Q(r_margin)

Q(r_max)

Q(r_max)

Q(r_min)

Q(r_min)

Q(r_step)

Q(radians)

Q(randint)

Q(random)

Q(randrange)

Q(range)

Q(range)

Q(range)

Q(rbit)

Q(read)

Q(read)

Q(read)

Q(read)

Q(read)

Q(read)

Q(read)

Q(read)

Q(read)

Q(read)

Q(readID)

Q(read_buf_len)

Q(read_channel)

Q(readblocks)

Q(readblocks)

Q(readblocks)

Q(readchar)

Q(readfrom)

Q(readfrom_into)

Q(readfrom_mem)

Q(readfrom_mem_into)

Q(readinto)

Q(readinto)

Q(readinto)

Q(readinto)

Q(readinto)

Q(readinto)

Q(readinto)

Q(readinto)

Q(readinto)

Q(readline)

Q(readline)

Q(readline)

Q(readline)

Q(readline)

Q(readline)

Q(readlines)

Q(readlines)

Q(readlines)

Q(readonly)

Q(real)

Q(rect)

Q(rect)

Q(rect)

Q(rect)

Q(rect)

Q(rect)

Q(rect)

Q(rect)

Q(rect)

Q(rect)

Q(recv)

Q(recv)

Q(recv)

Q(recv)

Q(recv)

Q(recv)

Q(recv)

Q(recv)

Q(recvfrom)

Q(reg)

Q(register)

Q(release)

Q(remove)

Q(remove)

Q(remove)

Q(remove)

Q(remove)

Q(remove_shadows)

Q(rename)

Q(rename)

Q(rename)

Q(repl_info)

Q(repl_uart)

Q(replace)

Q(replace)

Q(replace)

Q(repr)

Q(reset)

Q(reset)

Q(reset)

Q(reset_cause)

Q(response)

Q(reverse)

Q(reverse)

Q(reverse)

Q(reverse)

Q(reverse)

Q(reversed)

Q(reversed)

Q(rfind)

Q(rfind)

Q(rgb_channel)

Q(rgb_channel)

Q(rgb_channel)

Q(rgb_channel)

Q(rgb_gain_db)

Q(rgb_to_binary)

Q(rgb_to_grayscale)

Q(rgb_to_lab)

Q(rgb_to_yuv)

Q(rgbtuple)

Q(rho)

Q(rho_margin)

Q(rindex)

Q(rindex)

Q(rmdir)

Q(rmdir)

Q(rmdir)

Q(rng)

Q(rng)

Q(robust)

Q(roi)

Q(rotation)

Q(rotation)

Q(rotation)

Q(rotation)

Q(rotation)

Q(rotation_corr)

Q(rotation_deg)

Q(rotation_rad)

Q(round)

Q(roundness)

Q(route)

Q(rows)

Q(rpartition)

Q(rpartition)

Q(rsplit)

Q(rsplit)

Q(rssi)

Q(rstrip)

Q(rstrip)

Q(rtc)

Q(rtc)

Q(save)

Q(save_descriptor)

Q(scale)

Q(scale)

Q(scale)

Q(scale_factor)

Q(scale_factor)

Q(scale_mul)

Q(scan)

Q(scan)

Q(scan)

Q(schedule)

Q(sck)

Q(sck)

Q(sck)

Q(scl)

Q(sda)

Q(sdiv)

Q(search)

Q(search)

Q(search)

Q(search)

Q(security)

Q(security)

Q(seed)

Q(seed_threshold)

Q(seed_threshold)

Q(seek)

Q(seek)

Q(select)

Q(selective_search)

Q(send)

Q(send)

Q(send)

Q(send)

Q(send)

Q(send)

Q(send)

Q(send)

Q(send)

Q(send)

Q(send_recv)

Q(sendbreak)

Q(sendto)

Q(sensor)

Q(sensor)

Q(sep)

Q(sep)

Q(set)

Q(set)

Q(set)

Q(set_auto_exposure)

Q(set_auto_gain)

Q(set_auto_whitebal)

Q(set_bkg_color)

Q(set_brightness)

Q(set_color_palette)

Q(set_colorbar)

Q(set_contrast)

Q(set_fill_color)

Q(set_font)

Q(set_font_trasparency)

Q(set_framerate)

Q(set_framesize)

Q(set_gainceiling)

Q(set_hmirror)

Q(set_lens_correction)

Q(set_pen_color)

Q(set_pixel)

Q(set_pixformat)

Q(set_quality)

Q(set_saturation)

Q(set_special_effect)

Q(set_title)

Q(set_vflip)

Q(set_vsync_output)

Q(set_windowing)

Q(set_xy)

Q(setattr)

Q(setblocking)

Q(setdefault)

Q(setinterrupt)

Q(setsockopt)

Q(setter)

Q(settimeout)

Q(sha256)

Q(sha256)

Q(sharpen)

Q(shutdown)

Q(similarity)

Q(sin)

Q(sin)

Q(single)

Q(sinh)

Q(size)

Q(size)

Q(size)

Q(size)

Q(size)

Q(size)

Q(size)

Q(size)

Q(size)

Q(size)

Q(size)

Q(sizeof)

Q(skip_frames)

Q(sleep)

Q(sleep)

Q(sleep)

Q(sleep)

Q(sleep_ms)

Q(sleep_us)

Q(slice)

Q(slice)

Q(snapshot)

Q(socket)

Q(socket)

Q(soft_reset)

Q(softmax)

Q(softmax)

Q(solidity)

Q(sort)

Q(sorted)

Q(space_sigma)

Q(speed)

Q(split)

Q(split)

Q(split)

Q(splitlines)

Q(splitlines)

Q(sqrt)

Q(sqrt)

Q(ssid)

Q(ssid)

Q(stack_use)

Q(standby)

Q(start)

Q(start)

Q(start)

Q(start)

Q(start_ap)

Q(startswith)

Q(startswith)

Q(stat)

Q(stat)

Q(stat)

Q(stat)

Q(staticmethod)

Q(staticmethod)

Q(statistics)

Q(statistics)

Q(statistics)

Q(statvfs)

Q(statvfs)

Q(statvfs)

Q(stderr)

Q(stdev)

Q(stdev)

Q(stdin)

Q(stdout)

Q(step)

Q(step)

Q(step)

Q(stop)

Q(stop)

Q(stop)

Q(stop)

Q(stop)

Q(str)

Q(str)

Q(str)

Q(str)

Q(str)

Q(strb)

Q(strength)

Q(strex)

Q(strh)

Q(string_hmirror)

Q(string_rotation)

Q(string_vflip)

Q(strip)

Q(strip)

Q(struct)

Q(struct)

Q(sub)

Q(sub)

Q(sub)

Q(sum)

Q(super)

Q(super)

Q(super)

Q(symmetric_difference)

Q(symmetric_difference)

Q(symmetric_difference_update)

Q(sync)

Q(sync)

Q(sync)

Q(sys)

Q(sys)

Q(sysname)

Q(tan)

Q(tanh)

Q(tell)

Q(template_roi)

Q(test)

Q(theta)

Q(theta)

Q(theta_margin)

Q(thickness)

Q(thickness)

Q(thickness)

Q(thickness)

Q(thickness)

Q(thickness)

Q(thickness)

Q(thickness)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold)

Q(threshold_cb)

Q(thresholds)

Q(throw)

Q(throw)

Q(ti)

Q(tick)

Q(ticks)

Q(ticks_add)

Q(ticks_cpu)

Q(ticks_diff)

Q(ticks_ms)

Q(ticks_us)

Q(time)

Q(time)

Q(time)

Q(time)

Q(timeout)

Q(timeout)

Q(timeout)

Q(timeout)

Q(timeout)

Q(timeout)

Q(timeout)

Q(timeout)

Q(timeout)

Q(timeout)

Q(timeout_char)

Q(to_bitmap)

Q(to_bitmap)

Q(to_bytes)

Q(to_grayscale)

Q(to_rainbow)

Q(to_rgb565)

Q(toggle)

Q(top_hat)

Q(transpose)

Q(trunc)

Q(tuple)

Q(tuple)

Q(tuple)

Q(type)

Q(type)

Q(type)

Q(uarray)

Q(uarray)

Q(ubinascii)

Q(ubinascii)

Q(ucollections)

Q(ucollections)

Q(uctypes)

Q(uctypes)

Q(uctypes)

Q(udelay)

Q(udiv)

Q(uerrno)

Q(uerrno)

Q(uhashlib)

Q(uhashlib)

Q(uheapq)

Q(uheapq)

Q(uint)

Q(uint)

Q(uint)

Q(uio)

Q(uio)

Q(ujson)

Q(ujson)

Q(umachine)

Q(umachine)

Q(umachine)

Q(umount)

Q(umount)

Q(uname)

Q(unhexlify)

Q(uniform)

Q(union)

Q(union)

Q(uniqueID)

Q(uniqueID)

Q(unique_id)

Q(unique_id)

Q(unlink)

Q(unpack)

Q(unpack_from)

Q(unregister)

Q(unsharp)

Q(uos)

Q(uos)

Q(update)

Q(update)

Q(update)

Q(update_display)

Q(upper)

Q(upper)

Q(uq)

Q(urandom)

Q(urandom)

Q(urandom)

Q(ure)

Q(ure)

Q(ure)

Q(usb_mode)

Q(uselect)

Q(uselect)

Q(usocket)

Q(usocket)

Q(ustruct)

Q(ustruct)

Q(utf_hyphen_8)

Q(utf_hyphen_8)

Q(utime)

Q(utime)

Q(utimeq)

Q(utimeq)

Q(utimeq)

Q(utimeq)

Q(uzlib)

Q(uzlib)

Q(value)

Q(value)

Q(value)

Q(value)

Q(value)

Q(value)

Q(value)

Q(value)

Q(value)

Q(value)

Q(values)

Q(vcmp)

Q(vcvt_f32_s32)

Q(vcvt_s32_f32)

Q(version)

Q(version)

Q(version)

Q(version)

Q(version_info)

Q(version_major)

Q(version_minor)

Q(version_patch)

Q(version_string)

Q(vflip)

Q(vid)

Q(viper)

Q(vldr)

Q(vmov)

Q(vmrs)

Q(vneg)

Q(vsqrt)

Q(vstr)

Q(w)

Q(w)

Q(w)

Q(w)

Q(w)

Q(w)

Q(w)

Q(w)

Q(wait_for_sta)

Q(wfi)

Q(wfi)

Q(width)

Q(width)

Q(width)

Q(width)

Q(width)

Q(width)

Q(width)

Q(width)

Q(width)

Q(window_close)

Q(window_open)

Q(window_scroll)

Q(write)

Q(write)

Q(write)

Q(write)

Q(write)

Q(write)

Q(write)

Q(write)

Q(write)

Q(write_readinto)

Q(write_readinto)

Q(writeblocks)

Q(writeblocks)

Q(writeblocks)

Q(writechar)

Q(writeto)

Q(writeto_mem)

Q(writevto)

Q(x)

Q(x)

Q(x)

Q(x)

Q(x)

Q(x)

Q(x)

Q(x)

Q(x)

Q(x1)

Q(x2)

Q(x_hist_bins)

Q(x_hist_bins_max)

Q(x_margin)

Q(x_overlap)

Q(x_rotation)

Q(x_rotation)

Q(x_scale)

Q(x_scale)

Q(x_spacing)

Q(x_stride)

Q(x_stride)

Q(x_stride)

Q(x_stride)

Q(x_translation)

Q(x_translation)

Q(x_translation)

Q(xnor)

Q(xor)

Q(xwin_max)

Q(xwin_min)

Q(y)

Q(y)

Q(y)

Q(y)

Q(y)

Q(y)

Q(y)

Q(y)

Q(y)

Q(y1)

Q(y2)

Q(y_hist_bins)

Q(y_hist_bins_max)

Q(y_margin)

Q(y_overlap)

Q(y_rotation)

Q(y_rotation)

Q(y_scale)

Q(y_scale)

Q(y_spacing)

Q(y_stride)

Q(y_stride)

Q(y_stride)

Q(y_stride)

Q(y_translation)

Q(y_translation)

Q(y_translation)

Q(yuv_to_binary)

Q(yuv_to_grayscale)

Q(yuv_to_lab)

Q(yuv_to_rgb)

Q(ywin_max)

Q(ywin_min)

Q(z_rotation)

Q(z_rotation)

Q(z_translation)

Q(zero)

Q(zip)

Q(zip)

Q(zoom)

Q(zoom)
