INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 03:01:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.555ns period=7.110ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.555ns period=7.110ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.110ns  (clk rise@7.110ns - clk rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 2.522ns (37.202%)  route 4.257ns (62.798%))
  Logic Levels:           26  (CARRY4=14 LUT2=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.593 - 7.110 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2103, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X12Y65         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mulf0/operator/sigProdExt_c2_reg[20]/Q
                         net (fo=1, routed)           0.485     1.247    mulf0/operator/sigProdExt_c2[20]
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.043     1.290 r  mulf0/operator/level5_c1[6]_i_10/O
                         net (fo=1, routed)           0.097     1.386    mulf0/operator/level5_c1[6]_i_10_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I3_O)        0.043     1.429 r  mulf0/operator/level5_c1[6]_i_6/O
                         net (fo=1, routed)           0.246     1.675    mulf0/operator/level5_c1[6]_i_6_n_0
    SLICE_X13Y66         LUT5 (Prop_lut5_I1_O)        0.043     1.718 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.718    mulf0/operator/RoundingAdder/S[0]
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.969 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.969    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.018 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.018    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.067 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.067    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.116 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.116    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.165 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.165    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_5_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.214 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.214    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.263 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.263    mulf0/operator/RoundingAdder/ltOp_carry__2_i_16_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.416 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_11/O[1]
                         net (fo=5, routed)           0.432     2.848    mulf0/operator/RoundingAdder/ip_result__0[29]
    SLICE_X14Y71         LUT4 (Prop_lut4_I3_O)        0.119     2.967 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_10/O
                         net (fo=1, routed)           0.152     3.119    mulf0/operator/RoundingAdder/level4_c1[9]_i_10_n_0
    SLICE_X14Y71         LUT5 (Prop_lut5_I4_O)        0.043     3.162 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_9/O
                         net (fo=34, routed)          0.124     3.286    mulf0/operator/RoundingAdder/level4_c1[9]_i_9_n_0
    SLICE_X14Y71         LUT5 (Prop_lut5_I4_O)        0.043     3.329 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_6/O
                         net (fo=4, routed)           0.377     3.705    mulf0/operator/RoundingAdder/level4_c1[24]_i_6_n_0
    SLICE_X8Y71          LUT4 (Prop_lut4_I1_O)        0.043     3.748 r  mulf0/operator/RoundingAdder/level5_c1[2]_i_3/O
                         net (fo=25, routed)          0.289     4.037    mulf0/operator/RoundingAdder/exc_c2_reg[1]_9
    SLICE_X8Y68          LUT6 (Prop_lut6_I1_O)        0.043     4.080 r  mulf0/operator/RoundingAdder/level5_c1[5]_i_3/O
                         net (fo=4, routed)           0.283     4.363    control_merge1/tehb/control/excExpFracY_c0[2]
    SLICE_X12Y68         LUT6 (Prop_lut6_I5_O)        0.043     4.406 r  control_merge1/tehb/control/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.346     4.752    addf0/operator/DI[1]
    SLICE_X12Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.997 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.997    addf0/operator/ltOp_carry_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.047 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.047    addf0/operator/ltOp_carry__0_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.097 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.097    addf0/operator/ltOp_carry__1_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.147 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.147    addf0/operator/ltOp_carry__2_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.269 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=95, routed)          0.292     5.561    control_merge1/tehb/control/CO[0]
    SLICE_X10Y73         LUT2 (Prop_lut2_I0_O)        0.127     5.688 r  control_merge1/tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.097     5.785    addf0/operator/p_1_in[0]
    SLICE_X11Y73         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.300     6.085 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.442     6.527    addf0/operator/RightShifterComponent/O[3]
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.120     6.647 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.233     6.880    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.043     6.923 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.364     7.287    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X13Y75         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.110     7.110 r  
                                                      0.000     7.110 r  clk (IN)
                         net (fo=2103, unset)         0.483     7.593    addf0/operator/RightShifterComponent/clk
    SLICE_X13Y75         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     7.593    
                         clock uncertainty           -0.035     7.557    
    SLICE_X13Y75         FDRE (Setup_fdre_C_R)       -0.295     7.262    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.262    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                 -0.025    




