// Seed: 3641036716
module module_0 #(
    parameter id_1 = 32'd63
) ();
  wire _id_1;
  ;
  `define pp_2 0
  assign id_1 = `pp_2;
  logic id_3[-1 : id_1];
endmodule
module module_1 #(
    parameter id_10 = 32'd90,
    parameter id_4  = 32'd13,
    parameter id_5  = 32'd91
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5[id_4 : id_10],
    id_6,
    id_7[id_4/1 : id_5],
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire _id_10;
  output wire id_9;
  output wire id_8;
  inout logic [7:0] id_7;
  output wire id_6;
  inout logic [7:0] _id_5;
  inout wire _id_4;
  input wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  logic id_22;
  logic id_23;
  ;
  assign id_1[id_10] = -1;
  module_0 modCall_1 ();
endmodule
