% =============================================================================


\begin{lstlisting}[language=pseudo,style=block]
saes.v4.ks1       rd rs1 rcon : rd = v4.ks1(rs1, rcon)
saes.v4.ks2       rd rs1 rs2  : rd = v4.ks2(rs1, rs2 )
saes.v4.imix      rd rs1      : rd = v4.InvMix(rs1)
saes.v4.encsm     rd rs1 rs2  : rd = v4.Enc(rs1, rs2, mix=1)
saes.v4.encs      rd rs1 rs2  : rd = v4.Enc(rs1, rs2, mix=0)
saes.v4.decsm     rd rs1 rs2  : rd = v4.Dec(rs1, rs2, mix=1)
saes.v4.decs      rd rs1 rs2  : rd = v4.Dec(rs1, rs2, mix=0)
\end{lstlisting}


\begin{lstlisting}[language=pseudo,style=block]
v4.ks1(rs1, enc_rcon):     // KeySchedule: SubBytes, Rotate, Round Const
    temp.32   = rs1.32[1]
    rcon      = 0x0
    if(enc_rcon != 0xA):
        temp.32 = ROTR32(temp.32, 8)
        rcon    = RoundConstants.8[enc_rcon]
    temp.8[i] = SubByte(temp.8[i])  for i=0..3
    temp.8[0] = temp.8[0] ^ rcon
    rd.64     = {temp.32, temp.32}

v4.ks2(rs1, rs2):           // KeySchedule: XOR
    rd.32[0]  = rs1.32[1] ^ rs2.32[0]
    rd.32[1]  = rs1.32[1] ^ rs2.32[0] ^ rs2.32[1]

v4.Enc(rs1, rs2, mix): // SubBytes, ShiftRows, MixColumns
    t1.128    = ShiftRows({rs2, rs1})
    t2.64     = t1.64[0]
    t3.8[i]   = SubByte(t2.8[i]) for i=0..7
    rd.32[i]  = MixColumn(t3.32[i]) if mix else t3.32[i] for i=0..1

v4.Dec(rs1, rs2, mix, hi): // InvSubBytes, InvShiftRows, InvMixColumns
    t1.128    = InvShiftRows(rs2 || rs1)
    t2.64     = t1.64[0]
    t3.8[i]   = SBox(t2.8[i]) for i=0..7
    rd.32[i]  = InvMixColumn(t3.32[i]) if mix else t3.32[i] for i=0..1

v4.InvMix(rs1):             // Inverse MixColumns
    rd.32[i]  = MixColumn(rs1.32[i]) for i=0..1
\end{lstlisting}

% TODO: micro-architecture diagram

% =============================================================================
