INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.ip_user_files/bd/L1_mru/ip/L1_mru_blk_mem_gen_0_0/L1_mru_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_mru_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity L1_mru_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity L1_mru_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity L1_mru_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity L1_mru_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity L1_mru_blk_mem_gen_0_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity L1_mru_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.ip_user_files/bd/L1_mru/sim/L1_mru.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_mru
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.ip_user_files/bd/L1_lru/ip/L1_lru_blk_mem_gen_0_0/L1_lru_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_lru_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity L1_lru_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity L1_lru_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity L1_lru_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity L1_lru_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity L1_lru_blk_mem_gen_0_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity L1_lru_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.ip_user_files/bd/L1_lru/sim/L1_lru.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_lru
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.ip_user_files/bd/L1_block/ip/L1_block_blk_mem_gen_0_0/L1_block_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_block_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity L1_block_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity L1_block_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity L1_block_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity L1_block_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity L1_block_blk_mem_gen_0_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity L1_block_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.ip_user_files/bd/L1_block/sim/L1_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_block_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_block_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_lru_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_lru_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_mru_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_mru_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sim_1/new/L1_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_simulation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sim_1/new/L1_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_simulation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sim_1/new/L1_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_simulation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sim_1/new/L1_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_simulation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sim_1/new/L1_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_simulation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.ip_user_files/bd/traceram/ip/traceram_blk_mem_gen_0_0/traceram_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity traceram_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity traceram_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity traceram_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity traceram_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity traceram_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity traceram_blk_mem_gen_0_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity traceram_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.ip_user_files/bd/traceram/sim/traceram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity traceram
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.ip_user_files/bd/L2_mru/ip/L2_mru_blk_mem_gen_0_0/L2_mru_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_mru_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity L2_mru_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity L2_mru_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity L2_mru_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity L2_mru_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity L2_mru_blk_mem_gen_0_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity L2_mru_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.ip_user_files/bd/L2_mru/sim/L2_mru.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_mru
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.ip_user_files/bd/L2_lru/ip/L2_lru_blk_mem_gen_0_0/L2_lru_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_lru_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity L2_lru_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity L2_lru_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity L2_lru_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity L2_lru_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity L2_lru_blk_mem_gen_0_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity L2_lru_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.ip_user_files/bd/L2_lru/sim/L2_lru.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_lru
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.ip_user_files/bd/L2_block/ip/L2_block_blk_mem_gen_0_0/L2_block_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_block_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity L2_block_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity L2_block_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity L2_block_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity L2_block_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity L2_block_blk_mem_gen_0_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity L2_block_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.ip_user_files/bd/L2_block/sim/L2_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_block_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_block_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_lru_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_lru_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_mru_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_mru_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/imports/hdl/traceram_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity traceram_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sim_1/new/combined_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity combined_sim
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sim_1/new/combined_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity combined_sim
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sim_1/new/combined_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity combined_sim
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
ERROR: [VRFC 10-1466] type boolean does not match with the integer literal [/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd:133]
ERROR: [VRFC 10-1412] syntax error near => [/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd:133]
ERROR: [VRFC 10-1412] syntax error near else [/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd:137]
ERROR: [VRFC 10-1412] syntax error near if [/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd:142]
ERROR: [VRFC 10-1504] unit rtl ignored due to previous errors [/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd:25]
INFO: [VRFC 10-240] VHDL file /home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sim_1/new/combined_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity combined_sim
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sim_1/new/combined_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity combined_sim
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/L2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.ip_user_files/bd/traceram/ip/traceram_blk_mem_gen_0_0/traceram_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity traceram_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity traceram_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity traceram_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity traceram_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity traceram_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity traceram_blk_mem_gen_0_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity traceram_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.ip_user_files/bd/traceram/sim/traceram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity traceram
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.ip_user_files/bd/L2_mru/ip/L2_mru_blk_mem_gen_0_0/L2_mru_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_mru_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity L2_mru_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity L2_mru_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity L2_mru_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity L2_mru_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity L2_mru_blk_mem_gen_0_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity L2_mru_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.ip_user_files/bd/L2_mru/sim/L2_mru.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_mru
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.ip_user_files/bd/L2_lru/ip/L2_lru_blk_mem_gen_0_0/L2_lru_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_lru_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity L2_lru_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity L2_lru_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity L2_lru_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity L2_lru_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity L2_lru_blk_mem_gen_0_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity L2_lru_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.ip_user_files/bd/L2_lru/sim/L2_lru.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_lru
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.ip_user_files/bd/L2_block/ip/L2_block_blk_mem_gen_0_0/L2_block_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_block_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity L2_block_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity L2_block_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity L2_block_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity L2_block_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity L2_block_blk_mem_gen_0_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity L2_block_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.ip_user_files/bd/L2_block/sim/L2_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.ip_user_files/bd/L1_mru/ip/L1_mru_blk_mem_gen_0_0/L1_mru_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_mru_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity L1_mru_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity L1_mru_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity L1_mru_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity L1_mru_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity L1_mru_blk_mem_gen_0_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity L1_mru_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.ip_user_files/bd/L1_mru/sim/L1_mru.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_mru
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.ip_user_files/bd/L1_lru/ip/L1_lru_blk_mem_gen_0_0/L1_lru_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_lru_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity L1_lru_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity L1_lru_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity L1_lru_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity L1_lru_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity L1_lru_blk_mem_gen_0_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity L1_lru_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.ip_user_files/bd/L1_lru/sim/L1_lru.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_lru
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.ip_user_files/bd/L1_block/ip/L1_block_blk_mem_gen_0_0/L1_block_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_block_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity L1_block_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity L1_block_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity L1_block_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity L1_block_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity L1_block_blk_mem_gen_0_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity L1_block_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.ip_user_files/bd/L1_block/sim/L1_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_block_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_block_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_lru_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_lru_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_mru_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1_mru_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sources_1/new/L2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_block_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_block_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_lru_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_lru_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_mru_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L2_mru_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sources_1/imports/hdl/traceram_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity traceram_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sim_1/new/combined_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity combined_sim
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sources_1/new/seq_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sim_1/new/combined_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity combined_sim
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nk7/Lab6_BRAM2new/Lab6_BRAM2.srcs/sources_1/new/L1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L1
