Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 03:28:15 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer/post_synth_timing_summary.rpt
| Design       : eltwise_layer
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3942 register/latch pins with no clock driven by root clock pin: bram_select[0] (HIGH)

 There are 3942 register/latch pins with no clock driven by root clock pin: bram_select[1] (HIGH)

 There are 3942 register/latch pins with no clock driven by root clock pin: bram_select[2] (HIGH)

 There are 3942 register/latch pins with no clock driven by root clock pin: bram_select[3] (HIGH)

 There are 3942 register/latch pins with no clock driven by root clock pin: bram_select[4] (HIGH)

 There are 3942 register/latch pins with no clock driven by root clock pin: bram_select[5] (HIGH)

 There are 3942 register/latch pins with no clock driven by root clock pin: bram_select[6] (HIGH)

 There are 3942 register/latch pins with no clock driven by root clock pin: bram_select[7] (HIGH)

 There are 9212 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_0/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_1/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_2/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_3/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe2/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_4/u_pe_array/pe3/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe0/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_add/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_eltwise_cu_5/u_pe_array/pe1/u_sub/u_FPAddSub2/pipe_5_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18232 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 142 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 97 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.139        0.000                      0               296768        0.891        0.000                      0               296768        4.500        0.000                       0                296768  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.139        0.000                      0               296768        0.891        0.000                      0               296768        4.500        0.000                       0                296768  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.891ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 matrix_C_0/ram_reg[887][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_C_0/ram_reg[138][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 2.651ns (33.732%)  route 5.208ns (66.268%))
  Logic Levels:           18  (LUT3=3 LUT5=4 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk_mem (IN)
                         net (fo=296767, unset)       0.704     0.704    matrix_C_0/clk_mem
                         FDRE                                         r  matrix_C_0/ram_reg[887][15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  matrix_C_0/ram_reg[887][15]/Q
                         net (fo=7, unplaced)         0.730     1.827    matrix_C_0/ram_reg[887][15]_0[15]
                         LUT6 (Prop_lut6_I0_O)        0.199     2.026 r  matrix_C_0/ram[1015][15]_i_747/O
                         net (fo=1, unplaced)         0.000     2.026    matrix_C_0/ram[1015][15]_i_747_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.186     2.212 r  matrix_C_0/ram_reg[1015][15]_i_610/O
                         net (fo=1, unplaced)         0.000     2.212    matrix_C_0/ram_reg[1015][15]_i_610_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.075     2.287 r  matrix_C_0/ram_reg[1015][15]_i_542/O
                         net (fo=1, unplaced)         0.486     2.773    matrix_C_0/ram_reg[1015][15]_i_542_n_0
                         LUT6 (Prop_lut6_I0_O)        0.230     3.003 r  matrix_C_0/ram[1015][15]_i_267__1/O
                         net (fo=1, unplaced)         0.000     3.003    matrix_C_0/ram[1015][15]_i_267__1_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.186     3.189 r  matrix_C_0/ram_reg[1015][15]_i_128__1/O
                         net (fo=1, unplaced)         0.000     3.189    matrix_C_0/ram_reg[1015][15]_i_128__1_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.075     3.264 r  matrix_C_0/ram_reg[1015][15]_i_53__1/O
                         net (fo=1, unplaced)         0.486     3.750    matrix_C_0/ram_reg[1015][15]_i_53__1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.230     3.980 r  matrix_C_0/ram[1015][15]_i_32__1/O
                         net (fo=2, unplaced)         0.312     4.292    u_eltwise_cu_0/u_output_logic/ram[0][15]_i_8__11_0
                         LUT3 (Prop_lut3_I1_O)        0.097     4.389 r  u_eltwise_cu_0/u_output_logic/ram[1015][15]_i_136/O
                         net (fo=1024, unplaced)      0.441     4.830    u_eltwise_cu_0/u_output_logic/ram[1015][15]_i_136_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     4.927 r  u_eltwise_cu_0/u_output_logic/ram[138][15]_i_17/O
                         net (fo=2, unplaced)         0.312     5.239    u_eltwise_cu_0/u_output_logic/matrix_C_0/ram[2223]
                         LUT6 (Prop_lut6_I5_O)        0.097     5.336 r  u_eltwise_cu_0/u_output_logic/ram[138][15]_i_16/O
                         net (fo=1, unplaced)         0.301     5.637    u_eltwise_cu_0/u_output_logic/ram[138][15]_i_16_n_0
                         LUT3 (Prop_lut3_I0_O)        0.102     5.739 r  u_eltwise_cu_0/u_output_logic/ram[138][15]_i_13__11/O
                         net (fo=2, unplaced)         0.312     6.051    u_eltwise_cu_0/u_output_logic/ram[138][15]_i_13__11_n_0
                         LUT5 (Prop_lut5_I4_O)        0.097     6.148 r  u_eltwise_cu_0/u_output_logic/ram[138][15]_i_14__11/O
                         net (fo=1, unplaced)         0.301     6.449    u_eltwise_cu_0/u_output_logic/ram[138][15]_i_14__11_n_0
                         LUT5 (Prop_lut5_I3_O)        0.097     6.546 r  u_eltwise_cu_0/u_output_logic/ram[138][15]_i_11__11/O
                         net (fo=1, unplaced)         0.301     6.847    u_eltwise_cu_0/u_output_logic/ram[138][15]_i_11__11_n_0
                         LUT6 (Prop_lut6_I5_O)        0.097     6.944 r  u_eltwise_cu_0/u_output_logic/ram[138][15]_i_6__11/O
                         net (fo=2, unplaced)         0.312     7.256    u_eltwise_cu_0/u_output_logic/ram[138][15]_i_6__11_n_0
                         LUT6 (Prop_lut6_I5_O)        0.097     7.353 r  u_eltwise_cu_0/u_output_logic/ram[138][15]_i_5__11/O
                         net (fo=1, unplaced)         0.301     7.654    u_eltwise_cu_0/u_output_logic/ram[138][15]_i_5__11_n_0
                         LUT3 (Prop_lut3_I0_O)        0.102     7.756 r  u_eltwise_cu_0/u_output_logic/ram[138][15]_i_3__11/O
                         net (fo=2, unplaced)         0.312     8.068    u_eltwise_cu_0/u_output_logic/ram[138][15]_i_3__11_n_0
                         LUT5 (Prop_lut5_I4_O)        0.097     8.165 r  u_eltwise_cu_0/u_output_logic/ram[138][15]_i_4__11/O
                         net (fo=1, unplaced)         0.301     8.466    u_eltwise_cu_0/u_output_logic/matrix_C_0/p_1_in[2223]
                         LUT5 (Prop_lut5_I3_O)        0.097     8.563 r  u_eltwise_cu_0/u_output_logic/ram[138][15]_i_1__11/O
                         net (fo=1, unplaced)         0.000     8.563    matrix_C_0/ram_reg[138][15]_1[15]
                         FDRE                                         r  matrix_C_0/ram_reg[138][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk_mem (IN)
                         net (fo=296767, unset)       0.669    10.669    matrix_C_0/clk_mem
                         FDRE                                         r  matrix_C_0/ram_reg[138][15]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)        0.069    10.702    matrix_C_0/ram_reg[138][15]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  2.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 matrix_C_0/ram_reg[136][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_C_0/q1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.650ns (62.976%)  route 0.382ns (37.024%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk_mem (IN)
                         net (fo=296767, unset)       0.411     0.411    matrix_C_0/clk_mem
                         FDRE                                         r  matrix_C_0/ram_reg[136][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.575 r  matrix_C_0/ram_reg[136][0]/Q
                         net (fo=7, unplaced)         0.142     0.716    matrix_C_0/ram_reg[136][15]_0[0]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.814 r  matrix_C_0/q1[0]_i_460__11/O
                         net (fo=1, unplaced)         0.000     0.814    matrix_C_0/q1[0]_i_460__11_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     0.876 r  matrix_C_0/q1_reg[0]_i_213__11/O
                         net (fo=1, unplaced)         0.000     0.876    matrix_C_0/q1_reg[0]_i_213__11_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.019     0.895 r  matrix_C_0/q1_reg[0]_i_89__11/O
                         net (fo=1, unplaced)         0.120     1.016    matrix_C_0/q1_reg[0]_i_89__11_n_0
                         LUT6 (Prop_lut6_I5_O)        0.113     1.129 r  matrix_C_0/q1[0]_i_28__11/O
                         net (fo=1, unplaced)         0.000     1.129    matrix_C_0/q1[0]_i_28__11_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     1.191 r  matrix_C_0/q1_reg[0]_i_13__11/O
                         net (fo=1, unplaced)         0.000     1.191    matrix_C_0/q1_reg[0]_i_13__11_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.019     1.210 r  matrix_C_0/q1_reg[0]_i_5__11/O
                         net (fo=1, unplaced)         0.120     1.330    matrix_C_0/q1_reg[0]_i_5__11_n_0
                         LUT6 (Prop_lut6_I5_O)        0.113     1.443 r  matrix_C_0/q1[0]_i_1__11/O
                         net (fo=1, unplaced)         0.000     1.443    matrix_C_0/p_0_out__0[0]
                         FDRE                                         r  matrix_C_0/q1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk_mem (IN)
                         net (fo=296767, unset)       0.432     0.432    matrix_C_0/clk_mem
                         FDRE                                         r  matrix_C_0/q1_reg[0]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    matrix_C_0/q1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.891    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mem }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                matrix_C_2/ram_reg[1015][14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                matrix_C_2/ram_reg[1015][14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                matrix_C_2/ram_reg[1015][14]/C



