`timescale 1ns / 1ps

module img_rx_wr(
    input clk,
    input rst_n,

    input [7:0] rx_data,
    input rx_done,

    output ram_wr_en,
    output [15:0] ram_wr_addr,
    output [15:0] ram_wr_data
    );

    

endmodule
