# 1 "arch/arm/boot/dts/uniphier-pro4-ref.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/uniphier-pro4-ref.dts"







/dts-v1/;
# 1 "arch/arm/boot/dts/uniphier-pro4.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/uniphier-gpio.h" 1
# 9 "arch/arm/boot/dts/uniphier-pro4.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm/boot/dts/uniphier-pro4.dtsi" 2

/ {
 compatible = "socionext,uniphier-pro4";
 #address-cells = <1>;
 #size-cells = <1>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a9";
   reg = <0>;
   enable-method = "psci";
   next-level-cache = <&l2>;
  };

  cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a9";
   reg = <1>;
   enable-method = "psci";
   next-level-cache = <&l2>;
  };
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 clocks {
  refclk: ref {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <25000000>;
  };

  arm_timer_clk: arm-timer {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <50000000>;
  };
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  interrupt-parent = <&intc>;

  l2: cache-controller@500c0000 {
   compatible = "socionext,uniphier-system-cache";
   reg = <0x500c0000 0x2000>, <0x503c0100 0x4>,
         <0x506c0000 0x400>;
   interrupts = <0 174 4>,
         <0 175 4>;
   cache-unified;
   cache-size = <(768 * 1024)>;
   cache-sets = <256>;
   cache-line-size = <128>;
   cache-level = <2>;
  };

  spi0: spi@54006000 {
   compatible = "socionext,uniphier-scssi";
   status = "disabled";
   reg = <0x54006000 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 39 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_spi0>;
   clocks = <&peri_clk 11>;
   resets = <&peri_rst 11>;
  };

  serial0: serial@54006800 {
   compatible = "socionext,uniphier-uart";
   status = "disabled";
   reg = <0x54006800 0x40>;
   interrupts = <0 33 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_uart0>;
   clocks = <&peri_clk 0>;
   resets = <&peri_rst 0>;
  };

  serial1: serial@54006900 {
   compatible = "socionext,uniphier-uart";
   status = "disabled";
   reg = <0x54006900 0x40>;
   interrupts = <0 35 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_uart1>;
   clocks = <&peri_clk 1>;
   resets = <&peri_rst 1>;
  };

  serial2: serial@54006a00 {
   compatible = "socionext,uniphier-uart";
   status = "disabled";
   reg = <0x54006a00 0x40>;
   interrupts = <0 37 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_uart2>;
   clocks = <&peri_clk 2>;
   resets = <&peri_rst 2>;
  };

  serial3: serial@54006b00 {
   compatible = "socionext,uniphier-uart";
   status = "disabled";
   reg = <0x54006b00 0x40>;
   interrupts = <0 177 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_uart3>;
   clocks = <&peri_clk 3>;
   resets = <&peri_rst 3>;
  };

  gpio: gpio@55000000 {
   compatible = "socionext,uniphier-gpio";
   reg = <0x55000000 0x200>;
   interrupt-parent = <&aidet>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pinctrl 0 0 0>;
   gpio-ranges-group-names = "gpio_range";
   ngpios = <248>;
   socionext,interrupt-ranges = <0 48 16>, <16 154 5>;
  };

  i2c0: i2c@58780000 {
   compatible = "socionext,uniphier-fi2c";
   status = "disabled";
   reg = <0x58780000 0x80>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 41 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_i2c0>;
   clocks = <&peri_clk 4>;
   resets = <&peri_rst 4>;
   clock-frequency = <100000>;
  };

  i2c1: i2c@58781000 {
   compatible = "socionext,uniphier-fi2c";
   status = "disabled";
   reg = <0x58781000 0x80>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 42 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_i2c1>;
   clocks = <&peri_clk 5>;
   resets = <&peri_rst 5>;
   clock-frequency = <100000>;
  };

  i2c2: i2c@58782000 {
   compatible = "socionext,uniphier-fi2c";
   status = "disabled";
   reg = <0x58782000 0x80>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 43 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_i2c2>;
   clocks = <&peri_clk 6>;
   resets = <&peri_rst 6>;
   clock-frequency = <100000>;
  };

  i2c3: i2c@58783000 {
   compatible = "socionext,uniphier-fi2c";
   status = "disabled";
   reg = <0x58783000 0x80>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 44 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_i2c3>;
   clocks = <&peri_clk 7>;
   resets = <&peri_rst 7>;
   clock-frequency = <100000>;
  };




  i2c5: i2c@58785000 {
   compatible = "socionext,uniphier-fi2c";
   reg = <0x58785000 0x80>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 25 4>;
   clocks = <&peri_clk 9>;
   resets = <&peri_rst 9>;
   clock-frequency = <400000>;
  };


  i2c6: i2c@58786000 {
   compatible = "socionext,uniphier-fi2c";
   reg = <0x58786000 0x80>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 26 4>;
   clocks = <&peri_clk 10>;
   resets = <&peri_rst 10>;
   clock-frequency = <400000>;
  };

  system_bus: system-bus@58c00000 {
   compatible = "socionext,uniphier-system-bus";
   status = "disabled";
   reg = <0x58c00000 0x400>;
   #address-cells = <2>;
   #size-cells = <1>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_system_bus>;
  };

  smpctrl@59801000 {
   compatible = "socionext,uniphier-smpctrl";
   reg = <0x59801000 0x400>;
  };

  mioctrl@59810000 {
   compatible = "socionext,uniphier-pro4-mioctrl",
         "simple-mfd", "syscon";
   reg = <0x59810000 0x800>;

   mio_clk: clock {
    compatible = "socionext,uniphier-pro4-mio-clock";
    #clock-cells = <1>;
   };

   mio_rst: reset {
    compatible = "socionext,uniphier-pro4-mio-reset";
    #reset-cells = <1>;
   };
  };

  perictrl@59820000 {
   compatible = "socionext,uniphier-pro4-perictrl",
         "simple-mfd", "syscon";
   reg = <0x59820000 0x200>;

   peri_clk: clock {
    compatible = "socionext,uniphier-pro4-peri-clock";
    #clock-cells = <1>;
   };

   peri_rst: reset {
    compatible = "socionext,uniphier-pro4-peri-reset";
    #reset-cells = <1>;
   };
  };

  dmac: dma-controller@5a000000 {
   compatible = "socionext,uniphier-mio-dmac";
   reg = <0x5a000000 0x1000>;
   interrupts = <0 68 4>,
         <0 68 4>,
         <0 69 4>,
         <0 70 4>,
         <0 71 4>,
         <0 72 4>,
         <0 73 4>,
         <0 74 4>;
   clocks = <&mio_clk 7>;
   resets = <&mio_rst 7>;
   #dma-cells = <1>;
  };

  sd: mmc@5a400000 {
   compatible = "socionext,uniphier-sd-v2.91";
   status = "disabled";
   reg = <0x5a400000 0x200>;
   interrupts = <0 76 4>;
   pinctrl-names = "default", "uhs";
   pinctrl-0 = <&pinctrl_sd>;
   pinctrl-1 = <&pinctrl_sd_uhs>;
   clocks = <&mio_clk 0>;
   reset-names = "host", "bridge";
   resets = <&mio_rst 0>, <&mio_rst 3>;
   dma-names = "rx-tx";
   dmas = <&dmac 4>;
   bus-width = <4>;
   cap-sd-highspeed;
   sd-uhs-sdr12;
   sd-uhs-sdr25;
   sd-uhs-sdr50;
  };

  emmc: mmc@5a500000 {
   compatible = "socionext,uniphier-sd-v2.91";
   status = "disabled";
   reg = <0x5a500000 0x200>;
   interrupts = <0 78 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_emmc>;
   clocks = <&mio_clk 1>;
   reset-names = "host", "bridge", "hw";
   resets = <&mio_rst 1>, <&mio_rst 4>, <&mio_rst 6>;
   dma-names = "rx-tx";
   dmas = <&dmac 5>;
   bus-width = <8>;
   cap-mmc-highspeed;
   cap-mmc-hw-reset;
   non-removable;
  };

  sd1: mmc@5a600000 {
   compatible = "socionext,uniphier-sd-v2.91";
   status = "disabled";
   reg = <0x5a600000 0x200>;
   interrupts = <0 85 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_sd1>;
   clocks = <&mio_clk 2>;
   reset-names = "host", "bridge";
   resets = <&mio_rst 2>, <&mio_rst 5>;
   dma-names = "rx-tx";
   dmas = <&dmac 6>;
   bus-width = <4>;
   cap-sd-highspeed;
  };

  usb2: usb@5a800100 {
   compatible = "socionext,uniphier-ehci", "generic-ehci";
   status = "disabled";
   reg = <0x5a800100 0x100>;
   interrupts = <0 80 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_usb2>;
   clocks = <&sys_clk 8>, <&mio_clk 7>, <&mio_clk 8>,
     <&mio_clk 12>;
   resets = <&sys_rst 8>, <&mio_rst 7>, <&mio_rst 8>,
     <&mio_rst 12>;
   phy-names = "usb";
   phys = <&usb_phy0>;
   has-transaction-translator;
  };

  usb3: usb@5a810100 {
   compatible = "socionext,uniphier-ehci", "generic-ehci";
   status = "disabled";
   reg = <0x5a810100 0x100>;
   interrupts = <0 81 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_usb3>;
   clocks = <&sys_clk 8>, <&mio_clk 7>, <&mio_clk 9>,
     <&mio_clk 13>;
   resets = <&sys_rst 8>, <&mio_rst 7>, <&mio_rst 9>,
     <&mio_rst 13>;
   phy-names = "usb";
   phys = <&usb_phy1>;
   has-transaction-translator;
  };

  soc_glue: soc-glue@5f800000 {
   compatible = "socionext,uniphier-pro4-soc-glue",
         "simple-mfd", "syscon";
   reg = <0x5f800000 0x2000>;

   pinctrl: pinctrl {
    compatible = "socionext,uniphier-pro4-pinctrl";
   };

   usb-controller {
    compatible = "socionext,uniphier-pro4-usb2-phy";
    #address-cells = <1>;
    #size-cells = <0>;

    usb_phy0: phy@0 {
     reg = <0>;
     #phy-cells = <0>;
    };

    usb_phy1: phy@1 {
     reg = <1>;
     #phy-cells = <0>;
    };

    usb_phy2: phy@2 {
     reg = <2>;
     #phy-cells = <0>;
     vbus-supply = <&usb0_vbus>;
    };

    usb_phy3: phy@3 {
     reg = <3>;
     #phy-cells = <0>;
     vbus-supply = <&usb1_vbus>;
    };
   };

   sg_clk: clock {
    compatible = "socionext,uniphier-pro4-sg-clock";
    #clock-cells = <1>;
   };
  };

  soc-glue@5f900000 {
   compatible = "socionext,uniphier-pro4-soc-glue-debug",
         "simple-mfd";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x5f900000 0x2000>;

   efuse@100 {
    compatible = "socionext,uniphier-efuse";
    reg = <0x100 0x28>;
   };

   efuse@130 {
    compatible = "socionext,uniphier-efuse";
    reg = <0x130 0x8>;
   };

   efuse@200 {
    compatible = "socionext,uniphier-efuse";
    reg = <0x200 0x14>;
   };
  };

  xdmac: dma-controller@5fc10000 {
   compatible = "socionext,uniphier-xdmac";
   reg = <0x5fc10000 0x5300>;
   interrupts = <0 188 4>;
   dma-channels = <16>;
   #dma-cells = <2>;
  };

  aidet: interrupt-controller@5fc20000 {
   compatible = "socionext,uniphier-pro4-aidet";
   reg = <0x5fc20000 0x200>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  timer@60000200 {
   compatible = "arm,cortex-a9-global-timer";
   reg = <0x60000200 0x20>;
   interrupts = <1 11
    (((3) << 8) | 4)>;
   clocks = <&arm_timer_clk>;
  };

  timer@60000600 {
   compatible = "arm,cortex-a9-twd-timer";
   reg = <0x60000600 0x20>;
   interrupts = <1 13
    (((3) << 8) | 4)>;
   clocks = <&arm_timer_clk>;
  };

  intc: interrupt-controller@60001000 {
   compatible = "arm,cortex-a9-gic";
   reg = <0x60001000 0x1000>,
         <0x60000100 0x100>;
   #interrupt-cells = <3>;
   interrupt-controller;
  };

  sysctrl@61840000 {
   compatible = "socionext,uniphier-pro4-sysctrl",
         "simple-mfd", "syscon";
   reg = <0x61840000 0x10000>;

   sys_clk: clock {
    compatible = "socionext,uniphier-pro4-clock";
    #clock-cells = <1>;
   };

   sys_rst: reset {
    compatible = "socionext,uniphier-pro4-reset";
    #reset-cells = <1>;
   };
  };

  eth: ethernet@65000000 {
   compatible = "socionext,uniphier-pro4-ave4";
   status = "disabled";
   reg = <0x65000000 0x8500>;
   interrupts = <0 66 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_ether_rgmii>;
   clock-names = "gio", "ether", "ether-gb", "ether-phy";
   clocks = <&sys_clk 12>, <&sys_clk 6>, <&sys_clk 7>,
     <&sys_clk 10>;
   reset-names = "gio", "ether";
   resets = <&sys_rst 12>, <&sys_rst 6>;
   phy-mode = "rgmii";
   local-mac-address = [00 00 00 00 00 00];
   socionext,syscon-phy-mode = <&soc_glue 0>;

   mdio: mdio {
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  ahci0: sata@65600000 {
   compatible = "socionext,uniphier-pro4-ahci",
         "generic-ahci";
   status = "disabled";
   reg = <0x65600000 0x10000>;
   interrupts = <0 142 4>;
   clocks = <&sys_clk 12>, <&sys_clk 28>;
   resets = <&sys_rst 12>, <&sys_rst 28>, <&ahci0_rst 3>;
   ports-implemented = <1>;
   phys = <&ahci0_phy>;
   assigned-clocks = <&sg_clk 0>;
   assigned-clock-rates = <25000000>;
  };

  sata-controller@65700000 {
   compatible = "socionext,uniphier-pxs2-ahci-glue",
         "simple-mfd";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x65700000 0x100>;

   ahci0_rst: reset-controller@0 {
    compatible = "socionext,uniphier-pro4-ahci-reset";
    reg = <0x0 0x4>;
    clock-names = "gio", "link";
    clocks = <&sys_clk 12>, <&sys_clk 28>;
    reset-names = "gio", "link";
    resets = <&sys_rst 12>, <&sys_rst 28>;
    #reset-cells = <1>;
   };

   ahci0_phy: sata-phy@10 {
    compatible = "socionext,uniphier-pro4-ahci-phy";
    reg = <0x10 0x40>;
    clock-names = "link", "gio";
    clocks = <&sys_clk 28>, <&sys_clk 12>;
    reset-names = "link", "gio", "phy",
           "pm", "tx", "rx";
    resets = <&sys_rst 28>, <&sys_rst 12>,
      <&sys_rst 30>,
      <&ahci0_rst 0>, <&ahci0_rst 1>,
      <&ahci0_rst 2>;
    #phy-cells = <0>;
   };
  };

  ahci1: sata@65800000 {
   compatible = "socionext,uniphier-pro4-ahci",
         "generic-ahci";
   status = "disabled";
   reg = <0x65800000 0x10000>;
   interrupts = <0 143 4>;
   clocks = <&sys_clk 12>, <&sys_clk 29>;
   resets = <&sys_rst 12>, <&sys_rst 29>, <&ahci1_rst 3>;
   ports-implemented = <1>;
   phys = <&ahci1_phy>;
   assigned-clocks = <&sg_clk 0>;
   assigned-clock-rates = <25000000>;
  };

  sata-controller@65900000 {
   compatible = "socionext,uniphier-pro4-ahci-glue",
         "simple-mfd";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x65900000 0x100>;

   ahci1_rst: reset-controller@0 {
    compatible = "socionext,uniphier-pro4-ahci-reset";
    reg = <0x0 0x4>;
    clock-names = "gio", "link";
    clocks = <&sys_clk 12>, <&sys_clk 29>;
    reset-names = "gio", "link";
    resets = <&sys_rst 12>, <&sys_rst 29>;
    #reset-cells = <1>;
   };

   ahci1_phy: sata-phy@10 {
    compatible = "socionext,uniphier-pro4-ahci-phy";
    reg = <0x10 0x40>;
    clock-names = "link", "gio";
    clocks = <&sys_clk 29>, <&sys_clk 12>;
    reset-names = "link", "gio", "phy",
           "pm", "tx", "rx";
    resets = <&sys_rst 29>, <&sys_rst 12>,
      <&sys_rst 30>,
      <&ahci1_rst 0>, <&ahci1_rst 1>,
      <&ahci1_rst 2>;
    #phy-cells = <0>;
   };
  };

  usb0: usb@65a00000 {
   compatible = "socionext,uniphier-dwc3", "snps,dwc3";
   status = "disabled";
   reg = <0x65a00000 0xcd00>;
   interrupt-names = "host", "peripheral";
   interrupts = <0 134 4>,
         <0 135 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_usb0>;
   clock-names = "ref", "bus_early", "suspend";
   clocks = <&sys_clk 12>, <&sys_clk 12>, <&sys_clk 12>;
   resets = <&usb0_rst 4>;
   phys = <&usb_phy2>, <&usb0_ssphy>;
   dr_mode = "host";
  };

  usb-controller@65b00000 {
   compatible = "socionext,uniphier-pro4-dwc3-glue",
         "simple-mfd";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x65b00000 0x100>;

   usb0_vbus: regulator@0 {
    compatible = "socionext,uniphier-pro4-usb3-regulator";
    reg = <0 0x10>;
    clock-names = "gio", "link";
    clocks = <&sys_clk 12>, <&sys_clk 14>;
    reset-names = "gio", "link";
    resets = <&sys_rst 12>, <&sys_rst 14>;
   };

   usb0_ssphy: ss-phy@10 {
    compatible = "socionext,uniphier-pro4-usb3-ssphy";
    reg = <0x10 0x10>;
    #phy-cells = <0>;
    clock-names = "gio", "link";
    clocks = <&sys_clk 12>, <&sys_clk 14>;
    reset-names = "gio", "link";
    resets = <&sys_rst 12>, <&sys_rst 14>;
    vbus-supply = <&usb0_vbus>;
   };

   usb0_rst: reset@40 {
    compatible = "socionext,uniphier-pro4-usb3-reset";
    reg = <0x40 0x4>;
    #reset-cells = <1>;
    clock-names = "gio", "link";
    clocks = <&sys_clk 12>, <&sys_clk 14>;
    reset-names = "gio", "link";
    resets = <&sys_rst 12>, <&sys_rst 14>;
   };
  };

  usb1: usb@65c00000 {
   compatible = "socionext,uniphier-dwc3", "snps,dwc3";
   status = "disabled";
   reg = <0x65c00000 0xcd00>;
   interrupt-names = "host", "peripheral";
   interrupts = <0 137 4>,
         <0 138 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_usb1>;
   clock-names = "ref", "bus_early", "suspend";
   clocks = <&sys_clk 12>, <&sys_clk 12>, <&sys_clk 12>;
   resets = <&usb1_rst 4>;
   phys = <&usb_phy3>;
   dr_mode = "host";
  };

  usb-controller@65d00000 {
   compatible = "socionext,uniphier-pro4-dwc3-glue",
         "simple-mfd";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x65d00000 0x100>;

   usb1_vbus: regulator@0 {
    compatible = "socionext,uniphier-pro4-usb3-regulator";
    reg = <0 0x10>;
    clock-names = "gio", "link";
    clocks = <&sys_clk 12>, <&sys_clk 15>;
    reset-names = "gio", "link";
    resets = <&sys_rst 12>, <&sys_rst 15>;
   };

   usb1_rst: reset@40 {
    compatible = "socionext,uniphier-pro4-usb3-reset";
    reg = <0x40 0x4>;
    #reset-cells = <1>;
    clock-names = "gio", "link";
    clocks = <&sys_clk 12>, <&sys_clk 15>;
    reset-names = "gio", "link";
    resets = <&sys_rst 12>, <&sys_rst 15>;
   };
  };

  nand: nand-controller@68000000 {
   compatible = "socionext,uniphier-denali-nand-v5a";
   status = "disabled";
   reg-names = "nand_data", "denali_reg";
   reg = <0x68000000 0x20>, <0x68100000 0x1000>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 65 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_nand>;
   clock-names = "nand", "nand_x", "ecc";
   clocks = <&sys_clk 2>, <&sys_clk 3>, <&sys_clk 3>;
   reset-names = "nand", "reg";
   resets = <&sys_rst 2>, <&sys_rst 2>;
  };
 };
};

# 1 "arch/arm/boot/dts/uniphier-pinctrl.dtsi" 1







&pinctrl {
 pinctrl_aout: aout {
  groups = "aout";
  function = "aout";
 };

 pinctrl_ain1: ain1 {
  groups = "ain1";
  function = "ain1";
 };

 pinctrl_ain2: ain2 {
  groups = "ain2";
  function = "ain2";
 };

 pinctrl_ainiec1: ainiec1 {
  groups = "ainiec1";
  function = "ainiec1";
 };

 pinctrl_aout1: aout1 {
  groups = "aout1";
  function = "aout1";
 };

 pinctrl_aout2: aout2 {
  groups = "aout2";
  function = "aout2";
 };

 pinctrl_aout3: aout3 {
  groups = "aout3";
  function = "aout3";
 };

 pinctrl_aoutiec1: aoutiec1 {
  groups = "aoutiec1";
  function = "aoutiec1";
 };

 pinctrl_aoutiec2: aoutiec2 {
  groups = "aoutiec2";
  function = "aoutiec2";
 };

 pinctrl_emmc: emmc {
  groups = "emmc", "emmc_dat8";
  function = "emmc";
 };

 pinctrl_ether_mii: ether-mii {
  groups = "ether_mii";
  function = "ether_mii";
 };

 pinctrl_ether_rgmii: ether-rgmii {
  groups = "ether_rgmii";
  function = "ether_rgmii";
 };

 pinctrl_ether_rmii: ether-rmii {
  groups = "ether_rmii";
  function = "ether_rmii";
 };

 pinctrl_ether1_rgmii: ether1-rgmii {
  groups = "ether1_rgmii";
  function = "ether1_rgmii";
 };

 pinctrl_ether1_rmii: ether1-rmii {
  groups = "ether1_rmii";
  function = "ether1_rmii";
 };

 pinctrl_i2c0: i2c0 {
  groups = "i2c0";
  function = "i2c0";
 };

 pinctrl_i2c1: i2c1 {
  groups = "i2c1";
  function = "i2c1";
 };

 pinctrl_i2c2: i2c2 {
  groups = "i2c2";
  function = "i2c2";
 };

 pinctrl_i2c3: i2c3 {
  groups = "i2c3";
  function = "i2c3";
 };

 pinctrl_i2c4: i2c4 {
  groups = "i2c4";
  function = "i2c4";
 };

 pinctrl_i2c5: i2c5 {
  groups = "i2c5";
  function = "i2c5";
 };

 pinctrl_i2c6: i2c6 {
  groups = "i2c6";
  function = "i2c6";
 };

 pinctrl_nand: nand {
  groups = "nand";
  function = "nand";
 };

 pinctrl_nand2cs: nand2cs {
  groups = "nand", "nand_cs1";
  function = "nand";
 };

 pinctrl_pcie: pcie {
  groups = "pcie";
  function = "pcie";
 };

 pinctrl_sd: sd {
  groups = "sd";
  function = "sd";
 };

 pinctrl_sd_uhs: sd-uhs {
  groups = "sd";
  function = "sd";
 };

 pinctrl_sd1: sd1 {
  groups = "sd1";
  function = "sd1";
 };

 pinctrl_spi0: spi0 {
  groups = "spi0";
  function = "spi0";
 };

 pinctrl_spi1: spi1 {
  groups = "spi1";
  function = "spi1";
 };

 pinctrl_spi2: spi2 {
  groups = "spi2";
  function = "spi2";
 };

 pinctrl_spi3: spi3 {
  groups = "spi3";
  function = "spi3";
 };

 pinctrl_system_bus: system-bus {
  groups = "system_bus", "system_bus_cs1";
  function = "system_bus";
 };

 pinctrl_uart0: uart0 {
  groups = "uart0";
  function = "uart0";
 };

 pinctrl_uart1: uart1 {
  groups = "uart1";
  function = "uart1";
 };

 pinctrl_uart2: uart2 {
  groups = "uart2";
  function = "uart2";
 };

 pinctrl_uart3: uart3 {
  groups = "uart3";
  function = "uart3";
 };

 pinctrl_usb0: usb0 {
  groups = "usb0";
  function = "usb0";
 };

 pinctrl_usb0_device: usb0-device {
  groups = "usb0_device";
  function = "usb0";
 };

 pinctrl_usb1: usb1 {
  groups = "usb1";
  function = "usb1";
 };

 pinctrl_usb1_device: usb1-device {
  groups = "usb1_device";
  function = "usb1";
 };

 pinctrl_usb2: usb2 {
  groups = "usb2";
  function = "usb2";
 };

 pinctrl_usb3: usb3 {
  groups = "usb3";
  function = "usb3";
 };
};
# 728 "arch/arm/boot/dts/uniphier-pro4.dtsi" 2
# 10 "arch/arm/boot/dts/uniphier-pro4-ref.dts" 2
# 1 "arch/arm/boot/dts/uniphier-ref-daughter.dtsi" 1







&i2c0 {
 eeprom@50 {
  compatible = "microchip,24lc128", "atmel,24c128";
  reg = <0x50>;
  pagesize = <64>;
 };
};
# 11 "arch/arm/boot/dts/uniphier-pro4-ref.dts" 2
# 1 "arch/arm/boot/dts/uniphier-support-card.dtsi" 1







&system_bus {
 status = "okay";
 ranges = <1 0x00000000 0x42000000 0x02000000>;

 ethsc: ethernet@1,1f00000 {
  compatible = "smsc,lan9118", "smsc,lan9115";
  reg = <1 0x01f00000 0x1000>;
  phy-mode = "mii";
  reg-io-width = <4>;
  interrupt-parent = <&gpio>;
 };

 serialsc: serial@1,1fb0000 {
  compatible = "ns16550a";
  reg = <1 0x01fb0000 0x20>;
  clock-frequency = <12288000>;
  reg-shift = <1>;
  interrupt-parent = <&gpio>;
 };
};
# 12 "arch/arm/boot/dts/uniphier-pro4-ref.dts" 2

/ {
 model = "UniPhier Pro4 Reference Board";
 compatible = "socionext,uniphier-pro4-ref", "socionext,uniphier-pro4";

 chosen {
  stdout-path = "serial0:115200n8";
 };

 aliases {
  serial0 = &serial0;
  serial1 = &serial1;
  serial2 = &serial2;
  serial3 = &serialsc;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c5 = &i2c5;
  i2c6 = &i2c6;
  ethernet0 = &eth;
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x80000000 0x40000000>;
 };
};

&ethsc {
 interrupts = <2 8>;
};

&serialsc {
 interrupts = <2 8>;
};

&serial0 {
 status = "okay";
};

&serial1 {
 status = "okay";
};

&serial2 {
 status = "okay";
};

&gpio {
 xirq2-hog {
  gpio-hog;
  gpios = <((((8) * 15)) + (2)) 0>;
  input;
 };
};

&i2c0 {
 status = "okay";
};

&sd {
 status = "okay";
};

&usb2 {
 status = "okay";
};

&usb3 {
 status = "okay";
};

&eth {
 status = "okay";
 phy-handle = <&ethphy>;
};

&mdio {
 ethphy: ethernet-phy@0 {
  reg = <0>;
 };
};

&usb0 {
 status = "okay";
};

&usb1 {
 status = "okay";
};

&nand {
 status = "okay";

 nand@0 {
  reg = <0>;
 };
};

&ahci0 {
 status = "okay";
};

&ahci1 {
 status = "okay";
};
