{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732806683555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732806683555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 12:11:23 2024 " "Processing started: Thu Nov 28 12:11:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732806683555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806683555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aqua -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aqua -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806683555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732806684159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732806684159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x3_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file x3_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 x3_interface " "Found entity 1: x3_interface" {  } { { "x3_interface.v" "" { Text "C:/Projetos/aqua/Circuito/x3_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valvula.v 1 1 " "Found 1 design units, including 1 entities, in source file valvula.v" { { "Info" "ISGN_ENTITY_NAME" "1 valvula " "Found entity 1: valvula" {  } { { "valvula.v" "" { Text "C:/Projetos/aqua/Circuito/valvula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_serial_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_uc " "Found entity 1: tx_serial_uc" {  } { { "tx_serial_uc.v" "" { Text "C:/Projetos/aqua/Circuito/tx_serial_uc.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_8n1_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_serial_8n1_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_8N1_fd " "Found entity 1: tx_serial_8N1_fd" {  } { { "tx_serial_8N1_fd.v" "" { Text "C:/Projetos/aqua/Circuito/tx_serial_8N1_fd.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_8n1.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_serial_8n1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_8N1 " "Found entity 1: tx_serial_8N1" {  } { { "tx_serial_8N1.v" "" { Text "C:/Projetos/aqua/Circuito/tx_serial_8N1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_serial_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_uc " "Found entity 1: rx_serial_uc" {  } { { "rx_serial_uc.v" "" { Text "C:/Projetos/aqua/Circuito/rx_serial_uc.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_8n1_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_serial_8n1_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_8N1_fd " "Found entity 1: rx_serial_8N1_fd" {  } { { "rx_serial_8N1_fd.v" "" { Text "C:/Projetos/aqua/Circuito/rx_serial_8N1_fd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_8n1.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_serial_8n1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_8N1 " "Found entity 1: rx_serial_8N1" {  } { { "rx_serial_8N1.v" "" { Text "C:/Projetos/aqua/Circuito/rx_serial_8N1.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n_initial.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_n_initial.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_n_initial " "Found entity 1: registrador_n_initial" {  } { { "registrador_n_initial.v" "" { Text "C:/Projetos/aqua/Circuito/registrador_n_initial.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.v" "" { Text "C:/Projetos/aqua/Circuito/registrador_n.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_n.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_n " "Found entity 1: mux_4x1_n" {  } { { "mux_4x1_n.v" "" { Text "C:/Projetos/aqua/Circuito/mux_4x1_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1x4_n.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1x4_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1x4 " "Found entity 1: mux_1x4" {  } { { "mux_1x4_n.v" "" { Text "C:/Projetos/aqua/Circuito/mux_1x4_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Projetos/aqua/Circuito/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_hcsr04_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_hcsr04_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_uc " "Found entity 1: interface_hcsr04_uc" {  } { { "interface_hcsr04_uc.v" "" { Text "C:/Projetos/aqua/Circuito/interface_hcsr04_uc.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_hcsr04_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_hcsr04_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_fd " "Found entity 1: interface_hcsr04_fd" {  } { { "interface_hcsr04_fd.v" "" { Text "C:/Projetos/aqua/Circuito/interface_hcsr04_fd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_hcsr04.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_hcsr04.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04 " "Found entity 1: interface_hcsr04" {  } { { "interface_hcsr04.v" "" { Text "C:/Projetos/aqua/Circuito/interface_hcsr04.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.v" "" { Text "C:/Projetos/aqua/Circuito/hexa7seg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_pulso.v 1 1 " "Found 1 design units, including 1 entities, in source file gerador_pulso.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerador_pulso " "Found entity 1: gerador_pulso" {  } { { "gerador_pulso.v" "" { Text "C:/Projetos/aqua/Circuito/gerador_pulso.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "flip_flop.v" "" { Text "C:/Projetos/aqua/Circuito/flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.v" "" { Text "C:/Projetos/aqua/Circuito/edge_detector.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador_n.v 1 1 " "Found 1 design units, including 1 entities, in source file deslocador_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "deslocador_n.v" "" { Text "C:/Projetos/aqua/Circuito/deslocador_n.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2hex.v 1 1 " "Found 1 design units, including 1 entities, in source file dec2hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2hex " "Found entity 1: dec2hex" {  } { { "dec2hex.v" "" { Text "C:/Projetos/aqua/Circuito/dec2hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_recepcao_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file controle_recepcao_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle_recepcao_serial " "Found entity 1: controle_recepcao_serial" {  } { { "controle_recepcao_serial.v" "" { Text "C:/Projetos/aqua/Circuito/controle_recepcao_serial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.v" "" { Text "C:/Projetos/aqua/Circuito/contador_m.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_cm_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_uc " "Found entity 1: contador_cm_uc" {  } { { "contador_cm_uc.v" "" { Text "C:/Projetos/aqua/Circuito/contador_cm_uc.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_cm_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_fd " "Found entity 1: contador_cm_fd" {  } { { "contador_cm_fd.v" "" { Text "C:/Projetos/aqua/Circuito/contador_cm_fd.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_cm.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm " "Found entity 1: contador_cm" {  } { { "contador_cm.v" "" { Text "C:/Projetos/aqua/Circuito/contador_cm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_bcd_3digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_bcd_3digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd_3digitos " "Found entity 1: contador_bcd_3digitos" {  } { { "contador_bcd_3digitos.v" "" { Text "C:/Projetos/aqua/Circuito/contador_bcd_3digitos.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "classificador_medida.v 1 1 " "Found 1 design units, including 1 entities, in source file classificador_medida.v" { { "Info" "ISGN_ENTITY_NAME" "1 classificador_medida " "Found entity 1: classificador_medida" {  } { { "classificador_medida.v" "" { Text "C:/Projetos/aqua/Circuito/classificador_medida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_projeto_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_projeto_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_projeto_uc " "Found entity 1: circuito_projeto_uc" {  } { { "circuito_projeto_uc.v" "" { Text "C:/Projetos/aqua/Circuito/circuito_projeto_uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_projeto_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_projeto_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_projeto_fd " "Found entity 1: circuito_projeto_fd" {  } { { "circuito_projeto_fd.v" "" { Text "C:/Projetos/aqua/Circuito/circuito_projeto_fd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_projeto.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_projeto.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_projeto " "Found entity 1: circuito_projeto" {  } { { "circuito_projeto.v" "" { Text "C:/Projetos/aqua/Circuito/circuito_projeto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.v" "" { Text "C:/Projetos/aqua/Circuito/buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694614 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset circuito_projeto_fd.v(67) " "Verilog HDL Implicit Net warning at circuito_projeto_fd.v(67): created implicit net for \"reset\"" {  } { { "circuito_projeto_fd.v" "" { Text "C:/Projetos/aqua/Circuito/circuito_projeto_fd.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694615 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732806694676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_projeto circuito_projeto:main " "Elaborating entity \"circuito_projeto\" for hierarchy \"circuito_projeto:main\"" {  } { { "main.v" "main" { Text "C:/Projetos/aqua/Circuito/main.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_projeto_fd circuito_projeto:main\|circuito_projeto_fd:FD " "Elaborating entity \"circuito_projeto_fd\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\"" {  } { { "circuito_projeto.v" "FD" { Text "C:/Projetos/aqua/Circuito/circuito_projeto.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector circuito_projeto:main\|circuito_projeto_fd:FD\|edge_detector:pulsoMensurar " "Elaborating entity \"edge_detector\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|edge_detector:pulsoMensurar\"" {  } { { "circuito_projeto_fd.v" "pulsoMensurar" { Text "C:/Projetos/aqua/Circuito/circuito_projeto_fd.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "classificador_medida circuito_projeto:main\|circuito_projeto_fd:FD\|classificador_medida:classificador " "Elaborating entity \"classificador_medida\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|classificador_medida:classificador\"" {  } { { "circuito_projeto_fd.v" "classificador" { Text "C:/Projetos/aqua/Circuito/circuito_projeto_fd.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 classificador_medida.v(36) " "Verilog HDL assignment warning at classificador_medida.v(36): truncated value with size 32 to match size of target (12)" {  } { { "classificador_medida.v" "" { Text "C:/Projetos/aqua/Circuito/classificador_medida.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732806694703 "|main|circuito_projeto:main|circuito_projeto_fd:FD|classificador_medida:classificador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x3_interface circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores " "Elaborating entity \"x3_interface\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\"" {  } { { "circuito_projeto_fd.v" "sensores" { Text "C:/Projetos/aqua/Circuito/circuito_projeto_fd.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04 circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1 " "Elaborating entity \"interface_hcsr04\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\"" {  } { { "x3_interface.v" "sensor1" { Text "C:/Projetos/aqua/Circuito/x3_interface.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04_uc circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_uc:U1 " "Elaborating entity \"interface_hcsr04_uc\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_uc:U1\"" {  } { { "interface_hcsr04.v" "U1" { Text "C:/Projetos/aqua/Circuito/interface_hcsr04.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04_fd circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2 " "Elaborating entity \"interface_hcsr04_fd\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\"" {  } { { "interface_hcsr04.v" "U2" { Text "C:/Projetos/aqua/Circuito/interface_hcsr04.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_pulso circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|gerador_pulso:U1 " "Elaborating entity \"gerador_pulso\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|gerador_pulso:U1\"" {  } { { "interface_hcsr04_fd.v" "U1" { Text "C:/Projetos/aqua/Circuito/interface_hcsr04_fd.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_m:contador_2s_timeout " "Elaborating entity \"contador_m\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_m:contador_2s_timeout\"" {  } { { "interface_hcsr04_fd.v" "contador_2s_timeout" { Text "C:/Projetos/aqua/Circuito/interface_hcsr04_fd.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2 " "Elaborating entity \"contador_cm\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\"" {  } { { "interface_hcsr04_fd.v" "U2" { Text "C:/Projetos/aqua/Circuito/interface_hcsr04_fd.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm_fd circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD " "Elaborating entity \"contador_cm_fd\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\"" {  } { { "contador_cm.v" "FD" { Text "C:/Projetos/aqua/Circuito/contador_cm.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_m:U1 " "Elaborating entity \"contador_m\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_m:U1\"" {  } { { "contador_cm_fd.v" "U1" { Text "C:/Projetos/aqua/Circuito/contador_cm_fd.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_bcd_3digitos circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_bcd_3digitos:U2 " "Elaborating entity \"contador_bcd_3digitos\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_bcd_3digitos:U2\"" {  } { { "contador_cm_fd.v" "U2" { Text "C:/Projetos/aqua/Circuito/contador_cm_fd.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm_uc circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_uc:UC " "Elaborating entity \"contador_cm_uc\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_uc:UC\"" {  } { { "contador_cm.v" "UC" { Text "C:/Projetos/aqua/Circuito/contador_cm.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|registrador_n:U3 " "Elaborating entity \"registrador_n\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|registrador_n:U3\"" {  } { { "interface_hcsr04_fd.v" "U3" { Text "C:/Projetos/aqua/Circuito/interface_hcsr04_fd.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m circuito_projeto:main\|circuito_projeto_fd:FD\|contador_m:contador_1s " "Elaborating entity \"contador_m\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|contador_m:contador_1s\"" {  } { { "circuito_projeto_fd.v" "contador_1s" { Text "C:/Projetos/aqua/Circuito/circuito_projeto_fd.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m circuito_projeto:main\|circuito_projeto_fd:FD\|contador_m:contador_caracter " "Elaborating entity \"contador_m\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|contador_m:contador_caracter\"" {  } { { "circuito_projeto_fd.v" "contador_caracter" { Text "C:/Projetos/aqua/Circuito/circuito_projeto_fd.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1_n circuito_projeto:main\|circuito_projeto_fd:FD\|mux_4x1_n:saida_asc " "Elaborating entity \"mux_4x1_n\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|mux_4x1_n:saida_asc\"" {  } { { "circuito_projeto_fd.v" "saida_asc" { Text "C:/Projetos/aqua/Circuito/circuito_projeto_fd.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_8N1 circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_8N1:envia_asc " "Elaborating entity \"tx_serial_8N1\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_8N1:envia_asc\"" {  } { { "circuito_projeto_fd.v" "envia_asc" { Text "C:/Projetos/aqua/Circuito/circuito_projeto_fd.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_8N1_fd circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_8N1:envia_asc\|tx_serial_8N1_fd:U1_FD " "Elaborating entity \"tx_serial_8N1_fd\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_8N1:envia_asc\|tx_serial_8N1_fd:U1_FD\"" {  } { { "tx_serial_8N1.v" "U1_FD" { Text "C:/Projetos/aqua/Circuito/tx_serial_8N1.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_8N1:envia_asc\|tx_serial_8N1_fd:U1_FD\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_8N1:envia_asc\|tx_serial_8N1_fd:U1_FD\|deslocador_n:U1\"" {  } { { "tx_serial_8N1_fd.v" "U1" { Text "C:/Projetos/aqua/Circuito/tx_serial_8N1_fd.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_8N1:envia_asc\|tx_serial_8N1_fd:U1_FD\|contador_m:U2 " "Elaborating entity \"contador_m\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_8N1:envia_asc\|tx_serial_8N1_fd:U1_FD\|contador_m:U2\"" {  } { { "tx_serial_8N1_fd.v" "U2" { Text "C:/Projetos/aqua/Circuito/tx_serial_8N1_fd.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_uc circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_8N1:envia_asc\|tx_serial_uc:U2_UC " "Elaborating entity \"tx_serial_uc\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_8N1:envia_asc\|tx_serial_uc:U2_UC\"" {  } { { "tx_serial_8N1.v" "U2_UC" { Text "C:/Projetos/aqua/Circuito/tx_serial_8N1.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_8N1:envia_asc\|contador_m:U3_TICK " "Elaborating entity \"contador_m\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_8N1:envia_asc\|contador_m:U3_TICK\"" {  } { { "tx_serial_8N1.v" "U3_TICK" { Text "C:/Projetos/aqua/Circuito/tx_serial_8N1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_8N1:envia_asc\|hexa7seg:HEX0 " "Elaborating entity \"hexa7seg\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_8N1:envia_asc\|hexa7seg:HEX0\"" {  } { { "tx_serial_8N1.v" "HEX0" { Text "C:/Projetos/aqua/Circuito/tx_serial_8N1.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer circuito_projeto:main\|circuito_projeto_fd:FD\|buzzer:b1 " "Elaborating entity \"buzzer\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|buzzer:b1\"" {  } { { "circuito_projeto_fd.v" "b1" { Text "C:/Projetos/aqua/Circuito/circuito_projeto_fd.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valvula circuito_projeto:main\|circuito_projeto_fd:FD\|valvula:V " "Elaborating entity \"valvula\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|valvula:V\"" {  } { { "circuito_projeto_fd.v" "V" { Text "C:/Projetos/aqua/Circuito/circuito_projeto_fd.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694756 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sig valvula.v(15) " "Verilog HDL Always Construct warning at valvula.v(15): inferring latch(es) for variable \"sig\", which holds its previous value in one or more paths through the always construct" {  } { { "valvula.v" "" { Text "C:/Projetos/aqua/Circuito/valvula.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732806694756 "|main|circuito_projeto:main|circuito_projeto_fd:FD|valvula:V"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig valvula.v(18) " "Inferred latch for \"sig\" at valvula.v(18)" {  } { { "valvula.v" "" { Text "C:/Projetos/aqua/Circuito/valvula.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806694756 "|main|circuito_projeto:main|circuito_projeto_fd:FD|valvula:V"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_recepcao_serial circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial " "Elaborating entity \"controle_recepcao_serial\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\"" {  } { { "circuito_projeto_fd.v" "controle_serial" { Text "C:/Projetos/aqua/Circuito/circuito_projeto_fd.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_8N1 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|rx_serial_8N1:recepcao " "Elaborating entity \"rx_serial_8N1\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|rx_serial_8N1:recepcao\"" {  } { { "controle_recepcao_serial.v" "recepcao" { Text "C:/Projetos/aqua/Circuito/controle_recepcao_serial.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_8N1_fd circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|rx_serial_8N1:recepcao\|rx_serial_8N1_fd:U1_FD " "Elaborating entity \"rx_serial_8N1_fd\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|rx_serial_8N1:recepcao\|rx_serial_8N1_fd:U1_FD\"" {  } { { "rx_serial_8N1.v" "U1_FD" { Text "C:/Projetos/aqua/Circuito/rx_serial_8N1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|rx_serial_8N1:recepcao\|rx_serial_8N1_fd:U1_FD\|contador_m:CONT " "Elaborating entity \"contador_m\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|rx_serial_8N1:recepcao\|rx_serial_8N1_fd:U1_FD\|contador_m:CONT\"" {  } { { "rx_serial_8N1_fd.v" "CONT" { Text "C:/Projetos/aqua/Circuito/rx_serial_8N1_fd.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|rx_serial_8N1:recepcao\|rx_serial_8N1_fd:U1_FD\|registrador_n:REG " "Elaborating entity \"registrador_n\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|rx_serial_8N1:recepcao\|rx_serial_8N1_fd:U1_FD\|registrador_n:REG\"" {  } { { "rx_serial_8N1_fd.v" "REG" { Text "C:/Projetos/aqua/Circuito/rx_serial_8N1_fd.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_uc circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|rx_serial_8N1:recepcao\|rx_serial_uc:U2_UC " "Elaborating entity \"rx_serial_uc\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|rx_serial_8N1:recepcao\|rx_serial_uc:U2_UC\"" {  } { { "rx_serial_8N1.v" "U2_UC" { Text "C:/Projetos/aqua/Circuito/rx_serial_8N1.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n_initial circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:critico " "Elaborating entity \"registrador_n_initial\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:critico\"" {  } { { "controle_recepcao_serial.v" "critico" { Text "C:/Projetos/aqua/Circuito/controle_recepcao_serial.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2hex circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_critico " "Elaborating entity \"dec2hex\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_critico\"" {  } { { "controle_recepcao_serial.v" "conv_critico" { Text "C:/Projetos/aqua/Circuito/controle_recepcao_serial.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dec2hex.v(11) " "Verilog HDL assignment warning at dec2hex.v(11): truncated value with size 32 to match size of target (4)" {  } { { "dec2hex.v" "" { Text "C:/Projetos/aqua/Circuito/dec2hex.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732806694769 "|main|circuito_projeto:main|circuito_projeto_fd:FD|controle_recepcao_serial:controle_serial|dec2hex:conv_critico"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dec2hex.v(12) " "Verilog HDL assignment warning at dec2hex.v(12): truncated value with size 32 to match size of target (4)" {  } { { "dec2hex.v" "" { Text "C:/Projetos/aqua/Circuito/dec2hex.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732806694769 "|main|circuito_projeto:main|circuito_projeto_fd:FD|controle_recepcao_serial:controle_serial|dec2hex:conv_critico"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n_initial circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:alto " "Elaborating entity \"registrador_n_initial\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:alto\"" {  } { { "controle_recepcao_serial.v" "alto" { Text "C:/Projetos/aqua/Circuito/controle_recepcao_serial.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n_initial circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:baixo " "Elaborating entity \"registrador_n_initial\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:baixo\"" {  } { { "controle_recepcao_serial.v" "baixo" { Text "C:/Projetos/aqua/Circuito/controle_recepcao_serial.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n_initial circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo " "Elaborating entity \"registrador_n_initial\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\"" {  } { { "controle_recepcao_serial.v" "modo" { Text "C:/Projetos/aqua/Circuito/controle_recepcao_serial.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1x4 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|mux_1x4:seletor " "Elaborating entity \"mux_1x4\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|mux_1x4:seletor\"" {  } { { "controle_recepcao_serial.v" "seletor" { Text "C:/Projetos/aqua/Circuito/controle_recepcao_serial.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_projeto_uc circuito_projeto:main\|circuito_projeto_uc:UC " "Elaborating entity \"circuito_projeto_uc\" for hierarchy \"circuito_projeto:main\|circuito_projeto_uc:UC\"" {  } { { "circuito_projeto.v" "UC" { Text "C:/Projetos/aqua/Circuito/circuito_projeto.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694776 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2x1_n.v 1 1 " "Using design file mux_2x1_n.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_n " "Found entity 1: mux_2x1_n" {  } { { "mux_2x1_n.v" "" { Text "C:/Projetos/aqua/Circuito/mux_2x1_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806694790 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732806694790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_n mux_2x1_n:muxH0 " "Elaborating entity \"mux_2x1_n\" for hierarchy \"mux_2x1_n:muxH0\"" {  } { { "main.v" "muxH0" { Text "C:/Projetos/aqua/Circuito/main.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806694791 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_baixo\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_baixo\|Mod0\"" {  } { { "dec2hex.v" "Mod0" { Text "C:/Projetos/aqua/Circuito/dec2hex.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732806695718 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_baixo\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_baixo\|Div0\"" {  } { { "dec2hex.v" "Div0" { Text "C:/Projetos/aqua/Circuito/dec2hex.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732806695718 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_alto\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_alto\|Mod0\"" {  } { { "dec2hex.v" "Mod0" { Text "C:/Projetos/aqua/Circuito/dec2hex.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732806695718 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_alto\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_alto\|Div0\"" {  } { { "dec2hex.v" "Div0" { Text "C:/Projetos/aqua/Circuito/dec2hex.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732806695718 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_critico\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_critico\|Mod0\"" {  } { { "dec2hex.v" "Mod0" { Text "C:/Projetos/aqua/Circuito/dec2hex.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732806695718 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_critico\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_critico\|Div0\"" {  } { { "dec2hex.v" "Div0" { Text "C:/Projetos/aqua/Circuito/dec2hex.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732806695718 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "circuito_projeto:main\|circuito_projeto_fd:FD\|classificador_medida:classificador\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"circuito_projeto:main\|circuito_projeto_fd:FD\|classificador_medida:classificador\|Div0\"" {  } { { "classificador_medida.v" "Div0" { Text "C:/Projetos/aqua/Circuito/classificador_medida.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732806695718 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1732806695718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_baixo\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_baixo\|lpm_divide:Mod0\"" {  } { { "dec2hex.v" "" { Text "C:/Projetos/aqua/Circuito/dec2hex.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806695773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_baixo\|lpm_divide:Mod0 " "Instantiated megafunction \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_baixo\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732806695773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732806695773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732806695773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732806695773 ""}  } { { "dec2hex.v" "" { Text "C:/Projetos/aqua/Circuito/dec2hex.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732806695773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Projetos/aqua/Circuito/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806695826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806695826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Projetos/aqua/Circuito/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806695841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806695841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Projetos/aqua/Circuito/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806695859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806695859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_baixo\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_baixo\|lpm_divide:Div0\"" {  } { { "dec2hex.v" "" { Text "C:/Projetos/aqua/Circuito/dec2hex.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806695869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_baixo\|lpm_divide:Div0 " "Instantiated megafunction \"circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|dec2hex:conv_baixo\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732806695869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732806695869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732806695869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732806695869 ""}  } { { "dec2hex.v" "" { Text "C:/Projetos/aqua/Circuito/dec2hex.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732806695869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "C:/Projetos/aqua/Circuito/db/lpm_divide_3am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806695921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806695921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "circuito_projeto:main\|circuito_projeto_fd:FD\|classificador_medida:classificador\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"circuito_projeto:main\|circuito_projeto_fd:FD\|classificador_medida:classificador\|lpm_divide:Div0\"" {  } { { "classificador_medida.v" "" { Text "C:/Projetos/aqua/Circuito/classificador_medida.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806695955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "circuito_projeto:main\|circuito_projeto_fd:FD\|classificador_medida:classificador\|lpm_divide:Div0 " "Instantiated megafunction \"circuito_projeto:main\|circuito_projeto_fd:FD\|classificador_medida:classificador\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732806695955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732806695955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732806695955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732806695955 ""}  } { { "classificador_medida.v" "" { Text "C:/Projetos/aqua/Circuito/classificador_medida.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732806695955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Projetos/aqua/Circuito/db/lpm_divide_gbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806696006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806696006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Projetos/aqua/Circuito/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806696021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806696021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Projetos/aqua/Circuito/db/alt_u_div_ive.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732806696044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806696044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "circuito_projeto:main\|circuito_projeto_fd:FD\|valvula:V\|sig " "Latch circuito_projeto:main\|circuito_projeto_fd:FD\|valvula:V\|sig has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA circuito_projeto:main\|circuito_projeto_uc:UC\|Eatual.abre_valvula " "Ports D and ENA on the latch are fed by the same signal circuito_projeto:main\|circuito_projeto_uc:UC\|Eatual.abre_valvula" {  } { { "circuito_projeto_uc.v" "" { Text "C:/Projetos/aqua/Circuito/circuito_projeto_uc.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732806696318 ""}  } { { "valvula.v" "" { Text "C:/Projetos/aqua/Circuito/valvula.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732806696318 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732806696926 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732806698391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732806698685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732806698685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1257 " "Implemented 1257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732806698852 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732806698852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1191 " "Implemented 1191 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732806698852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732806698852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732806698889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 12:11:38 2024 " "Processing ended: Thu Nov 28 12:11:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732806698889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732806698889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732806698889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732806698889 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1732806700270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732806700271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 12:11:39 2024 " "Processing started: Thu Nov 28 12:11:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732806700271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1732806700271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Aqua -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Aqua -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1732806700271 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1732806700393 ""}
{ "Info" "0" "" "Project  = Aqua" {  } {  } 0 0 "Project  = Aqua" 0 0 "Fitter" 0 0 1732806700394 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1732806700394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1732806700610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1732806700610 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732806700630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732806700691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732806700691 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732806701077 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732806701101 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732806701290 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1732806706420 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 560 global CLKCTRL_G6 " "clock~inputCLKENA0 with 560 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1732806706599 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1732806706599 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732806706599 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732806706617 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732806706619 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732806706624 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1732806706628 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1732806706629 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732806706631 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1732806707521 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1732806707523 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732806707523 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1732806707547 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1732806707547 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1732806707548 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732806707648 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1732806707650 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732806707650 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732806707760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732806710586 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1732806711059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732806714214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732806717188 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732806719644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732806719645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732806721150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Projetos/aqua/Circuito/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1732806724917 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732806724917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1732806727290 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732806727290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732806727294 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.54 " "Total time spent on timing analysis during the Fitter is 2.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1732806730682 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732806730707 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732806731621 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732806731622 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732806732553 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732806736941 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projetos/aqua/Circuito/output_files/main.fit.smsg " "Generated suppressed messages file C:/Projetos/aqua/Circuito/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732806737427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6277 " "Peak virtual memory: 6277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732806738319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 12:12:18 2024 " "Processing ended: Thu Nov 28 12:12:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732806738319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732806738319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732806738319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732806738319 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1732806739551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732806739551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 12:12:19 2024 " "Processing started: Thu Nov 28 12:12:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732806739551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1732806739551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Aqua -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Aqua -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1732806739551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1732806740611 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1732806744210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732806744461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 12:12:24 2024 " "Processing ended: Thu Nov 28 12:12:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732806744461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732806744461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732806744461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1732806744461 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1732806745126 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1732806745808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732806745809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 12:12:25 2024 " "Processing started: Thu Nov 28 12:12:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732806745809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732806745809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Aqua -c main " "Command: quartus_sta Aqua -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732806745809 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1732806745937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1732806746839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1732806746839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806746895 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806746895 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1732806747361 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1732806747418 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806747419 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732806747429 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " "create_clock -period 1.000 -name circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732806747429 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732806747429 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1732806747443 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732806747443 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732806747444 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732806747457 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732806747550 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732806747550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.288 " "Worst-case setup slack is -23.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.288           -1890.132 clock  " "  -23.288           -1890.132 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.240              -5.240 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "   -5.240              -5.240 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806747554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.301 " "Worst-case hold slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 clock  " "    0.301               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.988               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "    0.988               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806747563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.090 " "Worst-case recovery slack is -1.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.090            -225.741 clock  " "   -1.090            -225.741 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806747572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.654 " "Worst-case removal slack is 0.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.654               0.000 clock  " "    0.654               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806747579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -523.238 clock  " "   -0.538            -523.238 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "    0.412               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806747588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806747588 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732806747609 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732806747657 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732806749165 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732806749306 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732806749322 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732806749322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.599 " "Worst-case setup slack is -24.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.599           -1897.216 clock  " "  -24.599           -1897.216 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.412              -5.412 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "   -5.412              -5.412 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806749327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.287 " "Worst-case hold slack is 0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 clock  " "    0.287               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.072               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "    1.072               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806749336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.003 " "Worst-case recovery slack is -1.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.003            -202.595 clock  " "   -1.003            -202.595 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806749345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.624 " "Worst-case removal slack is 0.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 clock  " "    0.624               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806749351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -534.597 clock  " "   -0.538            -534.597 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "    0.400               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806749360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806749360 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732806749379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732806749567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732806750921 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732806751059 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732806751063 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732806751063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.441 " "Worst-case setup slack is -10.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.441            -616.925 clock  " "  -10.441            -616.925 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.258              -2.258 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "   -2.258              -2.258 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806751065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 clock  " "    0.161               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "    0.389               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806751078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.156 " "Worst-case recovery slack is -0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156              -2.987 clock  " "   -0.156              -2.987 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806751085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.294 " "Worst-case removal slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 clock  " "    0.294               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806751096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.100 " "Worst-case minimum pulse width slack is -0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100             -61.856 clock  " "   -0.100             -61.856 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "    0.495               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806751100 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732806751120 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732806751346 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732806751351 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732806751351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.892 " "Worst-case setup slack is -9.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.892            -522.970 clock  " "   -9.892            -522.970 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.172              -2.172 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "   -2.172              -2.172 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806751353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 clock  " "    0.146               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "    0.382               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806751362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.037 " "Worst-case recovery slack is -0.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037              -0.229 clock  " "   -0.037              -0.229 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806751368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.267 " "Worst-case removal slack is 0.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 clock  " "    0.267               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806751377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.099 " "Worst-case minimum pulse width slack is -0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099             -63.104 clock  " "   -0.099             -63.104 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\]  " "    0.492               0.000 circuito_projeto:main\|circuito_projeto_fd:FD\|controle_recepcao_serial:controle_serial\|registrador_n_initial:modo\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732806751382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732806751382 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732806753503 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732806753505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5089 " "Peak virtual memory: 5089 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732806753618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 12:12:33 2024 " "Processing ended: Thu Nov 28 12:12:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732806753618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732806753618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732806753618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732806753618 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732806754363 ""}
