// Seed: 1549345417
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [1 : -1] id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd6,
    parameter id_6 = 32'd97
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire _id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire _id_2;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_1,
      id_1,
      id_1,
      id_1
  );
  inout wire id_1;
  logic ["" : id_6  ==  -1] id_9;
  ;
  wire [1 : id_2  -  id_6] id_10 = id_10;
endmodule
