 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : full_adder
Version: V-2023.12-SP4
Date   : Wed May 14 22:40:47 2025
****************************************

Operating Conditions: tt0p78vn40c   Library: saed32rvt_tt0p78vn40c
Wire Load Model Mode: enclosed

  Startpoint: C_in (input port clocked by Clock)
  Endpoint: c_in_reg (rising edge-triggered flip-flop clocked by Clock)
  Path Group: Clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_adder         8000                  saed32rvt_tt0p78vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  C_in (in)                                0.00       0.50 f
  c_in_reg/D (DFFX1_RVT)                   0.01       0.51 f
  data arrival time                                   0.51

  clock Clock (rise edge)                  1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.30       0.70
  c_in_reg/CLK (DFFX1_RVT)                 0.00       0.70 r
  library setup time                      -0.36       0.34
  data required time                                  0.34
  -----------------------------------------------------------
  data required time                                  0.34
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


1
