// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/HDLTx/tx_125_src_sync_constellation_scrambler.v
// Created: 2024-09-14 22:22:20
// 
// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: tx_125_src_sync_constellation_scrambler
// Source Path: HDLTx/full_tx/full_ofdm_modulator/enabled_qam_and_scrambler/sync_constellation_scrambler
// Hierarchy Level: 3
// Model version: 4.114
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module tx_125_src_sync_constellation_scrambler
          (clk,
           reset_x,
           enb_1_2_0,
           valid_in,
           init_0,
           init_1,
           init_2,
           init_3,
           init_4,
           init_5,
           init_6,
           init_7,
           init_8,
           init_9,
           init_10,
           init_11,
           init_12,
           new_ofdm_symbol,
           ready_out,
           s1,
           s2);


  input   clk;
  input   reset_x;
  input   enb_1_2_0;
  input   valid_in;
  input   init_0;  // boolean
  input   init_1;  // boolean
  input   init_2;  // boolean
  input   init_3;  // boolean
  input   init_4;  // boolean
  input   init_5;  // boolean
  input   init_6;  // boolean
  input   init_7;  // boolean
  input   init_8;  // boolean
  input   init_9;  // boolean
  input   init_10;  // boolean
  input   init_11;  // boolean
  input   init_12;  // boolean
  input   new_ofdm_symbol;
  input   ready_out;
  output  s1;
  output  s2;


  wire enb_1_2_0_gated;
  reg  Delay2_out1;
  wire Logical_Operator_out1;
  wire s1_1;
  wire s2_1;
  wire enb_1_2_0_gated_1;
  reg  Delay_out1;
  wire enb_1_2_0_gated_2;
  reg  Delay1_out1;


  assign enb_1_2_0_gated = ready_out && enb_1_2_0;

  always @(posedge clk)
    begin : Delay2_process
      if (reset_x == 1'b1) begin
        Delay2_out1 <= 1'b0;
      end
      else begin
        if (enb_1_2_0_gated) begin
          Delay2_out1 <= valid_in;
        end
      end
    end



  assign Logical_Operator_out1 = valid_in | Delay2_out1;



  tx_125_src_Synchronous_constellation_scrambler u_Synchronous_constellation_scrambler (.clk(clk),
                                                                                        .reset_x(reset_x),
                                                                                        .enb_1_2_0(enb_1_2_0),
                                                                                        .valid_in(Logical_Operator_out1),
                                                                                        .init_0(init_0),  // boolean
                                                                                        .init_1(init_1),  // boolean
                                                                                        .init_2(init_2),  // boolean
                                                                                        .init_3(init_3),  // boolean
                                                                                        .init_4(init_4),  // boolean
                                                                                        .init_5(init_5),  // boolean
                                                                                        .init_6(init_6),  // boolean
                                                                                        .init_7(init_7),  // boolean
                                                                                        .init_8(init_8),  // boolean
                                                                                        .init_9(init_9),  // boolean
                                                                                        .init_10(init_10),  // boolean
                                                                                        .init_11(init_11),  // boolean
                                                                                        .init_12(init_12),  // boolean
                                                                                        .new_ofdm_symbol(new_ofdm_symbol),
                                                                                        .ready_out(ready_out),
                                                                                        .s1_out(s1_1),
                                                                                        .s2_out(s2_1)
                                                                                        );

  assign enb_1_2_0_gated_1 = ready_out && enb_1_2_0;

  always @(posedge clk)
    begin : Delay_process
      if (reset_x == 1'b1) begin
        Delay_out1 <= 1'b0;
      end
      else begin
        if (enb_1_2_0_gated_1) begin
          Delay_out1 <= s1_1;
        end
      end
    end



  assign s1 = Delay_out1;

  assign enb_1_2_0_gated_2 = ready_out && enb_1_2_0;

  always @(posedge clk)
    begin : Delay1_process
      if (reset_x == 1'b1) begin
        Delay1_out1 <= 1'b0;
      end
      else begin
        if (enb_1_2_0_gated_2) begin
          Delay1_out1 <= s2_1;
        end
      end
    end



  assign s2 = Delay1_out1;

endmodule  // tx_125_src_sync_constellation_scrambler

