
F411RE_Car_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab84  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007fc  0800ad24  0800ad24  0001ad24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b520  0800b520  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800b520  0800b520  0001b520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b528  0800b528  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b528  0800b528  0001b528  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b52c  0800b52c  0001b52c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800b530  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009c44  20000070  0800b5a0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00003804  20009cb4  0800b5a0  00029cb4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0005ef0a  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008ea1  00000000  00000000  0007efaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00032c2f  00000000  00000000  00087e4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002108  00000000  00000000  000baa80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00005d08  00000000  00000000  000bcb88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021c28  00000000  00000000  000c2890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004656b  00000000  00000000  000e44b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b4bb3  00000000  00000000  0012aa23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001df5d6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007e00  00000000  00000000  001df62c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ad0c 	.word	0x0800ad0c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	0800ad0c 	.word	0x0800ad0c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <Motor_Init>:
 * @note
 */
void Motor_Init(void)
{
	/* Initialize hardware layer (motor shield driver) */
	__MOTOR_HWInit();
 8000578:	f000 b954 	b.w	8000824 <__MOTOR_HWInit>

0800057c <Car_ConfigDirection>:
 * @param	CarDirection: Direction that car should go to
 * @note	Car moves based on wheel directions of each/every wheels
 */
void Car_ConfigDirection(E_Dir_Car CarDirection)
{
	switch(CarDirection)
 800057c:	2804      	cmp	r0, #4
 800057e:	f200 808e 	bhi.w	800069e <Car_ConfigDirection+0x122>
 8000582:	e8df f000 	tbb	[pc, r0]
 8000586:	3317      	.short	0x3317
 8000588:	684f      	.short	0x684f
 800058a:	03          	.byte	0x03
 800058b:	00          	.byte	0x00
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 800058c:	4b45      	ldr	r3, [pc, #276]	; (80006a4 <Car_ConfigDirection+0x128>)
 800058e:	781a      	ldrb	r2, [r3, #0]
 8000590:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000594:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000596:	781a      	ldrb	r2, [r3, #0]
 8000598:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 800059c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 800059e:	781a      	ldrb	r2, [r3, #0]
 80005a0:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 80005a4:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 80005a6:	781a      	ldrb	r2, [r3, #0]
 80005a8:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 80005ac:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 80005ae:	7818      	ldrb	r0, [r3, #0]
 80005b0:	f000 b964 	b.w	800087c <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 80005b4:	4b3b      	ldr	r3, [pc, #236]	; (80006a4 <Car_ConfigDirection+0x128>)
 80005b6:	781a      	ldrb	r2, [r3, #0]
 80005b8:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 80005bc:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 80005be:	781a      	ldrb	r2, [r3, #0]
 80005c0:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 80005c4:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT2_SELECTION_IN4_BITMASK;
 80005c6:	781a      	ldrb	r2, [r3, #0]
 80005c8:	f042 0208 	orr.w	r2, r2, #8
 80005cc:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 80005ce:	781a      	ldrb	r2, [r3, #0]
 80005d0:	f002 027d 	and.w	r2, r2, #125	; 0x7d
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN1_BITMASK;
 80005d4:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 80005d6:	781a      	ldrb	r2, [r3, #0]
 80005d8:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 80005dc:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT4_SELECTION_IN3_BITMASK;
 80005de:	781a      	ldrb	r2, [r3, #0]
 80005e0:	f042 0201 	orr.w	r2, r2, #1
 80005e4:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 80005e6:	7818      	ldrb	r0, [r3, #0]
 80005e8:	f000 b948 	b.w	800087c <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 80005ec:	4b2d      	ldr	r3, [pc, #180]	; (80006a4 <Car_ConfigDirection+0x128>)
 80005ee:	781a      	ldrb	r2, [r3, #0]
 80005f0:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 80005f4:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT1_SELECTION_IN1_BITMASK;
 80005f6:	781a      	ldrb	r2, [r3, #0]
 80005f8:	f042 0220 	orr.w	r2, r2, #32
 80005fc:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 80005fe:	781a      	ldrb	r2, [r3, #0]
 8000600:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000604:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000606:	781a      	ldrb	r2, [r3, #0]
 8000608:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 800060c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN1_BITMASK;
 800060e:	781a      	ldrb	r2, [r3, #0]
 8000610:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000614:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000616:	781a      	ldrb	r2, [r3, #0]
 8000618:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 800061c:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 800061e:	7818      	ldrb	r0, [r3, #0]
 8000620:	f000 b92c 	b.w	800087c <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000624:	4b1f      	ldr	r3, [pc, #124]	; (80006a4 <Car_ConfigDirection+0x128>)
 8000626:	781a      	ldrb	r2, [r3, #0]
 8000628:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 800062c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT1_SELECTION_IN1_BITMASK;
 800062e:	781a      	ldrb	r2, [r3, #0]
 8000630:	f042 0220 	orr.w	r2, r2, #32
 8000634:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000636:	781a      	ldrb	r2, [r3, #0]
 8000638:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 800063c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT2_SELECTION_IN4_BITMASK;
 800063e:	781a      	ldrb	r2, [r3, #0]
 8000640:	f042 0208 	orr.w	r2, r2, #8
 8000644:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000646:	781a      	ldrb	r2, [r3, #0]
 8000648:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 800064c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN1_BITMASK;
 800064e:	781a      	ldrb	r2, [r3, #0]
 8000650:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000654:	e7be      	b.n	80005d4 <Car_ConfigDirection+0x58>
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000656:	4b13      	ldr	r3, [pc, #76]	; (80006a4 <Car_ConfigDirection+0x128>)
 8000658:	781a      	ldrb	r2, [r3, #0]
 800065a:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 800065e:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT1_SELECTION_IN2_BITMASK;
 8000660:	781a      	ldrb	r2, [r3, #0]
 8000662:	f042 0210 	orr.w	r2, r2, #16
 8000666:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000668:	781a      	ldrb	r2, [r3, #0]
 800066a:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 800066e:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT2_SELECTION_IN3_BITMASK;
 8000670:	781a      	ldrb	r2, [r3, #0]
 8000672:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000676:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000678:	781a      	ldrb	r2, [r3, #0]
 800067a:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 800067e:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN2_BITMASK;
 8000680:	781a      	ldrb	r2, [r3, #0]
 8000682:	f042 0202 	orr.w	r2, r2, #2
 8000686:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000688:	781a      	ldrb	r2, [r3, #0]
 800068a:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 800068e:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT4_SELECTION_IN4_BITMASK;
 8000690:	781a      	ldrb	r2, [r3, #0]
 8000692:	f042 0204 	orr.w	r2, r2, #4
 8000696:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 8000698:	7818      	ldrb	r0, [r3, #0]
 800069a:	f000 b8ef 	b.w	800087c <__MOTOR_SetShiftRegister>
 800069e:	4b01      	ldr	r3, [pc, #4]	; (80006a4 <Car_ConfigDirection+0x128>)
 80006a0:	e785      	b.n	80005ae <Car_ConfigDirection+0x32>
 80006a2:	bf00      	nop
 80006a4:	2000008c 	.word	0x2000008c

080006a8 <__TEST_MOTOR_AlternateWheel>:
/**
 * @brief	Test code to check each wheel configuration and sequence
 */
void __TEST_MOTOR_AlternateWheel(uint32_t Counter)
{
	switch(Counter % 9)
 80006a8:	4b5c      	ldr	r3, [pc, #368]	; (800081c <__TEST_MOTOR_AlternateWheel+0x174>)
 80006aa:	fba3 2300 	umull	r2, r3, r3, r0
 80006ae:	085b      	lsrs	r3, r3, #1
 80006b0:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 80006b4:	1ac0      	subs	r0, r0, r3
 80006b6:	3801      	subs	r0, #1
 80006b8:	2807      	cmp	r0, #7
 80006ba:	f200 80a5 	bhi.w	8000808 <__TEST_MOTOR_AlternateWheel+0x160>
 80006be:	e8df f000 	tbb	[pc, r0]
 80006c2:	341c      	.short	0x341c
 80006c4:	7e715941 	.word	0x7e715941
 80006c8:	048b      	.short	0x048b
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 80006ca:	4b55      	ldr	r3, [pc, #340]	; (8000820 <__TEST_MOTOR_AlternateWheel+0x178>)
 80006cc:	781a      	ldrb	r2, [r3, #0]
 80006ce:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 80006d2:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 80006d4:	781a      	ldrb	r2, [r3, #0]
 80006d6:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 80006da:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 80006dc:	781a      	ldrb	r2, [r3, #0]
 80006de:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 80006e2:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 80006e4:	781a      	ldrb	r2, [r3, #0]
 80006e6:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 80006ea:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT2_SELECTION_IN3_BITMASK;
 80006ec:	781a      	ldrb	r2, [r3, #0]
 80006ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80006f2:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 80006f4:	7818      	ldrb	r0, [r3, #0]
 80006f6:	f000 b8c1 	b.w	800087c <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 80006fa:	4b49      	ldr	r3, [pc, #292]	; (8000820 <__TEST_MOTOR_AlternateWheel+0x178>)
 80006fc:	781a      	ldrb	r2, [r3, #0]
 80006fe:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000702:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN1_BITMASK;
 8000704:	781a      	ldrb	r2, [r3, #0]
 8000706:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800070a:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 800070c:	781a      	ldrb	r2, [r3, #0]
 800070e:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
					g_ShiftRegisterByteToSet |= MOT4_SELECTION_IN4_BITMASK;
 8000712:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000714:	781a      	ldrb	r2, [r3, #0]
 8000716:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 800071a:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 800071c:	781a      	ldrb	r2, [r3, #0]
 800071e:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000722:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 8000724:	7818      	ldrb	r0, [r3, #0]
 8000726:	f000 b8a9 	b.w	800087c <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 800072a:	4b3d      	ldr	r3, [pc, #244]	; (8000820 <__TEST_MOTOR_AlternateWheel+0x178>)
 800072c:	781a      	ldrb	r2, [r3, #0]
 800072e:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000732:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000734:	781a      	ldrb	r2, [r3, #0]
 8000736:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 800073a:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT4_SELECTION_IN3_BITMASK;
 800073c:	781a      	ldrb	r2, [r3, #0]
 800073e:	f042 0201 	orr.w	r2, r2, #1
 8000742:	e7e6      	b.n	8000712 <__TEST_MOTOR_AlternateWheel+0x6a>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000744:	4b36      	ldr	r3, [pc, #216]	; (8000820 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000746:	781a      	ldrb	r2, [r3, #0]
 8000748:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 800074c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 800074e:	781a      	ldrb	r2, [r3, #0]
 8000750:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000754:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000756:	781a      	ldrb	r2, [r3, #0]
 8000758:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 800075c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT1_SELECTION_IN1_BITMASK;
 800075e:	781a      	ldrb	r2, [r3, #0]
 8000760:	f042 0220 	orr.w	r2, r2, #32
 8000764:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000766:	781a      	ldrb	r2, [r3, #0]
 8000768:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 800076c:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 800076e:	7818      	ldrb	r0, [r3, #0]
 8000770:	f000 b884 	b.w	800087c <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000774:	4b2a      	ldr	r3, [pc, #168]	; (8000820 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000776:	781a      	ldrb	r2, [r3, #0]
 8000778:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 800077c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 800077e:	781a      	ldrb	r2, [r3, #0]
 8000780:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000784:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000786:	781a      	ldrb	r2, [r3, #0]
 8000788:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 800078c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 800078e:	781a      	ldrb	r2, [r3, #0]
 8000790:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000794:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT2_SELECTION_IN4_BITMASK;
 8000796:	781a      	ldrb	r2, [r3, #0]
 8000798:	f042 0208 	orr.w	r2, r2, #8
 800079c:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 800079e:	7818      	ldrb	r0, [r3, #0]
 80007a0:	f000 b86c 	b.w	800087c <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 80007a4:	4b1e      	ldr	r3, [pc, #120]	; (8000820 <__TEST_MOTOR_AlternateWheel+0x178>)
 80007a6:	781a      	ldrb	r2, [r3, #0]
 80007a8:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 80007ac:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN2_BITMASK;
 80007ae:	781a      	ldrb	r2, [r3, #0]
 80007b0:	f042 0202 	orr.w	r2, r2, #2
 80007b4:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 80007b6:	781a      	ldrb	r2, [r3, #0]
 80007b8:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 80007bc:	e7a9      	b.n	8000712 <__TEST_MOTOR_AlternateWheel+0x6a>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 80007be:	4b18      	ldr	r3, [pc, #96]	; (8000820 <__TEST_MOTOR_AlternateWheel+0x178>)
 80007c0:	781a      	ldrb	r2, [r3, #0]
 80007c2:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 80007c6:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 80007c8:	781a      	ldrb	r2, [r3, #0]
 80007ca:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 80007ce:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT4_SELECTION_IN4_BITMASK;
 80007d0:	781a      	ldrb	r2, [r3, #0]
 80007d2:	f042 0204 	orr.w	r2, r2, #4
 80007d6:	e79c      	b.n	8000712 <__TEST_MOTOR_AlternateWheel+0x6a>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 80007d8:	4b11      	ldr	r3, [pc, #68]	; (8000820 <__TEST_MOTOR_AlternateWheel+0x178>)
 80007da:	781a      	ldrb	r2, [r3, #0]
 80007dc:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 80007e0:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 80007e2:	781a      	ldrb	r2, [r3, #0]
 80007e4:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 80007e8:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 80007ea:	781a      	ldrb	r2, [r3, #0]
 80007ec:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 80007f0:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT1_SELECTION_IN2_BITMASK;
 80007f2:	781a      	ldrb	r2, [r3, #0]
 80007f4:	f042 0210 	orr.w	r2, r2, #16
 80007f8:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 80007fa:	781a      	ldrb	r2, [r3, #0]
 80007fc:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000800:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 8000802:	7818      	ldrb	r0, [r3, #0]
 8000804:	f000 b83a 	b.w	800087c <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000808:	4b05      	ldr	r3, [pc, #20]	; (8000820 <__TEST_MOTOR_AlternateWheel+0x178>)
 800080a:	781a      	ldrb	r2, [r3, #0]
 800080c:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000810:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000812:	781a      	ldrb	r2, [r3, #0]
 8000814:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000818:	e77b      	b.n	8000712 <__TEST_MOTOR_AlternateWheel+0x6a>
 800081a:	bf00      	nop
 800081c:	38e38e39 	.word	0x38e38e39
 8000820:	2000008c 	.word	0x2000008c

08000824 <__MOTOR_HWInit>:
/**
 * @brief	Initialize motor driver and shift register
 * @note
 */
void __MOTOR_HWInit(void)
{
 8000824:	b538      	push	{r3, r4, r5, lr}
 * @note
 */
static void __MOTOR_EnableShiftRegister(void)
{
	/* The input pin is negated, and by default, the Shift Register is disabled */
	HAL_GPIO_WritePin(DIR_EN_GPIO_Port, DIR_EN_Pin, GPIO_PIN_RESET);
 8000826:	4810      	ldr	r0, [pc, #64]	; (8000868 <__MOTOR_HWInit+0x44>)
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000828:	4d10      	ldr	r5, [pc, #64]	; (800086c <__MOTOR_HWInit+0x48>)
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800082a:	4c11      	ldr	r4, [pc, #68]	; (8000870 <__MOTOR_HWInit+0x4c>)
	HAL_GPIO_WritePin(DIR_EN_GPIO_Port, DIR_EN_Pin, GPIO_PIN_RESET);
 800082c:	2200      	movs	r2, #0
 800082e:	2120      	movs	r1, #32
 8000830:	f002 fef6 	bl	8003620 <HAL_GPIO_WritePin>
		CCRvalue = Percentage * 10;

	/* Configure all relevant CCR registers with the same duty cycle value */
	TIM3->CCR1 = CCRvalue;
	TIM3->CCR2 = CCRvalue;
	TIM1->CCR2 = CCRvalue;
 8000834:	4a0f      	ldr	r2, [pc, #60]	; (8000874 <__MOTOR_HWInit+0x50>)
	TIM3->CCR1 = CCRvalue;
 8000836:	4910      	ldr	r1, [pc, #64]	; (8000878 <__MOTOR_HWInit+0x54>)
 8000838:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800083c:	634b      	str	r3, [r1, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800083e:	4628      	mov	r0, r5
	TIM3->CCR2 = CCRvalue;
 8000840:	638b      	str	r3, [r1, #56]	; 0x38
	TIM1->CCR2 = CCRvalue;
 8000842:	6393      	str	r3, [r2, #56]	; 0x38
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000844:	2104      	movs	r1, #4
	TIM1->CCR3 = CCRvalue;
 8000846:	63d3      	str	r3, [r2, #60]	; 0x3c
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000848:	f005 f86a 	bl	8005920 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800084c:	4628      	mov	r0, r5
 800084e:	2108      	movs	r1, #8
 8000850:	f005 f866 	bl	8005920 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000854:	4620      	mov	r0, r4
 8000856:	2100      	movs	r1, #0
 8000858:	f005 f862 	bl	8005920 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800085c:	4620      	mov	r0, r4
 800085e:	2104      	movs	r1, #4
}
 8000860:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000864:	f005 b85c 	b.w	8005920 <HAL_TIM_PWM_Start>
 8000868:	40020400 	.word	0x40020400
 800086c:	20009ba0 	.word	0x20009ba0
 8000870:	20009b58 	.word	0x20009b58
 8000874:	40010000 	.word	0x40010000
 8000878:	40000400 	.word	0x40000400

0800087c <__MOTOR_SetShiftRegister>:
{
 800087c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	g_RecentShiftRegisterByte = cByte;
 8000880:	4b63      	ldr	r3, [pc, #396]	; (8000a10 <__MOTOR_SetShiftRegister+0x194>)
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_SET);
 8000882:	4f64      	ldr	r7, [pc, #400]	; (8000a14 <__MOTOR_SetShiftRegister+0x198>)
		HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, GPIO_PIN_SET);
 8000884:	f8df 8190 	ldr.w	r8, [pc, #400]	; 8000a18 <__MOTOR_SetShiftRegister+0x19c>
	g_RecentShiftRegisterByte = cByte;
 8000888:	7018      	strb	r0, [r3, #0]
{
 800088a:	b084      	sub	sp, #16
 800088c:	4605      	mov	r5, r0
	g_RecentShiftRegisterByte = cByte;
 800088e:	2408      	movs	r4, #8
	for(volatile uint8_t i=0; i<0x7F; i++);
 8000890:	2600      	movs	r6, #0
		if(temp & 0x1)
 8000892:	f015 0301 	ands.w	r3, r5, #1
 8000896:	f000 808e 	beq.w	80009b6 <__MOTOR_SetShiftRegister+0x13a>
		HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, GPIO_PIN_SET);
 800089a:	2201      	movs	r2, #1
 800089c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008a0:	4640      	mov	r0, r8
 80008a2:	f002 febd 	bl	8003620 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x3F; i++);
 80008a6:	f88d 600a 	strb.w	r6, [sp, #10]
 80008aa:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80008ae:	2b3e      	cmp	r3, #62	; 0x3e
 80008b0:	d809      	bhi.n	80008c6 <__MOTOR_SetShiftRegister+0x4a>
 80008b2:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80008b6:	3301      	adds	r3, #1
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	f88d 300a 	strb.w	r3, [sp, #10]
 80008be:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80008c2:	2b3e      	cmp	r3, #62	; 0x3e
 80008c4:	d9f5      	bls.n	80008b2 <__MOTOR_SetShiftRegister+0x36>
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_SET);
 80008c6:	2201      	movs	r2, #1
 80008c8:	4611      	mov	r1, r2
 80008ca:	4638      	mov	r0, r7
 80008cc:	f002 fea8 	bl	8003620 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x7F; i++);
 80008d0:	f88d 600b 	strb.w	r6, [sp, #11]
 80008d4:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80008d8:	2b7e      	cmp	r3, #126	; 0x7e
 80008da:	d809      	bhi.n	80008f0 <__MOTOR_SetShiftRegister+0x74>
 80008dc:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80008e0:	3301      	adds	r3, #1
 80008e2:	b2db      	uxtb	r3, r3
 80008e4:	f88d 300b 	strb.w	r3, [sp, #11]
 80008e8:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80008ec:	2b7e      	cmp	r3, #126	; 0x7e
 80008ee:	d9f5      	bls.n	80008dc <__MOTOR_SetShiftRegister+0x60>
		HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, GPIO_PIN_RESET);
 80008f0:	2200      	movs	r2, #0
 80008f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008f6:	4640      	mov	r0, r8
 80008f8:	f002 fe92 	bl	8003620 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x3F; i++);
 80008fc:	f88d 600c 	strb.w	r6, [sp, #12]
 8000900:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8000904:	2b3e      	cmp	r3, #62	; 0x3e
 8000906:	d809      	bhi.n	800091c <__MOTOR_SetShiftRegister+0xa0>
 8000908:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800090c:	3301      	adds	r3, #1
 800090e:	b2db      	uxtb	r3, r3
 8000910:	f88d 300c 	strb.w	r3, [sp, #12]
 8000914:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8000918:	2b3e      	cmp	r3, #62	; 0x3e
 800091a:	d9f5      	bls.n	8000908 <__MOTOR_SetShiftRegister+0x8c>
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 800091c:	2200      	movs	r2, #0
 800091e:	2101      	movs	r1, #1
 8000920:	4638      	mov	r0, r7
 8000922:	f002 fe7d 	bl	8003620 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000926:	f88d 6007 	strb.w	r6, [sp, #7]
 800092a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800092e:	2b3e      	cmp	r3, #62	; 0x3e
		temp = temp >> 1;
 8000930:	ea4f 0555 	mov.w	r5, r5, lsr #1
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000934:	d809      	bhi.n	800094a <__MOTOR_SetShiftRegister+0xce>
 8000936:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800093a:	3301      	adds	r3, #1
 800093c:	b2db      	uxtb	r3, r3
 800093e:	f88d 3007 	strb.w	r3, [sp, #7]
 8000942:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000946:	2b3e      	cmp	r3, #62	; 0x3e
 8000948:	d9f5      	bls.n	8000936 <__MOTOR_SetShiftRegister+0xba>
	for(uint8_t i=0; i<8; i++)
 800094a:	3c01      	subs	r4, #1
 800094c:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8000950:	d19f      	bne.n	8000892 <__MOTOR_SetShiftRegister+0x16>
	HAL_GPIO_WritePin(DIR_LATCH_GPIO_Port, DIR_LATCH_Pin, GPIO_PIN_SET);
 8000952:	4831      	ldr	r0, [pc, #196]	; (8000a18 <__MOTOR_SetShiftRegister+0x19c>)
 8000954:	2201      	movs	r2, #1
 8000956:	2140      	movs	r1, #64	; 0x40
 8000958:	f002 fe62 	bl	8003620 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0xFF; i++);
 800095c:	f88d 4009 	strb.w	r4, [sp, #9]
 8000960:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8000964:	2bff      	cmp	r3, #255	; 0xff
 8000966:	d009      	beq.n	800097c <__MOTOR_SetShiftRegister+0x100>
 8000968:	f89d 3009 	ldrb.w	r3, [sp, #9]
 800096c:	3301      	adds	r3, #1
 800096e:	b2db      	uxtb	r3, r3
 8000970:	f88d 3009 	strb.w	r3, [sp, #9]
 8000974:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8000978:	2bff      	cmp	r3, #255	; 0xff
 800097a:	d1f5      	bne.n	8000968 <__MOTOR_SetShiftRegister+0xec>
	HAL_GPIO_WritePin(DIR_LATCH_GPIO_Port, DIR_LATCH_Pin, GPIO_PIN_RESET);
 800097c:	4826      	ldr	r0, [pc, #152]	; (8000a18 <__MOTOR_SetShiftRegister+0x19c>)
 800097e:	2200      	movs	r2, #0
 8000980:	2140      	movs	r1, #64	; 0x40
 8000982:	f002 fe4d 	bl	8003620 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0xFF; i++);
 8000986:	2300      	movs	r3, #0
 8000988:	f88d 3008 	strb.w	r3, [sp, #8]
 800098c:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8000990:	2bff      	cmp	r3, #255	; 0xff
 8000992:	d009      	beq.n	80009a8 <__MOTOR_SetShiftRegister+0x12c>
 8000994:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8000998:	3301      	adds	r3, #1
 800099a:	b2db      	uxtb	r3, r3
 800099c:	f88d 3008 	strb.w	r3, [sp, #8]
 80009a0:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80009a4:	2bff      	cmp	r3, #255	; 0xff
 80009a6:	d1f5      	bne.n	8000994 <__MOTOR_SetShiftRegister+0x118>
}
 80009a8:	b004      	add	sp, #16
 80009aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for(volatile uint8_t i=0; i<0x3F; i++);
 80009ae:	f89d 300d 	ldrb.w	r3, [sp, #13]
 80009b2:	3301      	adds	r3, #1
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	f88d 300d 	strb.w	r3, [sp, #13]
 80009ba:	f89d 300d 	ldrb.w	r3, [sp, #13]
 80009be:	2b3e      	cmp	r3, #62	; 0x3e
 80009c0:	d9f5      	bls.n	80009ae <__MOTOR_SetShiftRegister+0x132>
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_SET);
 80009c2:	2201      	movs	r2, #1
 80009c4:	4611      	mov	r1, r2
 80009c6:	4638      	mov	r0, r7
 80009c8:	f002 fe2a 	bl	8003620 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x7F; i++);
 80009cc:	f88d 600e 	strb.w	r6, [sp, #14]
 80009d0:	f89d 300e 	ldrb.w	r3, [sp, #14]
 80009d4:	2b7e      	cmp	r3, #126	; 0x7e
 80009d6:	d809      	bhi.n	80009ec <__MOTOR_SetShiftRegister+0x170>
 80009d8:	f89d 300e 	ldrb.w	r3, [sp, #14]
 80009dc:	3301      	adds	r3, #1
 80009de:	b2db      	uxtb	r3, r3
 80009e0:	f88d 300e 	strb.w	r3, [sp, #14]
 80009e4:	f89d 300e 	ldrb.w	r3, [sp, #14]
 80009e8:	2b7e      	cmp	r3, #126	; 0x7e
 80009ea:	d9f5      	bls.n	80009d8 <__MOTOR_SetShiftRegister+0x15c>
	for(volatile uint8_t i=0; i<0x3F; i++);
 80009ec:	f88d 600f 	strb.w	r6, [sp, #15]
 80009f0:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80009f4:	2b3e      	cmp	r3, #62	; 0x3e
 80009f6:	d891      	bhi.n	800091c <__MOTOR_SetShiftRegister+0xa0>
 80009f8:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80009fc:	3301      	adds	r3, #1
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	f88d 300f 	strb.w	r3, [sp, #15]
 8000a04:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000a08:	2b3e      	cmp	r3, #62	; 0x3e
 8000a0a:	d9f5      	bls.n	80009f8 <__MOTOR_SetShiftRegister+0x17c>
 8000a0c:	e786      	b.n	800091c <__MOTOR_SetShiftRegister+0xa0>
 8000a0e:	bf00      	nop
 8000a10:	2000008d 	.word	0x2000008d
 8000a14:	40020800 	.word	0x40020800
 8000a18:	40020400 	.word	0x40020400

08000a1c <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8000a1c:	b530      	push	{r4, r5, lr}
 8000a1e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a20:	4b1a      	ldr	r3, [pc, #104]	; (8000a8c <HCI_TL_SPI_Init+0x70>)

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8000a22:	481b      	ldr	r0, [pc, #108]	; (8000a90 <HCI_TL_SPI_Init+0x74>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a24:	2100      	movs	r1, #0
 8000a26:	9101      	str	r1, [sp, #4]
 8000a28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a2a:	f042 0201 	orr.w	r2, r2, #1
 8000a2e:	631a      	str	r2, [r3, #48]	; 0x30
 8000a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a32:	9104      	str	r1, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a34:	f003 0301 	and.w	r3, r3, #1
 8000a38:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8000a3a:	4b16      	ldr	r3, [pc, #88]	; (8000a94 <HCI_TL_SPI_Init+0x78>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3c:	9c01      	ldr	r4, [sp, #4]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8000a3e:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8000a40:	2201      	movs	r2, #1
 8000a42:	e9cd 2302 	strd	r2, r3, [sp, #8]

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000a46:	2400      	movs	r4, #0
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8000a48:	f002 fbd2 	bl	80031f0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000a4c:	2500      	movs	r5, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8000a4e:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000a50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a54:	2301      	movs	r3, #1
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8000a56:	480e      	ldr	r0, [pc, #56]	; (8000a90 <HCI_TL_SPI_Init+0x74>)
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000a58:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000a5c:	e9cd 4504 	strd	r4, r5, [sp, #16]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8000a60:	f002 fbc6 	bl	80031f0 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8000a64:	2301      	movs	r3, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8000a66:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8000a68:	2202      	movs	r2, #2
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8000a6a:	4809      	ldr	r0, [pc, #36]	; (8000a90 <HCI_TL_SPI_Init+0x74>)
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8000a6c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000a70:	e9cd 4504 	strd	r4, r5, [sp, #16]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8000a74:	f002 fbbc 	bl	80031f0 <HAL_GPIO_Init>
  /* Deselect CS PIN for BlueNRG at startup to avoid spurious commands */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000a78:	2201      	movs	r2, #1
 8000a7a:	2102      	movs	r1, #2
 8000a7c:	4804      	ldr	r0, [pc, #16]	; (8000a90 <HCI_TL_SPI_Init+0x74>)
 8000a7e:	f002 fdcf 	bl	8003620 <HAL_GPIO_WritePin>

  return BSP_SPI1_Init();
 8000a82:	f000 ffbf 	bl	8001a04 <BSP_SPI1_Init>
}
 8000a86:	b009      	add	sp, #36	; 0x24
 8000a88:	bd30      	pop	{r4, r5, pc}
 8000a8a:	bf00      	nop
 8000a8c:	40023800 	.word	0x40023800
 8000a90:	40020000 	.word	0x40020000
 8000a94:	10110000 	.word	0x10110000

08000a98 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8000a98:	b508      	push	{r3, lr}
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8000a9a:	4807      	ldr	r0, [pc, #28]	; (8000ab8 <HCI_TL_SPI_DeInit+0x20>)
 8000a9c:	2101      	movs	r1, #1
 8000a9e:	f002 fcf7 	bl	8003490 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8000aa2:	4805      	ldr	r0, [pc, #20]	; (8000ab8 <HCI_TL_SPI_DeInit+0x20>)
 8000aa4:	2102      	movs	r1, #2
 8000aa6:	f002 fcf3 	bl	8003490 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8000aaa:	4803      	ldr	r0, [pc, #12]	; (8000ab8 <HCI_TL_SPI_DeInit+0x20>)
 8000aac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ab0:	f002 fcee 	bl	8003490 <HAL_GPIO_DeInit>
  return 0;
}
 8000ab4:	2000      	movs	r0, #0
 8000ab6:	bd08      	pop	{r3, pc}
 8000ab8:	40020000 	.word	0x40020000

08000abc <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8000abc:	b510      	push	{r4, lr}
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000abe:	4c0d      	ldr	r4, [pc, #52]	; (8000af4 <HCI_TL_SPI_Reset+0x38>)
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	4620      	mov	r0, r4
 8000ac4:	2102      	movs	r1, #2
 8000ac6:	f002 fdab 	bl	8003620 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8000aca:	4620      	mov	r0, r4
 8000acc:	2200      	movs	r2, #0
 8000ace:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ad2:	f002 fda5 	bl	8003620 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000ad6:	2005      	movs	r0, #5
 8000ad8:	f001 fdf4 	bl	80026c4 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8000adc:	4620      	mov	r0, r4
 8000ade:	2201      	movs	r2, #1
 8000ae0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ae4:	f002 fd9c 	bl	8003620 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000ae8:	2005      	movs	r0, #5
 8000aea:	f001 fdeb 	bl	80026c4 <HAL_Delay>
  return 0;
}
 8000aee:	2000      	movs	r0, #0
 8000af0:	bd10      	pop	{r4, pc}
 8000af2:	bf00      	nop
 8000af4:	40020000 	.word	0x40020000

08000af8 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8000af8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t byte_count;
  uint8_t len = 0;
  uint8_t char_00 = 0x00;
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000afa:	4b1f      	ldr	r3, [pc, #124]	; (8000b78 <HCI_TL_SPI_Receive+0x80>)
{
 8000afc:	4606      	mov	r6, r0
 8000afe:	460f      	mov	r7, r1
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000b00:	e893 0003 	ldmia.w	r3, {r0, r1}
{
 8000b04:	b087      	sub	sp, #28
  uint8_t char_00 = 0x00;
 8000b06:	2400      	movs	r4, #0
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000b08:	9002      	str	r0, [sp, #8]
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000b0a:	2006      	movs	r0, #6
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000b0c:	f88d 100c 	strb.w	r1, [sp, #12]
  uint8_t char_00 = 0x00;
 8000b10:	f88d 4006 	strb.w	r4, [sp, #6]
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000b14:	f002 f8aa 	bl	8002c6c <HAL_NVIC_DisableIRQ>
  uint8_t header_slave[HEADER_SIZE];

  HCI_TL_SPI_Disable_IRQ();

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000b18:	4818      	ldr	r0, [pc, #96]	; (8000b7c <HCI_TL_SPI_Receive+0x84>)
 8000b1a:	4622      	mov	r2, r4
 8000b1c:	2102      	movs	r1, #2
 8000b1e:	f002 fd7f 	bl	8003620 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8000b22:	2205      	movs	r2, #5
 8000b24:	a904      	add	r1, sp, #16
 8000b26:	a802      	add	r0, sp, #8
 8000b28:	f000 ff36 	bl	8001998 <BSP_SPI1_SendRecv>

  /* device is ready */
  byte_count = (header_slave[4] << 8)| header_slave[3];
 8000b2c:	f89d 5014 	ldrb.w	r5, [sp, #20]
 8000b30:	f89d 3013 	ldrb.w	r3, [sp, #19]

  if(byte_count > 0)
 8000b34:	ea53 2505 	orrs.w	r5, r3, r5, lsl #8
 8000b38:	d013      	beq.n	8000b62 <HCI_TL_SPI_Receive+0x6a>
  {

    /* avoid to read more data than the size of the buffer */
    if (byte_count > size)
 8000b3a:	42bd      	cmp	r5, r7
 8000b3c:	bf28      	it	cs
 8000b3e:	463d      	movcs	r5, r7
    {
      byte_count = size;
    }

    for(len = 0; len < byte_count; len++)
 8000b40:	b17d      	cbz	r5, 8000b62 <HCI_TL_SPI_Receive+0x6a>
    {
      BSP_SPI1_SendRecv(&char_00, (uint8_t*)&read_char, 1);
 8000b42:	2201      	movs	r2, #1
 8000b44:	f10d 0107 	add.w	r1, sp, #7
 8000b48:	f10d 0006 	add.w	r0, sp, #6
 8000b4c:	f000 ff24 	bl	8001998 <BSP_SPI1_SendRecv>
      buffer[len] = read_char;
 8000b50:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8000b54:	5532      	strb	r2, [r6, r4]
    for(len = 0; len < byte_count; len++)
 8000b56:	1c63      	adds	r3, r4, #1
 8000b58:	b2da      	uxtb	r2, r3
 8000b5a:	4295      	cmp	r5, r2
 8000b5c:	4614      	mov	r4, r2
 8000b5e:	d8f0      	bhi.n	8000b42 <HCI_TL_SPI_Receive+0x4a>
 8000b60:	4615      	mov	r5, r2
    }
  }

  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000b62:	2201      	movs	r2, #1
 8000b64:	2102      	movs	r1, #2
 8000b66:	4805      	ldr	r0, [pc, #20]	; (8000b7c <HCI_TL_SPI_Receive+0x84>)
 8000b68:	f002 fd5a 	bl	8003620 <HAL_GPIO_WritePin>
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000b6c:	2006      	movs	r0, #6
 8000b6e:	f002 f869 	bl	8002c44 <HAL_NVIC_EnableIRQ>

  HCI_TL_SPI_Enable_IRQ();

  return len;
}
 8000b72:	4628      	mov	r0, r5
 8000b74:	b007      	add	sp, #28
 8000b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b78:	0800ad24 	.word	0x0800ad24
 8000b7c:	40020000 	.word	0x40020000

08000b80 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8000b80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  int32_t result;
  uint16_t rx_bytes;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8000b84:	4b2f      	ldr	r3, [pc, #188]	; (8000c44 <HCI_TL_SPI_Send+0xc4>)
    uint32_t tickstart_data_available = HAL_GetTick();

    result = 0;

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000b86:	4e30      	ldr	r6, [pc, #192]	; (8000c48 <HCI_TL_SPI_Send+0xc8>)
{
 8000b88:	4681      	mov	r9, r0
 8000b8a:	460f      	mov	r7, r1
  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8000b8c:	e893 0003 	ldmia.w	r3, {r0, r1}
{
 8000b90:	b085      	sub	sp, #20
  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8000b92:	9000      	str	r0, [sp, #0]
 8000b94:	f88d 1004 	strb.w	r1, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b98:	f001 fd8e 	bl	80026b8 <HAL_GetTick>
 8000b9c:	4680      	mov	r8, r0
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000b9e:	2006      	movs	r0, #6
 8000ba0:	f002 f864 	bl	8002c6c <HAL_NVIC_DisableIRQ>
    uint32_t tickstart_data_available = HAL_GetTick();
 8000ba4:	f001 fd88 	bl	80026b8 <HAL_GetTick>
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000ba8:	2200      	movs	r2, #0
    uint32_t tickstart_data_available = HAL_GetTick();
 8000baa:	4605      	mov	r5, r0
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000bac:	2102      	movs	r1, #2
 8000bae:	4630      	mov	r0, r6
 8000bb0:	f002 fd36 	bl	8003620 <HAL_GPIO_WritePin>

    /*
     * Wait until BlueNRG-2 is ready.
     * When ready it will raise the IRQ pin.
     */
    while(!IsDataAvailable())
 8000bb4:	e004      	b.n	8000bc0 <HCI_TL_SPI_Send+0x40>
    {
      if((HAL_GetTick() - tickstart_data_available) > TIMEOUT_DURATION)
 8000bb6:	f001 fd7f 	bl	80026b8 <HAL_GetTick>
 8000bba:	1b40      	subs	r0, r0, r5
 8000bbc:	280f      	cmp	r0, #15
 8000bbe:	d83a      	bhi.n	8000c36 <HCI_TL_SPI_Send+0xb6>
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8000bc0:	4821      	ldr	r0, [pc, #132]	; (8000c48 <HCI_TL_SPI_Send+0xc8>)
 8000bc2:	2101      	movs	r1, #1
 8000bc4:	f002 fd1a 	bl	80035fc <HAL_GPIO_ReadPin>
    while(!IsDataAvailable())
 8000bc8:	2801      	cmp	r0, #1
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8000bca:	4604      	mov	r4, r0
    while(!IsDataAvailable())
 8000bcc:	d1f3      	bne.n	8000bb6 <HCI_TL_SPI_Send+0x36>
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8000bce:	2205      	movs	r2, #5
 8000bd0:	a902      	add	r1, sp, #8
 8000bd2:	4668      	mov	r0, sp
 8000bd4:	f000 fee0 	bl	8001998 <BSP_SPI1_SendRecv>
    rx_bytes = (((uint16_t)header_slave[2])<<8) | ((uint16_t)header_slave[1]);
 8000bd8:	f89d 200a 	ldrb.w	r2, [sp, #10]
 8000bdc:	f89d 3009 	ldrb.w	r3, [sp, #9]
    if(rx_bytes >= size)
 8000be0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000be4:	42bb      	cmp	r3, r7
 8000be6:	d213      	bcs.n	8000c10 <HCI_TL_SPI_Send+0x90>
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000be8:	4622      	mov	r2, r4
 8000bea:	2102      	movs	r1, #2
 8000bec:	4630      	mov	r0, r6
 8000bee:	f002 fd17 	bl	8003620 <HAL_GPIO_WritePin>
    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8000bf2:	f001 fd61 	bl	80026b8 <HAL_GetTick>
 8000bf6:	eba0 0008 	sub.w	r0, r0, r8
 8000bfa:	280f      	cmp	r0, #15
 8000bfc:	d9d2      	bls.n	8000ba4 <HCI_TL_SPI_Send+0x24>
      break;
 8000bfe:	f06f 0402 	mvn.w	r4, #2
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000c02:	2006      	movs	r0, #6
 8000c04:	f002 f81e 	bl	8002c44 <HAL_NVIC_EnableIRQ>
}
 8000c08:	4620      	mov	r0, r4
 8000c0a:	b005      	add	sp, #20
 8000c0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 8000c10:	490e      	ldr	r1, [pc, #56]	; (8000c4c <HCI_TL_SPI_Send+0xcc>)
 8000c12:	463a      	mov	r2, r7
 8000c14:	4648      	mov	r0, r9
 8000c16:	f000 febf 	bl	8001998 <BSP_SPI1_SendRecv>
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000c1a:	4622      	mov	r2, r4
 8000c1c:	480a      	ldr	r0, [pc, #40]	; (8000c48 <HCI_TL_SPI_Send+0xc8>)
 8000c1e:	2102      	movs	r1, #2
 8000c20:	f002 fcfe 	bl	8003620 <HAL_GPIO_WritePin>
    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8000c24:	f001 fd48 	bl	80026b8 <HAL_GetTick>
 8000c28:	eba0 0008 	sub.w	r0, r0, r8
 8000c2c:	280f      	cmp	r0, #15
 8000c2e:	bf98      	it	ls
 8000c30:	2400      	movls	r4, #0
 8000c32:	d9e6      	bls.n	8000c02 <HCI_TL_SPI_Send+0x82>
 8000c34:	e7e3      	b.n	8000bfe <HCI_TL_SPI_Send+0x7e>
      HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000c36:	4804      	ldr	r0, [pc, #16]	; (8000c48 <HCI_TL_SPI_Send+0xc8>)
 8000c38:	2201      	movs	r2, #1
 8000c3a:	2102      	movs	r1, #2
 8000c3c:	f002 fcf0 	bl	8003620 <HAL_GPIO_WritePin>
 8000c40:	e7dd      	b.n	8000bfe <HCI_TL_SPI_Send+0x7e>
 8000c42:	bf00      	nop
 8000c44:	0800ad2c 	.word	0x0800ad2c
 8000c48:	40020000 	.word	0x40020000
 8000c4c:	20000090 	.word	0x20000090

08000c50 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8000c50:	b510      	push	{r4, lr}
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8000c52:	4c07      	ldr	r4, [pc, #28]	; (8000c70 <hci_tl_lowlevel_isr+0x20>)
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8000c54:	e002      	b.n	8000c5c <hci_tl_lowlevel_isr+0xc>
  {
    if (hci_notify_asynch_evt(NULL))
 8000c56:	f006 fc77 	bl	8007548 <hci_notify_asynch_evt>
 8000c5a:	b940      	cbnz	r0, 8000c6e <hci_tl_lowlevel_isr+0x1e>
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8000c5c:	2101      	movs	r1, #1
 8000c5e:	4620      	mov	r0, r4
 8000c60:	f002 fccc 	bl	80035fc <HAL_GPIO_ReadPin>
 8000c64:	4603      	mov	r3, r0
  while(IsDataAvailable())
 8000c66:	2b01      	cmp	r3, #1
    if (hci_notify_asynch_evt(NULL))
 8000c68:	f04f 0000 	mov.w	r0, #0
  while(IsDataAvailable())
 8000c6c:	d0f3      	beq.n	8000c56 <hci_tl_lowlevel_isr+0x6>
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8000c6e:	bd10      	pop	{r4, pc}
 8000c70:	40020000 	.word	0x40020000

08000c74 <hci_tl_lowlevel_init>:
{
 8000c74:	b530      	push	{r4, r5, lr}
 8000c76:	b089      	sub	sp, #36	; 0x24
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 8000c78:	4c11      	ldr	r4, [pc, #68]	; (8000cc0 <hci_tl_lowlevel_init+0x4c>)
  fops.Receive = HCI_TL_SPI_Receive;
 8000c7a:	4912      	ldr	r1, [pc, #72]	; (8000cc4 <hci_tl_lowlevel_init+0x50>)
  fops.Init    = HCI_TL_SPI_Init;
 8000c7c:	4b12      	ldr	r3, [pc, #72]	; (8000cc8 <hci_tl_lowlevel_init+0x54>)
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8000c7e:	4813      	ldr	r0, [pc, #76]	; (8000ccc <hci_tl_lowlevel_init+0x58>)
  fops.Send    = HCI_TL_SPI_Send;
 8000c80:	4d13      	ldr	r5, [pc, #76]	; (8000cd0 <hci_tl_lowlevel_init+0x5c>)
  fops.Reset   = HCI_TL_SPI_Reset;
 8000c82:	4a14      	ldr	r2, [pc, #80]	; (8000cd4 <hci_tl_lowlevel_init+0x60>)
  fops.Init    = HCI_TL_SPI_Init;
 8000c84:	9301      	str	r3, [sp, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8000c86:	9002      	str	r0, [sp, #8]
  fops.GetTick = BSP_GetTick;
 8000c88:	4b13      	ldr	r3, [pc, #76]	; (8000cd8 <hci_tl_lowlevel_init+0x64>)
 8000c8a:	9307      	str	r3, [sp, #28]
  hci_register_io_bus (&fops);
 8000c8c:	a801      	add	r0, sp, #4
  fops.Reset   = HCI_TL_SPI_Reset;
 8000c8e:	9203      	str	r2, [sp, #12]
  fops.Receive = HCI_TL_SPI_Receive;
 8000c90:	e9cd 1504 	strd	r1, r5, [sp, #16]
  hci_register_io_bus (&fops);
 8000c94:	f006 fb3e 	bl	8007314 <hci_register_io_bus>
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 8000c98:	4620      	mov	r0, r4
 8000c9a:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 8000c9e:	f002 fa6f 	bl	8003180 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8000ca2:	4a0e      	ldr	r2, [pc, #56]	; (8000cdc <hci_tl_lowlevel_init+0x68>)
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	f002 fa64 	bl	8003174 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2105      	movs	r1, #5
 8000cb0:	2006      	movs	r0, #6
 8000cb2:	f001 ff7d 	bl	8002bb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000cb6:	2006      	movs	r0, #6
 8000cb8:	f001 ffc4 	bl	8002c44 <HAL_NVIC_EnableIRQ>
}
 8000cbc:	b009      	add	sp, #36	; 0x24
 8000cbe:	bd30      	pop	{r4, r5, pc}
 8000cc0:	200098a4 	.word	0x200098a4
 8000cc4:	08000af9 	.word	0x08000af9
 8000cc8:	08000a1d 	.word	0x08000a1d
 8000ccc:	08000a99 	.word	0x08000a99
 8000cd0:	08000b81 	.word	0x08000b81
 8000cd4:	08000abd 	.word	0x08000abd
 8000cd8:	080019c5 	.word	0x080019c5
 8000cdc:	08000c51 	.word	0x08000c51

08000ce0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ce0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ce2:	4818      	ldr	r0, [pc, #96]	; (8000d44 <MX_ADC1_Init+0x64>)
 8000ce4:	4b18      	ldr	r3, [pc, #96]	; (8000d48 <MX_ADC1_Init+0x68>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ce6:	4919      	ldr	r1, [pc, #100]	; (8000d4c <MX_ADC1_Init+0x6c>)
  hadc1.Instance = ADC1;
 8000ce8:	6003      	str	r3, [r0, #0]
{
 8000cea:	b084      	sub	sp, #16
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000cec:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  ADC_ChannelConfTypeDef sConfig = {0};
 8000cf0:	2300      	movs	r3, #0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000cf2:	6042      	str	r2, [r0, #4]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 8000cf4:	2201      	movs	r2, #1
  ADC_ChannelConfTypeDef sConfig = {0};
 8000cf6:	e9cd 3301 	strd	r3, r3, [sp, #4]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cfa:	6281      	str	r1, [r0, #40]	; 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000cfc:	6083      	str	r3, [r0, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000cfe:	9300      	str	r3, [sp, #0]
  hadc1.Init.ScanConvMode = DISABLE;
 8000d00:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d02:	7603      	strb	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d04:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d08:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d0a:	60c3      	str	r3, [r0, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d0c:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d10:	9303      	str	r3, [sp, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000d12:	61c2      	str	r2, [r0, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d14:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d16:	f001 fce7 	bl	80026e8 <HAL_ADC_Init>
 8000d1a:	b960      	cbnz	r0, 8000d36 <MX_ADC1_Init+0x56>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000d1c:	2202      	movs	r2, #2
 8000d1e:	2301      	movs	r3, #1
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000d20:	2400      	movs	r4, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d22:	4808      	ldr	r0, [pc, #32]	; (8000d44 <MX_ADC1_Init+0x64>)
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000d24:	9402      	str	r4, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d26:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_2;
 8000d28:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d2c:	f001 fe38 	bl	80029a0 <HAL_ADC_ConfigChannel>
 8000d30:	b920      	cbnz	r0, 8000d3c <MX_ADC1_Init+0x5c>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d32:	b004      	add	sp, #16
 8000d34:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000d36:	f001 f8cf 	bl	8001ed8 <Error_Handler>
 8000d3a:	e7ef      	b.n	8000d1c <MX_ADC1_Init+0x3c>
    Error_Handler();
 8000d3c:	f001 f8cc 	bl	8001ed8 <Error_Handler>
}
 8000d40:	b004      	add	sp, #16
 8000d42:	bd10      	pop	{r4, pc}
 8000d44:	200098ac 	.word	0x200098ac
 8000d48:	40012000 	.word	0x40012000
 8000d4c:	0f000001 	.word	0x0f000001

08000d50 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000d50:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(adcHandle->Instance==ADC1)
 8000d52:	6802      	ldr	r2, [r0, #0]
 8000d54:	4b24      	ldr	r3, [pc, #144]	; (8000de8 <HAL_ADC_MspInit+0x98>)
{
 8000d56:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d58:	2400      	movs	r4, #0
  if(adcHandle->Instance==ADC1)
 8000d5a:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d5c:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000d60:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8000d64:	9406      	str	r4, [sp, #24]
  if(adcHandle->Instance==ADC1)
 8000d66:	d001      	beq.n	8000d6c <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000d68:	b008      	add	sp, #32
 8000d6a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d6c:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8000d70:	9400      	str	r4, [sp, #0]
 8000d72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_adc1.Instance = DMA2_Stream0;
 8000d74:	4e1d      	ldr	r6, [pc, #116]	; (8000dec <HAL_ADC_MspInit+0x9c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000d7a:	645a      	str	r2, [r3, #68]	; 0x44
 8000d7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000d7e:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8000d82:	9200      	str	r2, [sp, #0]
 8000d84:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d86:	9401      	str	r4, [sp, #4]
 8000d88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d8a:	f042 0201 	orr.w	r2, r2, #1
 8000d8e:	631a      	str	r2, [r3, #48]	; 0x30
 8000d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d92:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d94:	f003 0301 	and.w	r3, r3, #1
 8000d98:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d9a:	2204      	movs	r2, #4
 8000d9c:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9e:	a902      	add	r1, sp, #8
 8000da0:	4605      	mov	r5, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da2:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da4:	4812      	ldr	r0, [pc, #72]	; (8000df0 <HAL_ADC_MspInit+0xa0>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000da6:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000daa:	f002 fa21 	bl	80031f0 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8000dae:	4811      	ldr	r0, [pc, #68]	; (8000df4 <HAL_ADC_MspInit+0xa4>)
 8000db0:	6030      	str	r0, [r6, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000db2:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000db6:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000dbe:	4630      	mov	r0, r6
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dc0:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000dc4:	e9c6 4407 	strd	r4, r4, [r6, #28]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000dc8:	e9c6 1204 	strd	r1, r2, [r6, #16]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000dcc:	6074      	str	r4, [r6, #4]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000dce:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dd0:	61b3      	str	r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000dd2:	f001 ff65 	bl	8002ca0 <HAL_DMA_Init>
 8000dd6:	b918      	cbnz	r0, 8000de0 <HAL_ADC_MspInit+0x90>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000dd8:	63ae      	str	r6, [r5, #56]	; 0x38
 8000dda:	63b5      	str	r5, [r6, #56]	; 0x38
}
 8000ddc:	b008      	add	sp, #32
 8000dde:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8000de0:	f001 f87a 	bl	8001ed8 <Error_Handler>
 8000de4:	e7f8      	b.n	8000dd8 <HAL_ADC_MspInit+0x88>
 8000de6:	bf00      	nop
 8000de8:	40012000 	.word	0x40012000
 8000dec:	200098f4 	.word	0x200098f4
 8000df0:	40020000 	.word	0x40020000
 8000df4:	40026410 	.word	0x40026410

08000df8 <APP_UserEvtRx>:
{
  uint32_t i;

  hci_spi_pckt *hci_pckt = (hci_spi_pckt *)pData;

  if(hci_pckt->type == HCI_EVENT_PKT)
 8000df8:	7803      	ldrb	r3, [r0, #0]
 8000dfa:	2b04      	cmp	r3, #4
 8000dfc:	d000      	beq.n	8000e00 <APP_UserEvtRx+0x8>
 8000dfe:	4770      	bx	lr
{
 8000e00:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;

    if(event_pckt->evt == EVT_LE_META_EVENT)
 8000e02:	7843      	ldrb	r3, [r0, #1]
 8000e04:	2b3e      	cmp	r3, #62	; 0x3e
{
 8000e06:	b083      	sub	sp, #12
 8000e08:	4605      	mov	r5, r0
    if(event_pckt->evt == EVT_LE_META_EVENT)
 8000e0a:	d042      	beq.n	8000e92 <APP_UserEvtRx+0x9a>
        {
          hci_le_meta_events_table[i].process((void *)evt->data);
        }
      }
    }
    else if(event_pckt->evt == EVT_VENDOR)
 8000e0c:	2bff      	cmp	r3, #255	; 0xff
 8000e0e:	d02f      	beq.n	8000e70 <APP_UserEvtRx+0x78>
    }
    else
    {
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
      {
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8000e10:	4c48      	ldr	r4, [pc, #288]	; (8000f34 <APP_UserEvtRx+0x13c>)
 8000e12:	8822      	ldrh	r2, [r4, #0]
 8000e14:	429a      	cmp	r2, r3
 8000e16:	d103      	bne.n	8000e20 <APP_UserEvtRx+0x28>
        {
          hci_events_table[i].process((void *)event_pckt->data);
 8000e18:	6863      	ldr	r3, [r4, #4]
 8000e1a:	3003      	adds	r0, #3
 8000e1c:	4798      	blx	r3
 8000e1e:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8000e20:	8922      	ldrh	r2, [r4, #8]
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d103      	bne.n	8000e2e <APP_UserEvtRx+0x36>
          hci_events_table[i].process((void *)event_pckt->data);
 8000e26:	68e3      	ldr	r3, [r4, #12]
 8000e28:	1ce8      	adds	r0, r5, #3
 8000e2a:	4798      	blx	r3
 8000e2c:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8000e2e:	8a22      	ldrh	r2, [r4, #16]
 8000e30:	4293      	cmp	r3, r2
 8000e32:	d103      	bne.n	8000e3c <APP_UserEvtRx+0x44>
          hci_events_table[i].process((void *)event_pckt->data);
 8000e34:	6963      	ldr	r3, [r4, #20]
 8000e36:	1ce8      	adds	r0, r5, #3
 8000e38:	4798      	blx	r3
 8000e3a:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8000e3c:	8b22      	ldrh	r2, [r4, #24]
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d103      	bne.n	8000e4a <APP_UserEvtRx+0x52>
          hci_events_table[i].process((void *)event_pckt->data);
 8000e42:	69e3      	ldr	r3, [r4, #28]
 8000e44:	1ce8      	adds	r0, r5, #3
 8000e46:	4798      	blx	r3
 8000e48:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8000e4a:	8c22      	ldrh	r2, [r4, #32]
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	d103      	bne.n	8000e58 <APP_UserEvtRx+0x60>
          hci_events_table[i].process((void *)event_pckt->data);
 8000e50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e52:	1ce8      	adds	r0, r5, #3
 8000e54:	4798      	blx	r3
 8000e56:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8000e58:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d103      	bne.n	8000e66 <APP_UserEvtRx+0x6e>
          hci_events_table[i].process((void *)event_pckt->data);
 8000e5e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e60:	1ce8      	adds	r0, r5, #3
 8000e62:	4798      	blx	r3
 8000e64:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8000e66:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8000e68:	4293      	cmp	r3, r2
 8000e6a:	d05c      	beq.n	8000f26 <APP_UserEvtRx+0x12e>
        }
      }
    }
  }
}
 8000e6c:	b003      	add	sp, #12
 8000e6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e70:	4c31      	ldr	r4, [pc, #196]	; (8000f38 <APP_UserEvtRx+0x140>)
          hci_vendor_specific_events_table[i].process((void *)blue_evt->data);
 8000e72:	1d47      	adds	r7, r0, #5
 8000e74:	f504 76ac 	add.w	r6, r4, #344	; 0x158
        if (blue_evt->ecode == hci_vendor_specific_events_table[i].evt_code)
 8000e78:	f8b5 2003 	ldrh.w	r2, [r5, #3]
 8000e7c:	f834 3c04 	ldrh.w	r3, [r4, #-4]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d102      	bne.n	8000e8a <APP_UserEvtRx+0x92>
          hci_vendor_specific_events_table[i].process((void *)blue_evt->data);
 8000e84:	6823      	ldr	r3, [r4, #0]
 8000e86:	4638      	mov	r0, r7
 8000e88:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 8000e8a:	3408      	adds	r4, #8
 8000e8c:	42b4      	cmp	r4, r6
 8000e8e:	d1f3      	bne.n	8000e78 <APP_UserEvtRx+0x80>
 8000e90:	e7ec      	b.n	8000e6c <APP_UserEvtRx+0x74>
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000e92:	4c2a      	ldr	r4, [pc, #168]	; (8000f3c <APP_UserEvtRx+0x144>)
 8000e94:	78c3      	ldrb	r3, [r0, #3]
 8000e96:	8822      	ldrh	r2, [r4, #0]
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d103      	bne.n	8000ea4 <APP_UserEvtRx+0xac>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000e9c:	6863      	ldr	r3, [r4, #4]
 8000e9e:	3004      	adds	r0, #4
 8000ea0:	4798      	blx	r3
 8000ea2:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000ea4:	8922      	ldrh	r2, [r4, #8]
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d103      	bne.n	8000eb2 <APP_UserEvtRx+0xba>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000eaa:	68e3      	ldr	r3, [r4, #12]
 8000eac:	1d28      	adds	r0, r5, #4
 8000eae:	4798      	blx	r3
 8000eb0:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000eb2:	8a22      	ldrh	r2, [r4, #16]
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d103      	bne.n	8000ec0 <APP_UserEvtRx+0xc8>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000eb8:	6963      	ldr	r3, [r4, #20]
 8000eba:	1d28      	adds	r0, r5, #4
 8000ebc:	4798      	blx	r3
 8000ebe:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000ec0:	8b22      	ldrh	r2, [r4, #24]
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d103      	bne.n	8000ece <APP_UserEvtRx+0xd6>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000ec6:	69e3      	ldr	r3, [r4, #28]
 8000ec8:	1d28      	adds	r0, r5, #4
 8000eca:	4798      	blx	r3
 8000ecc:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000ece:	8c22      	ldrh	r2, [r4, #32]
 8000ed0:	4293      	cmp	r3, r2
 8000ed2:	d103      	bne.n	8000edc <APP_UserEvtRx+0xe4>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000ed4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000ed6:	1d28      	adds	r0, r5, #4
 8000ed8:	4798      	blx	r3
 8000eda:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000edc:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d103      	bne.n	8000eea <APP_UserEvtRx+0xf2>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000ee2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000ee4:	1d28      	adds	r0, r5, #4
 8000ee6:	4798      	blx	r3
 8000ee8:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000eea:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d103      	bne.n	8000ef8 <APP_UserEvtRx+0x100>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000ef0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000ef2:	1d28      	adds	r0, r5, #4
 8000ef4:	4798      	blx	r3
 8000ef6:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000ef8:	8f22      	ldrh	r2, [r4, #56]	; 0x38
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d103      	bne.n	8000f06 <APP_UserEvtRx+0x10e>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000efe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000f00:	1d28      	adds	r0, r5, #4
 8000f02:	4798      	blx	r3
 8000f04:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000f06:	f8b4 2040 	ldrh.w	r2, [r4, #64]	; 0x40
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d103      	bne.n	8000f16 <APP_UserEvtRx+0x11e>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000f0e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000f10:	1d28      	adds	r0, r5, #4
 8000f12:	4798      	blx	r3
 8000f14:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000f16:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d1a6      	bne.n	8000e6c <APP_UserEvtRx+0x74>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000f1e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000f20:	9301      	str	r3, [sp, #4]
 8000f22:	1d28      	adds	r0, r5, #4
 8000f24:	e002      	b.n	8000f2c <APP_UserEvtRx+0x134>
          hci_events_table[i].process((void *)event_pckt->data);
 8000f26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000f28:	9301      	str	r3, [sp, #4]
 8000f2a:	1ce8      	adds	r0, r5, #3
}
 8000f2c:	b003      	add	sp, #12
 8000f2e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hci_events_table[i].process((void *)event_pckt->data);
 8000f32:	4718      	bx	r3
 8000f34:	0800b290 	.word	0x0800b290
 8000f38:	0800b31c 	.word	0x0800b31c
 8000f3c:	0800b2c8 	.word	0x0800b2c8

08000f40 <BlueNRG_Init>:
{
 8000f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	hci_init(APP_UserEvtRx, NULL);
 8000f44:	2100      	movs	r1, #0
{
 8000f46:	b0b7      	sub	sp, #220	; 0xdc
	hci_init(APP_UserEvtRx, NULL);
 8000f48:	48d2      	ldr	r0, [pc, #840]	; (8001294 <BlueNRG_Init+0x354>)
 8000f4a:	f006 f9b7 	bl	80072bc <hci_init>
	hci_reset();
 8000f4e:	f005 fedf 	bl	8006d10 <hci_reset>
	HAL_Delay(2000);
 8000f52:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000f56:	f001 fbb5 	bl	80026c4 <HAL_Delay>
	ret = aci_hal_set_tx_power_level(1, 4);
 8000f5a:	2104      	movs	r1, #4
 8000f5c:	2001      	movs	r0, #1
 8000f5e:	f006 f98b 	bl	8007278 <aci_hal_set_tx_power_level>
	assert_param(ret == BLE_STATUS_SUCCESS);
 8000f62:	2800      	cmp	r0, #0
 8000f64:	f040 81ec 	bne.w	8001340 <BlueNRG_Init+0x400>
	uint8_t bdaddr[] = {0x00, 0x00, 0x00, 0xE1, 0x80, 0x02};
 8000f68:	4bcb      	ldr	r3, [pc, #812]	; (8001298 <BlueNRG_Init+0x358>)
 8000f6a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f6e:	902e      	str	r0, [sp, #184]	; 0xb8
	ret = hci_le_rand(random_number);
 8000f70:	a832      	add	r0, sp, #200	; 0xc8
	uint8_t bdaddr[] = {0x00, 0x00, 0x00, 0xE1, 0x80, 0x02};
 8000f72:	f8ad 10bc 	strh.w	r1, [sp, #188]	; 0xbc
	ret = hci_le_rand(random_number);
 8000f76:	f005 ff1f 	bl	8006db8 <hci_le_rand>
		discovery_time += (2*random_number[i]);
 8000f7a:	f89d 10c8 	ldrb.w	r1, [sp, #200]	; 0xc8
 8000f7e:	f89d 20c9 	ldrb.w	r2, [sp, #201]	; 0xc9
 8000f82:	f89d 30ca 	ldrb.w	r3, [sp, #202]	; 0xca
 8000f86:	f89d 00cb 	ldrb.w	r0, [sp, #203]	; 0xcb
	bdaddr[0] = (uint8_t) (random_number[0]);
 8000f8a:	f88d 10b8 	strb.w	r1, [sp, #184]	; 0xb8
		discovery_time += (2*random_number[i]);
 8000f8e:	440a      	add	r2, r1
 8000f90:	4413      	add	r3, r2
 8000f92:	f89d 10cc 	ldrb.w	r1, [sp, #204]	; 0xcc
 8000f96:	f89d 20cd 	ldrb.w	r2, [sp, #205]	; 0xcd
	bdaddr[1] = (uint8_t) (random_number[3]);
 8000f9a:	f88d 00b9 	strb.w	r0, [sp, #185]	; 0xb9
		discovery_time += (2*random_number[i]);
 8000f9e:	4403      	add	r3, r0
 8000fa0:	4419      	add	r1, r3
 8000fa2:	f89d 00ce 	ldrb.w	r0, [sp, #206]	; 0xce
 8000fa6:	f89d 30cf 	ldrb.w	r3, [sp, #207]	; 0xcf
	bdaddr[2] = (uint8_t) (random_number[6]);
 8000faa:	f88d 00ba 	strb.w	r0, [sp, #186]	; 0xba
		discovery_time += (2*random_number[i]);
 8000fae:	440a      	add	r2, r1
 8000fb0:	4402      	add	r2, r0
 8000fb2:	4413      	add	r3, r2
 8000fb4:	48b9      	ldr	r0, [pc, #740]	; (800129c <BlueNRG_Init+0x35c>)
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
	ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, bdaddr);
 8000fbc:	ac2e      	add	r4, sp, #184	; 0xb8
 8000fbe:	8003      	strh	r3, [r0, #0]
 8000fc0:	4622      	mov	r2, r4
 8000fc2:	2106      	movs	r1, #6
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	f006 f92d 	bl	8007224 <aci_hal_write_config_data>
	ret = aci_gatt_init();
 8000fca:	f005 ffa5 	bl	8006f18 <aci_gatt_init>
	assert_param(ret == BLE_STATUS_SUCCESS);
 8000fce:	2800      	cmp	r0, #0
 8000fd0:	f040 81bb 	bne.w	800134a <BlueNRG_Init+0x40a>
	aci_gap_init(GAP_PERIPHERAL_ROLE, GAP_PRIVACY_DISABLED, 0x17, &hGAPService, &hDevNameChar, &hAppearanceChar);
 8000fd4:	4ab2      	ldr	r2, [pc, #712]	; (80012a0 <BlueNRG_Init+0x360>)
 8000fd6:	4bb3      	ldr	r3, [pc, #716]	; (80012a4 <BlueNRG_Init+0x364>)
	const uint8_t char1_uuid[16] =
 8000fd8:	4db3      	ldr	r5, [pc, #716]	; (80012a8 <BlueNRG_Init+0x368>)
	aci_gatt_add_service(UUID_TYPE_128, &suuid_object, PRIMARY_SERVICE, 20, &hService);
 8000fda:	4fb4      	ldr	r7, [pc, #720]	; (80012ac <BlueNRG_Init+0x36c>)
	BLUENRG_memcpy(&char_obj_2.Char_UUID_128, char2_uuid, 16);
 8000fdc:	f8df b300 	ldr.w	fp, [pc, #768]	; 80012e0 <BlueNRG_Init+0x3a0>
	BLUENRG_memcpy(&char_obj_3.Char_UUID_128, char3_uuid, 16);
 8000fe0:	f8df a300 	ldr.w	sl, [pc, #768]	; 80012e4 <BlueNRG_Init+0x3a4>
	BLUENRG_memcpy(&char_obj_4.Char_UUID_128, char4_uuid, 16);
 8000fe4:	f8df 9300 	ldr.w	r9, [pc, #768]	; 80012e8 <BlueNRG_Init+0x3a8>
	BLUENRG_memcpy(&char_obj_5.Char_UUID_128, char5_uuid, 16);
 8000fe8:	f8df 8300 	ldr.w	r8, [pc, #768]	; 80012ec <BlueNRG_Init+0x3ac>
	aci_gap_init(GAP_PERIPHERAL_ROLE, GAP_PRIVACY_DISABLED, 0x17, &hGAPService, &hDevNameChar, &hAppearanceChar);
 8000fec:	e9cd 3200 	strd	r3, r2, [sp]
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4baf      	ldr	r3, [pc, #700]	; (80012b0 <BlueNRG_Init+0x370>)
 8000ff4:	2217      	movs	r2, #23
 8000ff6:	2001      	movs	r0, #1
 8000ff8:	f005 ff58 	bl	8006eac <aci_gap_init>
	const uint8_t service_uuid[16] =
 8000ffc:	4bad      	ldr	r3, [pc, #692]	; (80012b4 <BlueNRG_Init+0x374>)
 8000ffe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001000:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 8001004:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	const uint8_t char1_uuid[16] =
 8001008:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
	const uint8_t char2_uuid[16] =
 800100c:	f105 0e10 	add.w	lr, r5, #16
	const uint8_t char1_uuid[16] =
 8001010:	ae1e      	add	r6, sp, #120	; 0x78
 8001012:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	const uint8_t char2_uuid[16] =
 8001016:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 800101a:	ae22      	add	r6, sp, #136	; 0x88
	const uint8_t char3_uuid[16] =
 800101c:	f105 0e20 	add.w	lr, r5, #32
	const uint8_t char2_uuid[16] =
 8001020:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	const uint8_t char3_uuid[16] =
 8001024:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8001028:	ae26      	add	r6, sp, #152	; 0x98
	const uint8_t char4_uuid[16] =
 800102a:	f105 0e30 	add.w	lr, r5, #48	; 0x30
	const uint8_t char3_uuid[16] =
 800102e:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	const uint8_t char4_uuid[16] =
 8001032:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
	const uint8_t char5_uuid[16] =
 8001036:	f105 0e40 	add.w	lr, r5, #64	; 0x40
	const uint8_t char4_uuid[16] =
 800103a:	ad2a      	add	r5, sp, #168	; 0xa8
 800103c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	const uint8_t char5_uuid[16] =
 8001040:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8001044:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	BLUENRG_memcpy(&suuid_object.Service_UUID_128, service_uuid, 16);
 8001048:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800104c:	f8df c2a0 	ldr.w	ip, [pc, #672]	; 80012f0 <BlueNRG_Init+0x3b0>
	aci_gatt_add_service(UUID_TYPE_128, &suuid_object, PRIMARY_SERVICE, 20, &hService);
 8001050:	9700      	str	r7, [sp, #0]
	BLUENRG_memcpy(&char_obj_1.Char_UUID_128, char1_uuid, 16);
 8001052:	ae1e      	add	r6, sp, #120	; 0x78
	BLUENRG_memcpy(&suuid_object.Service_UUID_128, service_uuid, 16);
 8001054:	f8cc 0000 	str.w	r0, [ip]
 8001058:	f8cc 1004 	str.w	r1, [ip, #4]
 800105c:	f8cc 2008 	str.w	r2, [ip, #8]
 8001060:	f8cc 300c 	str.w	r3, [ip, #12]
	aci_gatt_add_service(UUID_TYPE_128, &suuid_object, PRIMARY_SERVICE, 20, &hService);
 8001064:	4661      	mov	r1, ip
 8001066:	2314      	movs	r3, #20
 8001068:	2201      	movs	r2, #1
 800106a:	2002      	movs	r0, #2
 800106c:	f005 ff70 	bl	8006f50 <aci_gatt_add_service>
	BLUENRG_memcpy(&char_obj_1.Char_UUID_128, char1_uuid, 16);
 8001070:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001072:	f8df c280 	ldr.w	ip, [pc, #640]	; 80012f4 <BlueNRG_Init+0x3b4>
	BLUENRG_memcpy(&char_obj_2.Char_UUID_128, char2_uuid, 16);
 8001076:	ae22      	add	r6, sp, #136	; 0x88
	BLUENRG_memcpy(&char_obj_1.Char_UUID_128, char1_uuid, 16);
 8001078:	f8cc 0000 	str.w	r0, [ip]
 800107c:	f8cc 1004 	str.w	r1, [ip, #4]
 8001080:	f8cc 2008 	str.w	r2, [ip, #8]
 8001084:	f8cc 300c 	str.w	r3, [ip, #12]
	BLUENRG_memcpy(&char_obj_2.Char_UUID_128, char2_uuid, 16);
 8001088:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
	BLUENRG_memcpy(&char_obj_3.Char_UUID_128, char3_uuid, 16);
 800108a:	ae26      	add	r6, sp, #152	; 0x98
	BLUENRG_memcpy(&char_obj_2.Char_UUID_128, char2_uuid, 16);
 800108c:	f8cb 0000 	str.w	r0, [fp]
 8001090:	f8cb 1004 	str.w	r1, [fp, #4]
 8001094:	f8cb 2008 	str.w	r2, [fp, #8]
 8001098:	f8cb 300c 	str.w	r3, [fp, #12]
	BLUENRG_memcpy(&char_obj_3.Char_UUID_128, char3_uuid, 16);
 800109c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800109e:	f8ca 0000 	str.w	r0, [sl]
 80010a2:	f8ca 1004 	str.w	r1, [sl, #4]
 80010a6:	f8ca 2008 	str.w	r2, [sl, #8]
 80010aa:	f8ca 300c 	str.w	r3, [sl, #12]
	BLUENRG_memcpy(&char_obj_4.Char_UUID_128, char4_uuid, 16);
 80010ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010b0:	f8c9 0000 	str.w	r0, [r9]
 80010b4:	f8c9 1004 	str.w	r1, [r9, #4]
 80010b8:	f8c9 2008 	str.w	r2, [r9, #8]
 80010bc:	f8c9 300c 	str.w	r3, [r9, #12]
	BLUENRG_memcpy(&char_obj_5.Char_UUID_128, char5_uuid, 16);
 80010c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010c2:	f8c8 300c 	str.w	r3, [r8, #12]
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_1, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 80010c6:	4b7c      	ldr	r3, [pc, #496]	; (80012b8 <BlueNRG_Init+0x378>)
	BLUENRG_memcpy(&char_obj_5.Char_UUID_128, char5_uuid, 16);
 80010c8:	f8c8 0000 	str.w	r0, [r8]
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_1, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 80010cc:	2400      	movs	r4, #0
 80010ce:	2607      	movs	r6, #7
 80010d0:	2510      	movs	r5, #16
	BLUENRG_memcpy(&char_obj_5.Char_UUID_128, char5_uuid, 16);
 80010d2:	f8c8 1004 	str.w	r1, [r8, #4]
 80010d6:	f8c8 2008 	str.w	r2, [r8, #8]
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_1, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 80010da:	2102      	movs	r1, #2
 80010dc:	4662      	mov	r2, ip
 80010de:	e9cd 4304 	strd	r4, r3, [sp, #16]
 80010e2:	9500      	str	r5, [sp, #0]
 80010e4:	2304      	movs	r3, #4
 80010e6:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80010ea:	8838      	ldrh	r0, [r7, #0]
 80010ec:	9603      	str	r6, [sp, #12]
 80010ee:	f005 ff7d 	bl	8006fec <aci_gatt_add_char>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_2, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 80010f2:	9500      	str	r5, [sp, #0]
 80010f4:	4d71      	ldr	r5, [pc, #452]	; (80012bc <BlueNRG_Init+0x37c>)
 80010f6:	9505      	str	r5, [sp, #20]
 80010f8:	465a      	mov	r2, fp
 80010fa:	2102      	movs	r1, #2
 80010fc:	2304      	movs	r3, #4
 80010fe:	e9cd 6403 	strd	r6, r4, [sp, #12]
 8001102:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8001106:	8838      	ldrh	r0, [r7, #0]
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_3, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_READ,
 8001108:	468b      	mov	fp, r1
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_2, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 800110a:	f005 ff6f 	bl	8006fec <aci_gatt_add_char>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_3, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_READ,
 800110e:	4b6c      	ldr	r3, [pc, #432]	; (80012c0 <BlueNRG_Init+0x380>)
 8001110:	9305      	str	r3, [sp, #20]
 8001112:	4652      	mov	r2, sl
 8001114:	4659      	mov	r1, fp
 8001116:	f8cd b000 	str.w	fp, [sp]
 800111a:	2304      	movs	r3, #4
 800111c:	e9cd 6403 	strd	r6, r4, [sp, #12]
 8001120:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8001124:	8838      	ldrh	r0, [r7, #0]
 8001126:	f005 ff61 	bl	8006fec <aci_gatt_add_char>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_4, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_WRITE|CHAR_PROP_WRITE_WITHOUT_RESP,
 800112a:	2501      	movs	r5, #1
 800112c:	f04f 0c0c 	mov.w	ip, #12
 8001130:	4b64      	ldr	r3, [pc, #400]	; (80012c4 <BlueNRG_Init+0x384>)
 8001132:	f8cd c000 	str.w	ip, [sp]
 8001136:	464a      	mov	r2, r9
 8001138:	4659      	mov	r1, fp
 800113a:	9305      	str	r3, [sp, #20]
 800113c:	8838      	ldrh	r0, [r7, #0]
 800113e:	9404      	str	r4, [sp, #16]
 8001140:	2304      	movs	r3, #4
 8001142:	9603      	str	r6, [sp, #12]
 8001144:	9401      	str	r4, [sp, #4]
 8001146:	9502      	str	r5, [sp, #8]
 8001148:	f005 ff50 	bl	8006fec <aci_gatt_add_char>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_5, BLE_DATA_BYTES(6), CHAR_PROP_READ,
 800114c:	4b5e      	ldr	r3, [pc, #376]	; (80012c8 <BlueNRG_Init+0x388>)
 800114e:	f8cd b000 	str.w	fp, [sp]
 8001152:	4642      	mov	r2, r8
 8001154:	4659      	mov	r1, fp
 8001156:	9305      	str	r3, [sp, #20]
 8001158:	e9cd 6403 	strd	r6, r4, [sp, #12]
 800115c:	2306      	movs	r3, #6
 800115e:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8001162:	8838      	ldrh	r0, [r7, #0]
	const char char2name[] = {'W','R','N','_','C','R','A','S','H'};
 8001164:	f8df 8190 	ldr.w	r8, [pc, #400]	; 80012f8 <BlueNRG_Init+0x3b8>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_5, BLE_DATA_BYTES(6), CHAR_PROP_READ,
 8001168:	f005 ff40 	bl	8006fec <aci_gatt_add_char>
	const char char1name[] = {'W','R','N','_','S','P','E','E','D'};
 800116c:	4b57      	ldr	r3, [pc, #348]	; (80012cc <BlueNRG_Init+0x38c>)
	const char char3name[] = {'R','D','_','V','E','L','O','C','I','T','Y'};
 800116e:	f8df e18c 	ldr.w	lr, [pc, #396]	; 80012fc <BlueNRG_Init+0x3bc>
	const char char4name[] = {'W','R','_','D','I','R','E','C','T','I','O','N'};
 8001172:	f8df c18c 	ldr.w	ip, [pc, #396]	; 8001300 <BlueNRG_Init+0x3c0>
	const char char1name[] = {'W','R','N','_','S','P','E','E','D'};
 8001176:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800117a:	ab0b      	add	r3, sp, #44	; 0x2c
 800117c:	c303      	stmia	r3!, {r0, r1}
 800117e:	701a      	strb	r2, [r3, #0]
	const char char2name[] = {'W','R','N','_','C','R','A','S','H'};
 8001180:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
 8001184:	ab0e      	add	r3, sp, #56	; 0x38
 8001186:	c303      	stmia	r3!, {r0, r1}
 8001188:	701a      	strb	r2, [r3, #0]
	const char char3name[] = {'R','D','_','V','E','L','O','C','I','T','Y'};
 800118a:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 800118e:	ab11      	add	r3, sp, #68	; 0x44
 8001190:	c303      	stmia	r3!, {r0, r1}
 8001192:	ea4f 4812 	mov.w	r8, r2, lsr #16
 8001196:	f823 2b02 	strh.w	r2, [r3], #2
	const char char4name[] = {'W','R','_','D','I','R','E','C','T','I','O','N'};
 800119a:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
	const char char5name[] = {'R','D','_','D','I','R','E','C','T','I','O','N'};
 800119e:	f8df c164 	ldr.w	ip, [pc, #356]	; 8001304 <BlueNRG_Init+0x3c4>
	aci_gatt_add_char_desc(hService, hClientNotify_OverSpeed, UUID_TYPE_16, &DescriptorProperty,
 80011a2:	f8df e164 	ldr.w	lr, [pc, #356]	; 8001308 <BlueNRG_Init+0x3c8>
	const char char3name[] = {'R','D','_','V','E','L','O','C','I','T','Y'};
 80011a6:	f883 8000 	strb.w	r8, [r3]
	const char char4name[] = {'W','R','_','D','I','R','E','C','T','I','O','N'};
 80011aa:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 80011ae:	e88a 0007 	stmia.w	sl, {r0, r1, r2}
	const char char5name[] = {'R','D','_','D','I','R','E','C','T','I','O','N'};
 80011b2:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80011b6:	f10d 095c 	add.w	r9, sp, #92	; 0x5c
	DescriptorProperty.Char_UUID_16 = CHAR_USER_DESC_UUID;
 80011ba:	f642 1c01 	movw	ip, #10497	; 0x2901
	const char char5name[] = {'R','D','_','D','I','R','E','C','T','I','O','N'};
 80011be:	e889 0007 	stmia.w	r9, {r0, r1, r2}
	DescriptorProperty.Char_UUID_16 = CHAR_USER_DESC_UUID;
 80011c2:	f8ad c0c8 	strh.w	ip, [sp, #200]	; 0xc8
	aci_gatt_add_char_desc(hService, hClientNotify_OverSpeed, UUID_TYPE_16, &DescriptorProperty,
 80011c6:	e9cd 4e07 	strd	r4, lr, [sp, #28]
 80011ca:	e9cd 4605 	strd	r4, r6, [sp, #20]
 80011ce:	e9cd 4503 	strd	r4, r5, [sp, #12]
 80011d2:	4939      	ldr	r1, [pc, #228]	; (80012b8 <BlueNRG_Init+0x378>)
 80011d4:	8838      	ldrh	r0, [r7, #0]
 80011d6:	8809      	ldrh	r1, [r1, #0]
 80011d8:	f04f 081e 	mov.w	r8, #30
 80011dc:	f04f 0b09 	mov.w	fp, #9
 80011e0:	f10d 0cc8 	add.w	ip, sp, #200	; 0xc8
 80011e4:	ab0b      	add	r3, sp, #44	; 0x2c
 80011e6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80011ea:	462a      	mov	r2, r5
 80011ec:	4663      	mov	r3, ip
 80011ee:	f8cd 8000 	str.w	r8, [sp]
 80011f2:	f005 ff61 	bl	80070b8 <aci_gatt_add_char_desc>
	aci_gatt_add_char_desc(hService, hClientNotify_Crash, UUID_TYPE_16, &DescriptorProperty,
 80011f6:	e9cd 8b00 	strd	r8, fp, [sp]
 80011fa:	e9cd 4605 	strd	r4, r6, [sp, #20]
 80011fe:	e9cd 4503 	strd	r4, r5, [sp, #12]
 8001202:	492e      	ldr	r1, [pc, #184]	; (80012bc <BlueNRG_Init+0x37c>)
 8001204:	4a32      	ldr	r2, [pc, #200]	; (80012d0 <BlueNRG_Init+0x390>)
 8001206:	9407      	str	r4, [sp, #28]
 8001208:	f10d 0cc8 	add.w	ip, sp, #200	; 0xc8
 800120c:	ab0e      	add	r3, sp, #56	; 0x38
 800120e:	8809      	ldrh	r1, [r1, #0]
 8001210:	8838      	ldrh	r0, [r7, #0]
 8001212:	9208      	str	r2, [sp, #32]
 8001214:	9302      	str	r3, [sp, #8]
 8001216:	462a      	mov	r2, r5
 8001218:	4663      	mov	r3, ip
 800121a:	f005 ff4d 	bl	80070b8 <aci_gatt_add_char_desc>
	aci_gatt_add_char_desc(hService, hClientRead_Velocity, UUID_TYPE_16, &DescriptorProperty,
 800121e:	e9cd 4605 	strd	r4, r6, [sp, #20]
 8001222:	e9cd 4503 	strd	r4, r5, [sp, #12]
 8001226:	4926      	ldr	r1, [pc, #152]	; (80012c0 <BlueNRG_Init+0x380>)
 8001228:	4a2a      	ldr	r2, [pc, #168]	; (80012d4 <BlueNRG_Init+0x394>)
 800122a:	9407      	str	r4, [sp, #28]
 800122c:	f10d 0cc8 	add.w	ip, sp, #200	; 0xc8
 8001230:	f04f 0b0b 	mov.w	fp, #11
 8001234:	ab11      	add	r3, sp, #68	; 0x44
 8001236:	f8cd 8000 	str.w	r8, [sp]
 800123a:	8809      	ldrh	r1, [r1, #0]
 800123c:	8838      	ldrh	r0, [r7, #0]
 800123e:	9208      	str	r2, [sp, #32]
 8001240:	e9cd b301 	strd	fp, r3, [sp, #4]
 8001244:	462a      	mov	r2, r5
 8001246:	4663      	mov	r3, ip
 8001248:	f005 ff36 	bl	80070b8 <aci_gatt_add_char_desc>
	aci_gatt_add_char_desc(hService, hClientWrite_Direction, UUID_TYPE_16, &DescriptorProperty,
 800124c:	e9cd 6406 	strd	r6, r4, [sp, #24]
 8001250:	491c      	ldr	r1, [pc, #112]	; (80012c4 <BlueNRG_Init+0x384>)
 8001252:	4a21      	ldr	r2, [pc, #132]	; (80012d8 <BlueNRG_Init+0x398>)
 8001254:	f8cd a008 	str.w	sl, [sp, #8]
 8001258:	f04f 0c03 	mov.w	ip, #3
 800125c:	230a      	movs	r3, #10
 800125e:	9405      	str	r4, [sp, #20]
 8001260:	9403      	str	r4, [sp, #12]
 8001262:	f8cd 8000 	str.w	r8, [sp]
 8001266:	8809      	ldrh	r1, [r1, #0]
 8001268:	8838      	ldrh	r0, [r7, #0]
 800126a:	9208      	str	r2, [sp, #32]
 800126c:	f8cd c010 	str.w	ip, [sp, #16]
 8001270:	462a      	mov	r2, r5
 8001272:	9301      	str	r3, [sp, #4]
 8001274:	ab32      	add	r3, sp, #200	; 0xc8
 8001276:	f005 ff1f 	bl	80070b8 <aci_gatt_add_char_desc>
	aci_gatt_add_char_desc(hService, hClientRead_VerifyDirection, UUID_TYPE_16, &DescriptorProperty,
 800127a:	e9cd 6406 	strd	r6, r4, [sp, #24]
 800127e:	e9cd 5404 	strd	r5, r4, [sp, #16]
 8001282:	e9cd 9402 	strd	r9, r4, [sp, #8]
 8001286:	e9cd 8b00 	strd	r8, fp, [sp]
 800128a:	490f      	ldr	r1, [pc, #60]	; (80012c8 <BlueNRG_Init+0x388>)
 800128c:	4b13      	ldr	r3, [pc, #76]	; (80012dc <BlueNRG_Init+0x39c>)
 800128e:	8809      	ldrh	r1, [r1, #0]
 8001290:	e03c      	b.n	800130c <BlueNRG_Init+0x3cc>
 8001292:	bf00      	nop
 8001294:	08000df9 	.word	0x08000df9
 8001298:	0800ad34 	.word	0x0800ad34
 800129c:	20000192 	.word	0x20000192
 80012a0:	20000194 	.word	0x20000194
 80012a4:	200001a0 	.word	0x200001a0
 80012a8:	0800ad3c 	.word	0x0800ad3c
 80012ac:	200001ac 	.word	0x200001ac
 80012b0:	200001a8 	.word	0x200001a8
 80012b4:	0800ada8 	.word	0x0800ada8
 80012b8:	20000198 	.word	0x20000198
 80012bc:	20000196 	.word	0x20000196
 80012c0:	2000019a 	.word	0x2000019a
 80012c4:	2000019e 	.word	0x2000019e
 80012c8:	2000019c 	.word	0x2000019c
 80012cc:	0800adbc 	.word	0x0800adbc
 80012d0:	200001aa 	.word	0x200001aa
 80012d4:	200001ae 	.word	0x200001ae
 80012d8:	200001a6 	.word	0x200001a6
 80012dc:	200001a2 	.word	0x200001a2
 80012e0:	200099b8 	.word	0x200099b8
 80012e4:	20009988 	.word	0x20009988
 80012e8:	20009954 	.word	0x20009954
 80012ec:	200099a8 	.word	0x200099a8
 80012f0:	20009998 	.word	0x20009998
 80012f4:	20009978 	.word	0x20009978
 80012f8:	0800adc8 	.word	0x0800adc8
 80012fc:	0800add4 	.word	0x0800add4
 8001300:	0800ade0 	.word	0x0800ade0
 8001304:	0800adf0 	.word	0x0800adf0
 8001308:	200001a4 	.word	0x200001a4
 800130c:	8838      	ldrh	r0, [r7, #0]
 800130e:	9308      	str	r3, [sp, #32]
 8001310:	462a      	mov	r2, r5
 8001312:	ab32      	add	r3, sp, #200	; 0xc8
 8001314:	f005 fed0 	bl	80070b8 <aci_gatt_add_char_desc>
	if(FunctionAlreadyCalled == SET)
 8001318:	4a19      	ldr	r2, [pc, #100]	; (8001380 <BlueNRG_Init+0x440>)
	Conn_Details.deviceRole = 0xFF;
 800131a:	4b1a      	ldr	r3, [pc, #104]	; (8001384 <BlueNRG_Init+0x444>)
	if(FunctionAlreadyCalled == SET)
 800131c:	7812      	ldrb	r2, [r2, #0]
	Conn_Details.ConnectionStatus = STATE_NOT_CONNECTED;
 800131e:	741c      	strb	r4, [r3, #16]
	Conn_Details.connectionhandle = 0xFFFF;
 8001320:	f04f 31ff 	mov.w	r1, #4294967295
	Conn_Details.deviceRole = 0xFF;
 8001324:	20ff      	movs	r0, #255	; 0xff
	if(FunctionAlreadyCalled == SET)
 8001326:	42aa      	cmp	r2, r5
	BLUENRG_memset(&Conn_Details.BLE_Client_Addr[0], 0, 6);
 8001328:	601c      	str	r4, [r3, #0]
 800132a:	809c      	strh	r4, [r3, #4]
	Conn_Details.deviceRole = 0xFF;
 800132c:	7198      	strb	r0, [r3, #6]
	Conn_Details.connectionhandle = 0xFFFF;
 800132e:	6099      	str	r1, [r3, #8]
 8001330:	60d9      	str	r1, [r3, #12]
	if(FunctionAlreadyCalled == SET)
 8001332:	d00f      	beq.n	8001354 <BlueNRG_Init+0x414>
	FunctionAlreadyCalled = SET;
 8001334:	4a12      	ldr	r2, [pc, #72]	; (8001380 <BlueNRG_Init+0x440>)
 8001336:	2301      	movs	r3, #1
 8001338:	7013      	strb	r3, [r2, #0]
}
 800133a:	b037      	add	sp, #220	; 0xdc
 800133c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	assert_param(ret == BLE_STATUS_SUCCESS);
 8001340:	4811      	ldr	r0, [pc, #68]	; (8001388 <BlueNRG_Init+0x448>)
 8001342:	216f      	movs	r1, #111	; 0x6f
 8001344:	f000 fdca 	bl	8001edc <assert_failed>
 8001348:	e60e      	b.n	8000f68 <BlueNRG_Init+0x28>
	assert_param(ret == BLE_STATUS_SUCCESS);
 800134a:	480f      	ldr	r0, [pc, #60]	; (8001388 <BlueNRG_Init+0x448>)
 800134c:	2176      	movs	r1, #118	; 0x76
 800134e:	f000 fdc5 	bl	8001edc <assert_failed>
 8001352:	e63f      	b.n	8000fd4 <BlueNRG_Init+0x94>
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_DISCONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 8001354:	490d      	ldr	r1, [pc, #52]	; (800138c <BlueNRG_Init+0x44c>)
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001356:	9432      	str	r4, [sp, #200]	; 0xc8
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_DISCONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 8001358:	ab32      	add	r3, sp, #200	; 0xc8
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	6808      	ldr	r0, [r1, #0]
 800135e:	4623      	mov	r3, r4
 8001360:	4611      	mov	r1, r2
 8001362:	f007 febb 	bl	80090dc <xTaskGenericNotifyFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001366:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 8001368:	2b00      	cmp	r3, #0
 800136a:	d0e3      	beq.n	8001334 <BlueNRG_Init+0x3f4>
 800136c:	4b08      	ldr	r3, [pc, #32]	; (8001390 <BlueNRG_Init+0x450>)
 800136e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	f3bf 8f4f 	dsb	sy
 8001378:	f3bf 8f6f 	isb	sy
 800137c:	e7da      	b.n	8001334 <BlueNRG_Init+0x3f4>
 800137e:	bf00      	nop
 8001380:	2000018f 	.word	0x2000018f
 8001384:	20009964 	.word	0x20009964
 8001388:	0800ad8c 	.word	0x0800ad8c
 800138c:	200099e4 	.word	0x200099e4
 8001390:	e000ed04 	.word	0xe000ed04

08001394 <BlueNRG_MakeDeviceDiscoverable>:
{
 8001394:	b570      	push	{r4, r5, r6, lr}
	const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'F','R','T','S','B','L','E','-','C','a','r'};
 8001396:	4b1a      	ldr	r3, [pc, #104]	; (8001400 <BlueNRG_MakeDeviceDiscoverable+0x6c>)
	uint8_t uuidscanresponse[18] =
 8001398:	4d1a      	ldr	r5, [pc, #104]	; (8001404 <BlueNRG_MakeDeviceDiscoverable+0x70>)
	const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'F','R','T','S','B','L','E','-','C','a','r'};
 800139a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
{
 800139e:	b090      	sub	sp, #64	; 0x40
	const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'F','R','T','S','B','L','E','-','C','a','r'};
 80013a0:	ae08      	add	r6, sp, #32
 80013a2:	e886 0007 	stmia.w	r6, {r0, r1, r2}
	hci_le_set_scan_response_data(0, NULL);
 80013a6:	2100      	movs	r1, #0
 80013a8:	4608      	mov	r0, r1
 80013aa:	f005 fccb 	bl	8006d44 <hci_le_set_scan_response_data>
	uint8_t uuidscanresponse[18] =
 80013ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013b0:	ac0b      	add	r4, sp, #44	; 0x2c
 80013b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013b4:	682b      	ldr	r3, [r5, #0]
 80013b6:	8023      	strh	r3, [r4, #0]
	hci_le_set_scan_response_data(18, uuidscanresponse);
 80013b8:	a90b      	add	r1, sp, #44	; 0x2c
 80013ba:	2012      	movs	r0, #18
 80013bc:	f005 fcc2 	bl	8006d44 <hci_le_set_scan_response_data>
	ret = aci_gap_set_discoverable(ADV_IND, ADV_INTERV_MIN, ADV_INTERV_MAX, PUBLIC_ADDR,
 80013c0:	2300      	movs	r3, #0
 80013c2:	220c      	movs	r2, #12
 80013c4:	9201      	str	r2, [sp, #4]
 80013c6:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80013ca:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80013ce:	9602      	str	r6, [sp, #8]
 80013d0:	9300      	str	r3, [sp, #0]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80013d8:	21a0      	movs	r1, #160	; 0xa0
 80013da:	f005 fd13 	bl	8006e04 <aci_gap_set_discoverable>
	assert_param(ret == BLE_STATUS_SUCCESS);
 80013de:	b920      	cbnz	r0, 80013ea <BlueNRG_MakeDeviceDiscoverable+0x56>
	Conn_Details.ConnectionStatus = STATE_AWAITING_CONNECTION;
 80013e0:	4b09      	ldr	r3, [pc, #36]	; (8001408 <BlueNRG_MakeDeviceDiscoverable+0x74>)
 80013e2:	2211      	movs	r2, #17
 80013e4:	741a      	strb	r2, [r3, #16]
}
 80013e6:	b010      	add	sp, #64	; 0x40
 80013e8:	bd70      	pop	{r4, r5, r6, pc}
	assert_param(ret == BLE_STATUS_SUCCESS);
 80013ea:	4808      	ldr	r0, [pc, #32]	; (800140c <BlueNRG_MakeDeviceDiscoverable+0x78>)
 80013ec:	f240 11dd 	movw	r1, #477	; 0x1dd
 80013f0:	f000 fd74 	bl	8001edc <assert_failed>
	Conn_Details.ConnectionStatus = STATE_AWAITING_CONNECTION;
 80013f4:	4b04      	ldr	r3, [pc, #16]	; (8001408 <BlueNRG_MakeDeviceDiscoverable+0x74>)
 80013f6:	2211      	movs	r2, #17
 80013f8:	741a      	strb	r2, [r3, #16]
}
 80013fa:	b010      	add	sp, #64	; 0x40
 80013fc:	bd70      	pop	{r4, r5, r6, pc}
 80013fe:	bf00      	nop
 8001400:	0800ae00 	.word	0x0800ae00
 8001404:	0800ae10 	.word	0x0800ae10
 8001408:	20009964 	.word	0x20009964
 800140c:	0800ad8c 	.word	0x0800ad8c

08001410 <hci_le_connection_complete_event>:
                                      uint16_t Conn_Interval,
                                      uint16_t Conn_Latency,
                                      uint16_t Supervision_Timeout,
                                      uint8_t Master_Clock_Accuracy)

{
 8001410:	b570      	push	{r4, r5, r6, lr}
 8001412:	b084      	sub	sp, #16
	static FlagStatus FunctionAlreadyCalled = RESET;

	/* This callback function/event only saves connection handle */
	Conn_Details.connectionhandle = Connection_Handle;
 8001414:	4b19      	ldr	r3, [pc, #100]	; (800147c <hci_le_connection_complete_event+0x6c>)
{
 8001416:	9808      	ldr	r0, [sp, #32]
	Conn_Details.connectionhandle = Connection_Handle;
 8001418:	8119      	strh	r1, [r3, #8]

	/* Role should be slave: 0x01 (if 0x00, it is master and incorrect in this example project) */
	Conn_Details.deviceRole = Role;
 800141a:	719a      	strb	r2, [r3, #6]
	Conn_Details.BLE_SupervisionTimeout = Supervision_Timeout;

	/* Update connection status to connected */
	Conn_Details.ConnectionStatus = STATE_CONNECTED;

	if(FunctionAlreadyCalled == SET)
 800141c:	4c18      	ldr	r4, [pc, #96]	; (8001480 <hci_le_connection_complete_event+0x70>)
	BLUENRG_memcpy(&Conn_Details.BLE_Client_Addr, Peer_Address, 6);
 800141e:	6802      	ldr	r2, [r0, #0]
 8001420:	601a      	str	r2, [r3, #0]
	if(FunctionAlreadyCalled == SET)
 8001422:	7822      	ldrb	r2, [r4, #0]
	BLUENRG_memcpy(&Conn_Details.BLE_Client_Addr, Peer_Address, 6);
 8001424:	8881      	ldrh	r1, [r0, #4]
{
 8001426:	f8bd 6024 	ldrh.w	r6, [sp, #36]	; 0x24
 800142a:	f8bd 5028 	ldrh.w	r5, [sp, #40]	; 0x28
 800142e:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
	BLUENRG_memcpy(&Conn_Details.BLE_Client_Addr, Peer_Address, 6);
 8001432:	8099      	strh	r1, [r3, #4]
	if(FunctionAlreadyCalled == SET)
 8001434:	2a01      	cmp	r2, #1
	Conn_Details.ConnectionStatus = STATE_CONNECTED;
 8001436:	f04f 0199 	mov.w	r1, #153	; 0x99
	Conn_Details.BLE_ConnInterval = Conn_Interval;
 800143a:	815e      	strh	r6, [r3, #10]
	Conn_Details.BLE_ConnLatency = Conn_Latency;
 800143c:	819d      	strh	r5, [r3, #12]
	Conn_Details.BLE_SupervisionTimeout = Supervision_Timeout;
 800143e:	81d8      	strh	r0, [r3, #14]
	Conn_Details.ConnectionStatus = STATE_CONNECTED;
 8001440:	7419      	strb	r1, [r3, #16]
	if(FunctionAlreadyCalled == SET)
 8001442:	d003      	beq.n	800144c <hci_le_connection_complete_event+0x3c>
		   is pdFALSE */
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
	}

	/* Indication that function is called already, and can send notifications to FreeRTOS tasks next time it is executed */
	FunctionAlreadyCalled = SET;
 8001444:	2301      	movs	r3, #1
 8001446:	7023      	strb	r3, [r4, #0]
} /* end hci_le_connection_complete_event() */
 8001448:	b004      	add	sp, #16
 800144a:	bd70      	pop	{r4, r5, r6, pc}
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_CONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 800144c:	480d      	ldr	r0, [pc, #52]	; (8001484 <hci_le_connection_complete_event+0x74>)
 800144e:	a903      	add	r1, sp, #12
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001450:	2300      	movs	r3, #0
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_CONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 8001452:	6800      	ldr	r0, [r0, #0]
 8001454:	9100      	str	r1, [sp, #0]
 8001456:	2102      	movs	r1, #2
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001458:	9303      	str	r3, [sp, #12]
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_CONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 800145a:	f007 fe3f 	bl	80090dc <xTaskGenericNotifyFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800145e:	9b03      	ldr	r3, [sp, #12]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d0ef      	beq.n	8001444 <hci_le_connection_complete_event+0x34>
 8001464:	4b08      	ldr	r3, [pc, #32]	; (8001488 <hci_le_connection_complete_event+0x78>)
 8001466:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	f3bf 8f4f 	dsb	sy
 8001470:	f3bf 8f6f 	isb	sy
	FunctionAlreadyCalled = SET;
 8001474:	2301      	movs	r3, #1
 8001476:	7023      	strb	r3, [r4, #0]
} /* end hci_le_connection_complete_event() */
 8001478:	b004      	add	sp, #16
 800147a:	bd70      	pop	{r4, r5, r6, pc}
 800147c:	20009964 	.word	0x20009964
 8001480:	20000190 	.word	0x20000190
 8001484:	200099e4 	.word	0x200099e4
 8001488:	e000ed04 	.word	0xe000ed04

0800148c <hci_disconnection_complete_event>:
 * Return         : See file bluenrg1_events.h
 *******************************************************************************/
void hci_disconnection_complete_event(uint8_t Status,
                                      uint16_t Connection_Handle,
                                      uint8_t Reason)
{
 800148c:	b530      	push	{r4, r5, lr}
	if(FunctionAlreadyCalled == SET)
 800148e:	4c15      	ldr	r4, [pc, #84]	; (80014e4 <hci_disconnection_complete_event+0x58>)
	Conn_Details.deviceRole = 0xFF;
 8001490:	4915      	ldr	r1, [pc, #84]	; (80014e8 <hci_disconnection_complete_event+0x5c>)
	if(FunctionAlreadyCalled == SET)
 8001492:	7822      	ldrb	r2, [r4, #0]
	Conn_Details.ConnectionStatus = STATE_NOT_CONNECTED;
 8001494:	2300      	movs	r3, #0
	Conn_Details.connectionhandle = 0xFFFF;
 8001496:	f04f 30ff 	mov.w	r0, #4294967295
	Conn_Details.deviceRole = 0xFF;
 800149a:	25ff      	movs	r5, #255	; 0xff
	if(FunctionAlreadyCalled == SET)
 800149c:	2a01      	cmp	r2, #1
{
 800149e:	b085      	sub	sp, #20
	Conn_Details.deviceRole = 0xFF;
 80014a0:	718d      	strb	r5, [r1, #6]
	Conn_Details.connectionhandle = 0xFFFF;
 80014a2:	6088      	str	r0, [r1, #8]
 80014a4:	60c8      	str	r0, [r1, #12]
	Conn_Details.ConnectionStatus = STATE_NOT_CONNECTED;
 80014a6:	740b      	strb	r3, [r1, #16]
	BLUENRG_memset(&Conn_Details.BLE_Client_Addr[0], 0, 6);
 80014a8:	600b      	str	r3, [r1, #0]
 80014aa:	808b      	strh	r3, [r1, #4]
	if(FunctionAlreadyCalled == SET)
 80014ac:	d003      	beq.n	80014b6 <hci_disconnection_complete_event+0x2a>
	FunctionAlreadyCalled = SET;
 80014ae:	2301      	movs	r3, #1
 80014b0:	7023      	strb	r3, [r4, #0]
	/* Resets all connectivity status details */
	Server_ResetConnectionStatus();

} /* end hci_disconnection_complete_event() */
 80014b2:	b005      	add	sp, #20
 80014b4:	bd30      	pop	{r4, r5, pc}
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_DISCONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 80014b6:	480d      	ldr	r0, [pc, #52]	; (80014ec <hci_disconnection_complete_event+0x60>)
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80014b8:	9303      	str	r3, [sp, #12]
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_DISCONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 80014ba:	a903      	add	r1, sp, #12
 80014bc:	6800      	ldr	r0, [r0, #0]
 80014be:	9100      	str	r1, [sp, #0]
 80014c0:	4611      	mov	r1, r2
 80014c2:	f007 fe0b 	bl	80090dc <xTaskGenericNotifyFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80014c6:	9b03      	ldr	r3, [sp, #12]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d0f0      	beq.n	80014ae <hci_disconnection_complete_event+0x22>
 80014cc:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <hci_disconnection_complete_event+0x64>)
 80014ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	f3bf 8f4f 	dsb	sy
 80014d8:	f3bf 8f6f 	isb	sy
	FunctionAlreadyCalled = SET;
 80014dc:	2301      	movs	r3, #1
 80014de:	7023      	strb	r3, [r4, #0]
} /* end hci_disconnection_complete_event() */
 80014e0:	b005      	add	sp, #20
 80014e2:	bd30      	pop	{r4, r5, pc}
 80014e4:	2000018f 	.word	0x2000018f
 80014e8:	20009964 	.word	0x20009964
 80014ec:	200099e4 	.word	0x200099e4
 80014f0:	e000ed04 	.word	0xe000ed04

080014f4 <aci_gatt_notification_event>:
                                 uint8_t Attribute_Value_Length,
                                 uint8_t Attribute_Value[])
{


} /* end aci_gatt_notification_event() */
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop

080014f8 <aci_gatt_attribute_modified_event>:
void aci_gatt_attribute_modified_event(uint16_t Connection_Handle,
                                       uint16_t Attr_Handle,
                                       uint16_t Offset,
                                       uint16_t Attr_Data_Length,
                                       uint8_t Attr_Data[])
{
 80014f8:	b500      	push	{lr}

	/* Determine which characteristic was modified by Client (Indicate and Notify characteristics
	   are modified by Client only if Client acknowledges these features on Server) */
	if(Attr_Handle == hClientWrite_Direction+1)
 80014fa:	4b43      	ldr	r3, [pc, #268]	; (8001608 <aci_gatt_attribute_modified_event+0x110>)
 80014fc:	881b      	ldrh	r3, [r3, #0]
{
 80014fe:	b083      	sub	sp, #12
	if(Attr_Handle == hClientWrite_Direction+1)
 8001500:	3301      	adds	r3, #1
 8001502:	4299      	cmp	r1, r3
{
 8001504:	9a04      	ldr	r2, [sp, #16]
	if(Attr_Handle == hClientWrite_Direction+1)
 8001506:	d002      	beq.n	800150e <aci_gatt_attribute_modified_event+0x16>
			}
		}

	}

} /* end aci_gatt_attribute_modified_event() */
 8001508:	b003      	add	sp, #12
 800150a:	f85d fb04 	ldr.w	pc, [sp], #4
		switch(Attr_Data[0])
 800150e:	7813      	ldrb	r3, [r2, #0]
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxIncorrectMsgCharBuffer);
 8001510:	493e      	ldr	r1, [pc, #248]	; (800160c <aci_gatt_attribute_modified_event+0x114>)
 8001512:	3b45      	subs	r3, #69	; 0x45
 8001514:	2b33      	cmp	r3, #51	; 0x33
 8001516:	d81b      	bhi.n	8001550 <aci_gatt_attribute_modified_event+0x58>
 8001518:	e8df f003 	tbb	[pc, r3]
 800151c:	1a1a1a67 	.word	0x1a1a1a67
 8001520:	1a1a1a1a 	.word	0x1a1a1a1a
 8001524:	1a1a581a 	.word	0x1a1a581a
 8001528:	1a491a1a 	.word	0x1a491a1a
 800152c:	263a1a1a 	.word	0x263a1a1a
 8001530:	1a1a1a1a 	.word	0x1a1a1a1a
 8001534:	1a1a1a1a 	.word	0x1a1a1a1a
 8001538:	1a1a1a1a 	.word	0x1a1a1a1a
 800153c:	1a1a1a67 	.word	0x1a1a1a67
 8001540:	1a1a1a1a 	.word	0x1a1a1a1a
 8001544:	1a1a581a 	.word	0x1a1a581a
 8001548:	1a491a1a 	.word	0x1a491a1a
 800154c:	263a1a1a 	.word	0x263a1a1a
 8001550:	4a2f      	ldr	r2, [pc, #188]	; (8001610 <aci_gatt_attribute_modified_event+0x118>)
 8001552:	4b30      	ldr	r3, [pc, #192]	; (8001614 <aci_gatt_attribute_modified_event+0x11c>)
 8001554:	8810      	ldrh	r0, [r2, #0]
 8001556:	8809      	ldrh	r1, [r1, #0]
 8001558:	9304      	str	r3, [sp, #16]
 800155a:	2200      	movs	r2, #0
 800155c:	2306      	movs	r3, #6
} /* end aci_gatt_attribute_modified_event() */
 800155e:	b003      	add	sp, #12
 8001560:	f85d eb04 	ldr.w	lr, [sp], #4
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxIncorrectMsgCharBuffer);
 8001564:	f005 be2e 	b.w	80071c4 <aci_gatt_update_char_value>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxForceStopMovingCharBuffer);
 8001568:	4a29      	ldr	r2, [pc, #164]	; (8001610 <aci_gatt_attribute_modified_event+0x118>)
 800156a:	4b2b      	ldr	r3, [pc, #172]	; (8001618 <aci_gatt_attribute_modified_event+0x120>)
 800156c:	8809      	ldrh	r1, [r1, #0]
 800156e:	8810      	ldrh	r0, [r2, #0]
 8001570:	9300      	str	r3, [sp, #0]
 8001572:	2200      	movs	r2, #0
 8001574:	2306      	movs	r3, #6
 8001576:	f005 fe25 	bl	80071c4 <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_FORCESTOP, eSetBits);
 800157a:	4a28      	ldr	r2, [pc, #160]	; (800161c <aci_gatt_attribute_modified_event+0x124>)
 800157c:	2300      	movs	r3, #0
 800157e:	6810      	ldr	r0, [r2, #0]
 8001580:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001584:	2201      	movs	r2, #1
} /* end aci_gatt_attribute_modified_event() */
 8001586:	b003      	add	sp, #12
 8001588:	f85d eb04 	ldr.w	lr, [sp], #4
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_EAST, eSetBits);
 800158c:	f007 bd2e 	b.w	8008fec <xTaskGenericNotify>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxWestDirCharBuffer);
 8001590:	4a1f      	ldr	r2, [pc, #124]	; (8001610 <aci_gatt_attribute_modified_event+0x118>)
 8001592:	4b23      	ldr	r3, [pc, #140]	; (8001620 <aci_gatt_attribute_modified_event+0x128>)
 8001594:	8809      	ldrh	r1, [r1, #0]
 8001596:	8810      	ldrh	r0, [r2, #0]
 8001598:	9300      	str	r3, [sp, #0]
 800159a:	2200      	movs	r2, #0
 800159c:	2306      	movs	r3, #6
 800159e:	f005 fe11 	bl	80071c4 <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_WEST, eSetBits);
 80015a2:	4a1e      	ldr	r2, [pc, #120]	; (800161c <aci_gatt_attribute_modified_event+0x124>)
 80015a4:	2300      	movs	r3, #0
 80015a6:	6810      	ldr	r0, [r2, #0]
 80015a8:	2108      	movs	r1, #8
 80015aa:	2201      	movs	r2, #1
 80015ac:	e7eb      	b.n	8001586 <aci_gatt_attribute_modified_event+0x8e>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxSouthDirCharBuffer);
 80015ae:	4a18      	ldr	r2, [pc, #96]	; (8001610 <aci_gatt_attribute_modified_event+0x118>)
 80015b0:	4b1c      	ldr	r3, [pc, #112]	; (8001624 <aci_gatt_attribute_modified_event+0x12c>)
 80015b2:	8809      	ldrh	r1, [r1, #0]
 80015b4:	8810      	ldrh	r0, [r2, #0]
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	2200      	movs	r2, #0
 80015ba:	2306      	movs	r3, #6
 80015bc:	f005 fe02 	bl	80071c4 <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_SOUTH, eSetBits);
 80015c0:	4a16      	ldr	r2, [pc, #88]	; (800161c <aci_gatt_attribute_modified_event+0x124>)
 80015c2:	2300      	movs	r3, #0
 80015c4:	6810      	ldr	r0, [r2, #0]
 80015c6:	2104      	movs	r1, #4
 80015c8:	2201      	movs	r2, #1
 80015ca:	e7dc      	b.n	8001586 <aci_gatt_attribute_modified_event+0x8e>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxNorthDirCharBuffer);
 80015cc:	4a10      	ldr	r2, [pc, #64]	; (8001610 <aci_gatt_attribute_modified_event+0x118>)
 80015ce:	4b16      	ldr	r3, [pc, #88]	; (8001628 <aci_gatt_attribute_modified_event+0x130>)
 80015d0:	8809      	ldrh	r1, [r1, #0]
 80015d2:	8810      	ldrh	r0, [r2, #0]
 80015d4:	9300      	str	r3, [sp, #0]
 80015d6:	2200      	movs	r2, #0
 80015d8:	2306      	movs	r3, #6
 80015da:	f005 fdf3 	bl	80071c4 <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_NORTH, eSetBits);
 80015de:	4b0f      	ldr	r3, [pc, #60]	; (800161c <aci_gatt_attribute_modified_event+0x124>)
 80015e0:	2201      	movs	r2, #1
 80015e2:	6818      	ldr	r0, [r3, #0]
 80015e4:	4611      	mov	r1, r2
 80015e6:	2300      	movs	r3, #0
 80015e8:	e7cd      	b.n	8001586 <aci_gatt_attribute_modified_event+0x8e>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxEastDirCharBuffer);
 80015ea:	4a09      	ldr	r2, [pc, #36]	; (8001610 <aci_gatt_attribute_modified_event+0x118>)
 80015ec:	4b0f      	ldr	r3, [pc, #60]	; (800162c <aci_gatt_attribute_modified_event+0x134>)
 80015ee:	8809      	ldrh	r1, [r1, #0]
 80015f0:	8810      	ldrh	r0, [r2, #0]
 80015f2:	9300      	str	r3, [sp, #0]
 80015f4:	2200      	movs	r2, #0
 80015f6:	2306      	movs	r3, #6
 80015f8:	f005 fde4 	bl	80071c4 <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_EAST, eSetBits);
 80015fc:	4a07      	ldr	r2, [pc, #28]	; (800161c <aci_gatt_attribute_modified_event+0x124>)
 80015fe:	2300      	movs	r3, #0
 8001600:	6810      	ldr	r0, [r2, #0]
 8001602:	2102      	movs	r1, #2
 8001604:	2201      	movs	r2, #1
 8001606:	e7be      	b.n	8001586 <aci_gatt_attribute_modified_event+0x8e>
 8001608:	2000019e 	.word	0x2000019e
 800160c:	2000019c 	.word	0x2000019c
 8001610:	200001ac 	.word	0x200001ac
 8001614:	0800ae34 	.word	0x0800ae34
 8001618:	0800ae2c 	.word	0x0800ae2c
 800161c:	200099cc 	.word	0x200099cc
 8001620:	0800ae4c 	.word	0x0800ae4c
 8001624:	0800ae44 	.word	0x0800ae44
 8001628:	0800ae3c 	.word	0x0800ae3c
 800162c:	0800ae24 	.word	0x0800ae24

08001630 <vTimUpdateOledScreenCallback>:
 * @note
 */
static void vTimUpdateOledScreenCallback(TimerHandle_t xTimer)
{
	/* Fill value in <customqueue> Queue to notify <customtask> of pending actions */
}
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop

08001634 <vTimMotorTimeoutCallback>:
	Car_ConfigDirection(DIR_CAR_BRAKES);
 8001634:	2004      	movs	r0, #4
 8001636:	f7fe bfa1 	b.w	800057c <Car_ConfigDirection>
 800163a:	bf00      	nop

0800163c <Task_ManageBLEEvents>:
{
 800163c:	b510      	push	{r4, lr}
 800163e:	4c08      	ldr	r4, [pc, #32]	; (8001660 <Task_ManageBLEEvents+0x24>)
 8001640:	b082      	sub	sp, #8
		g_Task3_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001642:	2000      	movs	r0, #0
 8001644:	f007 fc00 	bl	8008e48 <uxTaskGetStackHighWaterMark>
 8001648:	6020      	str	r0, [r4, #0]
		LastActiveTime = xTaskGetTickCount();
 800164a:	f007 f9e9 	bl	8008a20 <xTaskGetTickCount>
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 800164e:	210f      	movs	r1, #15
		LastActiveTime = xTaskGetTickCount();
 8001650:	4603      	mov	r3, r0
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001652:	a801      	add	r0, sp, #4
		LastActiveTime = xTaskGetTickCount();
 8001654:	9301      	str	r3, [sp, #4]
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001656:	f007 f85d 	bl	8008714 <vTaskDelayUntil>
		hci_user_evt_proc();
 800165a:	f005 ff51 	bl	8007500 <hci_user_evt_proc>
	while(1)
 800165e:	e7f0      	b.n	8001642 <Task_ManageBLEEvents+0x6>
 8001660:	200099e0 	.word	0x200099e0

08001664 <Task_BlinkLEDIndicator>:
{
 8001664:	b530      	push	{r4, r5, lr}
 8001666:	4d0a      	ldr	r5, [pc, #40]	; (8001690 <Task_BlinkLEDIndicator+0x2c>)
		HAL_GPIO_TogglePin(NUCLEO_LED_GPIO_Port, NUCLEO_LED_Pin);
 8001668:	4c0a      	ldr	r4, [pc, #40]	; (8001694 <Task_BlinkLEDIndicator+0x30>)
{
 800166a:	b083      	sub	sp, #12
		g_Task2_RSS = uxTaskGetStackHighWaterMark(NULL);
 800166c:	2000      	movs	r0, #0
 800166e:	f007 fbeb 	bl	8008e48 <uxTaskGetStackHighWaterMark>
 8001672:	6028      	str	r0, [r5, #0]
		LastActiveTime = xTaskGetTickCount();
 8001674:	f007 f9d4 	bl	8008a20 <xTaskGetTickCount>
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001678:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
		LastActiveTime = xTaskGetTickCount();
 800167c:	4603      	mov	r3, r0
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 800167e:	a801      	add	r0, sp, #4
		LastActiveTime = xTaskGetTickCount();
 8001680:	9301      	str	r3, [sp, #4]
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001682:	f007 f847 	bl	8008714 <vTaskDelayUntil>
		HAL_GPIO_TogglePin(NUCLEO_LED_GPIO_Port, NUCLEO_LED_Pin);
 8001686:	2120      	movs	r1, #32
 8001688:	4620      	mov	r0, r4
 800168a:	f001 ffe3 	bl	8003654 <HAL_GPIO_TogglePin>
	while(1)
 800168e:	e7ed      	b.n	800166c <Task_BlinkLEDIndicator+0x8>
 8001690:	200099dc 	.word	0x200099dc
 8001694:	40020000 	.word	0x40020000

08001698 <Task_ProcessPushButtonIRQ>:
{
 8001698:	b530      	push	{r4, r5, lr}
 800169a:	b083      	sub	sp, #12
	__IO uint32_t PBCounter = 0;
 800169c:	2300      	movs	r3, #0
 800169e:	9301      	str	r3, [sp, #4]
	Motor_Init();
 80016a0:	f7fe ff6a 	bl	8000578 <Motor_Init>
 80016a4:	4d09      	ldr	r5, [pc, #36]	; (80016cc <Task_ProcessPushButtonIRQ+0x34>)
		NotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80016a6:	f04f 31ff 	mov.w	r1, #4294967295
 80016aa:	2001      	movs	r0, #1
 80016ac:	f007 fc3c 	bl	8008f28 <ulTaskNotifyTake>
 80016b0:	4604      	mov	r4, r0
		g_Task4_RSS = uxTaskGetStackHighWaterMark(NULL);
 80016b2:	2000      	movs	r0, #0
 80016b4:	f007 fbc8 	bl	8008e48 <uxTaskGetStackHighWaterMark>
		if(NotificationValue & FRTOS_TASK_NOTIF_PB_PRESSED)
 80016b8:	07e3      	lsls	r3, r4, #31
		g_Task4_RSS = uxTaskGetStackHighWaterMark(NULL);
 80016ba:	6028      	str	r0, [r5, #0]
		if(NotificationValue & FRTOS_TASK_NOTIF_PB_PRESSED)
 80016bc:	d5f3      	bpl.n	80016a6 <Task_ProcessPushButtonIRQ+0xe>
			__TEST_MOTOR_AlternateWheel(PBCounter);
 80016be:	9801      	ldr	r0, [sp, #4]
 80016c0:	f7fe fff2 	bl	80006a8 <__TEST_MOTOR_AlternateWheel>
			PBCounter++;
 80016c4:	9b01      	ldr	r3, [sp, #4]
 80016c6:	3301      	adds	r3, #1
 80016c8:	9301      	str	r3, [sp, #4]
 80016ca:	e7ec      	b.n	80016a6 <Task_ProcessPushButtonIRQ+0xe>
 80016cc:	200099ec 	.word	0x200099ec

080016d0 <Task_ParseBLEMessage>:
{
 80016d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016d4:	4e3c      	ldr	r6, [pc, #240]	; (80017c8 <Task_ParseBLEMessage+0xf8>)
 80016d6:	4d3d      	ldr	r5, [pc, #244]	; (80017cc <Task_ParseBLEMessage+0xfc>)
 80016d8:	4f3d      	ldr	r7, [pc, #244]	; (80017d0 <Task_ParseBLEMessage+0x100>)
 80016da:	f8df 8100 	ldr.w	r8, [pc, #256]	; 80017dc <Task_ParseBLEMessage+0x10c>
 80016de:	f8df 9100 	ldr.w	r9, [pc, #256]	; 80017e0 <Task_ParseBLEMessage+0x110>
 80016e2:	b085      	sub	sp, #20
		NotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80016e4:	f04f 31ff 	mov.w	r1, #4294967295
 80016e8:	2001      	movs	r0, #1
 80016ea:	f007 fc1d 	bl	8008f28 <ulTaskNotifyTake>
 80016ee:	4604      	mov	r4, r0
		g_Task1_RSS = uxTaskGetStackHighWaterMark(NULL);
 80016f0:	2000      	movs	r0, #0
 80016f2:	f007 fba9 	bl	8008e48 <uxTaskGetStackHighWaterMark>
		if(NotificationValue & FRTOS_TASK_NOTIF_DIR_FORCESTOP)
 80016f6:	f414 4b00 	ands.w	fp, r4, #32768	; 0x8000
		g_Task1_RSS = uxTaskGetStackHighWaterMark(NULL);
 80016fa:	4603      	mov	r3, r0
 80016fc:	6033      	str	r3, [r6, #0]
			Car_ConfigDirection(DIR_CAR_BRAKES);
 80016fe:	f04f 0004 	mov.w	r0, #4
		if(NotificationValue & FRTOS_TASK_NOTIF_DIR_FORCESTOP)
 8001702:	d005      	beq.n	8001710 <Task_ParseBLEMessage+0x40>
			Car_ConfigDirection(DIR_CAR_BRAKES);
 8001704:	f7fe ff3a 	bl	800057c <Car_ConfigDirection>
			g_CountDirForceStop++;
 8001708:	682b      	ldr	r3, [r5, #0]
 800170a:	3301      	adds	r3, #1
 800170c:	602b      	str	r3, [r5, #0]
 800170e:	e7e9      	b.n	80016e4 <Task_ParseBLEMessage+0x14>
		else if(NotificationValue & FRTOS_TASK_NOTIF_DIR_NORTH)
 8001710:	f014 0a01 	ands.w	sl, r4, #1
 8001714:	d11b      	bne.n	800174e <Task_ParseBLEMessage+0x7e>
		else if(NotificationValue & FRTOS_TASK_NOTIF_DIR_EAST)
 8001716:	f014 0b02 	ands.w	fp, r4, #2
 800171a:	d12d      	bne.n	8001778 <Task_ParseBLEMessage+0xa8>
		else if(NotificationValue & FRTOS_TASK_NOTIF_DIR_SOUTH)
 800171c:	f014 0104 	ands.w	r1, r4, #4
 8001720:	d13e      	bne.n	80017a0 <Task_ParseBLEMessage+0xd0>
		else if(NotificationValue & FRTOS_TASK_NOTIF_DIR_WEST)
 8001722:	0723      	lsls	r3, r4, #28
 8001724:	d5de      	bpl.n	80016e4 <Task_ParseBLEMessage+0x14>
			Car_ConfigDirection(DIR_CAR_LEFT);
 8001726:	4608      	mov	r0, r1
 8001728:	9103      	str	r1, [sp, #12]
 800172a:	f7fe ff27 	bl	800057c <Car_ConfigDirection>
			xTimerStart(h_TimMotorTimeout, 0);
 800172e:	683c      	ldr	r4, [r7, #0]
 8001730:	f007 f976 	bl	8008a20 <xTaskGetTickCount>
 8001734:	9903      	ldr	r1, [sp, #12]
 8001736:	9100      	str	r1, [sp, #0]
 8001738:	4602      	mov	r2, r0
 800173a:	460b      	mov	r3, r1
 800173c:	4620      	mov	r0, r4
 800173e:	2101      	movs	r1, #1
 8001740:	f007 ffbe 	bl	80096c0 <xTimerGenericCommand>
			g_CountDirLeft++;
 8001744:	4a23      	ldr	r2, [pc, #140]	; (80017d4 <Task_ParseBLEMessage+0x104>)
 8001746:	6813      	ldr	r3, [r2, #0]
 8001748:	3301      	adds	r3, #1
 800174a:	6013      	str	r3, [r2, #0]
 800174c:	e7ca      	b.n	80016e4 <Task_ParseBLEMessage+0x14>
			Car_ConfigDirection(DIR_CAR_FRONT);
 800174e:	2002      	movs	r0, #2
 8001750:	f7fe ff14 	bl	800057c <Car_ConfigDirection>
			xTimerStart(h_TimMotorTimeout, 500/portTICK_PERIOD_MS);
 8001754:	683c      	ldr	r4, [r7, #0]
 8001756:	f007 f963 	bl	8008a20 <xTaskGetTickCount>
 800175a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800175e:	4602      	mov	r2, r0
 8001760:	465b      	mov	r3, fp
 8001762:	9100      	str	r1, [sp, #0]
 8001764:	4620      	mov	r0, r4
 8001766:	2101      	movs	r1, #1
 8001768:	f007 ffaa 	bl	80096c0 <xTimerGenericCommand>
			g_CountDirForward++;
 800176c:	f8d8 3000 	ldr.w	r3, [r8]
 8001770:	3301      	adds	r3, #1
 8001772:	f8c8 3000 	str.w	r3, [r8]
 8001776:	e7b5      	b.n	80016e4 <Task_ParseBLEMessage+0x14>
			Car_ConfigDirection(DIR_CAR_RIGHT);
 8001778:	2001      	movs	r0, #1
 800177a:	f7fe feff 	bl	800057c <Car_ConfigDirection>
			xTimerStart(h_TimMotorTimeout, 0);
 800177e:	683c      	ldr	r4, [r7, #0]
 8001780:	f007 f94e 	bl	8008a20 <xTaskGetTickCount>
 8001784:	4653      	mov	r3, sl
 8001786:	4602      	mov	r2, r0
 8001788:	f8cd a000 	str.w	sl, [sp]
 800178c:	4620      	mov	r0, r4
 800178e:	2101      	movs	r1, #1
 8001790:	f007 ff96 	bl	80096c0 <xTimerGenericCommand>
			g_CountDirRight++;
 8001794:	f8d9 3000 	ldr.w	r3, [r9]
 8001798:	3301      	adds	r3, #1
 800179a:	f8c9 3000 	str.w	r3, [r9]
 800179e:	e7a1      	b.n	80016e4 <Task_ParseBLEMessage+0x14>
			Car_ConfigDirection(DIR_CAR_BACK);
 80017a0:	2003      	movs	r0, #3
 80017a2:	f7fe feeb 	bl	800057c <Car_ConfigDirection>
			xTimerStart(h_TimMotorTimeout, 500/portTICK_PERIOD_MS);
 80017a6:	683c      	ldr	r4, [r7, #0]
 80017a8:	f007 f93a 	bl	8008a20 <xTaskGetTickCount>
 80017ac:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80017b0:	4602      	mov	r2, r0
 80017b2:	465b      	mov	r3, fp
 80017b4:	9100      	str	r1, [sp, #0]
 80017b6:	4620      	mov	r0, r4
 80017b8:	2101      	movs	r1, #1
 80017ba:	f007 ff81 	bl	80096c0 <xTimerGenericCommand>
			g_CountDirBack++;
 80017be:	4a06      	ldr	r2, [pc, #24]	; (80017d8 <Task_ParseBLEMessage+0x108>)
 80017c0:	6813      	ldr	r3, [r2, #0]
 80017c2:	3301      	adds	r3, #1
 80017c4:	6013      	str	r3, [r2, #0]
 80017c6:	e78d      	b.n	80016e4 <Task_ParseBLEMessage+0x14>
 80017c8:	200099d8 	.word	0x200099d8
 80017cc:	200001b4 	.word	0x200001b4
 80017d0:	200099e8 	.word	0x200099e8
 80017d4:	200001bc 	.word	0x200001bc
 80017d8:	200001b0 	.word	0x200001b0
 80017dc:	200001b8 	.word	0x200001b8
 80017e0:	200001c0 	.word	0x200001c0

080017e4 <Task_ManageBLEConnections>:
{
 80017e4:	b570      	push	{r4, r5, r6, lr}
	BlueNRG_Init();
 80017e6:	f7ff fbab 	bl	8000f40 <BlueNRG_Init>
	BlueNRG_MakeDeviceDiscoverable();
 80017ea:	f7ff fdd3 	bl	8001394 <BlueNRG_MakeDeviceDiscoverable>
 80017ee:	4d0d      	ldr	r5, [pc, #52]	; (8001824 <Task_ManageBLEConnections+0x40>)
 80017f0:	4e0d      	ldr	r6, [pc, #52]	; (8001828 <Task_ManageBLEConnections+0x44>)
		NotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80017f2:	f04f 31ff 	mov.w	r1, #4294967295
 80017f6:	2001      	movs	r0, #1
 80017f8:	f007 fb96 	bl	8008f28 <ulTaskNotifyTake>
 80017fc:	4604      	mov	r4, r0
		g_Task0_RSS = uxTaskGetStackHighWaterMark(NULL);
 80017fe:	2000      	movs	r0, #0
 8001800:	f007 fb22 	bl	8008e48 <uxTaskGetStackHighWaterMark>
		if(NotificationValue & FRTOS_TASK_NOTIF_BLE_CONNECTED)
 8001804:	07a2      	lsls	r2, r4, #30
		g_Task0_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001806:	6028      	str	r0, [r5, #0]
		if(NotificationValue & FRTOS_TASK_NOTIF_BLE_CONNECTED)
 8001808:	d503      	bpl.n	8001812 <Task_ManageBLEConnections+0x2e>
			vTaskResume(h_TaskBLEMsg);
 800180a:	6830      	ldr	r0, [r6, #0]
 800180c:	f007 f800 	bl	8008810 <vTaskResume>
 8001810:	e7ef      	b.n	80017f2 <Task_ManageBLEConnections+0xe>
		else if(NotificationValue & FRTOS_TASK_NOTIF_BLE_DISCONNECTED)
 8001812:	07e3      	lsls	r3, r4, #31
 8001814:	d5ed      	bpl.n	80017f2 <Task_ManageBLEConnections+0xe>
			vTaskSuspend(h_TaskBLEMsg);
 8001816:	6830      	ldr	r0, [r6, #0]
 8001818:	f007 f966 	bl	8008ae8 <vTaskSuspend>
			BlueNRG_MakeDeviceDiscoverable();
 800181c:	f7ff fdba 	bl	8001394 <BlueNRG_MakeDeviceDiscoverable>
 8001820:	e7e7      	b.n	80017f2 <Task_ManageBLEConnections+0xe>
 8001822:	bf00      	nop
 8001824:	200099d0 	.word	0x200099d0
 8001828:	200099cc 	.word	0x200099cc

0800182c <FRTOS_Init_SWTimers>:
{
 800182c:	b500      	push	{lr}
 800182e:	b083      	sub	sp, #12
	h_TimMotorTimeout = xTimerCreate("TIM_MotorTimeout",
 8001830:	4b13      	ldr	r3, [pc, #76]	; (8001880 <FRTOS_Init_SWTimers+0x54>)
 8001832:	9300      	str	r3, [sp, #0]
 8001834:	2300      	movs	r3, #0
 8001836:	461a      	mov	r2, r3
 8001838:	4812      	ldr	r0, [pc, #72]	; (8001884 <FRTOS_Init_SWTimers+0x58>)
 800183a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800183e:	f007 fed7 	bl	80095f0 <xTimerCreate>
 8001842:	4b11      	ldr	r3, [pc, #68]	; (8001888 <FRTOS_Init_SWTimers+0x5c>)
 8001844:	6018      	str	r0, [r3, #0]
	assert_param(h_TimMotorTimeout != NULL);
 8001846:	b170      	cbz	r0, 8001866 <FRTOS_Init_SWTimers+0x3a>
	h_TimUpdateLED = xTimerCreate("TIM_UpdateOLEDScreen",
 8001848:	4b10      	ldr	r3, [pc, #64]	; (800188c <FRTOS_Init_SWTimers+0x60>)
 800184a:	9300      	str	r3, [sp, #0]
 800184c:	4810      	ldr	r0, [pc, #64]	; (8001890 <FRTOS_Init_SWTimers+0x64>)
 800184e:	2300      	movs	r3, #0
 8001850:	2201      	movs	r2, #1
 8001852:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001856:	f007 fecb 	bl	80095f0 <xTimerCreate>
 800185a:	4b0e      	ldr	r3, [pc, #56]	; (8001894 <FRTOS_Init_SWTimers+0x68>)
 800185c:	6018      	str	r0, [r3, #0]
	assert_param(h_TimUpdateLED != NULL);
 800185e:	b138      	cbz	r0, 8001870 <FRTOS_Init_SWTimers+0x44>
}
 8001860:	b003      	add	sp, #12
 8001862:	f85d fb04 	ldr.w	pc, [sp], #4
	assert_param(h_TimMotorTimeout != NULL);
 8001866:	480c      	ldr	r0, [pc, #48]	; (8001898 <FRTOS_Init_SWTimers+0x6c>)
 8001868:	2183      	movs	r1, #131	; 0x83
 800186a:	f000 fb37 	bl	8001edc <assert_failed>
 800186e:	e7eb      	b.n	8001848 <FRTOS_Init_SWTimers+0x1c>
	assert_param(h_TimUpdateLED != NULL);
 8001870:	4809      	ldr	r0, [pc, #36]	; (8001898 <FRTOS_Init_SWTimers+0x6c>)
 8001872:	218d      	movs	r1, #141	; 0x8d
}
 8001874:	b003      	add	sp, #12
 8001876:	f85d eb04 	ldr.w	lr, [sp], #4
	assert_param(h_TimUpdateLED != NULL);
 800187a:	f000 bb2f 	b.w	8001edc <assert_failed>
 800187e:	bf00      	nop
 8001880:	08001635 	.word	0x08001635
 8001884:	0800ae54 	.word	0x0800ae54
 8001888:	200099e8 	.word	0x200099e8
 800188c:	08001631 	.word	0x08001631
 8001890:	0800ae88 	.word	0x0800ae88
 8001894:	200099c8 	.word	0x200099c8
 8001898:	0800ae68 	.word	0x0800ae68

0800189c <FRTOS_Init_Tasks>:
{
 800189c:	b500      	push	{lr}
 800189e:	b083      	sub	sp, #12
	TaskCreationStatus = xTaskCreate( Task_ManageBLEConnections,
 80018a0:	4b2d      	ldr	r3, [pc, #180]	; (8001958 <FRTOS_Init_Tasks+0xbc>)
 80018a2:	9301      	str	r3, [sp, #4]
 80018a4:	232e      	movs	r3, #46	; 0x2e
 80018a6:	9300      	str	r3, [sp, #0]
 80018a8:	492c      	ldr	r1, [pc, #176]	; (800195c <FRTOS_Init_Tasks+0xc0>)
 80018aa:	482d      	ldr	r0, [pc, #180]	; (8001960 <FRTOS_Init_Tasks+0xc4>)
 80018ac:	2300      	movs	r3, #0
 80018ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018b2:	f006 fefb 	bl	80086ac <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 80018b6:	2801      	cmp	r0, #1
 80018b8:	d003      	beq.n	80018c2 <FRTOS_Init_Tasks+0x26>
 80018ba:	482a      	ldr	r0, [pc, #168]	; (8001964 <FRTOS_Init_Tasks+0xc8>)
 80018bc:	21aa      	movs	r1, #170	; 0xaa
 80018be:	f000 fb0d 	bl	8001edc <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_ParseBLEMessage,
 80018c2:	4b29      	ldr	r3, [pc, #164]	; (8001968 <FRTOS_Init_Tasks+0xcc>)
 80018c4:	9301      	str	r3, [sp, #4]
 80018c6:	232a      	movs	r3, #42	; 0x2a
 80018c8:	9300      	str	r3, [sp, #0]
 80018ca:	4928      	ldr	r1, [pc, #160]	; (800196c <FRTOS_Init_Tasks+0xd0>)
 80018cc:	4828      	ldr	r0, [pc, #160]	; (8001970 <FRTOS_Init_Tasks+0xd4>)
 80018ce:	2300      	movs	r3, #0
 80018d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018d4:	f006 feea 	bl	80086ac <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 80018d8:	2801      	cmp	r0, #1
 80018da:	d003      	beq.n	80018e4 <FRTOS_Init_Tasks+0x48>
 80018dc:	4821      	ldr	r0, [pc, #132]	; (8001964 <FRTOS_Init_Tasks+0xc8>)
 80018de:	21b5      	movs	r1, #181	; 0xb5
 80018e0:	f000 fafc 	bl	8001edc <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_ProcessPushButtonIRQ,
 80018e4:	4b23      	ldr	r3, [pc, #140]	; (8001974 <FRTOS_Init_Tasks+0xd8>)
 80018e6:	9301      	str	r3, [sp, #4]
 80018e8:	2329      	movs	r3, #41	; 0x29
 80018ea:	9300      	str	r3, [sp, #0]
 80018ec:	4922      	ldr	r1, [pc, #136]	; (8001978 <FRTOS_Init_Tasks+0xdc>)
 80018ee:	4823      	ldr	r0, [pc, #140]	; (800197c <FRTOS_Init_Tasks+0xe0>)
 80018f0:	2300      	movs	r3, #0
 80018f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018f6:	f006 fed9 	bl	80086ac <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 80018fa:	2801      	cmp	r0, #1
 80018fc:	d003      	beq.n	8001906 <FRTOS_Init_Tasks+0x6a>
 80018fe:	4819      	ldr	r0, [pc, #100]	; (8001964 <FRTOS_Init_Tasks+0xc8>)
 8001900:	21c0      	movs	r1, #192	; 0xc0
 8001902:	f000 faeb 	bl	8001edc <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_BlinkLEDIndicator,
 8001906:	4b1e      	ldr	r3, [pc, #120]	; (8001980 <FRTOS_Init_Tasks+0xe4>)
 8001908:	9301      	str	r3, [sp, #4]
 800190a:	231e      	movs	r3, #30
 800190c:	9300      	str	r3, [sp, #0]
 800190e:	491d      	ldr	r1, [pc, #116]	; (8001984 <FRTOS_Init_Tasks+0xe8>)
 8001910:	481d      	ldr	r0, [pc, #116]	; (8001988 <FRTOS_Init_Tasks+0xec>)
 8001912:	2300      	movs	r3, #0
 8001914:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001918:	f006 fec8 	bl	80086ac <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 800191c:	2801      	cmp	r0, #1
 800191e:	d003      	beq.n	8001928 <FRTOS_Init_Tasks+0x8c>
 8001920:	4810      	ldr	r0, [pc, #64]	; (8001964 <FRTOS_Init_Tasks+0xc8>)
 8001922:	21cb      	movs	r1, #203	; 0xcb
 8001924:	f000 fada 	bl	8001edc <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_ManageBLEEvents,
 8001928:	4b18      	ldr	r3, [pc, #96]	; (800198c <FRTOS_Init_Tasks+0xf0>)
 800192a:	9301      	str	r3, [sp, #4]
 800192c:	2319      	movs	r3, #25
 800192e:	9300      	str	r3, [sp, #0]
 8001930:	4917      	ldr	r1, [pc, #92]	; (8001990 <FRTOS_Init_Tasks+0xf4>)
 8001932:	4818      	ldr	r0, [pc, #96]	; (8001994 <FRTOS_Init_Tasks+0xf8>)
 8001934:	2300      	movs	r3, #0
 8001936:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800193a:	f006 feb7 	bl	80086ac <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 800193e:	2801      	cmp	r0, #1
 8001940:	d102      	bne.n	8001948 <FRTOS_Init_Tasks+0xac>
}
 8001942:	b003      	add	sp, #12
 8001944:	f85d fb04 	ldr.w	pc, [sp], #4
	assert_param(TaskCreationStatus == pdPASS);
 8001948:	4806      	ldr	r0, [pc, #24]	; (8001964 <FRTOS_Init_Tasks+0xc8>)
 800194a:	21d6      	movs	r1, #214	; 0xd6
}
 800194c:	b003      	add	sp, #12
 800194e:	f85d eb04 	ldr.w	lr, [sp], #4
	assert_param(TaskCreationStatus == pdPASS);
 8001952:	f000 bac3 	b.w	8001edc <assert_failed>
 8001956:	bf00      	nop
 8001958:	200099e4 	.word	0x200099e4
 800195c:	0800aea0 	.word	0x0800aea0
 8001960:	080017e5 	.word	0x080017e5
 8001964:	0800ae68 	.word	0x0800ae68
 8001968:	200099cc 	.word	0x200099cc
 800196c:	0800aeb8 	.word	0x0800aeb8
 8001970:	080016d1 	.word	0x080016d1
 8001974:	200099d4 	.word	0x200099d4
 8001978:	0800aecc 	.word	0x0800aecc
 800197c:	08001699 	.word	0x08001699
 8001980:	200001c8 	.word	0x200001c8
 8001984:	0800aed8 	.word	0x0800aed8
 8001988:	08001665 	.word	0x08001665
 800198c:	200001c4 	.word	0x200001c4
 8001990:	0800aee8 	.word	0x0800aee8
 8001994:	0800163d 	.word	0x0800163d

08001998 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8001998:	b530      	push	{r4, r5, lr}
 800199a:	b083      	sub	sp, #12
 800199c:	460d      	mov	r5, r1
  int32_t ret = BSP_ERROR_NONE;

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 800199e:	f44f 5480 	mov.w	r4, #4096	; 0x1000
{
 80019a2:	4613      	mov	r3, r2
  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 80019a4:	4601      	mov	r1, r0
 80019a6:	462a      	mov	r2, r5
 80019a8:	9400      	str	r4, [sp, #0]
 80019aa:	4805      	ldr	r0, [pc, #20]	; (80019c0 <BSP_SPI1_SendRecv+0x28>)
 80019ac:	f003 fb6c 	bl	8005088 <HAL_SPI_TransmitReceive>
 80019b0:	2800      	cmp	r0, #0
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
  }
  return ret;
}
 80019b2:	bf14      	ite	ne
 80019b4:	f06f 0005 	mvnne.w	r0, #5
 80019b8:	2000      	moveq	r0, #0
 80019ba:	b003      	add	sp, #12
 80019bc:	bd30      	pop	{r4, r5, pc}
 80019be:	bf00      	nop
 80019c0:	200099f0 	.word	0x200099f0

080019c4 <BSP_GetTick>:
/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
  return HAL_GetTick();
 80019c4:	f000 be78 	b.w	80026b8 <HAL_GetTick>

080019c8 <MX_SPI1_Init>:
/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
  HAL_StatusTypeDef ret = HAL_OK;
  hspi->Instance = SPI1;
 80019c8:	4a0d      	ldr	r2, [pc, #52]	; (8001a00 <MX_SPI1_Init+0x38>)
{
 80019ca:	b538      	push	{r3, r4, r5, lr}
  hspi->Init.Mode = SPI_MODE_MASTER;
 80019cc:	f44f 7182 	mov.w	r1, #260	; 0x104
  hspi->Instance = SPI1;
 80019d0:	6002      	str	r2, [r0, #0]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 80019d2:	2201      	movs	r2, #1
  hspi->Init.NSS = SPI_NSS_SOFT;
 80019d4:	f44f 7500 	mov.w	r5, #512	; 0x200
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80019d8:	2430      	movs	r4, #48	; 0x30
  hspi->Init.Mode = SPI_MODE_MASTER;
 80019da:	6041      	str	r1, [r0, #4]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 80019dc:	6142      	str	r2, [r0, #20]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi->Init.CRCPolynomial = 10;
 80019de:	210a      	movs	r1, #10
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 80019e0:	2200      	movs	r2, #0
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80019e2:	e9c0 5406 	strd	r5, r4, [r0, #24]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 80019e6:	e9c0 2202 	strd	r2, r2, [r0, #8]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 80019ea:	e9c0 2208 	strd	r2, r2, [r0, #32]
  hspi->Init.CRCPolynomial = 10;
 80019ee:	62c1      	str	r1, [r0, #44]	; 0x2c
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80019f0:	6102      	str	r2, [r0, #16]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019f2:	6282      	str	r2, [r0, #40]	; 0x28
  if (HAL_SPI_Init(hspi) != HAL_OK)
 80019f4:	f003 fa44 	bl	8004e80 <HAL_SPI_Init>
  {
    ret = HAL_ERROR;
  }

  return ret;
}
 80019f8:	3800      	subs	r0, #0
 80019fa:	bf18      	it	ne
 80019fc:	2001      	movne	r0, #1
 80019fe:	bd38      	pop	{r3, r4, r5, pc}
 8001a00:	40013000 	.word	0x40013000

08001a04 <BSP_SPI1_Init>:
{
 8001a04:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(SPI1InitCounter++ == 0)
 8001a06:	4a2f      	ldr	r2, [pc, #188]	; (8001ac4 <BSP_SPI1_Init+0xc0>)
  hspi1.Instance  = SPI1;
 8001a08:	4c2f      	ldr	r4, [pc, #188]	; (8001ac8 <BSP_SPI1_Init+0xc4>)
  if(SPI1InitCounter++ == 0)
 8001a0a:	6813      	ldr	r3, [r2, #0]
  hspi1.Instance  = SPI1;
 8001a0c:	492f      	ldr	r1, [pc, #188]	; (8001acc <BSP_SPI1_Init+0xc8>)
 8001a0e:	6021      	str	r1, [r4, #0]
  if(SPI1InitCounter++ == 0)
 8001a10:	1c59      	adds	r1, r3, #1
{
 8001a12:	b08b      	sub	sp, #44	; 0x2c
  if(SPI1InitCounter++ == 0)
 8001a14:	6011      	str	r1, [r2, #0]
 8001a16:	b113      	cbz	r3, 8001a1e <BSP_SPI1_Init+0x1a>
  int32_t ret = BSP_ERROR_NONE;
 8001a18:	2000      	movs	r0, #0
}
 8001a1a:	b00b      	add	sp, #44	; 0x2c
 8001a1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8001a1e:	4620      	mov	r0, r4
 8001a20:	f003 fcca 	bl	80053b8 <HAL_SPI_GetState>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2800      	cmp	r0, #0
 8001a28:	d1f6      	bne.n	8001a18 <BSP_SPI1_Init+0x14>
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a2a:	4a29      	ldr	r2, [pc, #164]	; (8001ad0 <BSP_SPI1_Init+0xcc>)
 8001a2c:	9001      	str	r0, [sp, #4]
 8001a2e:	6c51      	ldr	r1, [r2, #68]	; 0x44
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001a30:	4828      	ldr	r0, [pc, #160]	; (8001ad4 <BSP_SPI1_Init+0xd0>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a32:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8001a36:	6451      	str	r1, [r2, #68]	; 0x44
 8001a38:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001a3a:	f401 5180 	and.w	r1, r1, #4096	; 0x1000
 8001a3e:	9101      	str	r1, [sp, #4]
 8001a40:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a42:	9302      	str	r3, [sp, #8]
 8001a44:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001a46:	f041 0101 	orr.w	r1, r1, #1
 8001a4a:	6311      	str	r1, [r2, #48]	; 0x30
 8001a4c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001a4e:	f001 0101 	and.w	r1, r1, #1
 8001a52:	9102      	str	r1, [sp, #8]
 8001a54:	9902      	ldr	r1, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a56:	9303      	str	r3, [sp, #12]
 8001a58:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001a5a:	f043 0302 	orr.w	r3, r3, #2
 8001a5e:	6313      	str	r3, [r2, #48]	; 0x30
 8001a60:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001a68:	2240      	movs	r2, #64	; 0x40
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	2600      	movs	r6, #0
 8001a6e:	2703      	movs	r7, #3
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8001a70:	2505      	movs	r5, #5
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001a72:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001a74:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a78:	f8dd c00c 	ldr.w	ip, [sp, #12]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8001a7c:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001a7e:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001a82:	f001 fbb5 	bl	80031f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8001a86:	2280      	movs	r2, #128	; 0x80
 8001a88:	2302      	movs	r3, #2
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001a8a:	4812      	ldr	r0, [pc, #72]	; (8001ad4 <BSP_SPI1_Init+0xd0>)
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8001a8c:	9508      	str	r5, [sp, #32]
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001a8e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8001a90:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001a94:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001a98:	f001 fbaa 	bl	80031f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001a9c:	480e      	ldr	r0, [pc, #56]	; (8001ad8 <BSP_SPI1_Init+0xd4>)
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8001a9e:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8001aa0:	2208      	movs	r2, #8
 8001aa2:	2302      	movs	r3, #2
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001aa4:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8001aa6:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8001aaa:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001aae:	f001 fb9f 	bl	80031f0 <HAL_GPIO_Init>
			if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8001ab2:	4620      	mov	r0, r4
 8001ab4:	f7ff ff88 	bl	80019c8 <MX_SPI1_Init>
 8001ab8:	2800      	cmp	r0, #0
 8001aba:	d0ad      	beq.n	8001a18 <BSP_SPI1_Init+0x14>
				ret = BSP_ERROR_BUS_FAILURE;
 8001abc:	f06f 0007 	mvn.w	r0, #7
  return ret;
 8001ac0:	e7ab      	b.n	8001a1a <BSP_SPI1_Init+0x16>
 8001ac2:	bf00      	nop
 8001ac4:	200001cc 	.word	0x200001cc
 8001ac8:	200099f0 	.word	0x200099f0
 8001acc:	40013000 	.word	0x40013000
 8001ad0:	40023800 	.word	0x40023800
 8001ad4:	40020000 	.word	0x40020000
 8001ad8:	40020400 	.word	0x40020400

08001adc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001adc:	b500      	push	{lr}
 8001ade:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001ae0:	4b0a      	ldr	r3, [pc, #40]	; (8001b0c <MX_DMA_Init+0x30>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	9201      	str	r2, [sp, #4]
 8001ae6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ae8:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 8001aec:	6319      	str	r1, [r3, #48]	; 0x30
 8001aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001af4:	9301      	str	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001af6:	2105      	movs	r1, #5
 8001af8:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001afa:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001afc:	f001 f858 	bl	8002bb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001b00:	2038      	movs	r0, #56	; 0x38

}
 8001b02:	b003      	add	sp, #12
 8001b04:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001b08:	f001 b89c 	b.w	8002c44 <HAL_NVIC_EnableIRQ>
 8001b0c:	40023800 	.word	0x40023800

08001b10 <configureTimerForRunTimeStats>:
/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{

}
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop

08001b14 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
return 0;
}
 8001b14:	2000      	movs	r0, #0
 8001b16:	4770      	bx	lr

08001b18 <vApplicationIdleHook>:
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop

08001b1c <vApplicationMallocFailedHook>:
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop

08001b20 <MX_FREERTOS_Init>:

  /* USER CODE BEGIN RTOS_EVENTS */

  /* USER CODE END RTOS_EVENTS */

}
 8001b20:	4770      	bx	lr
 8001b22:	bf00      	nop

08001b24 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001b24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b28:	2400      	movs	r4, #0
{
 8001b2a:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b2c:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001b30:	e9cd 4408 	strd	r4, r4, [sp, #32]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b34:	4b64      	ldr	r3, [pc, #400]	; (8001cc8 <MX_GPIO_Init+0x1a4>)
 8001b36:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b38:	940a      	str	r4, [sp, #40]	; 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin, GPIO_PIN_RESET);
 8001b3c:	4e63      	ldr	r6, [pc, #396]	; (8001ccc <MX_GPIO_Init+0x1a8>)
  HAL_GPIO_WritePin(GPIOB, DIR_LATCH_Pin|DIR_SER_Pin, GPIO_PIN_RESET);
 8001b3e:	4d64      	ldr	r5, [pc, #400]	; (8001cd0 <MX_GPIO_Init+0x1ac>)
  HAL_GPIO_WritePin(GPIOB, DIR_EN_Pin, GPIO_PIN_SET);
  HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 8001b40:	4f64      	ldr	r7, [pc, #400]	; (8001cd4 <MX_GPIO_Init+0x1b0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b42:	f042 0204 	orr.w	r2, r2, #4
 8001b46:	631a      	str	r2, [r3, #48]	; 0x30
 8001b48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b4a:	f002 0204 	and.w	r2, r2, #4
 8001b4e:	9201      	str	r2, [sp, #4]
 8001b50:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b52:	9402      	str	r4, [sp, #8]
 8001b54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b56:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001b5a:	631a      	str	r2, [r3, #48]	; 0x30
 8001b5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b5e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001b62:	9202      	str	r2, [sp, #8]
 8001b64:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b66:	9403      	str	r4, [sp, #12]
 8001b68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b6a:	f042 0201 	orr.w	r2, r2, #1
 8001b6e:	631a      	str	r2, [r3, #48]	; 0x30
 8001b70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b72:	f002 0201 	and.w	r2, r2, #1
 8001b76:	9203      	str	r2, [sp, #12]
 8001b78:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b7a:	9404      	str	r4, [sp, #16]
 8001b7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b7e:	f042 0202 	orr.w	r2, r2, #2
 8001b82:	631a      	str	r2, [r3, #48]	; 0x30
 8001b84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b86:	f002 0202 	and.w	r2, r2, #2
 8001b8a:	9204      	str	r2, [sp, #16]
 8001b8c:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b8e:	9405      	str	r4, [sp, #20]
 8001b90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b92:	f042 0208 	orr.w	r2, r2, #8
 8001b96:	631a      	str	r2, [r3, #48]	; 0x30
 8001b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9a:	f003 0308 	and.w	r3, r3, #8
 8001b9e:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin, GPIO_PIN_RESET);
 8001ba0:	4622      	mov	r2, r4
 8001ba2:	4630      	mov	r0, r6
 8001ba4:	f44f 7191 	mov.w	r1, #290	; 0x122
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ba8:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin, GPIO_PIN_RESET);
 8001baa:	f001 fd39 	bl	8003620 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DIR_LATCH_Pin|DIR_SER_Pin, GPIO_PIN_RESET);
 8001bae:	4622      	mov	r2, r4
 8001bb0:	4628      	mov	r0, r5
 8001bb2:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8001bb6:	f001 fd33 	bl	8003620 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DIR_EN_Pin, GPIO_PIN_SET);
 8001bba:	4628      	mov	r0, r5
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	2120      	movs	r1, #32
 8001bc0:	f001 fd2e 	bl	8003620 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 8001bc4:	4622      	mov	r2, r4
 8001bc6:	4638      	mov	r0, r7
 8001bc8:	2101      	movs	r1, #1
 8001bca:	f001 fd29 	bl	8003620 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NUCLEO_PB_Pin;
 8001bce:	4b42      	ldr	r3, [pc, #264]	; (8001cd8 <MX_GPIO_Init+0x1b4>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd0:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(NUCLEO_PB_GPIO_Port, &GPIO_InitStruct);
 8001bd2:	a906      	add	r1, sp, #24
 8001bd4:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = NUCLEO_PB_Pin;
 8001bd6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bda:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(NUCLEO_PB_GPIO_Port, &GPIO_InitStruct);
 8001bde:	f001 fb07 	bl	80031f0 <HAL_GPIO_Init>
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001be2:	a906      	add	r1, sp, #24
 8001be4:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15/*|GPIO_PIN_0*/|GPIO_PIN_1
 8001be6:	f64d 727e 	movw	r2, #57214	; 0xdf7e
 8001bea:	2303      	movs	r3, #3
 8001bec:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bf2:	f001 fafd 	bl	80031f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001bf6:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001bf8:	2203      	movs	r2, #3
 8001bfa:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001bfc:	4837      	ldr	r0, [pc, #220]	; (8001cdc <MX_GPIO_Init+0x1b8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfe:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c00:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001c04:	f001 faf4 	bl	80031f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_Pin;
 8001c08:	4b33      	ldr	r3, [pc, #204]	; (8001cd8 <MX_GPIO_Init+0x1b4>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_GPIO_Port, &GPIO_InitStruct);
 8001c0c:	a906      	add	r1, sp, #24
 8001c0e:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_Pin;
 8001c10:	2201      	movs	r2, #1
 8001c12:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_GPIO_Port, &GPIO_InitStruct);
 8001c16:	f001 faeb 	bl	80031f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLE Pins and Nucleo LED Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin;
 8001c1a:	f44f 7291 	mov.w	r2, #290	; 0x122
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c24:	a906      	add	r1, sp, #24
 8001c26:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin;
 8001c28:	2200      	movs	r2, #0
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	e9cd 2308 	strd	r2, r3, [sp, #32]

  /* Configure GPIO pins : Shift Register Pins */
  GPIO_InitStruct.Pin = DIR_LATCH_Pin|DIR_SER_Pin|DIR_EN_Pin;
 8001c30:	f04f 0800 	mov.w	r8, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c34:	f001 fadc 	bl	80031f0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DIR_LATCH_Pin|DIR_SER_Pin|DIR_EN_Pin;
 8001c38:	f04f 0903 	mov.w	r9, #3
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c3c:	a906      	add	r1, sp, #24
 8001c3e:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = DIR_LATCH_Pin|DIR_SER_Pin|DIR_EN_Pin;
 8001c40:	f44f 628c 	mov.w	r2, #1120	; 0x460
 8001c44:	2301      	movs	r3, #1
 8001c46:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001c4a:	e9cd 8908 	strd	r8, r9, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c4e:	f001 facf 	bl	80031f0 <HAL_GPIO_Init>
  /* Configure GPIO pins : Shift Register Pins */
  GPIO_InitStruct.Pin = DIR_CLK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(DIR_CLK_GPIO_Port, &GPIO_InitStruct);
 8001c52:	4638      	mov	r0, r7
 8001c54:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = DIR_CLK_Pin;
 8001c56:	2201      	movs	r2, #1
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001c5e:	e9cd 8908 	strd	r8, r9, [sp, #32]
  HAL_GPIO_Init(DIR_CLK_GPIO_Port, &GPIO_InitStruct);
 8001c62:	f001 fac5 	bl	80031f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c66:	4630      	mov	r0, r6
 8001c68:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 8001c6a:	f649 0218 	movw	r2, #38936	; 0x9818
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c74:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c76:	f001 fabb 	bl	80031f0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c7a:	4628      	mov	r0, r5
 8001c7c:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8001c7e:	f24f 0287 	movw	r2, #61575	; 0xf087
 8001c82:	2303      	movs	r3, #3
 8001c84:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c88:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c8a:	f001 fab1 	bl	80031f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c8e:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c90:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c92:	2204      	movs	r2, #4
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c94:	4812      	ldr	r0, [pc, #72]	; (8001ce0 <MX_GPIO_Init+0x1bc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c96:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c98:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c9c:	f001 faa8 	bl	80031f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 1);
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	2105      	movs	r1, #5
 8001ca4:	2006      	movs	r0, #6
 8001ca6:	f000 ff83 	bl	8002bb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001caa:	2006      	movs	r0, #6
 8001cac:	f000 ffca 	bl	8002c44 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 2);
 8001cb0:	2202      	movs	r2, #2
 8001cb2:	2106      	movs	r1, #6
 8001cb4:	2028      	movs	r0, #40	; 0x28
 8001cb6:	f000 ff7b 	bl	8002bb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001cba:	2028      	movs	r0, #40	; 0x28
 8001cbc:	f000 ffc2 	bl	8002c44 <HAL_NVIC_EnableIRQ>

}
 8001cc0:	b00d      	add	sp, #52	; 0x34
 8001cc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40023800 	.word	0x40023800
 8001ccc:	40020000 	.word	0x40020000
 8001cd0:	40020400 	.word	0x40020400
 8001cd4:	40020800 	.word	0x40020800
 8001cd8:	10110000 	.word	0x10110000
 8001cdc:	40021c00 	.word	0x40021c00
 8001ce0:	40020c00 	.word	0x40020c00

08001ce4 <MX_I2C1_Init>:
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ce4:	480b      	ldr	r0, [pc, #44]	; (8001d14 <MX_I2C1_Init+0x30>)
  hi2c1.Init.ClockSpeed = 100000;
 8001ce6:	490c      	ldr	r1, [pc, #48]	; (8001d18 <MX_I2C1_Init+0x34>)
{
 8001ce8:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 8001cea:	4b0c      	ldr	r3, [pc, #48]	; (8001d1c <MX_I2C1_Init+0x38>)
 8001cec:	6003      	str	r3, [r0, #0]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001cf2:	2300      	movs	r3, #0
  hi2c1.Init.OwnAddress1 = 0;
 8001cf4:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
 8001cf8:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cfc:	e9c0 3307 	strd	r3, r3, [r0, #28]
  hi2c1.Init.ClockSpeed = 100000;
 8001d00:	6041      	str	r1, [r0, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d02:	6102      	str	r2, [r0, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d04:	f001 fcc8 	bl	8003698 <HAL_I2C_Init>
 8001d08:	b900      	cbnz	r0, 8001d0c <MX_I2C1_Init+0x28>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d0a:	bd08      	pop	{r3, pc}
 8001d0c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001d10:	f000 b8e2 	b.w	8001ed8 <Error_Handler>
 8001d14:	20009a48 	.word	0x20009a48
 8001d18:	000186a0 	.word	0x000186a0
 8001d1c:	40005400 	.word	0x40005400

08001d20 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001d20:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(i2cHandle->Instance==I2C1)
 8001d22:	6802      	ldr	r2, [r0, #0]
 8001d24:	4b1c      	ldr	r3, [pc, #112]	; (8001d98 <HAL_I2C_MspInit+0x78>)
{
 8001d26:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d28:	2400      	movs	r4, #0
  if(i2cHandle->Instance==I2C1)
 8001d2a:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d2c:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001d30:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001d34:	9406      	str	r4, [sp, #24]
  if(i2cHandle->Instance==I2C1)
 8001d36:	d001      	beq.n	8001d3c <HAL_I2C_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001d38:	b008      	add	sp, #32
 8001d3a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d3c:	4d17      	ldr	r5, [pc, #92]	; (8001d9c <HAL_I2C_MspInit+0x7c>)
 8001d3e:	9400      	str	r4, [sp, #0]
 8001d40:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d42:	4817      	ldr	r0, [pc, #92]	; (8001da0 <HAL_I2C_MspInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d44:	f043 0302 	orr.w	r3, r3, #2
 8001d48:	632b      	str	r3, [r5, #48]	; 0x30
 8001d4a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001d4c:	f003 0302 	and.w	r3, r3, #2
 8001d50:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d52:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001d56:	2312      	movs	r3, #18
 8001d58:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d64:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d66:	2304      	movs	r3, #4
 8001d68:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d6a:	9e00      	ldr	r6, [sp, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d6c:	f001 fa40 	bl	80031f0 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d70:	9401      	str	r4, [sp, #4]
 8001d72:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8001d74:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d78:	642b      	str	r3, [r5, #64]	; 0x40
 8001d7a:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8001d7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d80:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 6, 1);
 8001d82:	2201      	movs	r2, #1
 8001d84:	2106      	movs	r1, #6
 8001d86:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d88:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 6, 1);
 8001d8a:	f000 ff11 	bl	8002bb0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001d8e:	201f      	movs	r0, #31
 8001d90:	f000 ff58 	bl	8002c44 <HAL_NVIC_EnableIRQ>
}
 8001d94:	b008      	add	sp, #32
 8001d96:	bd70      	pop	{r4, r5, r6, pc}
 8001d98:	40005400 	.word	0x40005400
 8001d9c:	40023800 	.word	0x40023800
 8001da0:	40020400 	.word	0x40020400

08001da4 <_write>:
  * @retval length of string/characters
  */
int _write(int file, char *ptr, int len)
{
	/* Implement your write code here, this is used by puts and printf for example */
	for(uint16_t i=0 ; i<len ; i++)
 8001da4:	1e10      	subs	r0, r2, #0
 8001da6:	dd1c      	ble.n	8001de2 <_write+0x3e>
{
 8001da8:	b430      	push	{r4, r5}
	for(uint16_t i=0 ; i<len ; i++)
 8001daa:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001dac:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 8001db0:	f8d4 5e80 	ldr.w	r5, [r4, #3712]	; 0xe80
 8001db4:	07ed      	lsls	r5, r5, #31
		ITM_SendChar((*ptr++));
 8001db6:	f101 0101 	add.w	r1, r1, #1
 8001dba:	d50c      	bpl.n	8001dd6 <_write+0x32>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001dbc:	f8d4 2e00 	ldr.w	r2, [r4, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001dc0:	07d2      	lsls	r2, r2, #31
 8001dc2:	d508      	bpl.n	8001dd6 <_write+0x32>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001dc4:	6825      	ldr	r5, [r4, #0]
 8001dc6:	f811 2c01 	ldrb.w	r2, [r1, #-1]
 8001dca:	b91d      	cbnz	r5, 8001dd4 <_write+0x30>
    {
      __NOP();
 8001dcc:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001dce:	6825      	ldr	r5, [r4, #0]
 8001dd0:	2d00      	cmp	r5, #0
 8001dd2:	d0fb      	beq.n	8001dcc <_write+0x28>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001dd4:	7022      	strb	r2, [r4, #0]
	for(uint16_t i=0 ; i<len ; i++)
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	4283      	cmp	r3, r0
 8001ddc:	dbe8      	blt.n	8001db0 <_write+0xc>

	return len;
}
 8001dde:	bc30      	pop	{r4, r5}
 8001de0:	4770      	bx	lr
 8001de2:	4770      	bx	lr

08001de4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001de4:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001de6:	2300      	movs	r3, #0
{
 8001de8:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dea:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
 8001dee:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001df2:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001df6:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dfa:	4922      	ldr	r1, [pc, #136]	; (8001e84 <SystemClock_Config+0xa0>)
 8001dfc:	9300      	str	r3, [sp, #0]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dfe:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e00:	9302      	str	r3, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e02:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e04:	4a20      	ldr	r2, [pc, #128]	; (8001e88 <SystemClock_Config+0xa4>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e06:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8001e0a:	6408      	str	r0, [r1, #64]	; 0x40
 8001e0c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001e0e:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8001e12:	9100      	str	r1, [sp, #0]
 8001e14:	9900      	ldr	r1, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e16:	9301      	str	r3, [sp, #4]
 8001e18:	6813      	ldr	r3, [r2, #0]
 8001e1a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e1e:	6013      	str	r3, [r2, #0]
 8001e20:	6813      	ldr	r3, [r2, #0]
 8001e22:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001e26:	9301      	str	r3, [sp, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e28:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e2a:	2401      	movs	r4, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e2c:	9a01      	ldr	r2, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e2e:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e30:	2202      	movs	r2, #2
 8001e32:	2300      	movs	r3, #0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e34:	2110      	movs	r1, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e36:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e3a:	e9cd 410b 	strd	r4, r1, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e3e:	25c8      	movs	r5, #200	; 0xc8
 8001e40:	2410      	movs	r4, #16
 8001e42:	2202      	movs	r2, #2
 8001e44:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 16;
  RCC_OscInitStruct.PLL.PLLN = 200;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e46:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e48:	e9cd 4510 	strd	r4, r5, [sp, #64]	; 0x40
 8001e4c:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e50:	f002 fbca 	bl	80045e8 <HAL_RCC_OscConfig>
 8001e54:	b108      	cbz	r0, 8001e5a <SystemClock_Config+0x76>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e56:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e58:	e7fe      	b.n	8001e58 <SystemClock_Config+0x74>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8001e5a:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e5c:	240f      	movs	r4, #15
 8001e5e:	2502      	movs	r5, #2
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e60:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e62:	2200      	movs	r2, #0
 8001e64:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e68:	a802      	add	r0, sp, #8
 8001e6a:	2103      	movs	r1, #3
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e6c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001e70:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e74:	f002 fe6e 	bl	8004b54 <HAL_RCC_ClockConfig>
 8001e78:	b108      	cbz	r0, 8001e7e <SystemClock_Config+0x9a>
 8001e7a:	b672      	cpsid	i
  while (1)
 8001e7c:	e7fe      	b.n	8001e7c <SystemClock_Config+0x98>
}
 8001e7e:	b015      	add	sp, #84	; 0x54
 8001e80:	bd30      	pop	{r4, r5, pc}
 8001e82:	bf00      	nop
 8001e84:	40023800 	.word	0x40023800
 8001e88:	40007000 	.word	0x40007000

08001e8c <main>:
{
 8001e8c:	b508      	push	{r3, lr}
  HAL_Init();
 8001e8e:	f000 fbed 	bl	800266c <HAL_Init>
  SystemClock_Config();
 8001e92:	f7ff ffa7 	bl	8001de4 <SystemClock_Config>
  MX_GPIO_Init();
 8001e96:	f7ff fe45 	bl	8001b24 <MX_GPIO_Init>
  MX_DMA_Init();
 8001e9a:	f7ff fe1f 	bl	8001adc <MX_DMA_Init>
  MX_ADC1_Init();
 8001e9e:	f7fe ff1f 	bl	8000ce0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001ea2:	f7ff ff1f 	bl	8001ce4 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001ea6:	f000 fac7 	bl	8002438 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001eaa:	f000 fb4f 	bl	800254c <MX_TIM3_Init>
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001eae:	f005 fbff 	bl	80076b0 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001eb2:	f7ff fe35 	bl	8001b20 <MX_FREERTOS_Init>
  FRTOS_Init_SWTimers();
 8001eb6:	f7ff fcb9 	bl	800182c <FRTOS_Init_SWTimers>
  FRTOS_Init_Tasks();
 8001eba:	f7ff fcef 	bl	800189c <FRTOS_Init_Tasks>
  osKernelStart();
 8001ebe:	f005 fc09 	bl	80076d4 <osKernelStart>
	  HAL_GPIO_TogglePin(NUCLEO_LED_GPIO_Port, NUCLEO_LED_Pin);
 8001ec2:	4c04      	ldr	r4, [pc, #16]	; (8001ed4 <main+0x48>)
 8001ec4:	4620      	mov	r0, r4
 8001ec6:	2120      	movs	r1, #32
 8001ec8:	f001 fbc4 	bl	8003654 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 8001ecc:	2064      	movs	r0, #100	; 0x64
 8001ece:	f000 fbf9 	bl	80026c4 <HAL_Delay>
  while (1)
 8001ed2:	e7f7      	b.n	8001ec4 <main+0x38>
 8001ed4:	40020000 	.word	0x40020000

08001ed8 <Error_Handler>:
 8001ed8:	b672      	cpsid	i
  while (1)
 8001eda:	e7fe      	b.n	8001eda <Error_Handler+0x2>

08001edc <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001edc:	460a      	mov	r2, r1
 8001ede:	b508      	push	{r3, lr}
	printf("Wrong parameters value: file %s on line %d\r\n", file, line);
 8001ee0:	4601      	mov	r1, r0
 8001ee2:	4802      	ldr	r0, [pc, #8]	; (8001eec <assert_failed+0x10>)
 8001ee4:	f007 ff46 	bl	8009d74 <iprintf>
	for(;;);
 8001ee8:	e7fe      	b.n	8001ee8 <assert_failed+0xc>
 8001eea:	bf00      	nop
 8001eec:	0800aefc 	.word	0x0800aefc

08001ef0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ef0:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ef2:	4b0e      	ldr	r3, [pc, #56]	; (8001f2c <HAL_MspInit+0x3c>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	9200      	str	r2, [sp, #0]
 8001ef8:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001efa:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8001efe:	6459      	str	r1, [r3, #68]	; 0x44
 8001f00:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001f02:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8001f06:	9100      	str	r1, [sp, #0]
 8001f08:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f0a:	9201      	str	r2, [sp, #4]
 8001f0c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001f0e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001f12:	6419      	str	r1, [r3, #64]	; 0x40
 8001f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f1a:	9301      	str	r3, [sp, #4]
 8001f1c:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f1e:	210f      	movs	r1, #15
 8001f20:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f24:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f26:	f000 be43 	b.w	8002bb0 <HAL_NVIC_SetPriority>
 8001f2a:	bf00      	nop
 8001f2c:	40023800 	.word	0x40023800

08001f30 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f30:	b530      	push	{r4, r5, lr}
 8001f32:	4601      	mov	r1, r0
 8001f34:	b089      	sub	sp, #36	; 0x24
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8001f36:	2200      	movs	r2, #0
 8001f38:	201c      	movs	r0, #28
 8001f3a:	f000 fe39 	bl	8002bb0 <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f3e:	201c      	movs	r0, #28
 8001f40:	f000 fe80 	bl	8002c44 <HAL_NVIC_EnableIRQ>
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001f44:	2500      	movs	r5, #0
 8001f46:	4b16      	ldr	r3, [pc, #88]	; (8001fa0 <HAL_InitTick+0x70>)
 8001f48:	9502      	str	r5, [sp, #8]
 8001f4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001f4c:	4c15      	ldr	r4, [pc, #84]	; (8001fa4 <HAL_InitTick+0x74>)
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001f4e:	f042 0201 	orr.w	r2, r2, #1
 8001f52:	641a      	str	r2, [r3, #64]	; 0x40
 8001f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f56:	f003 0301 	and.w	r3, r3, #1
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f5a:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001f5c:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f5e:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001f60:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f62:	f002 ff09 	bl	8004d78 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001f66:	f002 fef7 	bl	8004d58 <HAL_RCC_GetPCLK1Freq>
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f6a:	4a0f      	ldr	r2, [pc, #60]	; (8001fa8 <HAL_InitTick+0x78>)
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
  htim2.Init.Prescaler = uwPrescalerValue;
  htim2.Init.ClockDivision = 0;
 8001f6c:	6125      	str	r5, [r4, #16]
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001f6e:	0043      	lsls	r3, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f70:	fba2 2303 	umull	r2, r3, r2, r3
 8001f74:	0c9b      	lsrs	r3, r3, #18
 8001f76:	3b01      	subs	r3, #1
  htim2.Instance = TIM2;
 8001f78:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001f7c:	f240 32e7 	movw	r2, #999	; 0x3e7
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8001f80:	4620      	mov	r0, r4
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f82:	e9c4 3501 	strd	r3, r5, [r4, #4]
  htim2.Instance = TIM2;
 8001f86:	6021      	str	r1, [r4, #0]
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001f88:	60e2      	str	r2, [r4, #12]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8001f8a:	f003 fabf 	bl	800550c <HAL_TIM_Base_Init>
 8001f8e:	b110      	cbz	r0, 8001f96 <HAL_InitTick+0x66>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
  }

  /* Return function status */
  return HAL_ERROR;
 8001f90:	2001      	movs	r0, #1
}
 8001f92:	b009      	add	sp, #36	; 0x24
 8001f94:	bd30      	pop	{r4, r5, pc}
    return HAL_TIM_Base_Start_IT(&htim2);
 8001f96:	4620      	mov	r0, r4
 8001f98:	f003 fb8e 	bl	80056b8 <HAL_TIM_Base_Start_IT>
}
 8001f9c:	b009      	add	sp, #36	; 0x24
 8001f9e:	bd30      	pop	{r4, r5, pc}
 8001fa0:	40023800 	.word	0x40023800
 8001fa4:	20009a9c 	.word	0x20009a9c
 8001fa8:	431bde83 	.word	0x431bde83

08001fac <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fac:	e7fe      	b.n	8001fac <NMI_Handler>
 8001fae:	bf00      	nop

08001fb0 <HardFault_Handler>:
 * It extracts the location of stack frame and passes it to the handler written
 * in C as a pointer. We also extract the LR value as second parameter.
 */
void HardFault_Handler(void)
{
	asm(
 8001fb0:	f01e 0f04 	tst.w	lr, #4
 8001fb4:	bf0c      	ite	eq
 8001fb6:	f3ef 8008 	mrseq	r0, MSP
 8001fba:	f3ef 8009 	mrsne	r0, PSP
 8001fbe:	4671      	mov	r1, lr
 8001fc0:	f000 b802 	b.w	8001fc8 <HardFault_Handler_C>
		"MRSEQ  R0, MSP\n\t"
		"MRSNE  R0, PSP\n\t"
		"MOV    R1, LR\n\t"
		"B      (HardFault_Handler_C)\n\t"
	);
}
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop

08001fc8 <HardFault_Handler_C>:
 * HardFault handler in C, with stack frame location and LR value extracted
 * from the assembly wrapper as input parameters
 */
void HardFault_Handler_C(unsigned long * hardfault_args, unsigned int lr_value)
{
	bus_fault_address       = SCB->BFAR;
 8001fc8:	4c43      	ldr	r4, [pc, #268]	; (80020d8 <HardFault_Handler_C+0x110>)
 8001fca:	4a44      	ldr	r2, [pc, #272]	; (80020dc <HardFault_Handler_C+0x114>)
	memmanage_fault_address = SCB->MMFAR;
	cfsr                    = SCB->CFSR;
 8001fcc:	4d44      	ldr	r5, [pc, #272]	; (80020e0 <HardFault_Handler_C+0x118>)

	stacked_r0  = ((unsigned long) hardfault_args[0]);
	stacked_r1  = ((unsigned long) hardfault_args[1]);
	stacked_r2  = ((unsigned long) hardfault_args[2]);
	stacked_r3  = ((unsigned long) hardfault_args[3]);
 8001fce:	f8df a174 	ldr.w	sl, [pc, #372]	; 8002144 <HardFault_Handler_C+0x17c>
	stacked_r12 = ((unsigned long) hardfault_args[4]);
 8001fd2:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8002148 <HardFault_Handler_C+0x180>
	stacked_lr  = ((unsigned long) hardfault_args[5]);
 8001fd6:	f8df 8174 	ldr.w	r8, [pc, #372]	; 800214c <HardFault_Handler_C+0x184>
{
 8001fda:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
	bus_fault_address       = SCB->BFAR;
 8001fde:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001fe0:	6013      	str	r3, [r2, #0]
	memmanage_fault_address = SCB->MMFAR;
 8001fe2:	4a40      	ldr	r2, [pc, #256]	; (80020e4 <HardFault_Handler_C+0x11c>)
 8001fe4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001fe6:	6013      	str	r3, [r2, #0]
	cfsr                    = SCB->CFSR;
 8001fe8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001fea:	602b      	str	r3, [r5, #0]
	stacked_r0  = ((unsigned long) hardfault_args[0]);
 8001fec:	4a3e      	ldr	r2, [pc, #248]	; (80020e8 <HardFault_Handler_C+0x120>)
 8001fee:	6806      	ldr	r6, [r0, #0]
	stacked_r1  = ((unsigned long) hardfault_args[1]);
 8001ff0:	4b3e      	ldr	r3, [pc, #248]	; (80020ec <HardFault_Handler_C+0x124>)
	stacked_r0  = ((unsigned long) hardfault_args[0]);
 8001ff2:	6016      	str	r6, [r2, #0]
	stacked_r2  = ((unsigned long) hardfault_args[2]);
 8001ff4:	f8df b158 	ldr.w	fp, [pc, #344]	; 8002150 <HardFault_Handler_C+0x188>
	stacked_r1  = ((unsigned long) hardfault_args[1]);
 8001ff8:	6842      	ldr	r2, [r0, #4]
 8001ffa:	601a      	str	r2, [r3, #0]
	stacked_r2  = ((unsigned long) hardfault_args[2]);
 8001ffc:	6883      	ldr	r3, [r0, #8]
 8001ffe:	f8cb 3000 	str.w	r3, [fp]
	stacked_r3  = ((unsigned long) hardfault_args[3]);
 8002002:	68c3      	ldr	r3, [r0, #12]
 8002004:	f8ca 3000 	str.w	r3, [sl]
	stacked_r12 = ((unsigned long) hardfault_args[4]);
 8002008:	6903      	ldr	r3, [r0, #16]
 800200a:	f8c9 3000 	str.w	r3, [r9]
	stacked_pc  = ((unsigned long) hardfault_args[6]);
	stacked_psr = ((unsigned long) hardfault_args[7]);
 800200e:	e9d0 c206 	ldrd	ip, r2, [r0, #24]
	stacked_lr  = ((unsigned long) hardfault_args[5]);
 8002012:	6943      	ldr	r3, [r0, #20]
	stacked_pc  = ((unsigned long) hardfault_args[6]);
 8002014:	4f36      	ldr	r7, [pc, #216]	; (80020f0 <HardFault_Handler_C+0x128>)
	stacked_lr  = ((unsigned long) hardfault_args[5]);
 8002016:	f8c8 3000 	str.w	r3, [r8]
	stacked_psr = ((unsigned long) hardfault_args[7]);
 800201a:	4b36      	ldr	r3, [pc, #216]	; (80020f4 <HardFault_Handler_C+0x12c>)

	printf ("[HardFault]\n");
 800201c:	4836      	ldr	r0, [pc, #216]	; (80020f8 <HardFault_Handler_C+0x130>)
	stacked_pc  = ((unsigned long) hardfault_args[6]);
 800201e:	f8c7 c000 	str.w	ip, [r7]
	stacked_psr = ((unsigned long) hardfault_args[7]);
 8002022:	601a      	str	r2, [r3, #0]
{
 8002024:	460e      	mov	r6, r1
	printf ("[HardFault]\n");
 8002026:	f007 ff2b 	bl	8009e80 <puts>
	printf ("- Stack frame:\n");
 800202a:	4834      	ldr	r0, [pc, #208]	; (80020fc <HardFault_Handler_C+0x134>)
 800202c:	f007 ff28 	bl	8009e80 <puts>
	printf (" R0  = %lx\n", stacked_r0);
 8002030:	4a2d      	ldr	r2, [pc, #180]	; (80020e8 <HardFault_Handler_C+0x120>)
 8002032:	4833      	ldr	r0, [pc, #204]	; (8002100 <HardFault_Handler_C+0x138>)
 8002034:	6811      	ldr	r1, [r2, #0]
 8002036:	f007 fe9d 	bl	8009d74 <iprintf>
	printf (" R1  = %lx\n", stacked_r1);
 800203a:	4b2c      	ldr	r3, [pc, #176]	; (80020ec <HardFault_Handler_C+0x124>)
 800203c:	4831      	ldr	r0, [pc, #196]	; (8002104 <HardFault_Handler_C+0x13c>)
 800203e:	6819      	ldr	r1, [r3, #0]
 8002040:	f007 fe98 	bl	8009d74 <iprintf>
	printf (" R2  = %lx\n", stacked_r2);
 8002044:	f8db 1000 	ldr.w	r1, [fp]
 8002048:	482f      	ldr	r0, [pc, #188]	; (8002108 <HardFault_Handler_C+0x140>)
 800204a:	f007 fe93 	bl	8009d74 <iprintf>
	printf (" R3  = %lx\n", stacked_r3);
 800204e:	f8da 1000 	ldr.w	r1, [sl]
 8002052:	482e      	ldr	r0, [pc, #184]	; (800210c <HardFault_Handler_C+0x144>)
 8002054:	f007 fe8e 	bl	8009d74 <iprintf>
	printf (" R12 = %lx\n", stacked_r12);
 8002058:	f8d9 1000 	ldr.w	r1, [r9]
 800205c:	482c      	ldr	r0, [pc, #176]	; (8002110 <HardFault_Handler_C+0x148>)
 800205e:	f007 fe89 	bl	8009d74 <iprintf>
	printf (" LR  = %lx\n", stacked_lr);
 8002062:	f8d8 1000 	ldr.w	r1, [r8]
 8002066:	482b      	ldr	r0, [pc, #172]	; (8002114 <HardFault_Handler_C+0x14c>)
 8002068:	f007 fe84 	bl	8009d74 <iprintf>
	printf (" PC  = %lx\n", stacked_pc);
 800206c:	6839      	ldr	r1, [r7, #0]
 800206e:	482a      	ldr	r0, [pc, #168]	; (8002118 <HardFault_Handler_C+0x150>)
 8002070:	f007 fe80 	bl	8009d74 <iprintf>
	printf (" PSR = %lx\n", stacked_psr);
 8002074:	4b1f      	ldr	r3, [pc, #124]	; (80020f4 <HardFault_Handler_C+0x12c>)
 8002076:	4829      	ldr	r0, [pc, #164]	; (800211c <HardFault_Handler_C+0x154>)
 8002078:	6819      	ldr	r1, [r3, #0]
 800207a:	f007 fe7b 	bl	8009d74 <iprintf>
	printf ("- FSR/FAR:\n");
 800207e:	4828      	ldr	r0, [pc, #160]	; (8002120 <HardFault_Handler_C+0x158>)
 8002080:	f007 fefe 	bl	8009e80 <puts>
	printf (" CFSR = %lx\n", cfsr);
 8002084:	6829      	ldr	r1, [r5, #0]
 8002086:	4827      	ldr	r0, [pc, #156]	; (8002124 <HardFault_Handler_C+0x15c>)
 8002088:	f007 fe74 	bl	8009d74 <iprintf>
	printf (" HFSR = 0x%08X\n", (unsigned int)(SCB->HFSR));
 800208c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800208e:	4826      	ldr	r0, [pc, #152]	; (8002128 <HardFault_Handler_C+0x160>)
 8002090:	f007 fe70 	bl	8009d74 <iprintf>
	printf (" DFSR = 0x%08X\n", (unsigned int)(SCB->DFSR));
 8002094:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002096:	4825      	ldr	r0, [pc, #148]	; (800212c <HardFault_Handler_C+0x164>)
 8002098:	f007 fe6c 	bl	8009d74 <iprintf>
	printf (" AFSR = 0x%08X\n", (unsigned int)(SCB->AFSR));
 800209c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800209e:	4824      	ldr	r0, [pc, #144]	; (8002130 <HardFault_Handler_C+0x168>)
 80020a0:	f007 fe68 	bl	8009d74 <iprintf>
	if (cfsr & 0x0080) printf (" MMFAR = %lx\n", memmanage_fault_address);
 80020a4:	682b      	ldr	r3, [r5, #0]
 80020a6:	061a      	lsls	r2, r3, #24
 80020a8:	d409      	bmi.n	80020be <HardFault_Handler_C+0xf6>
	if (cfsr & 0x8000) printf (" BFAR = %lx\n", bus_fault_address);
 80020aa:	041b      	lsls	r3, r3, #16
 80020ac:	d40e      	bmi.n	80020cc <HardFault_Handler_C+0x104>
	printf ("- Misc\n");
 80020ae:	4821      	ldr	r0, [pc, #132]	; (8002134 <HardFault_Handler_C+0x16c>)
 80020b0:	f007 fee6 	bl	8009e80 <puts>
	printf (" LR/EXC_RETURN= %x\n", lr_value);
 80020b4:	4820      	ldr	r0, [pc, #128]	; (8002138 <HardFault_Handler_C+0x170>)
 80020b6:	4631      	mov	r1, r6
 80020b8:	f007 fe5c 	bl	8009d74 <iprintf>

	while(1); // endless loop
 80020bc:	e7fe      	b.n	80020bc <HardFault_Handler_C+0xf4>
	if (cfsr & 0x0080) printf (" MMFAR = %lx\n", memmanage_fault_address);
 80020be:	4b09      	ldr	r3, [pc, #36]	; (80020e4 <HardFault_Handler_C+0x11c>)
 80020c0:	481e      	ldr	r0, [pc, #120]	; (800213c <HardFault_Handler_C+0x174>)
 80020c2:	6819      	ldr	r1, [r3, #0]
 80020c4:	f007 fe56 	bl	8009d74 <iprintf>
 80020c8:	682b      	ldr	r3, [r5, #0]
 80020ca:	e7ee      	b.n	80020aa <HardFault_Handler_C+0xe2>
	if (cfsr & 0x8000) printf (" BFAR = %lx\n", bus_fault_address);
 80020cc:	4b03      	ldr	r3, [pc, #12]	; (80020dc <HardFault_Handler_C+0x114>)
 80020ce:	481c      	ldr	r0, [pc, #112]	; (8002140 <HardFault_Handler_C+0x178>)
 80020d0:	6819      	ldr	r1, [r3, #0]
 80020d2:	f007 fe4f 	bl	8009d74 <iprintf>
 80020d6:	e7ea      	b.n	80020ae <HardFault_Handler_C+0xe6>
 80020d8:	e000ed00 	.word	0xe000ed00
 80020dc:	20009ae8 	.word	0x20009ae8
 80020e0:	20009b0c 	.word	0x20009b0c
 80020e4:	20009ae4 	.word	0x20009ae4
 80020e8:	20009afc 	.word	0x20009afc
 80020ec:	20009aec 	.word	0x20009aec
 80020f0:	20009af8 	.word	0x20009af8
 80020f4:	20009b04 	.word	0x20009b04
 80020f8:	0800af2c 	.word	0x0800af2c
 80020fc:	0800af38 	.word	0x0800af38
 8002100:	0800af48 	.word	0x0800af48
 8002104:	0800af54 	.word	0x0800af54
 8002108:	0800af60 	.word	0x0800af60
 800210c:	0800af6c 	.word	0x0800af6c
 8002110:	0800af78 	.word	0x0800af78
 8002114:	0800af84 	.word	0x0800af84
 8002118:	0800af90 	.word	0x0800af90
 800211c:	0800af9c 	.word	0x0800af9c
 8002120:	0800afa8 	.word	0x0800afa8
 8002124:	0800afb4 	.word	0x0800afb4
 8002128:	0800afc4 	.word	0x0800afc4
 800212c:	0800afd4 	.word	0x0800afd4
 8002130:	0800afe4 	.word	0x0800afe4
 8002134:	0800b014 	.word	0x0800b014
 8002138:	0800b01c 	.word	0x0800b01c
 800213c:	0800aff4 	.word	0x0800aff4
 8002140:	0800b004 	.word	0x0800b004
 8002144:	20009af0 	.word	0x20009af0
 8002148:	20009b00 	.word	0x20009b00
 800214c:	20009af4 	.word	0x20009af4
 8002150:	20009b08 	.word	0x20009b08

08002154 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002154:	e7fe      	b.n	8002154 <MemManage_Handler>
 8002156:	bf00      	nop

08002158 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002158:	e7fe      	b.n	8002158 <BusFault_Handler>
 800215a:	bf00      	nop

0800215c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800215c:	e7fe      	b.n	800215c <UsageFault_Handler>
 800215e:	bf00      	nop

08002160 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop

08002164 <EXTI0_IRQHandler>:
/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8002164:	4801      	ldr	r0, [pc, #4]	; (800216c <EXTI0_IRQHandler+0x8>)
 8002166:	f001 b82d 	b.w	80031c4 <HAL_EXTI_IRQHandler>
 800216a:	bf00      	nop
 800216c:	200098a4 	.word	0x200098a4

08002170 <TIM1_BRK_TIM9_IRQHandler>:
/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
  HAL_TIM_IRQHandler(&htim9);
 8002170:	4801      	ldr	r0, [pc, #4]	; (8002178 <TIM1_BRK_TIM9_IRQHandler+0x8>)
 8002172:	f003 bf0f 	b.w	8005f94 <HAL_TIM_IRQHandler>
 8002176:	bf00      	nop
 8002178:	20009be8 	.word	0x20009be8

0800217c <TIM2_IRQHandler>:
/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
  HAL_TIM_IRQHandler(&htim2);
 800217c:	4801      	ldr	r0, [pc, #4]	; (8002184 <TIM2_IRQHandler+0x8>)
 800217e:	f003 bf09 	b.w	8005f94 <HAL_TIM_IRQHandler>
 8002182:	bf00      	nop
 8002184:	20009a9c 	.word	0x20009a9c

08002188 <I2C1_EV_IRQHandler>:
/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002188:	4801      	ldr	r0, [pc, #4]	; (8002190 <I2C1_EV_IRQHandler+0x8>)
 800218a:	f001 bd6d 	b.w	8003c68 <HAL_I2C_EV_IRQHandler>
 800218e:	bf00      	nop
 8002190:	20009a48 	.word	0x20009a48

08002194 <EXTI15_10_IRQHandler>:
/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002194:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002198:	f001 ba72 	b.w	8003680 <HAL_GPIO_EXTI_IRQHandler>

0800219c <TIM5_IRQHandler>:
/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
  HAL_TIM_IRQHandler(&htim5);
 800219c:	4801      	ldr	r0, [pc, #4]	; (80021a4 <TIM5_IRQHandler+0x8>)
 800219e:	f003 bef9 	b.w	8005f94 <HAL_TIM_IRQHandler>
 80021a2:	bf00      	nop
 80021a4:	20009b10 	.word	0x20009b10

080021a8 <DMA2_Stream0_IRQHandler>:
/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
  HAL_DMA_IRQHandler(&hdma_adc1);
 80021a8:	4801      	ldr	r0, [pc, #4]	; (80021b0 <DMA2_Stream0_IRQHandler+0x8>)
 80021aa:	f000 beef 	b.w	8002f8c <HAL_DMA_IRQHandler>
 80021ae:	bf00      	nop
 80021b0:	200098f4 	.word	0x200098f4

080021b4 <HAL_TIM_PeriodElapsedCallback>:
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(htim->Instance == TIM2)
 80021b4:	6803      	ldr	r3, [r0, #0]
 80021b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021ba:	d000      	beq.n	80021be <HAL_TIM_PeriodElapsedCallback+0xa>
	}
	else if(htim->Instance == TIM9)
	{

	}
}
 80021bc:	4770      	bx	lr
		HAL_IncTick();
 80021be:	f000 ba6f 	b.w	80026a0 <HAL_IncTick>
 80021c2:	bf00      	nop

080021c4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if(GPIO_Pin == NUCLEO_PB_Pin)
 80021c4:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80021c8:	d000      	beq.n	80021cc <HAL_GPIO_EXTI_Callback+0x8>
 80021ca:	4770      	bx	lr
{
 80021cc:	b500      	push	{lr}
	{
		/* 10ms debounce button */
		HAL_Delay(10);
 80021ce:	200a      	movs	r0, #10
{
 80021d0:	b085      	sub	sp, #20
		HAL_Delay(10);
 80021d2:	f000 fa77 	bl	80026c4 <HAL_Delay>
		/* This value becomes pdTRUE if giving the notification caused a task to unblock, and the unblocked task has a
		   higher priority than the currently running task, in which a context switch should occur */
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;

		/* Notify task that manages BLE connections that a connection was successfully created */
		xTaskNotifyFromISR(h_TaskPBProcessing, FRTOS_TASK_NOTIF_PB_PRESSED, eSetBits, &xHigherPriorityTaskWoken);
 80021d6:	480b      	ldr	r0, [pc, #44]	; (8002204 <HAL_GPIO_EXTI_Callback+0x40>)
 80021d8:	a903      	add	r1, sp, #12
 80021da:	2201      	movs	r2, #1
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80021dc:	2300      	movs	r3, #0
		xTaskNotifyFromISR(h_TaskPBProcessing, FRTOS_TASK_NOTIF_PB_PRESSED, eSetBits, &xHigherPriorityTaskWoken);
 80021de:	6800      	ldr	r0, [r0, #0]
 80021e0:	9100      	str	r1, [sp, #0]
 80021e2:	4611      	mov	r1, r2
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80021e4:	9303      	str	r3, [sp, #12]
		xTaskNotifyFromISR(h_TaskPBProcessing, FRTOS_TASK_NOTIF_PB_PRESSED, eSetBits, &xHigherPriorityTaskWoken);
 80021e6:	f006 ff79 	bl	80090dc <xTaskGenericNotifyFromISR>

		/* Force context switch if xHigherPriorityTaskWoken == pdTRUE. This does nothing if xHigherPriorityTaskWoken
		   is pdFALSE */
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80021ea:	9b03      	ldr	r3, [sp, #12]
 80021ec:	b13b      	cbz	r3, 80021fe <HAL_GPIO_EXTI_Callback+0x3a>
 80021ee:	4b06      	ldr	r3, [pc, #24]	; (8002208 <HAL_GPIO_EXTI_Callback+0x44>)
 80021f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021f4:	601a      	str	r2, [r3, #0]
 80021f6:	f3bf 8f4f 	dsb	sy
 80021fa:	f3bf 8f6f 	isb	sy
	}
}
 80021fe:	b005      	add	sp, #20
 8002200:	f85d fb04 	ldr.w	pc, [sp], #4
 8002204:	200099d4 	.word	0x200099d4
 8002208:	e000ed04 	.word	0xe000ed04

0800220c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800220c:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800220e:	1e16      	subs	r6, r2, #0
 8002210:	dd07      	ble.n	8002222 <_read+0x16>
 8002212:	460c      	mov	r4, r1
 8002214:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8002216:	f3af 8000 	nop.w
 800221a:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800221e:	42a5      	cmp	r5, r4
 8002220:	d1f9      	bne.n	8002216 <_read+0xa>
	}

return len;
}
 8002222:	4630      	mov	r0, r6
 8002224:	bd70      	pop	{r4, r5, r6, pc}
 8002226:	bf00      	nop

08002228 <_close>:
}

int _close(int file)
{
	return -1;
}
 8002228:	f04f 30ff 	mov.w	r0, #4294967295
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop

08002230 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002230:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002234:	604b      	str	r3, [r1, #4]
	return 0;
}
 8002236:	2000      	movs	r0, #0
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop

0800223c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800223c:	2001      	movs	r0, #1
 800223e:	4770      	bx	lr

08002240 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8002240:	2000      	movs	r0, #0
 8002242:	4770      	bx	lr

08002244 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002244:	490c      	ldr	r1, [pc, #48]	; (8002278 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002246:	4a0d      	ldr	r2, [pc, #52]	; (800227c <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8002248:	680b      	ldr	r3, [r1, #0]
{
 800224a:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800224c:	4c0c      	ldr	r4, [pc, #48]	; (8002280 <_sbrk+0x3c>)
 800224e:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8002250:	b12b      	cbz	r3, 800225e <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002252:	4418      	add	r0, r3
 8002254:	4290      	cmp	r0, r2
 8002256:	d807      	bhi.n	8002268 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002258:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 800225a:	4618      	mov	r0, r3
 800225c:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800225e:	4b09      	ldr	r3, [pc, #36]	; (8002284 <_sbrk+0x40>)
 8002260:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8002262:	4418      	add	r0, r3
 8002264:	4290      	cmp	r0, r2
 8002266:	d9f7      	bls.n	8002258 <_sbrk+0x14>
    errno = ENOMEM;
 8002268:	f007 fd44 	bl	8009cf4 <__errno>
 800226c:	230c      	movs	r3, #12
 800226e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002270:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002274:	4618      	mov	r0, r3
 8002276:	bd10      	pop	{r4, pc}
 8002278:	200001d0 	.word	0x200001d0
 800227c:	20020000 	.word	0x20020000
 8002280:	00001f00 	.word	0x00001f00
 8002284:	20009cb8 	.word	0x20009cb8

08002288 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002288:	4a03      	ldr	r2, [pc, #12]	; (8002298 <SystemInit+0x10>)
 800228a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800228e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002292:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002296:	4770      	bx	lr
 8002298:	e000ed00 	.word	0xe000ed00

0800229c <HAL_TIM_Base_MspInit>:
  /* USER CODE END TIM9_Init 2 */

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800229c:	b500      	push	{lr}
	if(tim_baseHandle->Instance==TIM1)
 800229e:	4a2c      	ldr	r2, [pc, #176]	; (8002350 <HAL_TIM_Base_MspInit+0xb4>)
 80022a0:	6803      	ldr	r3, [r0, #0]
 80022a2:	4293      	cmp	r3, r2
{
 80022a4:	b085      	sub	sp, #20
	if(tim_baseHandle->Instance==TIM1)
 80022a6:	d01a      	beq.n	80022de <HAL_TIM_Base_MspInit+0x42>
		__HAL_RCC_TIM1_CLK_ENABLE();
		/* USER CODE BEGIN TIM1_MspInit 1 */

		/* USER CODE END TIM1_MspInit 1 */
	}
	else if(tim_baseHandle->Instance==TIM3)
 80022a8:	4a2a      	ldr	r2, [pc, #168]	; (8002354 <HAL_TIM_Base_MspInit+0xb8>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d008      	beq.n	80022c0 <HAL_TIM_Base_MspInit+0x24>
		__HAL_RCC_TIM3_CLK_ENABLE();
		/* USER CODE BEGIN TIM3_MspInit 1 */

		/* USER CODE END TIM3_MspInit 1 */
	}
	else if(tim_baseHandle->Instance==TIM5)
 80022ae:	4a2a      	ldr	r2, [pc, #168]	; (8002358 <HAL_TIM_Base_MspInit+0xbc>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d023      	beq.n	80022fc <HAL_TIM_Base_MspInit+0x60>
		HAL_NVIC_EnableIRQ(TIM5_IRQn);
		/* USER CODE BEGIN TIM5_MspInit 1 */

		/* USER CODE END TIM5_MspInit 1 */
	}
	else if(tim_baseHandle->Instance==TIM9)
 80022b4:	4a29      	ldr	r2, [pc, #164]	; (800235c <HAL_TIM_Base_MspInit+0xc0>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d037      	beq.n	800232a <HAL_TIM_Base_MspInit+0x8e>
		HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
		/* USER CODE BEGIN TIM9_MspInit 1 */

		/* USER CODE END TIM9_MspInit 1 */
	}
}
 80022ba:	b005      	add	sp, #20
 80022bc:	f85d fb04 	ldr.w	pc, [sp], #4
		__HAL_RCC_TIM3_CLK_ENABLE();
 80022c0:	4b27      	ldr	r3, [pc, #156]	; (8002360 <HAL_TIM_Base_MspInit+0xc4>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	9201      	str	r2, [sp, #4]
 80022c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022c8:	f042 0202 	orr.w	r2, r2, #2
 80022cc:	641a      	str	r2, [r3, #64]	; 0x40
 80022ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d0:	f003 0302 	and.w	r3, r3, #2
 80022d4:	9301      	str	r3, [sp, #4]
 80022d6:	9b01      	ldr	r3, [sp, #4]
}
 80022d8:	b005      	add	sp, #20
 80022da:	f85d fb04 	ldr.w	pc, [sp], #4
		__HAL_RCC_TIM1_CLK_ENABLE();
 80022de:	4b20      	ldr	r3, [pc, #128]	; (8002360 <HAL_TIM_Base_MspInit+0xc4>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	9200      	str	r2, [sp, #0]
 80022e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80022e6:	f042 0201 	orr.w	r2, r2, #1
 80022ea:	645a      	str	r2, [r3, #68]	; 0x44
 80022ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ee:	f003 0301 	and.w	r3, r3, #1
 80022f2:	9300      	str	r3, [sp, #0]
 80022f4:	9b00      	ldr	r3, [sp, #0]
}
 80022f6:	b005      	add	sp, #20
 80022f8:	f85d fb04 	ldr.w	pc, [sp], #4
		__HAL_RCC_TIM5_CLK_ENABLE();
 80022fc:	4b18      	ldr	r3, [pc, #96]	; (8002360 <HAL_TIM_Base_MspInit+0xc4>)
 80022fe:	2200      	movs	r2, #0
 8002300:	9202      	str	r2, [sp, #8]
 8002302:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002304:	f042 0208 	orr.w	r2, r2, #8
 8002308:	641a      	str	r2, [r3, #64]	; 0x40
 800230a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230c:	f003 0308 	and.w	r3, r3, #8
 8002310:	9302      	str	r3, [sp, #8]
		HAL_NVIC_SetPriority(TIM5_IRQn, 7, 1);
 8002312:	2032      	movs	r0, #50	; 0x32
 8002314:	2201      	movs	r2, #1
 8002316:	2107      	movs	r1, #7
		__HAL_RCC_TIM5_CLK_ENABLE();
 8002318:	9b02      	ldr	r3, [sp, #8]
		HAL_NVIC_SetPriority(TIM5_IRQn, 7, 1);
 800231a:	f000 fc49 	bl	8002bb0 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800231e:	2032      	movs	r0, #50	; 0x32
}
 8002320:	b005      	add	sp, #20
 8002322:	f85d eb04 	ldr.w	lr, [sp], #4
		HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002326:	f000 bc8d 	b.w	8002c44 <HAL_NVIC_EnableIRQ>
		__HAL_RCC_TIM9_CLK_ENABLE();
 800232a:	4b0d      	ldr	r3, [pc, #52]	; (8002360 <HAL_TIM_Base_MspInit+0xc4>)
 800232c:	2200      	movs	r2, #0
 800232e:	9203      	str	r2, [sp, #12]
 8002330:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002332:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002336:	645a      	str	r2, [r3, #68]	; 0x44
 8002338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800233a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800233e:	9303      	str	r3, [sp, #12]
		HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 7, 2);
 8002340:	2018      	movs	r0, #24
 8002342:	2202      	movs	r2, #2
 8002344:	2107      	movs	r1, #7
		__HAL_RCC_TIM9_CLK_ENABLE();
 8002346:	9b03      	ldr	r3, [sp, #12]
		HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 7, 2);
 8002348:	f000 fc32 	bl	8002bb0 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800234c:	2018      	movs	r0, #24
 800234e:	e7e7      	b.n	8002320 <HAL_TIM_Base_MspInit+0x84>
 8002350:	40010000 	.word	0x40010000
 8002354:	40000400 	.word	0x40000400
 8002358:	40000c00 	.word	0x40000c00
 800235c:	40014000 	.word	0x40014000
 8002360:	40023800 	.word	0x40023800

08002364 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002364:	b570      	push	{r4, r5, r6, lr}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
	if(timHandle->Instance==TIM1)
 8002366:	6802      	ldr	r2, [r0, #0]
 8002368:	492d      	ldr	r1, [pc, #180]	; (8002420 <HAL_TIM_MspPostInit+0xbc>)
{
 800236a:	b08a      	sub	sp, #40	; 0x28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236c:	2300      	movs	r3, #0
	if(timHandle->Instance==TIM1)
 800236e:	428a      	cmp	r2, r1
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002370:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002374:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8002378:	9308      	str	r3, [sp, #32]
	if(timHandle->Instance==TIM1)
 800237a:	d004      	beq.n	8002386 <HAL_TIM_MspPostInit+0x22>

		/* USER CODE BEGIN TIM1_MspPostInit 1 */

		/* USER CODE END TIM1_MspPostInit 1 */
	}
	else if(timHandle->Instance==TIM3)
 800237c:	4929      	ldr	r1, [pc, #164]	; (8002424 <HAL_TIM_MspPostInit+0xc0>)
 800237e:	428a      	cmp	r2, r1
 8002380:	d01d      	beq.n	80023be <HAL_TIM_MspPostInit+0x5a>
		/* USER CODE BEGIN TIM3_MspPostInit 1 */

		/* USER CODE END TIM3_MspPostInit 1 */
	}

}
 8002382:	b00a      	add	sp, #40	; 0x28
 8002384:	bd70      	pop	{r4, r5, r6, pc}
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8002386:	4a28      	ldr	r2, [pc, #160]	; (8002428 <HAL_TIM_MspPostInit+0xc4>)
 8002388:	9301      	str	r3, [sp, #4]
 800238a:	6b13      	ldr	r3, [r2, #48]	; 0x30
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800238c:	4827      	ldr	r0, [pc, #156]	; (800242c <HAL_TIM_MspPostInit+0xc8>)
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800238e:	f043 0301 	orr.w	r3, r3, #1
 8002392:	6313      	str	r3, [r2, #48]	; 0x30
 8002394:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	9301      	str	r3, [sp, #4]
		GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800239c:	2301      	movs	r3, #1
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800239e:	9a01      	ldr	r2, [sp, #4]
		GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80023a0:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80023a2:	2200      	movs	r2, #0
 80023a4:	2300      	movs	r3, #0
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023a6:	a904      	add	r1, sp, #16
		GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80023a8:	f44f 64c0 	mov.w	r4, #1536	; 0x600
 80023ac:	2502      	movs	r5, #2
 80023ae:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80023b2:	e9cd 2306 	strd	r2, r3, [sp, #24]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023b6:	f000 ff1b 	bl	80031f0 <HAL_GPIO_Init>
}
 80023ba:	b00a      	add	sp, #40	; 0x28
 80023bc:	bd70      	pop	{r4, r5, r6, pc}
		__HAL_RCC_GPIOC_CLK_ENABLE();
 80023be:	4a1a      	ldr	r2, [pc, #104]	; (8002428 <HAL_TIM_MspPostInit+0xc4>)
 80023c0:	9302      	str	r3, [sp, #8]
 80023c2:	6b11      	ldr	r1, [r2, #48]	; 0x30
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023c4:	481a      	ldr	r0, [pc, #104]	; (8002430 <HAL_TIM_MspPostInit+0xcc>)
		__HAL_RCC_GPIOC_CLK_ENABLE();
 80023c6:	f041 0104 	orr.w	r1, r1, #4
 80023ca:	6311      	str	r1, [r2, #48]	; 0x30
 80023cc:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80023ce:	f001 0104 	and.w	r1, r1, #4
 80023d2:	9102      	str	r1, [sp, #8]
 80023d4:	9902      	ldr	r1, [sp, #8]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 80023d6:	9303      	str	r3, [sp, #12]
 80023d8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80023da:	f043 0302 	orr.w	r3, r3, #2
 80023de:	6313      	str	r3, [r2, #48]	; 0x30
 80023e0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	9303      	str	r3, [sp, #12]
 80023e8:	9903      	ldr	r1, [sp, #12]
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 80023ea:	2280      	movs	r2, #128	; 0x80
 80023ec:	2302      	movs	r3, #2
 80023ee:	2400      	movs	r4, #0
 80023f0:	2500      	movs	r5, #0
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80023f2:	2602      	movs	r6, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023f4:	a904      	add	r1, sp, #16
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 80023f6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80023fa:	e9cd 4506 	strd	r4, r5, [sp, #24]
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80023fe:	9608      	str	r6, [sp, #32]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002400:	f000 fef6 	bl	80031f0 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002404:	2210      	movs	r2, #16
 8002406:	2302      	movs	r3, #2
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002408:	480a      	ldr	r0, [pc, #40]	; (8002434 <HAL_TIM_MspPostInit+0xd0>)
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800240a:	9608      	str	r6, [sp, #32]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800240c:	a904      	add	r1, sp, #16
		GPIO_InitStruct.Pin = GPIO_PIN_4;
 800240e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8002412:	e9cd 2304 	strd	r2, r3, [sp, #16]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002416:	f000 feeb 	bl	80031f0 <HAL_GPIO_Init>
}
 800241a:	b00a      	add	sp, #40	; 0x28
 800241c:	bd70      	pop	{r4, r5, r6, pc}
 800241e:	bf00      	nop
 8002420:	40010000 	.word	0x40010000
 8002424:	40000400 	.word	0x40000400
 8002428:	40023800 	.word	0x40023800
 800242c:	40020000 	.word	0x40020000
 8002430:	40020800 	.word	0x40020800
 8002434:	40020400 	.word	0x40020400

08002438 <MX_TIM1_Init>:
{
 8002438:	b570      	push	{r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800243a:	2400      	movs	r4, #0
{
 800243c:	b096      	sub	sp, #88	; 0x58
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800243e:	4621      	mov	r1, r4
 8002440:	2220      	movs	r2, #32
 8002442:	a80e      	add	r0, sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002444:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8002448:	e9cd 4404 	strd	r4, r4, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800244c:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8002450:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8002454:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002458:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800245a:	9406      	str	r4, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800245c:	9401      	str	r4, [sp, #4]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800245e:	f007 fc81 	bl	8009d64 <memset>
  htim1.Instance = TIM1;
 8002462:	4838      	ldr	r0, [pc, #224]	; (8002544 <MX_TIM1_Init+0x10c>)
 8002464:	4938      	ldr	r1, [pc, #224]	; (8002548 <MX_TIM1_Init+0x110>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002466:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 9;
 8002468:	2209      	movs	r2, #9
  htim1.Init.Period = 999;
 800246a:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim1.Init.RepetitionCounter = 0;
 800246e:	e9c0 4404 	strd	r4, r4, [r0, #16]
  htim1.Init.Prescaler = 9;
 8002472:	e9c0 1200 	strd	r1, r2, [r0]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002476:	6184      	str	r4, [r0, #24]
  htim1.Init.Period = 999;
 8002478:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800247a:	f003 f847 	bl	800550c <HAL_TIM_Base_Init>
 800247e:	2800      	cmp	r0, #0
 8002480:	d146      	bne.n	8002510 <MX_TIM1_Init+0xd8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002482:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002486:	482f      	ldr	r0, [pc, #188]	; (8002544 <MX_TIM1_Init+0x10c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002488:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800248a:	a902      	add	r1, sp, #8
 800248c:	f003 fb48 	bl	8005b20 <HAL_TIM_ConfigClockSource>
 8002490:	2800      	cmp	r0, #0
 8002492:	d153      	bne.n	800253c <MX_TIM1_Init+0x104>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002494:	482b      	ldr	r0, [pc, #172]	; (8002544 <MX_TIM1_Init+0x10c>)
 8002496:	f003 f96d 	bl	8005774 <HAL_TIM_PWM_Init>
 800249a:	2800      	cmp	r0, #0
 800249c:	d14b      	bne.n	8002536 <MX_TIM1_Init+0xfe>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800249e:	2200      	movs	r2, #0
 80024a0:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024a2:	4828      	ldr	r0, [pc, #160]	; (8002544 <MX_TIM1_Init+0x10c>)
 80024a4:	4669      	mov	r1, sp
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024a6:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024aa:	f003 ffcf 	bl	800644c <HAL_TIMEx_MasterConfigSynchronization>
 80024ae:	2800      	cmp	r0, #0
 80024b0:	d13e      	bne.n	8002530 <MX_TIM1_Init+0xf8>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024b2:	2060      	movs	r0, #96	; 0x60
 80024b4:	2100      	movs	r1, #0
 80024b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80024ba:	2000      	movs	r0, #0
 80024bc:	2100      	movs	r1, #0
 80024be:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80024c2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80024c6:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80024c8:	481e      	ldr	r0, [pc, #120]	; (8002544 <MX_TIM1_Init+0x10c>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80024ca:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80024cc:	2204      	movs	r2, #4
 80024ce:	a906      	add	r1, sp, #24
 80024d0:	f003 fe5e 	bl	8006190 <HAL_TIM_PWM_ConfigChannel>
 80024d4:	bb48      	cbnz	r0, 800252a <MX_TIM1_Init+0xf2>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80024d6:	481b      	ldr	r0, [pc, #108]	; (8002544 <MX_TIM1_Init+0x10c>)
 80024d8:	a906      	add	r1, sp, #24
 80024da:	2208      	movs	r2, #8
 80024dc:	f003 fe58 	bl	8006190 <HAL_TIM_PWM_ConfigChannel>
 80024e0:	bb00      	cbnz	r0, 8002524 <MX_TIM1_Init+0xec>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80024e2:	2200      	movs	r2, #0
 80024e4:	2300      	movs	r3, #0
 80024e6:	2400      	movs	r4, #0
 80024e8:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80024ec:	2600      	movs	r6, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80024ee:	4815      	ldr	r0, [pc, #84]	; (8002544 <MX_TIM1_Init+0x10c>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80024f0:	9615      	str	r6, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80024f2:	a90e      	add	r1, sp, #56	; 0x38
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80024f4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80024f8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80024fc:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002500:	f004 f810 	bl	8006524 <HAL_TIMEx_ConfigBreakDeadTime>
 8002504:	b938      	cbnz	r0, 8002516 <MX_TIM1_Init+0xde>
  HAL_TIM_MspPostInit(&htim1);
 8002506:	480f      	ldr	r0, [pc, #60]	; (8002544 <MX_TIM1_Init+0x10c>)
 8002508:	f7ff ff2c 	bl	8002364 <HAL_TIM_MspPostInit>
}
 800250c:	b016      	add	sp, #88	; 0x58
 800250e:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8002510:	f7ff fce2 	bl	8001ed8 <Error_Handler>
 8002514:	e7b5      	b.n	8002482 <MX_TIM1_Init+0x4a>
    Error_Handler();
 8002516:	f7ff fcdf 	bl	8001ed8 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 800251a:	480a      	ldr	r0, [pc, #40]	; (8002544 <MX_TIM1_Init+0x10c>)
 800251c:	f7ff ff22 	bl	8002364 <HAL_TIM_MspPostInit>
}
 8002520:	b016      	add	sp, #88	; 0x58
 8002522:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8002524:	f7ff fcd8 	bl	8001ed8 <Error_Handler>
 8002528:	e7db      	b.n	80024e2 <MX_TIM1_Init+0xaa>
    Error_Handler();
 800252a:	f7ff fcd5 	bl	8001ed8 <Error_Handler>
 800252e:	e7d2      	b.n	80024d6 <MX_TIM1_Init+0x9e>
    Error_Handler();
 8002530:	f7ff fcd2 	bl	8001ed8 <Error_Handler>
 8002534:	e7bd      	b.n	80024b2 <MX_TIM1_Init+0x7a>
    Error_Handler();
 8002536:	f7ff fccf 	bl	8001ed8 <Error_Handler>
 800253a:	e7b0      	b.n	800249e <MX_TIM1_Init+0x66>
    Error_Handler();
 800253c:	f7ff fccc 	bl	8001ed8 <Error_Handler>
 8002540:	e7a8      	b.n	8002494 <MX_TIM1_Init+0x5c>
 8002542:	bf00      	nop
 8002544:	20009ba0 	.word	0x20009ba0
 8002548:	40010000 	.word	0x40010000

0800254c <MX_TIM3_Init>:
{
 800254c:	b530      	push	{r4, r5, lr}
  htim3.Instance = TIM3;
 800254e:	4830      	ldr	r0, [pc, #192]	; (8002610 <MX_TIM3_Init+0xc4>)
 8002550:	4b30      	ldr	r3, [pc, #192]	; (8002614 <MX_TIM3_Init+0xc8>)
 8002552:	6003      	str	r3, [r0, #0]
{
 8002554:	b08f      	sub	sp, #60	; 0x3c
  htim3.Init.Period = 999;
 8002556:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim3.Init.Prescaler = 9;
 800255a:	2209      	movs	r2, #9
  htim3.Init.Period = 999;
 800255c:	60c3      	str	r3, [r0, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800255e:	2300      	movs	r3, #0
 8002560:	e9cd 3303 	strd	r3, r3, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002564:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8002568:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 800256c:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
  htim3.Init.Prescaler = 9;
 8002570:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002572:	6083      	str	r3, [r0, #8]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002574:	9302      	str	r3, [sp, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002576:	9300      	str	r3, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002578:	9306      	str	r3, [sp, #24]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800257a:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800257c:	6183      	str	r3, [r0, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800257e:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002580:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002582:	f002 ffc3 	bl	800550c <HAL_TIM_Base_Init>
 8002586:	bb60      	cbnz	r0, 80025e2 <MX_TIM3_Init+0x96>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002588:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800258c:	4820      	ldr	r0, [pc, #128]	; (8002610 <MX_TIM3_Init+0xc4>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800258e:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002590:	a902      	add	r1, sp, #8
 8002592:	f003 fac5 	bl	8005b20 <HAL_TIM_ConfigClockSource>
 8002596:	2800      	cmp	r0, #0
 8002598:	d136      	bne.n	8002608 <MX_TIM3_Init+0xbc>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800259a:	481d      	ldr	r0, [pc, #116]	; (8002610 <MX_TIM3_Init+0xc4>)
 800259c:	f003 f8ea 	bl	8005774 <HAL_TIM_PWM_Init>
 80025a0:	bb78      	cbnz	r0, 8002602 <MX_TIM3_Init+0xb6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025a2:	2200      	movs	r2, #0
 80025a4:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80025a6:	481a      	ldr	r0, [pc, #104]	; (8002610 <MX_TIM3_Init+0xc4>)
 80025a8:	4669      	mov	r1, sp
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025aa:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80025ae:	f003 ff4d 	bl	800644c <HAL_TIMEx_MasterConfigSynchronization>
 80025b2:	bb18      	cbnz	r0, 80025fc <MX_TIM3_Init+0xb0>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025b4:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025b6:	2460      	movs	r4, #96	; 0x60
 80025b8:	2500      	movs	r5, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025ba:	4815      	ldr	r0, [pc, #84]	; (8002610 <MX_TIM3_Init+0xc4>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025bc:	9208      	str	r2, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025be:	a906      	add	r1, sp, #24
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025c0:	e9cd 4506 	strd	r4, r5, [sp, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025c4:	920a      	str	r2, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025c6:	f003 fde3 	bl	8006190 <HAL_TIM_PWM_ConfigChannel>
 80025ca:	b9a0      	cbnz	r0, 80025f6 <MX_TIM3_Init+0xaa>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80025cc:	4810      	ldr	r0, [pc, #64]	; (8002610 <MX_TIM3_Init+0xc4>)
 80025ce:	a906      	add	r1, sp, #24
 80025d0:	2204      	movs	r2, #4
 80025d2:	f003 fddd 	bl	8006190 <HAL_TIM_PWM_ConfigChannel>
 80025d6:	b938      	cbnz	r0, 80025e8 <MX_TIM3_Init+0x9c>
  HAL_TIM_MspPostInit(&htim3);
 80025d8:	480d      	ldr	r0, [pc, #52]	; (8002610 <MX_TIM3_Init+0xc4>)
 80025da:	f7ff fec3 	bl	8002364 <HAL_TIM_MspPostInit>
}
 80025de:	b00f      	add	sp, #60	; 0x3c
 80025e0:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 80025e2:	f7ff fc79 	bl	8001ed8 <Error_Handler>
 80025e6:	e7cf      	b.n	8002588 <MX_TIM3_Init+0x3c>
    Error_Handler();
 80025e8:	f7ff fc76 	bl	8001ed8 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 80025ec:	4808      	ldr	r0, [pc, #32]	; (8002610 <MX_TIM3_Init+0xc4>)
 80025ee:	f7ff feb9 	bl	8002364 <HAL_TIM_MspPostInit>
}
 80025f2:	b00f      	add	sp, #60	; 0x3c
 80025f4:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 80025f6:	f7ff fc6f 	bl	8001ed8 <Error_Handler>
 80025fa:	e7e7      	b.n	80025cc <MX_TIM3_Init+0x80>
    Error_Handler();
 80025fc:	f7ff fc6c 	bl	8001ed8 <Error_Handler>
 8002600:	e7d8      	b.n	80025b4 <MX_TIM3_Init+0x68>
    Error_Handler();
 8002602:	f7ff fc69 	bl	8001ed8 <Error_Handler>
 8002606:	e7cc      	b.n	80025a2 <MX_TIM3_Init+0x56>
    Error_Handler();
 8002608:	f7ff fc66 	bl	8001ed8 <Error_Handler>
 800260c:	e7c5      	b.n	800259a <MX_TIM3_Init+0x4e>
 800260e:	bf00      	nop
 8002610:	20009b58 	.word	0x20009b58
 8002614:	40000400 	.word	0x40000400

08002618 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   sp, =_estack    		 /* set stack pointer */
 8002618:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002650 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800261c:	480d      	ldr	r0, [pc, #52]	; (8002654 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800261e:	490e      	ldr	r1, [pc, #56]	; (8002658 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002620:	4a0e      	ldr	r2, [pc, #56]	; (800265c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002622:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002624:	e002      	b.n	800262c <LoopCopyDataInit>

08002626 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002626:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002628:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800262a:	3304      	adds	r3, #4

0800262c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800262c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800262e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002630:	d3f9      	bcc.n	8002626 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002632:	4a0b      	ldr	r2, [pc, #44]	; (8002660 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002634:	4c0b      	ldr	r4, [pc, #44]	; (8002664 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002636:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002638:	e001      	b.n	800263e <LoopFillZerobss>

0800263a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800263a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800263c:	3204      	adds	r2, #4

0800263e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800263e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002640:	d3fb      	bcc.n	800263a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002642:	f7ff fe21 	bl	8002288 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002646:	f007 fb5b 	bl	8009d00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800264a:	f7ff fc1f 	bl	8001e8c <main>
  bx  lr    
 800264e:	4770      	bx	lr
   ldr   sp, =_estack    		 /* set stack pointer */
 8002650:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002654:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002658:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800265c:	0800b530 	.word	0x0800b530
  ldr r2, =_sbss
 8002660:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002664:	20009cb4 	.word	0x20009cb4

08002668 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002668:	e7fe      	b.n	8002668 <ADC_IRQHandler>
	...

0800266c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800266c:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800266e:	4b0b      	ldr	r3, [pc, #44]	; (800269c <HAL_Init+0x30>)
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002676:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800267e:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002686:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002688:	2003      	movs	r0, #3
 800268a:	f000 fa73 	bl	8002b74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800268e:	2000      	movs	r0, #0
 8002690:	f7ff fc4e 	bl	8001f30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002694:	f7ff fc2c 	bl	8001ef0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002698:	2000      	movs	r0, #0
 800269a:	bd08      	pop	{r3, pc}
 800269c:	40023c00 	.word	0x40023c00

080026a0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80026a0:	4a03      	ldr	r2, [pc, #12]	; (80026b0 <HAL_IncTick+0x10>)
 80026a2:	4b04      	ldr	r3, [pc, #16]	; (80026b4 <HAL_IncTick+0x14>)
 80026a4:	6811      	ldr	r1, [r2, #0]
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	440b      	add	r3, r1
 80026aa:	6013      	str	r3, [r2, #0]
}
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	20009c30 	.word	0x20009c30
 80026b4:	20000004 	.word	0x20000004

080026b8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80026b8:	4b01      	ldr	r3, [pc, #4]	; (80026c0 <HAL_GetTick+0x8>)
 80026ba:	6818      	ldr	r0, [r3, #0]
}
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	20009c30 	.word	0x20009c30

080026c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026c4:	b538      	push	{r3, r4, r5, lr}
 80026c6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80026c8:	f7ff fff6 	bl	80026b8 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026cc:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80026ce:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80026d0:	d002      	beq.n	80026d8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80026d2:	4b04      	ldr	r3, [pc, #16]	; (80026e4 <HAL_Delay+0x20>)
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026d8:	f7ff ffee 	bl	80026b8 <HAL_GetTick>
 80026dc:	1b43      	subs	r3, r0, r5
 80026de:	42a3      	cmp	r3, r4
 80026e0:	d3fa      	bcc.n	80026d8 <HAL_Delay+0x14>
  {
  }
}
 80026e2:	bd38      	pop	{r3, r4, r5, pc}
 80026e4:	20000004 	.word	0x20000004

080026e8 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80026e8:	2800      	cmp	r0, #0
 80026ea:	f000 8140 	beq.w	800296e <HAL_ADC_Init+0x286>
{
 80026ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80026f0:	6802      	ldr	r2, [r0, #0]
 80026f2:	4ba7      	ldr	r3, [pc, #668]	; (8002990 <HAL_ADC_Init+0x2a8>)
 80026f4:	429a      	cmp	r2, r3
 80026f6:	4604      	mov	r4, r0
 80026f8:	d004      	beq.n	8002704 <HAL_ADC_Init+0x1c>
 80026fa:	48a6      	ldr	r0, [pc, #664]	; (8002994 <HAL_ADC_Init+0x2ac>)
 80026fc:	f240 1143 	movw	r1, #323	; 0x143
 8002700:	f7ff fbec 	bl	8001edc <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8002704:	6863      	ldr	r3, [r4, #4]
 8002706:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 800270a:	d004      	beq.n	8002716 <HAL_ADC_Init+0x2e>
 800270c:	48a1      	ldr	r0, [pc, #644]	; (8002994 <HAL_ADC_Init+0x2ac>)
 800270e:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8002712:	f7ff fbe3 	bl	8001edc <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8002716:	68a3      	ldr	r3, [r4, #8]
 8002718:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 800271c:	d004      	beq.n	8002728 <HAL_ADC_Init+0x40>
 800271e:	489d      	ldr	r0, [pc, #628]	; (8002994 <HAL_ADC_Init+0x2ac>)
 8002720:	f240 1145 	movw	r1, #325	; 0x145
 8002724:	f7ff fbda 	bl	8001edc <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 8002728:	6923      	ldr	r3, [r4, #16]
 800272a:	2b01      	cmp	r3, #1
 800272c:	d879      	bhi.n	8002822 <HAL_ADC_Init+0x13a>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800272e:	7e23      	ldrb	r3, [r4, #24]
 8002730:	2b01      	cmp	r3, #1
 8002732:	d86a      	bhi.n	800280a <HAL_ADC_Init+0x122>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8002734:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002736:	f033 7240 	bics.w	r2, r3, #50331648	; 0x3000000
 800273a:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800273e:	d014      	beq.n	800276a <HAL_ADC_Init+0x82>
 8002740:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 8002744:	d011      	beq.n	800276a <HAL_ADC_Init+0x82>
 8002746:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 800274a:	d00e      	beq.n	800276a <HAL_ADC_Init+0x82>
 800274c:	f1b1 6f40 	cmp.w	r1, #201326592	; 0xc000000
 8002750:	d00b      	beq.n	800276a <HAL_ADC_Init+0x82>
 8002752:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8002756:	d008      	beq.n	800276a <HAL_ADC_Init+0x82>
 8002758:	f103 4371 	add.w	r3, r3, #4043309056	; 0xf1000000
 800275c:	2b01      	cmp	r3, #1
 800275e:	d904      	bls.n	800276a <HAL_ADC_Init+0x82>
 8002760:	488c      	ldr	r0, [pc, #560]	; (8002994 <HAL_ADC_Init+0x2ac>)
 8002762:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8002766:	f7ff fbb9 	bl	8001edc <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 800276a:	68e3      	ldr	r3, [r4, #12]
 800276c:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8002770:	d122      	bne.n	80027b8 <HAL_ADC_Init+0xd0>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8002772:	69e3      	ldr	r3, [r4, #28]
 8002774:	3b01      	subs	r3, #1
 8002776:	2b0f      	cmp	r3, #15
 8002778:	d827      	bhi.n	80027ca <HAL_ADC_Init+0xe2>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 800277a:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 800277e:	2b01      	cmp	r3, #1
 8002780:	d82c      	bhi.n	80027dc <HAL_ADC_Init+0xf4>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8002782:	6963      	ldr	r3, [r4, #20]
 8002784:	2b02      	cmp	r3, #2
 8002786:	d831      	bhi.n	80027ec <HAL_ADC_Init+0x104>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8002788:	f894 3020 	ldrb.w	r3, [r4, #32]
 800278c:	2b01      	cmp	r3, #1
 800278e:	d836      	bhi.n	80027fe <HAL_ADC_Init+0x116>
  
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002790:	4b81      	ldr	r3, [pc, #516]	; (8002998 <HAL_ADC_Init+0x2b0>)
 8002792:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002794:	429a      	cmp	r2, r3
 8002796:	d004      	beq.n	80027a2 <HAL_ADC_Init+0xba>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8002798:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800279a:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 800279e:	f040 80d7 	bne.w	8002950 <HAL_ADC_Init+0x268>
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80027a2:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80027a4:	2d00      	cmp	r5, #0
 80027a6:	d045      	beq.n	8002834 <HAL_ADC_Init+0x14c>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80027aa:	06db      	lsls	r3, r3, #27
 80027ac:	d54b      	bpl.n	8002846 <HAL_ADC_Init+0x15e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80027ae:	2300      	movs	r3, #0
 80027b0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    tmp_hal_status = HAL_ERROR;
 80027b4:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 80027b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 80027b8:	4876      	ldr	r0, [pc, #472]	; (8002994 <HAL_ADC_Init+0x2ac>)
 80027ba:	f240 1149 	movw	r1, #329	; 0x149
 80027be:	f7ff fb8d 	bl	8001edc <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 80027c2:	69e3      	ldr	r3, [r4, #28]
 80027c4:	3b01      	subs	r3, #1
 80027c6:	2b0f      	cmp	r3, #15
 80027c8:	d9d7      	bls.n	800277a <HAL_ADC_Init+0x92>
 80027ca:	4872      	ldr	r0, [pc, #456]	; (8002994 <HAL_ADC_Init+0x2ac>)
 80027cc:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 80027d0:	f7ff fb84 	bl	8001edc <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 80027d4:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d9d2      	bls.n	8002782 <HAL_ADC_Init+0x9a>
 80027dc:	486d      	ldr	r0, [pc, #436]	; (8002994 <HAL_ADC_Init+0x2ac>)
 80027de:	f240 114b 	movw	r1, #331	; 0x14b
 80027e2:	f7ff fb7b 	bl	8001edc <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 80027e6:	6963      	ldr	r3, [r4, #20]
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d9cd      	bls.n	8002788 <HAL_ADC_Init+0xa0>
 80027ec:	4869      	ldr	r0, [pc, #420]	; (8002994 <HAL_ADC_Init+0x2ac>)
 80027ee:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 80027f2:	f7ff fb73 	bl	8001edc <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 80027f6:	f894 3020 	ldrb.w	r3, [r4, #32]
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d9c8      	bls.n	8002790 <HAL_ADC_Init+0xa8>
 80027fe:	4865      	ldr	r0, [pc, #404]	; (8002994 <HAL_ADC_Init+0x2ac>)
 8002800:	f240 114d 	movw	r1, #333	; 0x14d
 8002804:	f7ff fb6a 	bl	8001edc <assert_failed>
 8002808:	e7c2      	b.n	8002790 <HAL_ADC_Init+0xa8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800280a:	f240 1147 	movw	r1, #327	; 0x147
 800280e:	4861      	ldr	r0, [pc, #388]	; (8002994 <HAL_ADC_Init+0x2ac>)
 8002810:	f7ff fb64 	bl	8001edc <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8002814:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002816:	f033 7240 	bics.w	r2, r3, #50331648	; 0x3000000
 800281a:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800281e:	d0a4      	beq.n	800276a <HAL_ADC_Init+0x82>
 8002820:	e78e      	b.n	8002740 <HAL_ADC_Init+0x58>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 8002822:	485c      	ldr	r0, [pc, #368]	; (8002994 <HAL_ADC_Init+0x2ac>)
 8002824:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8002828:	f7ff fb58 	bl	8001edc <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800282c:	7e23      	ldrb	r3, [r4, #24]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d980      	bls.n	8002734 <HAL_ADC_Init+0x4c>
 8002832:	e7ea      	b.n	800280a <HAL_ADC_Init+0x122>
    HAL_ADC_MspInit(hadc);
 8002834:	4620      	mov	r0, r4
 8002836:	f7fe fa8b 	bl	8000d50 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800283a:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800283c:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 800283e:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002842:	06db      	lsls	r3, r3, #27
 8002844:	d4b3      	bmi.n	80027ae <HAL_ADC_Init+0xc6>
    ADC_STATE_CLR_SET(hadc->State,
 8002846:	6c22      	ldr	r2, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002848:	4954      	ldr	r1, [pc, #336]	; (800299c <HAL_ADC_Init+0x2b4>)
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800284a:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800284c:	4d52      	ldr	r5, [pc, #328]	; (8002998 <HAL_ADC_Init+0x2b0>)
    ADC_STATE_CLR_SET(hadc->State,
 800284e:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8002852:	f022 0202 	bic.w	r2, r2, #2
 8002856:	f042 0202 	orr.w	r2, r2, #2
 800285a:	6422      	str	r2, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800285c:	684a      	ldr	r2, [r1, #4]
 800285e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002862:	604a      	str	r2, [r1, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002864:	684a      	ldr	r2, [r1, #4]
 8002866:	6860      	ldr	r0, [r4, #4]
 8002868:	4302      	orrs	r2, r0
 800286a:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800286c:	6858      	ldr	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800286e:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002870:	68a7      	ldr	r7, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002872:	68e6      	ldr	r6, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002874:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8002878:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800287a:	685a      	ldr	r2, [r3, #4]
 800287c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002880:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002882:	6858      	ldr	r0, [r3, #4]
 8002884:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 8002888:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800288a:	6859      	ldr	r1, [r3, #4]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800288c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800288e:	4339      	orrs	r1, r7
 8002890:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002892:	6899      	ldr	r1, [r3, #8]
 8002894:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8002898:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800289a:	689a      	ldr	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800289c:	42a8      	cmp	r0, r5
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800289e:	ea42 0206 	orr.w	r2, r2, r6
 80028a2:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028a4:	d05a      	beq.n	800295c <HAL_ADC_Init+0x274>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028a6:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80028a8:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028aa:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 80028ae:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80028b0:	689a      	ldr	r2, [r3, #8]
 80028b2:	4310      	orrs	r0, r2
 80028b4:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028b6:	6899      	ldr	r1, [r3, #8]
 80028b8:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 80028bc:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80028be:	689a      	ldr	r2, [r3, #8]
 80028c0:	432a      	orrs	r2, r5
 80028c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80028c4:	689a      	ldr	r2, [r3, #8]
 80028c6:	f022 0202 	bic.w	r2, r2, #2
 80028ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80028cc:	689a      	ldr	r2, [r3, #8]
 80028ce:	7e21      	ldrb	r1, [r4, #24]
 80028d0:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 80028d4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80028d6:	f894 2020 	ldrb.w	r2, [r4, #32]
 80028da:	2a00      	cmp	r2, #0
 80028dc:	d049      	beq.n	8002972 <HAL_ADC_Init+0x28a>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 80028de:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80028e0:	3a01      	subs	r2, #1
 80028e2:	2a07      	cmp	r2, #7
 80028e4:	d84a      	bhi.n	800297c <HAL_ADC_Init+0x294>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80028e6:	6859      	ldr	r1, [r3, #4]
 80028e8:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80028ec:	6059      	str	r1, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80028ee:	6859      	ldr	r1, [r3, #4]
 80028f0:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 80028f4:	6059      	str	r1, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80028f6:	6859      	ldr	r1, [r3, #4]
 80028f8:	ea41 3242 	orr.w	r2, r1, r2, lsl #13
 80028fc:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80028fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002900:	69e0      	ldr	r0, [r4, #28]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002902:	6965      	ldr	r5, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002904:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002908:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800290a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800290c:	3801      	subs	r0, #1
 800290e:	ea41 5100 	orr.w	r1, r1, r0, lsl #20
 8002912:	62d9      	str	r1, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002914:	6899      	ldr	r1, [r3, #8]
 8002916:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 800291a:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800291c:	6899      	ldr	r1, [r3, #8]
 800291e:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 8002922:	ea41 2142 	orr.w	r1, r1, r2, lsl #9
 8002926:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002928:	6899      	ldr	r1, [r3, #8]
 800292a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800292e:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002930:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8002932:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002934:	ea42 2285 	orr.w	r2, r2, r5, lsl #10
 8002938:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800293a:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 800293c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800293e:	f023 0303 	bic.w	r3, r3, #3
 8002942:	f043 0301 	orr.w	r3, r3, #1
 8002946:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8002948:	2300      	movs	r3, #0
 800294a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800294e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8002950:	4810      	ldr	r0, [pc, #64]	; (8002994 <HAL_ADC_Init+0x2ac>)
 8002952:	f240 1151 	movw	r1, #337	; 0x151
 8002956:	f7ff fac1 	bl	8001edc <assert_failed>
 800295a:	e722      	b.n	80027a2 <HAL_ADC_Init+0xba>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800295c:	689a      	ldr	r2, [r3, #8]
 800295e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002962:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002964:	689a      	ldr	r2, [r3, #8]
 8002966:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800296a:	609a      	str	r2, [r3, #8]
 800296c:	e7aa      	b.n	80028c4 <HAL_ADC_Init+0x1dc>
    return HAL_ERROR;
 800296e:	2001      	movs	r0, #1
}
 8002970:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002972:	685a      	ldr	r2, [r3, #4]
 8002974:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002978:	605a      	str	r2, [r3, #4]
 800297a:	e7c0      	b.n	80028fe <HAL_ADC_Init+0x216>
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 800297c:	4805      	ldr	r0, [pc, #20]	; (8002994 <HAL_ADC_Init+0x2ac>)
 800297e:	f240 71a6 	movw	r1, #1958	; 0x7a6
 8002982:	f7ff faab 	bl	8001edc <assert_failed>
 8002986:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002988:	6823      	ldr	r3, [r4, #0]
 800298a:	3a01      	subs	r2, #1
 800298c:	e7ab      	b.n	80028e6 <HAL_ADC_Init+0x1fe>
 800298e:	bf00      	nop
 8002990:	40012000 	.word	0x40012000
 8002994:	0800b048 	.word	0x0800b048
 8002998:	0f000001 	.word	0x0f000001
 800299c:	40012300 	.word	0x40012300

080029a0 <HAL_ADC_ConfigChannel>:
{
 80029a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80029a2:	680b      	ldr	r3, [r1, #0]
{
 80029a4:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 80029a6:	2200      	movs	r2, #0
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80029a8:	2b12      	cmp	r3, #18
{
 80029aa:	460e      	mov	r6, r1
 80029ac:	4604      	mov	r4, r0
  __IO uint32_t counter = 0U;
 80029ae:	9201      	str	r2, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80029b0:	d903      	bls.n	80029ba <HAL_ADC_ConfigChannel+0x1a>
 80029b2:	4a6a      	ldr	r2, [pc, #424]	; (8002b5c <HAL_ADC_ConfigChannel+0x1bc>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	f040 8087 	bne.w	8002ac8 <HAL_ADC_ConfigChannel+0x128>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 80029ba:	6873      	ldr	r3, [r6, #4]
 80029bc:	3b01      	subs	r3, #1
 80029be:	2b0f      	cmp	r3, #15
 80029c0:	f200 808c 	bhi.w	8002adc <HAL_ADC_ConfigChannel+0x13c>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 80029c4:	68b3      	ldr	r3, [r6, #8]
 80029c6:	2b07      	cmp	r3, #7
 80029c8:	f200 8091 	bhi.w	8002aee <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 80029cc:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	f000 8096 	beq.w	8002b02 <HAL_ADC_ConfigChannel+0x162>
 80029d6:	2301      	movs	r3, #1
 80029d8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 80029dc:	6835      	ldr	r5, [r6, #0]
 80029de:	2d09      	cmp	r5, #9
 80029e0:	d827      	bhi.n	8002a32 <HAL_ADC_ConfigChannel+0x92>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80029e2:	6820      	ldr	r0, [r4, #0]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80029e4:	68b3      	ldr	r3, [r6, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80029e6:	6902      	ldr	r2, [r0, #16]
 80029e8:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 80029ec:	2107      	movs	r1, #7
 80029ee:	40b9      	lsls	r1, r7
 80029f0:	ea22 0201 	bic.w	r2, r2, r1
 80029f4:	6102      	str	r2, [r0, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80029f6:	6902      	ldr	r2, [r0, #16]
 80029f8:	40bb      	lsls	r3, r7
 80029fa:	4313      	orrs	r3, r2
 80029fc:	6103      	str	r3, [r0, #16]
  if (sConfig->Rank < 7U)
 80029fe:	6873      	ldr	r3, [r6, #4]
 8002a00:	2b06      	cmp	r3, #6
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002a02:	462f      	mov	r7, r5
  if (sConfig->Rank < 7U)
 8002a04:	d82a      	bhi.n	8002a5c <HAL_ADC_ConfigChannel+0xbc>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002a06:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002a0a:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8002a0c:	3b05      	subs	r3, #5
 8002a0e:	211f      	movs	r1, #31
 8002a10:	4099      	lsls	r1, r3
 8002a12:	ea22 0201 	bic.w	r2, r2, r1
 8002a16:	6342      	str	r2, [r0, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002a18:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8002a1a:	fa07 f303 	lsl.w	r3, r7, r3
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	6343      	str	r3, [r0, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002a22:	4b4f      	ldr	r3, [pc, #316]	; (8002b60 <HAL_ADC_ConfigChannel+0x1c0>)
 8002a24:	4298      	cmp	r0, r3
 8002a26:	d02d      	beq.n	8002a84 <HAL_ADC_ConfigChannel+0xe4>
  __HAL_UNLOCK(hadc);
 8002a28:	2000      	movs	r0, #0
 8002a2a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002a2e:	b003      	add	sp, #12
 8002a30:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002a32:	6820      	ldr	r0, [r4, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002a34:	68b3      	ldr	r3, [r6, #8]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002a36:	68c1      	ldr	r1, [r0, #12]
 8002a38:	b2af      	uxth	r7, r5
 8002a3a:	eb07 0247 	add.w	r2, r7, r7, lsl #1
 8002a3e:	3a1e      	subs	r2, #30
 8002a40:	f04f 0c07 	mov.w	ip, #7
 8002a44:	fa0c fc02 	lsl.w	ip, ip, r2
 8002a48:	ea21 010c 	bic.w	r1, r1, ip
 8002a4c:	60c1      	str	r1, [r0, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002a4e:	68c1      	ldr	r1, [r0, #12]
 8002a50:	4093      	lsls	r3, r2
 8002a52:	430b      	orrs	r3, r1
 8002a54:	60c3      	str	r3, [r0, #12]
  if (sConfig->Rank < 7U)
 8002a56:	6873      	ldr	r3, [r6, #4]
 8002a58:	2b06      	cmp	r3, #6
 8002a5a:	d9d4      	bls.n	8002a06 <HAL_ADC_ConfigChannel+0x66>
  else if (sConfig->Rank < 13U)
 8002a5c:	2b0c      	cmp	r3, #12
 8002a5e:	d853      	bhi.n	8002b08 <HAL_ADC_ConfigChannel+0x168>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002a60:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002a64:	f1a3 0123 	sub.w	r1, r3, #35	; 0x23
 8002a68:	221f      	movs	r2, #31
 8002a6a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002a6c:	408a      	lsls	r2, r1
 8002a6e:	ea23 0302 	bic.w	r3, r3, r2
 8002a72:	6303      	str	r3, [r0, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002a74:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002a76:	fa07 f101 	lsl.w	r1, r7, r1
 8002a7a:	4319      	orrs	r1, r3
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002a7c:	4b38      	ldr	r3, [pc, #224]	; (8002b60 <HAL_ADC_ConfigChannel+0x1c0>)
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002a7e:	6301      	str	r1, [r0, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002a80:	4298      	cmp	r0, r3
 8002a82:	d1d1      	bne.n	8002a28 <HAL_ADC_ConfigChannel+0x88>
 8002a84:	2d12      	cmp	r5, #18
 8002a86:	d04e      	beq.n	8002b26 <HAL_ADC_ConfigChannel+0x186>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002a88:	4b34      	ldr	r3, [pc, #208]	; (8002b5c <HAL_ADC_ConfigChannel+0x1bc>)
 8002a8a:	429d      	cmp	r5, r3
 8002a8c:	d158      	bne.n	8002b40 <HAL_ADC_ConfigChannel+0x1a0>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002a8e:	4a35      	ldr	r2, [pc, #212]	; (8002b64 <HAL_ADC_ConfigChannel+0x1c4>)
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a90:	4b35      	ldr	r3, [pc, #212]	; (8002b68 <HAL_ADC_ConfigChannel+0x1c8>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002a92:	6851      	ldr	r1, [r2, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a94:	4835      	ldr	r0, [pc, #212]	; (8002b6c <HAL_ADC_ConfigChannel+0x1cc>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002a96:	f421 0180 	bic.w	r1, r1, #4194304	; 0x400000
 8002a9a:	6051      	str	r1, [r2, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002a9c:	6851      	ldr	r1, [r2, #4]
 8002a9e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8002aa2:	6051      	str	r1, [r2, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	fba0 2303 	umull	r2, r3, r0, r3
 8002aaa:	0c9b      	lsrs	r3, r3, #18
 8002aac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8002ab4:	9b01      	ldr	r3, [sp, #4]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d0b6      	beq.n	8002a28 <HAL_ADC_ConfigChannel+0x88>
        counter--;
 8002aba:	9b01      	ldr	r3, [sp, #4]
 8002abc:	3b01      	subs	r3, #1
 8002abe:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8002ac0:	9b01      	ldr	r3, [sp, #4]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1f9      	bne.n	8002aba <HAL_ADC_ConfigChannel+0x11a>
 8002ac6:	e7af      	b.n	8002a28 <HAL_ADC_ConfigChannel+0x88>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002ac8:	4829      	ldr	r0, [pc, #164]	; (8002b70 <HAL_ADC_ConfigChannel+0x1d0>)
 8002aca:	f240 6189 	movw	r1, #1673	; 0x689
 8002ace:	f7ff fa05 	bl	8001edc <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002ad2:	6873      	ldr	r3, [r6, #4]
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	2b0f      	cmp	r3, #15
 8002ad8:	f67f af74 	bls.w	80029c4 <HAL_ADC_ConfigChannel+0x24>
 8002adc:	4824      	ldr	r0, [pc, #144]	; (8002b70 <HAL_ADC_ConfigChannel+0x1d0>)
 8002ade:	f240 618a 	movw	r1, #1674	; 0x68a
 8002ae2:	f7ff f9fb 	bl	8001edc <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002ae6:	68b3      	ldr	r3, [r6, #8]
 8002ae8:	2b07      	cmp	r3, #7
 8002aea:	f67f af6f 	bls.w	80029cc <HAL_ADC_ConfigChannel+0x2c>
 8002aee:	4820      	ldr	r0, [pc, #128]	; (8002b70 <HAL_ADC_ConfigChannel+0x1d0>)
 8002af0:	f240 618b 	movw	r1, #1675	; 0x68b
 8002af4:	f7ff f9f2 	bl	8001edc <assert_failed>
  __HAL_LOCK(hadc);
 8002af8:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	f47f af6a 	bne.w	80029d6 <HAL_ADC_ConfigChannel+0x36>
 8002b02:	2002      	movs	r0, #2
}
 8002b04:	b003      	add	sp, #12
 8002b06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002b08:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8002b0c:	3a41      	subs	r2, #65	; 0x41
 8002b0e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002b10:	211f      	movs	r1, #31
 8002b12:	4091      	lsls	r1, r2
 8002b14:	ea23 0301 	bic.w	r3, r3, r1
 8002b18:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002b1a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002b1c:	fa07 f102 	lsl.w	r1, r7, r2
 8002b20:	4319      	orrs	r1, r3
 8002b22:	62c1      	str	r1, [r0, #44]	; 0x2c
 8002b24:	e77d      	b.n	8002a22 <HAL_ADC_ConfigChannel+0x82>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002b26:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
 8002b2a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8002b2e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002b32:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
 8002b36:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002b3a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002b3e:	e773      	b.n	8002a28 <HAL_ADC_ConfigChannel+0x88>
 8002b40:	2d11      	cmp	r5, #17
 8002b42:	f47f af71 	bne.w	8002a28 <HAL_ADC_ConfigChannel+0x88>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002b46:	4b07      	ldr	r3, [pc, #28]	; (8002b64 <HAL_ADC_ConfigChannel+0x1c4>)
 8002b48:	685a      	ldr	r2, [r3, #4]
 8002b4a:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8002b4e:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002b50:	685a      	ldr	r2, [r3, #4]
 8002b52:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002b56:	605a      	str	r2, [r3, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002b58:	e766      	b.n	8002a28 <HAL_ADC_ConfigChannel+0x88>
 8002b5a:	bf00      	nop
 8002b5c:	10000012 	.word	0x10000012
 8002b60:	40012000 	.word	0x40012000
 8002b64:	40012300 	.word	0x40012300
 8002b68:	20000000 	.word	0x20000000
 8002b6c:	431bde83 	.word	0x431bde83
 8002b70:	0800b048 	.word	0x0800b048

08002b74 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002b74:	1ec3      	subs	r3, r0, #3
 8002b76:	2b04      	cmp	r3, #4
{
 8002b78:	b510      	push	{r4, lr}
 8002b7a:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002b7c:	d80e      	bhi.n	8002b9c <HAL_NVIC_SetPriorityGrouping+0x28>
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b7e:	490a      	ldr	r1, [pc, #40]	; (8002ba8 <HAL_NVIC_SetPriorityGrouping+0x34>)
 8002b80:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b82:	0223      	lsls	r3, r4, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b84:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b88:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b8c:	4014      	ands	r4, r2
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b8e:	4323      	orrs	r3, r4
  reg_value  =  (reg_value                                   |
 8002b90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8002b98:	60cb      	str	r3, [r1, #12]
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002b9a:	bd10      	pop	{r4, pc}
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002b9c:	4803      	ldr	r0, [pc, #12]	; (8002bac <HAL_NVIC_SetPriorityGrouping+0x38>)
 8002b9e:	2192      	movs	r1, #146	; 0x92
 8002ba0:	f7ff f99c 	bl	8001edc <assert_failed>
 8002ba4:	e7eb      	b.n	8002b7e <HAL_NVIC_SetPriorityGrouping+0xa>
 8002ba6:	bf00      	nop
 8002ba8:	e000ed00 	.word	0xe000ed00
 8002bac:	0800b080 	.word	0x0800b080

08002bb0 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002bb0:	2a0f      	cmp	r2, #15
{ 
 8002bb2:	b570      	push	{r4, r5, r6, lr}
 8002bb4:	4616      	mov	r6, r2
 8002bb6:	4605      	mov	r5, r0
 8002bb8:	460c      	mov	r4, r1
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002bba:	d837      	bhi.n	8002c2c <HAL_NVIC_SetPriority+0x7c>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002bbc:	2c0f      	cmp	r4, #15
 8002bbe:	d830      	bhi.n	8002c22 <HAL_NVIC_SetPriority+0x72>
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bc0:	4b1d      	ldr	r3, [pc, #116]	; (8002c38 <HAL_NVIC_SetPriority+0x88>)
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bc8:	f1c3 0007 	rsb	r0, r3, #7
 8002bcc:	2804      	cmp	r0, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bce:	f103 0204 	add.w	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bd2:	bf28      	it	cs
 8002bd4:	2004      	movcs	r0, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bd6:	2a06      	cmp	r2, #6
 8002bd8:	d918      	bls.n	8002c0c <HAL_NVIC_SetPriority+0x5c>
 8002bda:	3b03      	subs	r3, #3
 8002bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8002be0:	409a      	lsls	r2, r3
 8002be2:	ea26 0602 	bic.w	r6, r6, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002be6:	f04f 31ff 	mov.w	r1, #4294967295
 8002bea:	4081      	lsls	r1, r0
 8002bec:	ea24 0401 	bic.w	r4, r4, r1
 8002bf0:	409c      	lsls	r4, r3
  if ((int32_t)(IRQn) >= 0)
 8002bf2:	2d00      	cmp	r5, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bf4:	ea44 0406 	orr.w	r4, r4, r6
  if ((int32_t)(IRQn) >= 0)
 8002bf8:	db0b      	blt.n	8002c12 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bfa:	f105 4560 	add.w	r5, r5, #3758096384	; 0xe0000000
 8002bfe:	f505 4561 	add.w	r5, r5, #57600	; 0xe100
 8002c02:	0124      	lsls	r4, r4, #4
 8002c04:	b2e4      	uxtb	r4, r4
 8002c06:	f885 4300 	strb.w	r4, [r5, #768]	; 0x300
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002c0a:	bd70      	pop	{r4, r5, r6, pc}
 8002c0c:	2600      	movs	r6, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c0e:	4633      	mov	r3, r6
 8002c10:	e7e9      	b.n	8002be6 <HAL_NVIC_SetPriority+0x36>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c12:	4b0a      	ldr	r3, [pc, #40]	; (8002c3c <HAL_NVIC_SetPriority+0x8c>)
 8002c14:	f005 050f 	and.w	r5, r5, #15
 8002c18:	0124      	lsls	r4, r4, #4
 8002c1a:	442b      	add	r3, r5
 8002c1c:	b2e4      	uxtb	r4, r4
 8002c1e:	761c      	strb	r4, [r3, #24]
 8002c20:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002c22:	4807      	ldr	r0, [pc, #28]	; (8002c40 <HAL_NVIC_SetPriority+0x90>)
 8002c24:	21ab      	movs	r1, #171	; 0xab
 8002c26:	f7ff f959 	bl	8001edc <assert_failed>
 8002c2a:	e7c9      	b.n	8002bc0 <HAL_NVIC_SetPriority+0x10>
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002c2c:	4804      	ldr	r0, [pc, #16]	; (8002c40 <HAL_NVIC_SetPriority+0x90>)
 8002c2e:	21aa      	movs	r1, #170	; 0xaa
 8002c30:	f7ff f954 	bl	8001edc <assert_failed>
 8002c34:	e7c2      	b.n	8002bbc <HAL_NVIC_SetPriority+0xc>
 8002c36:	bf00      	nop
 8002c38:	e000ed00 	.word	0xe000ed00
 8002c3c:	e000ecfc 	.word	0xe000ecfc
 8002c40:	0800b080 	.word	0x0800b080

08002c44 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002c44:	2800      	cmp	r0, #0
 8002c46:	db08      	blt.n	8002c5a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c48:	f000 011f 	and.w	r1, r0, #31
 8002c4c:	4a05      	ldr	r2, [pc, #20]	; (8002c64 <HAL_NVIC_EnableIRQ+0x20>)
 8002c4e:	0940      	lsrs	r0, r0, #5
 8002c50:	2301      	movs	r3, #1
 8002c52:	408b      	lsls	r3, r1
 8002c54:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002c58:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002c5a:	4803      	ldr	r0, [pc, #12]	; (8002c68 <HAL_NVIC_EnableIRQ+0x24>)
 8002c5c:	21be      	movs	r1, #190	; 0xbe
 8002c5e:	f7ff b93d 	b.w	8001edc <assert_failed>
 8002c62:	bf00      	nop
 8002c64:	e000e100 	.word	0xe000e100
 8002c68:	0800b080 	.word	0x0800b080

08002c6c <HAL_NVIC_DisableIRQ>:
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002c6c:	2800      	cmp	r0, #0
 8002c6e:	db0e      	blt.n	8002c8e <HAL_NVIC_DisableIRQ+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c70:	0943      	lsrs	r3, r0, #5
 8002c72:	4909      	ldr	r1, [pc, #36]	; (8002c98 <HAL_NVIC_DisableIRQ+0x2c>)
 8002c74:	3320      	adds	r3, #32
 8002c76:	2201      	movs	r2, #1
 8002c78:	f000 001f 	and.w	r0, r0, #31
 8002c7c:	fa02 f000 	lsl.w	r0, r2, r0
 8002c80:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002c84:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002c88:	f3bf 8f6f 	isb	sy
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8002c8c:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002c8e:	4803      	ldr	r0, [pc, #12]	; (8002c9c <HAL_NVIC_DisableIRQ+0x30>)
 8002c90:	21ce      	movs	r1, #206	; 0xce
 8002c92:	f7ff b923 	b.w	8001edc <assert_failed>
 8002c96:	bf00      	nop
 8002c98:	e000e100 	.word	0xe000e100
 8002c9c:	0800b080 	.word	0x0800b080

08002ca0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ca2:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8002ca4:	f7ff fd08 	bl	80026b8 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ca8:	2c00      	cmp	r4, #0
 8002caa:	f000 8114 	beq.w	8002ed6 <HAL_DMA_Init+0x236>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8002cae:	6823      	ldr	r3, [r4, #0]
 8002cb0:	4aa8      	ldr	r2, [pc, #672]	; (8002f54 <HAL_DMA_Init+0x2b4>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	4605      	mov	r5, r0
 8002cb6:	d031      	beq.n	8002d1c <HAL_DMA_Init+0x7c>
 8002cb8:	3218      	adds	r2, #24
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d02e      	beq.n	8002d1c <HAL_DMA_Init+0x7c>
 8002cbe:	3218      	adds	r2, #24
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d02b      	beq.n	8002d1c <HAL_DMA_Init+0x7c>
 8002cc4:	3218      	adds	r2, #24
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d028      	beq.n	8002d1c <HAL_DMA_Init+0x7c>
 8002cca:	3218      	adds	r2, #24
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d025      	beq.n	8002d1c <HAL_DMA_Init+0x7c>
 8002cd0:	3218      	adds	r2, #24
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d022      	beq.n	8002d1c <HAL_DMA_Init+0x7c>
 8002cd6:	3218      	adds	r2, #24
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d01f      	beq.n	8002d1c <HAL_DMA_Init+0x7c>
 8002cdc:	3218      	adds	r2, #24
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d01c      	beq.n	8002d1c <HAL_DMA_Init+0x7c>
 8002ce2:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d018      	beq.n	8002d1c <HAL_DMA_Init+0x7c>
 8002cea:	3218      	adds	r2, #24
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d015      	beq.n	8002d1c <HAL_DMA_Init+0x7c>
 8002cf0:	3218      	adds	r2, #24
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d012      	beq.n	8002d1c <HAL_DMA_Init+0x7c>
 8002cf6:	3218      	adds	r2, #24
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d00f      	beq.n	8002d1c <HAL_DMA_Init+0x7c>
 8002cfc:	3218      	adds	r2, #24
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d00c      	beq.n	8002d1c <HAL_DMA_Init+0x7c>
 8002d02:	3218      	adds	r2, #24
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d009      	beq.n	8002d1c <HAL_DMA_Init+0x7c>
 8002d08:	3218      	adds	r2, #24
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d006      	beq.n	8002d1c <HAL_DMA_Init+0x7c>
 8002d0e:	3218      	adds	r2, #24
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d003      	beq.n	8002d1c <HAL_DMA_Init+0x7c>
 8002d14:	4890      	ldr	r0, [pc, #576]	; (8002f58 <HAL_DMA_Init+0x2b8>)
 8002d16:	21b8      	movs	r1, #184	; 0xb8
 8002d18:	f7ff f8e0 	bl	8001edc <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8002d1c:	6863      	ldr	r3, [r4, #4]
 8002d1e:	f033 63c0 	bics.w	r3, r3, #100663296	; 0x6000000
 8002d22:	d006      	beq.n	8002d32 <HAL_DMA_Init+0x92>
 8002d24:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d28:	d003      	beq.n	8002d32 <HAL_DMA_Init+0x92>
 8002d2a:	488b      	ldr	r0, [pc, #556]	; (8002f58 <HAL_DMA_Init+0x2b8>)
 8002d2c:	21b9      	movs	r1, #185	; 0xb9
 8002d2e:	f7ff f8d5 	bl	8001edc <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8002d32:	68a3      	ldr	r3, [r4, #8]
 8002d34:	f033 0240 	bics.w	r2, r3, #64	; 0x40
 8002d38:	f040 8098 	bne.w	8002e6c <HAL_DMA_Init+0x1cc>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8002d3c:	68e3      	ldr	r3, [r4, #12]
 8002d3e:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8002d42:	f040 809f 	bne.w	8002e84 <HAL_DMA_Init+0x1e4>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002d46:	6923      	ldr	r3, [r4, #16]
 8002d48:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8002d4c:	f040 80a3 	bne.w	8002e96 <HAL_DMA_Init+0x1f6>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8002d50:	6963      	ldr	r3, [r4, #20]
 8002d52:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8002d56:	d003      	beq.n	8002d60 <HAL_DMA_Init+0xc0>
 8002d58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d5c:	f040 80a7 	bne.w	8002eae <HAL_DMA_Init+0x20e>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002d60:	69a3      	ldr	r3, [r4, #24]
 8002d62:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 8002d66:	d003      	beq.n	8002d70 <HAL_DMA_Init+0xd0>
 8002d68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d6c:	f040 80a9 	bne.w	8002ec2 <HAL_DMA_Init+0x222>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8002d70:	69e3      	ldr	r3, [r4, #28]
 8002d72:	f033 0220 	bics.w	r2, r3, #32
 8002d76:	d006      	beq.n	8002d86 <HAL_DMA_Init+0xe6>
 8002d78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d7c:	d003      	beq.n	8002d86 <HAL_DMA_Init+0xe6>
 8002d7e:	4876      	ldr	r0, [pc, #472]	; (8002f58 <HAL_DMA_Init+0x2b8>)
 8002d80:	21bf      	movs	r1, #191	; 0xbf
 8002d82:	f7ff f8ab 	bl	8001edc <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8002d86:	6a23      	ldr	r3, [r4, #32]
 8002d88:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8002d8c:	d003      	beq.n	8002d96 <HAL_DMA_Init+0xf6>
 8002d8e:	4872      	ldr	r0, [pc, #456]	; (8002f58 <HAL_DMA_Init+0x2b8>)
 8002d90:	21c0      	movs	r1, #192	; 0xc0
 8002d92:	f7ff f8a3 	bl	8001edc <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8002d96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002d98:	b1db      	cbz	r3, 8002dd2 <HAL_DMA_Init+0x132>
 8002d9a:	2b04      	cmp	r3, #4
 8002d9c:	d005      	beq.n	8002daa <HAL_DMA_Init+0x10a>
 8002d9e:	486e      	ldr	r0, [pc, #440]	; (8002f58 <HAL_DMA_Init+0x2b8>)
 8002da0:	21c1      	movs	r1, #193	; 0xc1
 8002da2:	f7ff f89b 	bl	8001edc <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8002da6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002da8:	b19b      	cbz	r3, 8002dd2 <HAL_DMA_Init+0x132>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8002daa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002dac:	2b03      	cmp	r3, #3
 8002dae:	f200 80b3 	bhi.w	8002f18 <HAL_DMA_Init+0x278>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8002db2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002db4:	f033 73c0 	bics.w	r3, r3, #25165824	; 0x1800000
 8002db8:	d003      	beq.n	8002dc2 <HAL_DMA_Init+0x122>
 8002dba:	4867      	ldr	r0, [pc, #412]	; (8002f58 <HAL_DMA_Init+0x2b8>)
 8002dbc:	21c7      	movs	r1, #199	; 0xc7
 8002dbe:	f7ff f88d 	bl	8001edc <assert_failed>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8002dc2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002dc4:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 8002dc8:	d003      	beq.n	8002dd2 <HAL_DMA_Init+0x132>
 8002dca:	4863      	ldr	r0, [pc, #396]	; (8002f58 <HAL_DMA_Init+0x2b8>)
 8002dcc:	21c8      	movs	r1, #200	; 0xc8
 8002dce:	f7ff f885 	bl	8001edc <assert_failed>

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002dd2:	6823      	ldr	r3, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8002dd4:	2202      	movs	r2, #2
  __HAL_UNLOCK(hdma);
 8002dd6:	2100      	movs	r1, #0
 8002dd8:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ddc:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	f022 0201 	bic.w	r2, r2, #1
 8002de6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002de8:	e005      	b.n	8002df6 <HAL_DMA_Init+0x156>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dea:	f7ff fc65 	bl	80026b8 <HAL_GetTick>
 8002dee:	1b40      	subs	r0, r0, r5
 8002df0:	2805      	cmp	r0, #5
 8002df2:	d855      	bhi.n	8002ea0 <HAL_DMA_Init+0x200>
 8002df4:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	07d1      	lsls	r1, r2, #31
 8002dfa:	d4f6      	bmi.n	8002dea <HAL_DMA_Init+0x14a>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dfc:	e9d4 2601 	ldrd	r2, r6, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e00:	e9d4 5003 	ldrd	r5, r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e04:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e06:	6961      	ldr	r1, [r4, #20]
  tmp = hdma->Instance->CR;
 8002e08:	681f      	ldr	r7, [r3, #0]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e0a:	432a      	orrs	r2, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e0c:	e9d4 6506 	ldrd	r6, r5, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e10:	4302      	orrs	r2, r0
 8002e12:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e14:	6a20      	ldr	r0, [r4, #32]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e16:	4951      	ldr	r1, [pc, #324]	; (8002f5c <HAL_DMA_Init+0x2bc>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e18:	4332      	orrs	r2, r6
 8002e1a:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e1c:	4302      	orrs	r2, r0

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e1e:	6a60      	ldr	r0, [r4, #36]	; 0x24
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e20:	4039      	ands	r1, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e22:	2804      	cmp	r0, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e24:	ea41 0102 	orr.w	r1, r1, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e28:	d057      	beq.n	8002eda <HAL_DMA_Init+0x23a>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e2a:	6019      	str	r1, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e2c:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e2e:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e32:	4310      	orrs	r0, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e34:	b2da      	uxtb	r2, r3
 8002e36:	494a      	ldr	r1, [pc, #296]	; (8002f60 <HAL_DMA_Init+0x2c0>)
  hdma->Instance->FCR = tmp;
 8002e38:	6158      	str	r0, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e3a:	3a10      	subs	r2, #16
 8002e3c:	fba1 0102 	umull	r0, r1, r1, r2
 8002e40:	0909      	lsrs	r1, r1, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e42:	4848      	ldr	r0, [pc, #288]	; (8002f64 <HAL_DMA_Init+0x2c4>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e44:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e48:	5c41      	ldrb	r1, [r0, r1]
 8002e4a:	65e1      	str	r1, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e4c:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 8002e50:	2a5f      	cmp	r2, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e52:	bf88      	it	hi
 8002e54:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e56:	223f      	movs	r2, #63	; 0x3f
 8002e58:	408a      	lsls	r2, r1
  hdma->State = HAL_DMA_STATE_READY;
 8002e5a:	2501      	movs	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	65a3      	str	r3, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e60:	609a      	str	r2, [r3, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e62:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8002e64:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  return HAL_OK;
 8002e68:	4608      	mov	r0, r1
}
 8002e6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8002e6c:	2b80      	cmp	r3, #128	; 0x80
 8002e6e:	f43f af65 	beq.w	8002d3c <HAL_DMA_Init+0x9c>
 8002e72:	4839      	ldr	r0, [pc, #228]	; (8002f58 <HAL_DMA_Init+0x2b8>)
 8002e74:	21ba      	movs	r1, #186	; 0xba
 8002e76:	f7ff f831 	bl	8001edc <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8002e7a:	68e3      	ldr	r3, [r4, #12]
 8002e7c:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8002e80:	f43f af61 	beq.w	8002d46 <HAL_DMA_Init+0xa6>
 8002e84:	4834      	ldr	r0, [pc, #208]	; (8002f58 <HAL_DMA_Init+0x2b8>)
 8002e86:	21bb      	movs	r1, #187	; 0xbb
 8002e88:	f7ff f828 	bl	8001edc <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002e8c:	6923      	ldr	r3, [r4, #16]
 8002e8e:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8002e92:	f43f af5d 	beq.w	8002d50 <HAL_DMA_Init+0xb0>
 8002e96:	4830      	ldr	r0, [pc, #192]	; (8002f58 <HAL_DMA_Init+0x2b8>)
 8002e98:	21bc      	movs	r1, #188	; 0xbc
 8002e9a:	f7ff f81f 	bl	8001edc <assert_failed>
 8002e9e:	e757      	b.n	8002d50 <HAL_DMA_Init+0xb0>
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ea0:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ea2:	2220      	movs	r2, #32
 8002ea4:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ea6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 8002eaa:	4618      	mov	r0, r3
}
 8002eac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8002eae:	482a      	ldr	r0, [pc, #168]	; (8002f58 <HAL_DMA_Init+0x2b8>)
 8002eb0:	21bd      	movs	r1, #189	; 0xbd
 8002eb2:	f7ff f813 	bl	8001edc <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002eb6:	69a3      	ldr	r3, [r4, #24]
 8002eb8:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 8002ebc:	f43f af58 	beq.w	8002d70 <HAL_DMA_Init+0xd0>
 8002ec0:	e752      	b.n	8002d68 <HAL_DMA_Init+0xc8>
 8002ec2:	4825      	ldr	r0, [pc, #148]	; (8002f58 <HAL_DMA_Init+0x2b8>)
 8002ec4:	21be      	movs	r1, #190	; 0xbe
 8002ec6:	f7ff f809 	bl	8001edc <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8002eca:	69e3      	ldr	r3, [r4, #28]
 8002ecc:	f033 0220 	bics.w	r2, r3, #32
 8002ed0:	f43f af59 	beq.w	8002d86 <HAL_DMA_Init+0xe6>
 8002ed4:	e750      	b.n	8002d78 <HAL_DMA_Init+0xd8>
    return HAL_ERROR;
 8002ed6:	2001      	movs	r0, #1
}
 8002ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002eda:	e9d4 500b 	ldrd	r5, r0, [r4, #44]	; 0x2c
 8002ede:	4328      	orrs	r0, r5
 8002ee0:	4301      	orrs	r1, r0
    tmp |= hdma->Init.FIFOThreshold;
 8002ee2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hdma->Instance->CR = tmp;  
 8002ee4:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 8002ee6:	6958      	ldr	r0, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ee8:	f020 0007 	bic.w	r0, r0, #7
 8002eec:	4310      	orrs	r0, r2
    tmp |= hdma->Init.FIFOThreshold;
 8002eee:	f040 0004 	orr.w	r0, r0, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ef2:	2d00      	cmp	r5, #0
 8002ef4:	d09e      	beq.n	8002e34 <HAL_DMA_Init+0x194>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002ef6:	b1a6      	cbz	r6, 8002f22 <HAL_DMA_Init+0x282>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ef8:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 8002efc:	d017      	beq.n	8002f2e <HAL_DMA_Init+0x28e>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002efe:	2a02      	cmp	r2, #2
 8002f00:	d903      	bls.n	8002f0a <HAL_DMA_Init+0x26a>
 8002f02:	2a03      	cmp	r2, #3
 8002f04:	d196      	bne.n	8002e34 <HAL_DMA_Init+0x194>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f06:	01ea      	lsls	r2, r5, #7
 8002f08:	d594      	bpl.n	8002e34 <HAL_DMA_Init+0x194>
        hdma->State = HAL_DMA_STATE_READY;
 8002f0a:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f0c:	2240      	movs	r2, #64	; 0x40
 8002f0e:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002f10:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_ERROR; 
 8002f14:	4618      	mov	r0, r3
}
 8002f16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8002f18:	480f      	ldr	r0, [pc, #60]	; (8002f58 <HAL_DMA_Init+0x2b8>)
 8002f1a:	21c6      	movs	r1, #198	; 0xc6
 8002f1c:	f7fe ffde 	bl	8001edc <assert_failed>
 8002f20:	e747      	b.n	8002db2 <HAL_DMA_Init+0x112>
    switch (tmp)
 8002f22:	2a01      	cmp	r2, #1
 8002f24:	d010      	beq.n	8002f48 <HAL_DMA_Init+0x2a8>
 8002f26:	f032 0202 	bics.w	r2, r2, #2
 8002f2a:	d183      	bne.n	8002e34 <HAL_DMA_Init+0x194>
 8002f2c:	e7eb      	b.n	8002f06 <HAL_DMA_Init+0x266>
    switch (tmp)
 8002f2e:	2a03      	cmp	r2, #3
 8002f30:	d880      	bhi.n	8002e34 <HAL_DMA_Init+0x194>
 8002f32:	a101      	add	r1, pc, #4	; (adr r1, 8002f38 <HAL_DMA_Init+0x298>)
 8002f34:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8002f38:	08002f0b 	.word	0x08002f0b
 8002f3c:	08002f07 	.word	0x08002f07
 8002f40:	08002f0b 	.word	0x08002f0b
 8002f44:	08002f49 	.word	0x08002f49
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f48:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8002f4c:	f47f af72 	bne.w	8002e34 <HAL_DMA_Init+0x194>
 8002f50:	e7db      	b.n	8002f0a <HAL_DMA_Init+0x26a>
 8002f52:	bf00      	nop
 8002f54:	40026010 	.word	0x40026010
 8002f58:	0800b0bc 	.word	0x0800b0bc
 8002f5c:	f010803f 	.word	0xf010803f
 8002f60:	aaaaaaab 	.word	0xaaaaaaab
 8002f64:	0800b0f4 	.word	0x0800b0f4

08002f68 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f68:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d003      	beq.n	8002f78 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f70:	2380      	movs	r3, #128	; 0x80
 8002f72:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8002f74:	2001      	movs	r0, #1
 8002f76:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8002f78:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f7a:	2305      	movs	r3, #5
 8002f7c:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8002f80:	6813      	ldr	r3, [r2, #0]
 8002f82:	f023 0301 	bic.w	r3, r3, #1
 8002f86:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8002f88:	2000      	movs	r0, #0
}
 8002f8a:	4770      	bx	lr

08002f8c <HAL_DMA_IRQHandler>:
{
 8002f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f90:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8002f92:	2300      	movs	r3, #0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f94:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __IO uint32_t count = 0U;
 8002f96:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f98:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8002f9a:	6834      	ldr	r4, [r6, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f9c:	4971      	ldr	r1, [pc, #452]	; (8003164 <HAL_DMA_IRQHandler+0x1d8>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f9e:	2208      	movs	r2, #8
 8002fa0:	409a      	lsls	r2, r3
 8002fa2:	4222      	tst	r2, r4
  uint32_t timeout = SystemCoreClock / 9600U;
 8002fa4:	680d      	ldr	r5, [r1, #0]
{
 8002fa6:	4680      	mov	r8, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fa8:	d004      	beq.n	8002fb4 <HAL_DMA_IRQHandler+0x28>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002faa:	6801      	ldr	r1, [r0, #0]
 8002fac:	680f      	ldr	r7, [r1, #0]
 8002fae:	0778      	lsls	r0, r7, #29
 8002fb0:	f100 808a 	bmi.w	80030c8 <HAL_DMA_IRQHandler+0x13c>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	409a      	lsls	r2, r3
 8002fb8:	4222      	tst	r2, r4
 8002fba:	d004      	beq.n	8002fc6 <HAL_DMA_IRQHandler+0x3a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002fbc:	f8d8 1000 	ldr.w	r1, [r8]
 8002fc0:	6949      	ldr	r1, [r1, #20]
 8002fc2:	0609      	lsls	r1, r1, #24
 8002fc4:	d478      	bmi.n	80030b8 <HAL_DMA_IRQHandler+0x12c>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fc6:	2204      	movs	r2, #4
 8002fc8:	409a      	lsls	r2, r3
 8002fca:	4222      	tst	r2, r4
 8002fcc:	d004      	beq.n	8002fd8 <HAL_DMA_IRQHandler+0x4c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002fce:	f8d8 1000 	ldr.w	r1, [r8]
 8002fd2:	6809      	ldr	r1, [r1, #0]
 8002fd4:	078f      	lsls	r7, r1, #30
 8002fd6:	d467      	bmi.n	80030a8 <HAL_DMA_IRQHandler+0x11c>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002fd8:	2210      	movs	r2, #16
 8002fda:	409a      	lsls	r2, r3
 8002fdc:	4222      	tst	r2, r4
 8002fde:	d004      	beq.n	8002fea <HAL_DMA_IRQHandler+0x5e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002fe0:	f8d8 1000 	ldr.w	r1, [r8]
 8002fe4:	680f      	ldr	r7, [r1, #0]
 8002fe6:	0738      	lsls	r0, r7, #28
 8002fe8:	d449      	bmi.n	800307e <HAL_DMA_IRQHandler+0xf2>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002fea:	2220      	movs	r2, #32
 8002fec:	409a      	lsls	r2, r3
 8002fee:	4222      	tst	r2, r4
 8002ff0:	d017      	beq.n	8003022 <HAL_DMA_IRQHandler+0x96>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002ff2:	f8d8 1000 	ldr.w	r1, [r8]
 8002ff6:	680c      	ldr	r4, [r1, #0]
 8002ff8:	06e0      	lsls	r0, r4, #27
 8002ffa:	d512      	bpl.n	8003022 <HAL_DMA_IRQHandler+0x96>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002ffc:	60b2      	str	r2, [r6, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002ffe:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
 8003002:	2a05      	cmp	r2, #5
 8003004:	d073      	beq.n	80030ee <HAL_DMA_IRQHandler+0x162>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003006:	680b      	ldr	r3, [r1, #0]
 8003008:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800300c:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800300e:	f000 8090 	beq.w	8003132 <HAL_DMA_IRQHandler+0x1a6>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003012:	0319      	lsls	r1, r3, #12
 8003014:	f140 809b 	bpl.w	800314e <HAL_DMA_IRQHandler+0x1c2>
        if(hdma->XferCpltCallback != NULL)
 8003018:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
 800301c:	b10b      	cbz	r3, 8003022 <HAL_DMA_IRQHandler+0x96>
          hdma->XferCpltCallback(hdma);
 800301e:	4640      	mov	r0, r8
 8003020:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003022:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8003026:	b33b      	cbz	r3, 8003078 <HAL_DMA_IRQHandler+0xec>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003028:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 800302c:	07da      	lsls	r2, r3, #31
 800302e:	d51b      	bpl.n	8003068 <HAL_DMA_IRQHandler+0xdc>
      __HAL_DMA_DISABLE(hdma);
 8003030:	f8d8 2000 	ldr.w	r2, [r8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003034:	494c      	ldr	r1, [pc, #304]	; (8003168 <HAL_DMA_IRQHandler+0x1dc>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8003036:	2305      	movs	r3, #5
 8003038:	f888 3035 	strb.w	r3, [r8, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 800303c:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800303e:	fba1 1505 	umull	r1, r5, r1, r5
      __HAL_DMA_DISABLE(hdma);
 8003042:	f023 0301 	bic.w	r3, r3, #1
 8003046:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003048:	0aad      	lsrs	r5, r5, #10
      __HAL_DMA_DISABLE(hdma);
 800304a:	e002      	b.n	8003052 <HAL_DMA_IRQHandler+0xc6>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800304c:	6813      	ldr	r3, [r2, #0]
 800304e:	07db      	lsls	r3, r3, #31
 8003050:	d504      	bpl.n	800305c <HAL_DMA_IRQHandler+0xd0>
        if (++count > timeout)
 8003052:	9b01      	ldr	r3, [sp, #4]
 8003054:	3301      	adds	r3, #1
 8003056:	42ab      	cmp	r3, r5
 8003058:	9301      	str	r3, [sp, #4]
 800305a:	d9f7      	bls.n	800304c <HAL_DMA_IRQHandler+0xc0>
      __HAL_UNLOCK(hdma);
 800305c:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 800305e:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8003060:	f888 2034 	strb.w	r2, [r8, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8003064:	f888 3035 	strb.w	r3, [r8, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8003068:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 800306c:	b123      	cbz	r3, 8003078 <HAL_DMA_IRQHandler+0xec>
      hdma->XferErrorCallback(hdma);
 800306e:	4640      	mov	r0, r8
}
 8003070:	b002      	add	sp, #8
 8003072:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      hdma->XferErrorCallback(hdma);
 8003076:	4718      	bx	r3
}
 8003078:	b002      	add	sp, #8
 800307a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800307e:	60b2      	str	r2, [r6, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003080:	680a      	ldr	r2, [r1, #0]
 8003082:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003086:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003088:	d12a      	bne.n	80030e0 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800308a:	05d7      	lsls	r7, r2, #23
 800308c:	d403      	bmi.n	8003096 <HAL_DMA_IRQHandler+0x10a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800308e:	680a      	ldr	r2, [r1, #0]
 8003090:	f022 0208 	bic.w	r2, r2, #8
 8003094:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8003096:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 800309a:	2a00      	cmp	r2, #0
 800309c:	d0a5      	beq.n	8002fea <HAL_DMA_IRQHandler+0x5e>
          hdma->XferHalfCpltCallback(hdma);
 800309e:	4640      	mov	r0, r8
 80030a0:	4790      	blx	r2
 80030a2:	f8d8 305c 	ldr.w	r3, [r8, #92]	; 0x5c
 80030a6:	e7a0      	b.n	8002fea <HAL_DMA_IRQHandler+0x5e>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030a8:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80030aa:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 80030ae:	f042 0204 	orr.w	r2, r2, #4
 80030b2:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 80030b6:	e78f      	b.n	8002fd8 <HAL_DMA_IRQHandler+0x4c>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80030b8:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80030ba:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 80030be:	f042 0202 	orr.w	r2, r2, #2
 80030c2:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 80030c6:	e77e      	b.n	8002fc6 <HAL_DMA_IRQHandler+0x3a>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80030c8:	680f      	ldr	r7, [r1, #0]
 80030ca:	f027 0704 	bic.w	r7, r7, #4
 80030ce:	600f      	str	r7, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80030d0:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80030d2:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 80030d6:	f042 0201 	orr.w	r2, r2, #1
 80030da:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 80030de:	e769      	b.n	8002fb4 <HAL_DMA_IRQHandler+0x28>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030e0:	0312      	lsls	r2, r2, #12
 80030e2:	d5d8      	bpl.n	8003096 <HAL_DMA_IRQHandler+0x10a>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80030e4:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 80030e8:	2a00      	cmp	r2, #0
 80030ea:	d1d8      	bne.n	800309e <HAL_DMA_IRQHandler+0x112>
 80030ec:	e77d      	b.n	8002fea <HAL_DMA_IRQHandler+0x5e>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030ee:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030f0:	f8d8 4040 	ldr.w	r4, [r8, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030f4:	f022 0216 	bic.w	r2, r2, #22
 80030f8:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030fa:	694a      	ldr	r2, [r1, #20]
 80030fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003100:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003102:	b354      	cbz	r4, 800315a <HAL_DMA_IRQHandler+0x1ce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003104:	680a      	ldr	r2, [r1, #0]
 8003106:	f022 0208 	bic.w	r2, r2, #8
 800310a:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800310c:	223f      	movs	r2, #63	; 0x3f
        if(hdma->XferAbortCallback != NULL)
 800310e:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003112:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 8003116:	2400      	movs	r4, #0
        hdma->State = HAL_DMA_STATE_READY;
 8003118:	2201      	movs	r2, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800311a:	60b3      	str	r3, [r6, #8]
        __HAL_UNLOCK(hdma);
 800311c:	f888 4034 	strb.w	r4, [r8, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8003120:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8003124:	2900      	cmp	r1, #0
 8003126:	d0a7      	beq.n	8003078 <HAL_DMA_IRQHandler+0xec>
          hdma->XferAbortCallback(hdma);
 8003128:	4640      	mov	r0, r8
}
 800312a:	b002      	add	sp, #8
 800312c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferAbortCallback(hdma);
 8003130:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003132:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8003136:	f47f af6f 	bne.w	8003018 <HAL_DMA_IRQHandler+0x8c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800313a:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800313c:	2401      	movs	r4, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800313e:	f022 0210 	bic.w	r2, r2, #16
 8003142:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 8003144:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8003148:	f888 4035 	strb.w	r4, [r8, #53]	; 0x35
 800314c:	e764      	b.n	8003018 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1CpltCallback != NULL)
 800314e:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8003152:	2b00      	cmp	r3, #0
 8003154:	f47f af63 	bne.w	800301e <HAL_DMA_IRQHandler+0x92>
 8003158:	e763      	b.n	8003022 <HAL_DMA_IRQHandler+0x96>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800315a:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 800315e:	2a00      	cmp	r2, #0
 8003160:	d1d0      	bne.n	8003104 <HAL_DMA_IRQHandler+0x178>
 8003162:	e7d3      	b.n	800310c <HAL_DMA_IRQHandler+0x180>
 8003164:	20000000 	.word	0x20000000
 8003168:	1b4e81b5 	.word	0x1b4e81b5

0800316c <HAL_DMA_GetState>:
  return hdma->State;
 800316c:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop

08003174 <HAL_EXTI_RegisterCallback>:
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
  HAL_StatusTypeDef status = HAL_OK;

  switch (CallbackID)
 8003174:	b911      	cbnz	r1, 800317c <HAL_EXTI_RegisterCallback+0x8>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8003176:	6042      	str	r2, [r0, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003178:	4608      	mov	r0, r1
      break;
 800317a:	4770      	bx	lr

    default:
      status = HAL_ERROR;
 800317c:	2001      	movs	r0, #1
      break;
  }

  return status;
}
 800317e:	4770      	bx	lr

08003180 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8003180:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));
 8003182:	f021 63c0 	bic.w	r3, r1, #100663296	; 0x6000000
 8003186:	f023 031f 	bic.w	r3, r3, #31
{
 800318a:	460c      	mov	r4, r1
 800318c:	4605      	mov	r5, r0
  assert_param(IS_EXTI_LINE(ExtiLine));
 800318e:	b90b      	cbnz	r3, 8003194 <HAL_EXTI_GetHandle+0x14>
 8003190:	018b      	lsls	r3, r1, #6
 8003192:	d408      	bmi.n	80031a6 <HAL_EXTI_GetHandle+0x26>
 8003194:	480a      	ldr	r0, [pc, #40]	; (80031c0 <HAL_EXTI_GetHandle+0x40>)
 8003196:	f44f 71cc 	mov.w	r1, #408	; 0x198
 800319a:	f7fe fe9f 	bl	8001edc <assert_failed>

  /* Check null pointer */
  if (hexti == NULL)
 800319e:	b165      	cbz	r5, 80031ba <HAL_EXTI_GetHandle+0x3a>
    return HAL_ERROR;
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80031a0:	602c      	str	r4, [r5, #0]

    return HAL_OK;
 80031a2:	2000      	movs	r0, #0
  }
}
 80031a4:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_EXTI_LINE(ExtiLine));
 80031a6:	f001 031f 	and.w	r3, r1, #31
 80031aa:	2b16      	cmp	r3, #22
 80031ac:	d9f7      	bls.n	800319e <HAL_EXTI_GetHandle+0x1e>
 80031ae:	4804      	ldr	r0, [pc, #16]	; (80031c0 <HAL_EXTI_GetHandle+0x40>)
 80031b0:	f44f 71cc 	mov.w	r1, #408	; 0x198
 80031b4:	f7fe fe92 	bl	8001edc <assert_failed>
 80031b8:	e7f1      	b.n	800319e <HAL_EXTI_GetHandle+0x1e>
    return HAL_ERROR;
 80031ba:	2001      	movs	r0, #1
}
 80031bc:	bd38      	pop	{r3, r4, r5, pc}
 80031be:	bf00      	nop
 80031c0:	0800b0fc 	.word	0x0800b0fc

080031c4 <HAL_EXTI_IRQHandler>:
{
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80031c4:	6803      	ldr	r3, [r0, #0]

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 80031c6:	4909      	ldr	r1, [pc, #36]	; (80031ec <HAL_EXTI_IRQHandler+0x28>)
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80031c8:	f003 021f 	and.w	r2, r3, #31
{
 80031cc:	b410      	push	{r4}
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80031ce:	2301      	movs	r3, #1
  regval = (EXTI->PR & maskline);
 80031d0:	694c      	ldr	r4, [r1, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80031d2:	4093      	lsls	r3, r2
  if (regval != 0x00u)
 80031d4:	421c      	tst	r4, r3
 80031d6:	d005      	beq.n	80031e4 <HAL_EXTI_IRQHandler+0x20>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80031d8:	6842      	ldr	r2, [r0, #4]
    EXTI->PR = maskline;
 80031da:	614b      	str	r3, [r1, #20]
    if (hexti->PendingCallback != NULL)
 80031dc:	b112      	cbz	r2, 80031e4 <HAL_EXTI_IRQHandler+0x20>
    {
      hexti->PendingCallback();
    }
  }
}
 80031de:	f85d 4b04 	ldr.w	r4, [sp], #4
      hexti->PendingCallback();
 80031e2:	4710      	bx	r2
}
 80031e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	40013c00 	.word	0x40013c00

080031f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80031f4:	4b9c      	ldr	r3, [pc, #624]	; (8003468 <HAL_GPIO_Init+0x278>)
 80031f6:	4298      	cmp	r0, r3
{
 80031f8:	b083      	sub	sp, #12
 80031fa:	4605      	mov	r5, r0
 80031fc:	460f      	mov	r7, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80031fe:	d017      	beq.n	8003230 <HAL_GPIO_Init+0x40>
 8003200:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003204:	4298      	cmp	r0, r3
 8003206:	d013      	beq.n	8003230 <HAL_GPIO_Init+0x40>
 8003208:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800320c:	4298      	cmp	r0, r3
 800320e:	d00f      	beq.n	8003230 <HAL_GPIO_Init+0x40>
 8003210:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003214:	4298      	cmp	r0, r3
 8003216:	d00b      	beq.n	8003230 <HAL_GPIO_Init+0x40>
 8003218:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800321c:	4298      	cmp	r0, r3
 800321e:	d007      	beq.n	8003230 <HAL_GPIO_Init+0x40>
 8003220:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8003224:	4298      	cmp	r0, r3
 8003226:	d003      	beq.n	8003230 <HAL_GPIO_Init+0x40>
 8003228:	4890      	ldr	r0, [pc, #576]	; (800346c <HAL_GPIO_Init+0x27c>)
 800322a:	21ac      	movs	r1, #172	; 0xac
 800322c:	f7fe fe56 	bl	8001edc <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	b29a      	uxth	r2, r3
 8003234:	2a00      	cmp	r2, #0
 8003236:	f000 80d2 	beq.w	80033de <HAL_GPIO_Init+0x1ee>
 800323a:	0c1b      	lsrs	r3, r3, #16
 800323c:	041b      	lsls	r3, r3, #16
 800323e:	2b00      	cmp	r3, #0
 8003240:	f040 80cd 	bne.w	80033de <HAL_GPIO_Init+0x1ee>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2b03      	cmp	r3, #3
 8003248:	d917      	bls.n	800327a <HAL_GPIO_Init+0x8a>
 800324a:	f1a3 0211 	sub.w	r2, r3, #17
 800324e:	2a01      	cmp	r2, #1
 8003250:	d913      	bls.n	800327a <HAL_GPIO_Init+0x8a>
 8003252:	4987      	ldr	r1, [pc, #540]	; (8003470 <HAL_GPIO_Init+0x280>)
 8003254:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8003258:	428a      	cmp	r2, r1
 800325a:	d00e      	beq.n	800327a <HAL_GPIO_Init+0x8a>
 800325c:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 8003260:	428b      	cmp	r3, r1
 8003262:	d00a      	beq.n	800327a <HAL_GPIO_Init+0x8a>
 8003264:	f5a1 2170 	sub.w	r1, r1, #983040	; 0xf0000
 8003268:	428a      	cmp	r2, r1
 800326a:	d006      	beq.n	800327a <HAL_GPIO_Init+0x8a>
 800326c:	4a81      	ldr	r2, [pc, #516]	; (8003474 <HAL_GPIO_Init+0x284>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d003      	beq.n	800327a <HAL_GPIO_Init+0x8a>
 8003272:	487e      	ldr	r0, [pc, #504]	; (800346c <HAL_GPIO_Init+0x27c>)
 8003274:	21ae      	movs	r1, #174	; 0xae
 8003276:	f7fe fe31 	bl	8001edc <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	2b02      	cmp	r3, #2
 800327e:	f200 80e9 	bhi.w	8003454 <HAL_GPIO_Init+0x264>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003282:	f8df a208 	ldr.w	sl, [pc, #520]	; 800348c <HAL_GPIO_Init+0x29c>
{
 8003286:	2400      	movs	r4, #0
 8003288:	e003      	b.n	8003292 <HAL_GPIO_Init+0xa2>
  for(position = 0U; position < GPIO_NUMBER; position++)
 800328a:	3401      	adds	r4, #1
 800328c:	2c10      	cmp	r4, #16
 800328e:	f000 80a3 	beq.w	80033d8 <HAL_GPIO_Init+0x1e8>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003292:	683b      	ldr	r3, [r7, #0]
    ioposition = 0x01U << position;
 8003294:	2601      	movs	r6, #1
 8003296:	40a6      	lsls	r6, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003298:	ea06 0803 	and.w	r8, r6, r3
    if(iocurrent == ioposition)
 800329c:	ea36 0303 	bics.w	r3, r6, r3
 80032a0:	d1f3      	bne.n	800328a <HAL_GPIO_Init+0x9a>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032a2:	6879      	ldr	r1, [r7, #4]
 80032a4:	f001 0303 	and.w	r3, r1, #3
 80032a8:	1e5a      	subs	r2, r3, #1
 80032aa:	2a01      	cmp	r2, #1
 80032ac:	f240 809c 	bls.w	80033e8 <HAL_GPIO_Init+0x1f8>
 80032b0:	ea4f 0b44 	mov.w	fp, r4, lsl #1
 80032b4:	f04f 0903 	mov.w	r9, #3
 80032b8:	fa09 f90b 	lsl.w	r9, r9, fp
 80032bc:	ea6f 0909 	mvn.w	r9, r9
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032c0:	2b03      	cmp	r3, #3
 80032c2:	d028      	beq.n	8003316 <HAL_GPIO_Init+0x126>
        temp = GPIOx->PUPDR;
 80032c4:	68e8      	ldr	r0, [r5, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032c6:	68ba      	ldr	r2, [r7, #8]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032c8:	ea00 0009 	and.w	r0, r0, r9
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032cc:	fa02 f20b 	lsl.w	r2, r2, fp
 80032d0:	4302      	orrs	r2, r0
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032d2:	2b02      	cmp	r3, #2
        GPIOx->PUPDR = temp;
 80032d4:	60ea      	str	r2, [r5, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032d6:	d11e      	bne.n	8003316 <HAL_GPIO_Init+0x126>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80032d8:	693a      	ldr	r2, [r7, #16]
 80032da:	2a0f      	cmp	r2, #15
 80032dc:	f240 80a0 	bls.w	8003420 <HAL_GPIO_Init+0x230>
 80032e0:	21dc      	movs	r1, #220	; 0xdc
 80032e2:	4862      	ldr	r0, [pc, #392]	; (800346c <HAL_GPIO_Init+0x27c>)
 80032e4:	f7fe fdfa 	bl	8001edc <assert_failed>
 80032e8:	6879      	ldr	r1, [r7, #4]
 80032ea:	693a      	ldr	r2, [r7, #16]
 80032ec:	f001 0303 	and.w	r3, r1, #3
        temp = GPIOx->AFR[position >> 3U];
 80032f0:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
 80032f4:	eb05 0c8c 	add.w	ip, r5, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032f8:	f004 0607 	and.w	r6, r4, #7
        temp = GPIOx->AFR[position >> 3U];
 80032fc:	f8dc 0020 	ldr.w	r0, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003300:	00b6      	lsls	r6, r6, #2
 8003302:	f04f 0e0f 	mov.w	lr, #15
 8003306:	fa0e fe06 	lsl.w	lr, lr, r6
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800330a:	40b2      	lsls	r2, r6
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800330c:	ea20 000e 	bic.w	r0, r0, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003310:	4302      	orrs	r2, r0
        GPIOx->AFR[position >> 3U] = temp;
 8003312:	f8cc 2020 	str.w	r2, [ip, #32]
      temp = GPIOx->MODER;
 8003316:	682a      	ldr	r2, [r5, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003318:	fa03 f30b 	lsl.w	r3, r3, fp
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800331c:	ea02 0909 	and.w	r9, r2, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003320:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->MODER = temp;
 8003324:	602b      	str	r3, [r5, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003326:	00cb      	lsls	r3, r1, #3
 8003328:	d5af      	bpl.n	800328a <HAL_GPIO_Init+0x9a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800332a:	4b53      	ldr	r3, [pc, #332]	; (8003478 <HAL_GPIO_Init+0x288>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800332c:	4e4e      	ldr	r6, [pc, #312]	; (8003468 <HAL_GPIO_Init+0x278>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800332e:	2200      	movs	r2, #0
 8003330:	9201      	str	r2, [sp, #4]
 8003332:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003334:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003338:	645a      	str	r2, [r3, #68]	; 0x44
 800333a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800333c:	f024 0303 	bic.w	r3, r4, #3
 8003340:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003344:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003348:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 800334c:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800334e:	f004 0203 	and.w	r2, r4, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003352:	9801      	ldr	r0, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8003354:	f8d3 c008 	ldr.w	ip, [r3, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003358:	0092      	lsls	r2, r2, #2
 800335a:	200f      	movs	r0, #15
 800335c:	4090      	lsls	r0, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800335e:	42b5      	cmp	r5, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003360:	ea2c 0000 	bic.w	r0, ip, r0
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003364:	d00f      	beq.n	8003386 <HAL_GPIO_Init+0x196>
 8003366:	4555      	cmp	r5, sl
 8003368:	d06a      	beq.n	8003440 <HAL_GPIO_Init+0x250>
 800336a:	4e44      	ldr	r6, [pc, #272]	; (800347c <HAL_GPIO_Init+0x28c>)
 800336c:	42b5      	cmp	r5, r6
 800336e:	d06c      	beq.n	800344a <HAL_GPIO_Init+0x25a>
 8003370:	4e43      	ldr	r6, [pc, #268]	; (8003480 <HAL_GPIO_Init+0x290>)
 8003372:	42b5      	cmp	r5, r6
 8003374:	d073      	beq.n	800345e <HAL_GPIO_Init+0x26e>
 8003376:	4e43      	ldr	r6, [pc, #268]	; (8003484 <HAL_GPIO_Init+0x294>)
 8003378:	42b5      	cmp	r5, r6
 800337a:	bf0c      	ite	eq
 800337c:	2604      	moveq	r6, #4
 800337e:	2607      	movne	r6, #7
 8003380:	fa06 f202 	lsl.w	r2, r6, r2
 8003384:	4310      	orrs	r0, r2
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003386:	4a40      	ldr	r2, [pc, #256]	; (8003488 <HAL_GPIO_Init+0x298>)
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003388:	6098      	str	r0, [r3, #8]
        temp = EXTI->IMR;
 800338a:	6812      	ldr	r2, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 800338c:	4b3e      	ldr	r3, [pc, #248]	; (8003488 <HAL_GPIO_Init+0x298>)
        temp &= ~((uint32_t)iocurrent);
 800338e:	ea6f 0008 	mvn.w	r0, r8
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003392:	03ce      	lsls	r6, r1, #15
        temp &= ~((uint32_t)iocurrent);
 8003394:	bf54      	ite	pl
 8003396:	4002      	andpl	r2, r0
          temp |= iocurrent;
 8003398:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->IMR = temp;
 800339c:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800339e:	685a      	ldr	r2, [r3, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033a0:	038b      	lsls	r3, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 80033a2:	4b39      	ldr	r3, [pc, #228]	; (8003488 <HAL_GPIO_Init+0x298>)
        temp &= ~((uint32_t)iocurrent);
 80033a4:	bf54      	ite	pl
 80033a6:	4002      	andpl	r2, r0
          temp |= iocurrent;
 80033a8:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 80033ac:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033ae:	689a      	ldr	r2, [r3, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 80033b0:	4b35      	ldr	r3, [pc, #212]	; (8003488 <HAL_GPIO_Init+0x298>)
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033b2:	02ce      	lsls	r6, r1, #11
        temp &= ~((uint32_t)iocurrent);
 80033b4:	bf54      	ite	pl
 80033b6:	4002      	andpl	r2, r0
          temp |= iocurrent;
 80033b8:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 80033bc:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80033be:	68db      	ldr	r3, [r3, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80033c0:	028a      	lsls	r2, r1, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033c2:	f104 0401 	add.w	r4, r4, #1
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 80033c6:	4a30      	ldr	r2, [pc, #192]	; (8003488 <HAL_GPIO_Init+0x298>)
        temp &= ~((uint32_t)iocurrent);
 80033c8:	bf54      	ite	pl
 80033ca:	4003      	andpl	r3, r0
          temp |= iocurrent;
 80033cc:	ea48 0303 	orrmi.w	r3, r8, r3
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033d0:	2c10      	cmp	r4, #16
        EXTI->FTSR = temp;
 80033d2:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033d4:	f47f af5d 	bne.w	8003292 <HAL_GPIO_Init+0xa2>
      }
    }
  }
}
 80033d8:	b003      	add	sp, #12
 80033da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80033de:	4823      	ldr	r0, [pc, #140]	; (800346c <HAL_GPIO_Init+0x27c>)
 80033e0:	21ad      	movs	r1, #173	; 0xad
 80033e2:	f7fe fd7b 	bl	8001edc <assert_failed>
 80033e6:	e72d      	b.n	8003244 <HAL_GPIO_Init+0x54>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80033e8:	68fa      	ldr	r2, [r7, #12]
 80033ea:	2a03      	cmp	r2, #3
 80033ec:	d81f      	bhi.n	800342e <HAL_GPIO_Init+0x23e>
        temp = GPIOx->OSPEEDR; 
 80033ee:	68a8      	ldr	r0, [r5, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80033f0:	ea4f 0b44 	mov.w	fp, r4, lsl #1
 80033f4:	f04f 0903 	mov.w	r9, #3
 80033f8:	fa09 f90b 	lsl.w	r9, r9, fp
 80033fc:	ea20 0009 	bic.w	r0, r0, r9
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003400:	fa02 f20b 	lsl.w	r2, r2, fp
 8003404:	4302      	orrs	r2, r0
        GPIOx->OSPEEDR = temp;
 8003406:	60aa      	str	r2, [r5, #8]
        temp = GPIOx->OTYPER;
 8003408:	6868      	ldr	r0, [r5, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800340a:	f3c1 1200 	ubfx	r2, r1, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800340e:	ea20 0006 	bic.w	r0, r0, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003412:	4616      	mov	r6, r2
 8003414:	40a6      	lsls	r6, r4
 8003416:	4306      	orrs	r6, r0
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003418:	ea6f 0909 	mvn.w	r9, r9
        GPIOx->OTYPER = temp;
 800341c:	606e      	str	r6, [r5, #4]
 800341e:	e74f      	b.n	80032c0 <HAL_GPIO_Init+0xd0>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8003420:	f249 70f7 	movw	r0, #38903	; 0x97f7
 8003424:	40d0      	lsrs	r0, r2
 8003426:	07c0      	lsls	r0, r0, #31
 8003428:	f53f af62 	bmi.w	80032f0 <HAL_GPIO_Init+0x100>
 800342c:	e758      	b.n	80032e0 <HAL_GPIO_Init+0xf0>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800342e:	21c1      	movs	r1, #193	; 0xc1
 8003430:	480e      	ldr	r0, [pc, #56]	; (800346c <HAL_GPIO_Init+0x27c>)
 8003432:	f7fe fd53 	bl	8001edc <assert_failed>
 8003436:	6879      	ldr	r1, [r7, #4]
 8003438:	68fa      	ldr	r2, [r7, #12]
 800343a:	f001 0303 	and.w	r3, r1, #3
 800343e:	e7d6      	b.n	80033ee <HAL_GPIO_Init+0x1fe>
 8003440:	2601      	movs	r6, #1
 8003442:	fa06 f202 	lsl.w	r2, r6, r2
 8003446:	4310      	orrs	r0, r2
 8003448:	e79d      	b.n	8003386 <HAL_GPIO_Init+0x196>
 800344a:	2602      	movs	r6, #2
 800344c:	fa06 f202 	lsl.w	r2, r6, r2
 8003450:	4310      	orrs	r0, r2
 8003452:	e798      	b.n	8003386 <HAL_GPIO_Init+0x196>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003454:	4805      	ldr	r0, [pc, #20]	; (800346c <HAL_GPIO_Init+0x27c>)
 8003456:	21af      	movs	r1, #175	; 0xaf
 8003458:	f7fe fd40 	bl	8001edc <assert_failed>
 800345c:	e711      	b.n	8003282 <HAL_GPIO_Init+0x92>
 800345e:	2603      	movs	r6, #3
 8003460:	fa06 f202 	lsl.w	r2, r6, r2
 8003464:	4310      	orrs	r0, r2
 8003466:	e78e      	b.n	8003386 <HAL_GPIO_Init+0x196>
 8003468:	40020000 	.word	0x40020000
 800346c:	0800b138 	.word	0x0800b138
 8003470:	10110000 	.word	0x10110000
 8003474:	10220000 	.word	0x10220000
 8003478:	40023800 	.word	0x40023800
 800347c:	40020800 	.word	0x40020800
 8003480:	40020c00 	.word	0x40020c00
 8003484:	40021000 	.word	0x40021000
 8003488:	40013c00 	.word	0x40013c00
 800348c:	40020400 	.word	0x40020400

08003490 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t tmp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003494:	4b52      	ldr	r3, [pc, #328]	; (80035e0 <HAL_GPIO_DeInit+0x150>)
 8003496:	4298      	cmp	r0, r3
{
 8003498:	b083      	sub	sp, #12
 800349a:	4604      	mov	r4, r0
 800349c:	460e      	mov	r6, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800349e:	d018      	beq.n	80034d2 <HAL_GPIO_DeInit+0x42>
 80034a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034a4:	4298      	cmp	r0, r3
 80034a6:	d014      	beq.n	80034d2 <HAL_GPIO_DeInit+0x42>
 80034a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034ac:	4298      	cmp	r0, r3
 80034ae:	d010      	beq.n	80034d2 <HAL_GPIO_DeInit+0x42>
 80034b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034b4:	4298      	cmp	r0, r3
 80034b6:	d00c      	beq.n	80034d2 <HAL_GPIO_DeInit+0x42>
 80034b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034bc:	4298      	cmp	r0, r3
 80034be:	d008      	beq.n	80034d2 <HAL_GPIO_DeInit+0x42>
 80034c0:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80034c4:	4298      	cmp	r0, r3
 80034c6:	d004      	beq.n	80034d2 <HAL_GPIO_DeInit+0x42>
 80034c8:	4846      	ldr	r0, [pc, #280]	; (80035e4 <HAL_GPIO_DeInit+0x154>)
 80034ca:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80034ce:	f7fe fd05 	bl	8001edc <assert_failed>
    if(iocurrent == ioposition)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FU << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80034d2:	f8df b10c 	ldr.w	fp, [pc, #268]	; 80035e0 <HAL_GPIO_DeInit+0x150>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80034d6:	f8df e120 	ldr.w	lr, [pc, #288]	; 80035f8 <HAL_GPIO_DeInit+0x168>
{
 80034da:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80034dc:	f04f 0c01 	mov.w	ip, #1
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80034e0:	f04f 090f 	mov.w	r9, #15
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034e4:	f04f 0a03 	mov.w	sl, #3
 80034e8:	e002      	b.n	80034f0 <HAL_GPIO_DeInit+0x60>
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034ea:	3301      	adds	r3, #1
 80034ec:	2b10      	cmp	r3, #16
 80034ee:	d068      	beq.n	80035c2 <HAL_GPIO_DeInit+0x132>
    ioposition = 0x01U << position;
 80034f0:	fa0c f203 	lsl.w	r2, ip, r3
    if(iocurrent == ioposition)
 80034f4:	ea32 0106 	bics.w	r1, r2, r6
    iocurrent = (GPIO_Pin) & ioposition;
 80034f8:	ea02 0506 	and.w	r5, r2, r6
    if(iocurrent == ioposition)
 80034fc:	d1f5      	bne.n	80034ea <HAL_GPIO_DeInit+0x5a>
      tmp = SYSCFG->EXTICR[position >> 2U];
 80034fe:	f023 0003 	bic.w	r0, r3, #3
 8003502:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003506:	f500 309c 	add.w	r0, r0, #79872	; 0x13800
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800350a:	f003 0103 	and.w	r1, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2U];
 800350e:	6887      	ldr	r7, [r0, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003510:	0089      	lsls	r1, r1, #2
 8003512:	fa09 f801 	lsl.w	r8, r9, r1
 8003516:	ea08 0707 	and.w	r7, r8, r7
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800351a:	455c      	cmp	r4, fp
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800351c:	9701      	str	r7, [sp, #4]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800351e:	d053      	beq.n	80035c8 <HAL_GPIO_DeInit+0x138>
 8003520:	4f31      	ldr	r7, [pc, #196]	; (80035e8 <HAL_GPIO_DeInit+0x158>)
 8003522:	42bc      	cmp	r4, r7
 8003524:	d052      	beq.n	80035cc <HAL_GPIO_DeInit+0x13c>
 8003526:	4f31      	ldr	r7, [pc, #196]	; (80035ec <HAL_GPIO_DeInit+0x15c>)
 8003528:	42bc      	cmp	r4, r7
 800352a:	d052      	beq.n	80035d2 <HAL_GPIO_DeInit+0x142>
 800352c:	4f30      	ldr	r7, [pc, #192]	; (80035f0 <HAL_GPIO_DeInit+0x160>)
 800352e:	42bc      	cmp	r4, r7
 8003530:	d053      	beq.n	80035da <HAL_GPIO_DeInit+0x14a>
 8003532:	4f30      	ldr	r7, [pc, #192]	; (80035f4 <HAL_GPIO_DeInit+0x164>)
 8003534:	42bc      	cmp	r4, r7
 8003536:	bf14      	ite	ne
 8003538:	2707      	movne	r7, #7
 800353a:	2704      	moveq	r7, #4
 800353c:	fa07 f101 	lsl.w	r1, r7, r1
 8003540:	9f01      	ldr	r7, [sp, #4]
 8003542:	428f      	cmp	r7, r1
 8003544:	d11b      	bne.n	800357e <HAL_GPIO_DeInit+0xee>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003546:	f8de 1000 	ldr.w	r1, [lr]
 800354a:	ea21 0105 	bic.w	r1, r1, r5
 800354e:	f8ce 1000 	str.w	r1, [lr]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003552:	f8de 1004 	ldr.w	r1, [lr, #4]
 8003556:	ea21 0105 	bic.w	r1, r1, r5
 800355a:	f8ce 1004 	str.w	r1, [lr, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800355e:	f8de 1008 	ldr.w	r1, [lr, #8]
 8003562:	ea21 0105 	bic.w	r1, r1, r5
 8003566:	f8ce 1008 	str.w	r1, [lr, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800356a:	f8de 100c 	ldr.w	r1, [lr, #12]
 800356e:	ea21 0505 	bic.w	r5, r1, r5
 8003572:	f8ce 500c 	str.w	r5, [lr, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003576:	6881      	ldr	r1, [r0, #8]
 8003578:	ea21 0108 	bic.w	r1, r1, r8
 800357c:	6081      	str	r1, [r0, #8]
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800357e:	6821      	ldr	r1, [r4, #0]
 8003580:	005d      	lsls	r5, r3, #1
 8003582:	fa0a f505 	lsl.w	r5, sl, r5

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003586:	08d8      	lsrs	r0, r3, #3
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003588:	ea21 0105 	bic.w	r1, r1, r5
 800358c:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8003590:	6021      	str	r1, [r4, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003592:	f003 0107 	and.w	r1, r3, #7
 8003596:	6a07      	ldr	r7, [r0, #32]
 8003598:	0089      	lsls	r1, r1, #2
 800359a:	fa09 f101 	lsl.w	r1, r9, r1
 800359e:	ea27 0101 	bic.w	r1, r7, r1
 80035a2:	6201      	str	r1, [r0, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035a4:	68e1      	ldr	r1, [r4, #12]
 80035a6:	ea21 0105 	bic.w	r1, r1, r5
 80035aa:	60e1      	str	r1, [r4, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035ac:	6861      	ldr	r1, [r4, #4]
 80035ae:	ea21 0202 	bic.w	r2, r1, r2
 80035b2:	6062      	str	r2, [r4, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80035b4:	68a2      	ldr	r2, [r4, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035b6:	3301      	adds	r3, #1
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80035b8:	ea22 0505 	bic.w	r5, r2, r5
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035bc:	2b10      	cmp	r3, #16
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80035be:	60a5      	str	r5, [r4, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035c0:	d196      	bne.n	80034f0 <HAL_GPIO_DeInit+0x60>
    }
  }
}
 80035c2:	b003      	add	sp, #12
 80035c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035c8:	2100      	movs	r1, #0
 80035ca:	e7b9      	b.n	8003540 <HAL_GPIO_DeInit+0xb0>
 80035cc:	fa0c f101 	lsl.w	r1, ip, r1
 80035d0:	e7b6      	b.n	8003540 <HAL_GPIO_DeInit+0xb0>
 80035d2:	2702      	movs	r7, #2
 80035d4:	fa07 f101 	lsl.w	r1, r7, r1
 80035d8:	e7b2      	b.n	8003540 <HAL_GPIO_DeInit+0xb0>
 80035da:	fa0a f101 	lsl.w	r1, sl, r1
 80035de:	e7af      	b.n	8003540 <HAL_GPIO_DeInit+0xb0>
 80035e0:	40020000 	.word	0x40020000
 80035e4:	0800b138 	.word	0x0800b138
 80035e8:	40020400 	.word	0x40020400
 80035ec:	40020800 	.word	0x40020800
 80035f0:	40020c00 	.word	0x40020c00
 80035f4:	40021000 	.word	0x40021000
 80035f8:	40013c00 	.word	0x40013c00

080035fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035fc:	b538      	push	{r3, r4, r5, lr}
 80035fe:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003600:	460c      	mov	r4, r1
 8003602:	b129      	cbz	r1, 8003610 <HAL_GPIO_ReadPin+0x14>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003604:	692b      	ldr	r3, [r5, #16]
 8003606:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8003608:	bf14      	ite	ne
 800360a:	2001      	movne	r0, #1
 800360c:	2000      	moveq	r0, #0
 800360e:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003610:	4802      	ldr	r0, [pc, #8]	; (800361c <HAL_GPIO_ReadPin+0x20>)
 8003612:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 8003616:	f7fe fc61 	bl	8001edc <assert_failed>
 800361a:	e7f3      	b.n	8003604 <HAL_GPIO_ReadPin+0x8>
 800361c:	0800b138 	.word	0x0800b138

08003620 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003620:	b570      	push	{r4, r5, r6, lr}
 8003622:	4606      	mov	r6, r0
 8003624:	4615      	mov	r5, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003626:	460c      	mov	r4, r1
 8003628:	b161      	cbz	r1, 8003644 <HAL_GPIO_WritePin+0x24>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800362a:	2d01      	cmp	r5, #1
 800362c:	d803      	bhi.n	8003636 <HAL_GPIO_WritePin+0x16>

  if(PinState != GPIO_PIN_RESET)
 800362e:	b905      	cbnz	r5, 8003632 <HAL_GPIO_WritePin+0x12>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003630:	0424      	lsls	r4, r4, #16
 8003632:	61b4      	str	r4, [r6, #24]
  }
}
 8003634:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003636:	4806      	ldr	r0, [pc, #24]	; (8003650 <HAL_GPIO_WritePin+0x30>)
 8003638:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 800363c:	f7fe fc4e 	bl	8001edc <assert_failed>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003640:	61b4      	str	r4, [r6, #24]
}
 8003642:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003644:	4802      	ldr	r0, [pc, #8]	; (8003650 <HAL_GPIO_WritePin+0x30>)
 8003646:	f240 119b 	movw	r1, #411	; 0x19b
 800364a:	f7fe fc47 	bl	8001edc <assert_failed>
 800364e:	e7ec      	b.n	800362a <HAL_GPIO_WritePin+0xa>
 8003650:	0800b138 	.word	0x0800b138

08003654 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003654:	b538      	push	{r3, r4, r5, lr}
 8003656:	4605      	mov	r5, r0
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003658:	460c      	mov	r4, r1
 800365a:	b141      	cbz	r1, 800366e <HAL_GPIO_TogglePin+0x1a>

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800365c:	6969      	ldr	r1, [r5, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800365e:	ea04 0301 	and.w	r3, r4, r1
 8003662:	ea24 0401 	bic.w	r4, r4, r1
 8003666:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800366a:	61ac      	str	r4, [r5, #24]
}
 800366c:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800366e:	4803      	ldr	r0, [pc, #12]	; (800367c <HAL_GPIO_TogglePin+0x28>)
 8003670:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 8003674:	f7fe fc32 	bl	8001edc <assert_failed>
 8003678:	e7f0      	b.n	800365c <HAL_GPIO_TogglePin+0x8>
 800367a:	bf00      	nop
 800367c:	0800b138 	.word	0x0800b138

08003680 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003680:	4a04      	ldr	r2, [pc, #16]	; (8003694 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8003682:	6951      	ldr	r1, [r2, #20]
 8003684:	4201      	tst	r1, r0
 8003686:	d100      	bne.n	800368a <HAL_GPIO_EXTI_IRQHandler+0xa>
 8003688:	4770      	bx	lr
{
 800368a:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800368c:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800368e:	f7fe fd99 	bl	80021c4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003692:	bd08      	pop	{r3, pc}
 8003694:	40013c00 	.word	0x40013c00

08003698 <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003698:	2800      	cmp	r0, #0
 800369a:	f000 8135 	beq.w	8003908 <HAL_I2C_Init+0x270>
{
 800369e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80036a0:	4a9a      	ldr	r2, [pc, #616]	; (800390c <HAL_I2C_Init+0x274>)
 80036a2:	6803      	ldr	r3, [r0, #0]
 80036a4:	4293      	cmp	r3, r2
 80036a6:	4604      	mov	r4, r0
 80036a8:	d00c      	beq.n	80036c4 <HAL_I2C_Init+0x2c>
 80036aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d008      	beq.n	80036c4 <HAL_I2C_Init+0x2c>
 80036b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d004      	beq.n	80036c4 <HAL_I2C_Init+0x2c>
 80036ba:	4895      	ldr	r0, [pc, #596]	; (8003910 <HAL_I2C_Init+0x278>)
 80036bc:	f240 11bf 	movw	r1, #447	; 0x1bf
 80036c0:	f7fe fc0c 	bl	8001edc <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 80036c4:	6863      	ldr	r3, [r4, #4]
 80036c6:	4a93      	ldr	r2, [pc, #588]	; (8003914 <HAL_I2C_Init+0x27c>)
 80036c8:	3b01      	subs	r3, #1
 80036ca:	4293      	cmp	r3, r2
 80036cc:	f200 8103 	bhi.w	80038d6 <HAL_I2C_Init+0x23e>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 80036d0:	68a3      	ldr	r3, [r4, #8]
 80036d2:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 80036d6:	f040 80d9 	bne.w	800388c <HAL_I2C_Init+0x1f4>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80036da:	68e3      	ldr	r3, [r4, #12]
 80036dc:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80036e0:	f023 0303 	bic.w	r3, r3, #3
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f040 80de 	bne.w	80038a6 <HAL_I2C_Init+0x20e>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 80036ea:	6923      	ldr	r3, [r4, #16]
 80036ec:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80036f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036f4:	d004      	beq.n	8003700 <HAL_I2C_Init+0x68>
 80036f6:	4886      	ldr	r0, [pc, #536]	; (8003910 <HAL_I2C_Init+0x278>)
 80036f8:	f240 11c3 	movw	r1, #451	; 0x1c3
 80036fc:	f7fe fbee 	bl	8001edc <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8003700:	6963      	ldr	r3, [r4, #20]
 8003702:	2b01      	cmp	r3, #1
 8003704:	f200 80d5 	bhi.w	80038b2 <HAL_I2C_Init+0x21a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8003708:	69a3      	ldr	r3, [r4, #24]
 800370a:	f033 03fe 	bics.w	r3, r3, #254	; 0xfe
 800370e:	f040 80da 	bne.w	80038c6 <HAL_I2C_Init+0x22e>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8003712:	69e3      	ldr	r3, [r4, #28]
 8003714:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 8003718:	d004      	beq.n	8003724 <HAL_I2C_Init+0x8c>
 800371a:	487d      	ldr	r0, [pc, #500]	; (8003910 <HAL_I2C_Init+0x278>)
 800371c:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8003720:	f7fe fbdc 	bl	8001edc <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8003724:	6a23      	ldr	r3, [r4, #32]
 8003726:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800372a:	f040 809d 	bne.w	8003868 <HAL_I2C_Init+0x1d0>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800372e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003732:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003736:	2b00      	cmp	r3, #0
 8003738:	f000 80a2 	beq.w	8003880 <HAL_I2C_Init+0x1e8>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800373c:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800373e:	2224      	movs	r2, #36	; 0x24
 8003740:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	f022 0201 	bic.w	r2, r2, #1
 800374a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003752:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800375a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800375c:	f001 fafc 	bl	8004d58 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003760:	6865      	ldr	r5, [r4, #4]
 8003762:	4b6d      	ldr	r3, [pc, #436]	; (8003918 <HAL_I2C_Init+0x280>)
 8003764:	429d      	cmp	r5, r3
 8003766:	d84e      	bhi.n	8003806 <HAL_I2C_Init+0x16e>
 8003768:	4b6c      	ldr	r3, [pc, #432]	; (800391c <HAL_I2C_Init+0x284>)
 800376a:	4298      	cmp	r0, r3
 800376c:	f240 80b1 	bls.w	80038d2 <HAL_I2C_Init+0x23a>
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003770:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8003772:	4b6b      	ldr	r3, [pc, #428]	; (8003920 <HAL_I2C_Init+0x288>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003774:	6851      	ldr	r1, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8003776:	fba3 6300 	umull	r6, r3, r3, r0
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800377a:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 800377e:	ea41 4193 	orr.w	r1, r1, r3, lsr #18
 8003782:	6051      	str	r1, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003784:	6a11      	ldr	r1, [r2, #32]
  freqrange = I2C_FREQRANGE(pclk1);
 8003786:	0c9b      	lsrs	r3, r3, #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003788:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 800378c:	3301      	adds	r3, #1
 800378e:	430b      	orrs	r3, r1
 8003790:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003792:	69d1      	ldr	r1, [r2, #28]
 8003794:	3801      	subs	r0, #1
 8003796:	006b      	lsls	r3, r5, #1
 8003798:	fbb0 f3f3 	udiv	r3, r0, r3
 800379c:	f640 70fc 	movw	r0, #4092	; 0xffc
 80037a0:	3301      	adds	r3, #1
 80037a2:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 80037a6:	4203      	tst	r3, r0
 80037a8:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80037ac:	f040 8099 	bne.w	80038e2 <HAL_I2C_Init+0x24a>
 80037b0:	2304      	movs	r3, #4
 80037b2:	430b      	orrs	r3, r1
 80037b4:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037b6:	e9d4 3507 	ldrd	r3, r5, [r4, #28]
 80037ba:	6810      	ldr	r0, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037bc:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037be:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
 80037c2:	432b      	orrs	r3, r5
 80037c4:	4303      	orrs	r3, r0
 80037c6:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037c8:	6890      	ldr	r0, [r2, #8]
 80037ca:	68e5      	ldr	r5, [r4, #12]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037cc:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037ce:	f420 4003 	bic.w	r0, r0, #33536	; 0x8300
 80037d2:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 80037d6:	4329      	orrs	r1, r5
 80037d8:	4301      	orrs	r1, r0
 80037da:	6091      	str	r1, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037dc:	68d1      	ldr	r1, [r2, #12]
 80037de:	69a0      	ldr	r0, [r4, #24]
 80037e0:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80037e4:	4303      	orrs	r3, r0
 80037e6:	430b      	orrs	r3, r1
 80037e8:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037ea:	6811      	ldr	r1, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037ec:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 80037ee:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 80037f2:	2520      	movs	r5, #32
  __HAL_I2C_ENABLE(hi2c);
 80037f4:	6011      	str	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037f6:	6423      	str	r3, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037f8:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037fc:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037fe:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e

  return HAL_OK;
 8003802:	4618      	mov	r0, r3
}
 8003804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003806:	4b47      	ldr	r3, [pc, #284]	; (8003924 <HAL_I2C_Init+0x28c>)
 8003808:	4298      	cmp	r0, r3
 800380a:	d962      	bls.n	80038d2 <HAL_I2C_Init+0x23a>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800380c:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 800380e:	4944      	ldr	r1, [pc, #272]	; (8003920 <HAL_I2C_Init+0x288>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003810:	6856      	ldr	r6, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003812:	4f45      	ldr	r7, [pc, #276]	; (8003928 <HAL_I2C_Init+0x290>)
  freqrange = I2C_FREQRANGE(pclk1);
 8003814:	fba1 3100 	umull	r3, r1, r1, r0
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003818:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
 800381c:	ea46 4691 	orr.w	r6, r6, r1, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003820:	f44f 7396 	mov.w	r3, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 8003824:	0c89      	lsrs	r1, r1, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003826:	6056      	str	r6, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003828:	fb03 f301 	mul.w	r3, r3, r1
 800382c:	fba7 1303 	umull	r1, r3, r7, r3
 8003830:	6a11      	ldr	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003832:	68a6      	ldr	r6, [r4, #8]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003834:	099b      	lsrs	r3, r3, #6
 8003836:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 800383a:	3301      	adds	r3, #1
 800383c:	430b      	orrs	r3, r1
 800383e:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003840:	69d1      	ldr	r1, [r2, #28]
 8003842:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8003846:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800384a:	2e00      	cmp	r6, #0
 800384c:	d14c      	bne.n	80038e8 <HAL_I2C_Init+0x250>
 800384e:	3801      	subs	r0, #1
 8003850:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8003854:	fbb0 f3f3 	udiv	r3, r0, r3
 8003858:	3301      	adds	r3, #1
 800385a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800385e:	2b00      	cmp	r3, #0
 8003860:	d050      	beq.n	8003904 <HAL_I2C_Init+0x26c>
 8003862:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003866:	e7a4      	b.n	80037b2 <HAL_I2C_Init+0x11a>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8003868:	4829      	ldr	r0, [pc, #164]	; (8003910 <HAL_I2C_Init+0x278>)
 800386a:	f240 11c7 	movw	r1, #455	; 0x1c7
 800386e:	f7fe fb35 	bl	8001edc <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003872:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003876:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800387a:	2b00      	cmp	r3, #0
 800387c:	f47f af5e 	bne.w	800373c <HAL_I2C_Init+0xa4>
    hi2c->Lock = HAL_UNLOCKED;
 8003880:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8003884:	4620      	mov	r0, r4
 8003886:	f7fe fa4b 	bl	8001d20 <HAL_I2C_MspInit>
 800388a:	e757      	b.n	800373c <HAL_I2C_Init+0xa4>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 800388c:	4820      	ldr	r0, [pc, #128]	; (8003910 <HAL_I2C_Init+0x278>)
 800388e:	f240 11c1 	movw	r1, #449	; 0x1c1
 8003892:	f7fe fb23 	bl	8001edc <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8003896:	68e3      	ldr	r3, [r4, #12]
 8003898:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800389c:	f023 0303 	bic.w	r3, r3, #3
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	f43f af22 	beq.w	80036ea <HAL_I2C_Init+0x52>
 80038a6:	481a      	ldr	r0, [pc, #104]	; (8003910 <HAL_I2C_Init+0x278>)
 80038a8:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 80038ac:	f7fe fb16 	bl	8001edc <assert_failed>
 80038b0:	e71b      	b.n	80036ea <HAL_I2C_Init+0x52>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80038b2:	4817      	ldr	r0, [pc, #92]	; (8003910 <HAL_I2C_Init+0x278>)
 80038b4:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 80038b8:	f7fe fb10 	bl	8001edc <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80038bc:	69a3      	ldr	r3, [r4, #24]
 80038be:	f033 03fe 	bics.w	r3, r3, #254	; 0xfe
 80038c2:	f43f af26 	beq.w	8003712 <HAL_I2C_Init+0x7a>
 80038c6:	4812      	ldr	r0, [pc, #72]	; (8003910 <HAL_I2C_Init+0x278>)
 80038c8:	f240 11c5 	movw	r1, #453	; 0x1c5
 80038cc:	f7fe fb06 	bl	8001edc <assert_failed>
 80038d0:	e71f      	b.n	8003712 <HAL_I2C_Init+0x7a>
    return HAL_ERROR;
 80038d2:	2001      	movs	r0, #1
}
 80038d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 80038d6:	480e      	ldr	r0, [pc, #56]	; (8003910 <HAL_I2C_Init+0x278>)
 80038d8:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 80038dc:	f7fe fafe 	bl	8001edc <assert_failed>
 80038e0:	e6f6      	b.n	80036d0 <HAL_I2C_Init+0x38>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80038e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038e6:	e764      	b.n	80037b2 <HAL_I2C_Init+0x11a>
 80038e8:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 80038ec:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80038f0:	3801      	subs	r0, #1
 80038f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80038f6:	3301      	adds	r3, #1
 80038f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038fc:	b113      	cbz	r3, 8003904 <HAL_I2C_Init+0x26c>
 80038fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003902:	e756      	b.n	80037b2 <HAL_I2C_Init+0x11a>
 8003904:	2301      	movs	r3, #1
 8003906:	e754      	b.n	80037b2 <HAL_I2C_Init+0x11a>
    return HAL_ERROR;
 8003908:	2001      	movs	r0, #1
}
 800390a:	4770      	bx	lr
 800390c:	40005400 	.word	0x40005400
 8003910:	0800b174 	.word	0x0800b174
 8003914:	00061a7f 	.word	0x00061a7f
 8003918:	000186a0 	.word	0x000186a0
 800391c:	001e847f 	.word	0x001e847f
 8003920:	431bde83 	.word	0x431bde83
 8003924:	003d08ff 	.word	0x003d08ff
 8003928:	10624dd3 	.word	0x10624dd3

0800392c <HAL_I2C_MasterTxCpltCallback>:
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop

08003930 <HAL_I2C_MasterRxCpltCallback>:
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop

08003934 <HAL_I2C_SlaveTxCpltCallback>:
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop

08003938 <HAL_I2C_SlaveRxCpltCallback>:
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop

0800393c <HAL_I2C_AddrCallback>:
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800393c:	4770      	bx	lr
 800393e:	bf00      	nop

08003940 <HAL_I2C_ListenCpltCallback>:
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop

08003944 <HAL_I2C_MemTxCpltCallback>:
 8003944:	4770      	bx	lr
 8003946:	bf00      	nop

08003948 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003948:	b538      	push	{r3, r4, r5, lr}
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800394a:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d

  if (hi2c->EventCount == 0U)
 800394e:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 8003950:	4603      	mov	r3, r0
  if (hi2c->EventCount == 0U)
 8003952:	b959      	cbnz	r1, 800396c <I2C_MemoryTransmit_TXE_BTF+0x24>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003954:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003956:	6801      	ldr	r1, [r0, #0]
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003958:	2a01      	cmp	r2, #1
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800395a:	6c82      	ldr	r2, [r0, #72]	; 0x48
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800395c:	d032      	beq.n	80039c4 <I2C_MemoryTransmit_TXE_BTF+0x7c>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Send MSB of Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800395e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003962:	610a      	str	r2, [r1, #16]

      hi2c->EventCount++;
 8003964:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003966:	3201      	adds	r2, #1
 8003968:	6502      	str	r2, [r0, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800396a:	bd38      	pop	{r3, r4, r5, pc}
  else if (hi2c->EventCount == 1U)
 800396c:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800396e:	2901      	cmp	r1, #1
 8003970:	d020      	beq.n	80039b4 <I2C_MemoryTransmit_TXE_BTF+0x6c>
  else if (hi2c->EventCount == 2U)
 8003972:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8003974:	2902      	cmp	r1, #2
 8003976:	d1f8      	bne.n	800396a <I2C_MemoryTransmit_TXE_BTF+0x22>
 8003978:	b2d2      	uxtb	r2, r2
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800397a:	2a22      	cmp	r2, #34	; 0x22
 800397c:	d02c      	beq.n	80039d8 <I2C_MemoryTransmit_TXE_BTF+0x90>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800397e:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8003980:	b289      	uxth	r1, r1
 8003982:	bb29      	cbnz	r1, 80039d0 <I2C_MemoryTransmit_TXE_BTF+0x88>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003984:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8003986:	b289      	uxth	r1, r1
 8003988:	2900      	cmp	r1, #0
 800398a:	d1ee      	bne.n	800396a <I2C_MemoryTransmit_TXE_BTF+0x22>
 800398c:	2a21      	cmp	r2, #33	; 0x21
 800398e:	d1ec      	bne.n	800396a <I2C_MemoryTransmit_TXE_BTF+0x22>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003990:	6802      	ldr	r2, [r0, #0]
 8003992:	6854      	ldr	r4, [r2, #4]
 8003994:	f424 64e0 	bic.w	r4, r4, #1792	; 0x700
 8003998:	6054      	str	r4, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800399a:	6814      	ldr	r4, [r2, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 800399c:	2520      	movs	r5, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800399e:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 80039a2:	6014      	str	r4, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80039a4:	6301      	str	r1, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80039a6:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80039aa:	f880 103e 	strb.w	r1, [r0, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80039ae:	f7ff ffc9 	bl	8003944 <HAL_I2C_MemTxCpltCallback>
}
 80039b2:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80039b4:	6c82      	ldr	r2, [r0, #72]	; 0x48
 80039b6:	6801      	ldr	r1, [r0, #0]
 80039b8:	b2d2      	uxtb	r2, r2
 80039ba:	610a      	str	r2, [r1, #16]
    hi2c->EventCount++;
 80039bc:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80039be:	3201      	adds	r2, #1
 80039c0:	6502      	str	r2, [r0, #80]	; 0x50
}
 80039c2:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80039c4:	b2d2      	uxtb	r2, r2
 80039c6:	610a      	str	r2, [r1, #16]
      hi2c->EventCount += 2U;
 80039c8:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80039ca:	3202      	adds	r2, #2
 80039cc:	6502      	str	r2, [r0, #80]	; 0x50
}
 80039ce:	bd38      	pop	{r3, r4, r5, pc}
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80039d0:	2a21      	cmp	r2, #33	; 0x21
 80039d2:	d007      	beq.n	80039e4 <I2C_MemoryTransmit_TXE_BTF+0x9c>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80039d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
}
 80039d6:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80039d8:	6802      	ldr	r2, [r0, #0]
 80039da:	6813      	ldr	r3, [r2, #0]
 80039dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039e0:	6013      	str	r3, [r2, #0]
}
 80039e2:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039e4:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80039e6:	6802      	ldr	r2, [r0, #0]
 80039e8:	f811 0b01 	ldrb.w	r0, [r1], #1
 80039ec:	6110      	str	r0, [r2, #16]
      hi2c->XferCount--;
 80039ee:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
      hi2c->pBuffPtr++;
 80039f0:	6259      	str	r1, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80039f2:	3a01      	subs	r2, #1
 80039f4:	b292      	uxth	r2, r2
 80039f6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80039f8:	bd38      	pop	{r3, r4, r5, pc}
 80039fa:	bf00      	nop

080039fc <HAL_I2C_MemRxCpltCallback>:
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop

08003a00 <HAL_I2C_ErrorCallback>:
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop

08003a04 <HAL_I2C_AbortCpltCallback>:
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop

08003a08 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003a08:	b570      	push	{r4, r5, r6, lr}
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003a0a:	4b3a      	ldr	r3, [pc, #232]	; (8003af4 <I2C_DMAAbort+0xec>)
 8003a0c:	4a3a      	ldr	r2, [pc, #232]	; (8003af8 <I2C_DMAAbort+0xf0>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003a10:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8003a12:	b082      	sub	sp, #8
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003a14:	08db      	lsrs	r3, r3, #3
 8003a16:	fba2 2303 	umull	r2, r3, r2, r3
  __IO uint32_t count = 0U;
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	9201      	str	r2, [sp, #4]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003a1e:	0a1b      	lsrs	r3, r3, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a20:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8003a24:	6802      	ldr	r2, [r0, #0]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003a26:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003a2a:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8003a2e:	9301      	str	r3, [sp, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a30:	b2c9      	uxtb	r1, r1
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003a32:	e005      	b.n	8003a40 <I2C_DMAAbort+0x38>
    if (count == 0U)
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
      break;
    }
    count--;
 8003a34:	9b01      	ldr	r3, [sp, #4]
 8003a36:	3b01      	subs	r3, #1
 8003a38:	9301      	str	r3, [sp, #4]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003a3a:	6813      	ldr	r3, [r2, #0]
 8003a3c:	059b      	lsls	r3, r3, #22
 8003a3e:	d506      	bpl.n	8003a4e <I2C_DMAAbort+0x46>
    if (count == 0U)
 8003a40:	9b01      	ldr	r3, [sp, #4]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1f6      	bne.n	8003a34 <I2C_DMAAbort+0x2c>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a46:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003a48:	f043 0320 	orr.w	r3, r3, #32
 8003a4c:	6403      	str	r3, [r0, #64]	; 0x40
  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
  }
  if (hi2c->hdmarx != NULL)
 8003a4e:	e9d0 430d 	ldrd	r4, r3, [r0, #52]	; 0x34
  if (hi2c->hdmatx != NULL)
 8003a52:	b344      	cbz	r4, 8003aa6 <I2C_DMAAbort+0x9e>
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003a54:	2500      	movs	r5, #0
 8003a56:	63e5      	str	r5, [r4, #60]	; 0x3c
  if (hi2c->hdmarx != NULL)
 8003a58:	b1f3      	cbz	r3, 8003a98 <I2C_DMAAbort+0x90>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a5a:	6816      	ldr	r6, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003a5c:	63dd      	str	r5, [r3, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a5e:	f426 6680 	bic.w	r6, r6, #1024	; 0x400
 8003a62:	6016      	str	r6, [r2, #0]

  hi2c->XferCount = 0U;
 8003a64:	8545      	strh	r5, [r0, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003a66:	6525      	str	r5, [r4, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003a68:	2400      	movs	r4, #0
 8003a6a:	651c      	str	r4, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8003a6c:	6813      	ldr	r3, [r2, #0]
 8003a6e:	f023 0301 	bic.w	r3, r3, #1
 8003a72:	6013      	str	r3, [r2, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003a74:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003a78:	2b60      	cmp	r3, #96	; 0x60
 8003a7a:	d029      	beq.n	8003ad0 <I2C_DMAAbort+0xc8>
    HAL_I2C_AbortCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003a7c:	f001 0128 	and.w	r1, r1, #40	; 0x28
 8003a80:	2928      	cmp	r1, #40	; 0x28
 8003a82:	d018      	beq.n	8003ab6 <I2C_DMAAbort+0xae>
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State = HAL_I2C_STATE_LISTEN;
    }
    else
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003a84:	2220      	movs	r2, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a86:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8003a88:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a8c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003a90:	f7ff ffb6 	bl	8003a00 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003a94:	b002      	add	sp, #8
 8003a96:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a98:	6815      	ldr	r5, [r2, #0]
 8003a9a:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8003a9e:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8003aa0:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003aa2:	6523      	str	r3, [r4, #80]	; 0x50
  if (hi2c->hdmarx != NULL)
 8003aa4:	e7e2      	b.n	8003a6c <I2C_DMAAbort+0x64>
  if (hi2c->hdmarx != NULL)
 8003aa6:	b1f3      	cbz	r3, 8003ae6 <I2C_DMAAbort+0xde>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003aa8:	6815      	ldr	r5, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003aaa:	63dc      	str	r4, [r3, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003aac:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8003ab0:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8003ab2:	8544      	strh	r4, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 8003ab4:	e7d8      	b.n	8003a68 <I2C_DMAAbort+0x60>
      __HAL_I2C_ENABLE(hi2c);
 8003ab6:	6813      	ldr	r3, [r2, #0]
 8003ab8:	f043 0301 	orr.w	r3, r3, #1
 8003abc:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003abe:	6813      	ldr	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ac0:	2400      	movs	r4, #0
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ac2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ac6:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ac8:	6304      	str	r4, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003aca:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
 8003ace:	e7df      	b.n	8003a90 <I2C_DMAAbort+0x88>
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003ad0:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8003ad2:	2220      	movs	r2, #32
 8003ad4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003ad8:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003adc:	6403      	str	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8003ade:	f7ff ff91 	bl	8003a04 <HAL_I2C_AbortCpltCallback>
}
 8003ae2:	b002      	add	sp, #8
 8003ae4:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ae6:	6814      	ldr	r4, [r2, #0]
 8003ae8:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8003aec:	6014      	str	r4, [r2, #0]
  hi2c->XferCount = 0U;
 8003aee:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 8003af0:	e7bc      	b.n	8003a6c <I2C_DMAAbort+0x64>
 8003af2:	bf00      	nop
 8003af4:	20000000 	.word	0x20000000
 8003af8:	14f8b589 	.word	0x14f8b589

08003afc <I2C_ITError>:
{
 8003afc:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003afe:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003b02:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003b06:	2b10      	cmp	r3, #16
{
 8003b08:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b0a:	b2d2      	uxtb	r2, r2
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003b0c:	d039      	beq.n	8003b82 <I2C_ITError+0x86>
 8003b0e:	b2d9      	uxtb	r1, r3
 8003b10:	2940      	cmp	r1, #64	; 0x40
 8003b12:	d036      	beq.n	8003b82 <I2C_ITError+0x86>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003b14:	f002 0128 	and.w	r1, r2, #40	; 0x28
 8003b18:	2928      	cmp	r1, #40	; 0x28
 8003b1a:	d03d      	beq.n	8003b98 <I2C_ITError+0x9c>
 8003b1c:	6823      	ldr	r3, [r4, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003b1e:	6859      	ldr	r1, [r3, #4]
 8003b20:	0508      	lsls	r0, r1, #20
 8003b22:	d407      	bmi.n	8003b34 <I2C_ITError+0x38>
 8003b24:	2a60      	cmp	r2, #96	; 0x60
 8003b26:	d005      	beq.n	8003b34 <I2C_ITError+0x38>
      hi2c->State = HAL_I2C_STATE_READY;
 8003b28:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b2a:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8003b2c:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b30:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 8003b34:	2200      	movs	r2, #0
 8003b36:	6322      	str	r2, [r4, #48]	; 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003b38:	685a      	ldr	r2, [r3, #4]
 8003b3a:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8003b3e:	d134      	bne.n	8003baa <I2C_ITError+0xae>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003b40:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8003b44:	2960      	cmp	r1, #96	; 0x60
 8003b46:	d075      	beq.n	8003c34 <I2C_ITError+0x138>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003b48:	695a      	ldr	r2, [r3, #20]
 8003b4a:	0650      	lsls	r0, r2, #25
 8003b4c:	d505      	bpl.n	8003b5a <I2C_ITError+0x5e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b4e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003b50:	691b      	ldr	r3, [r3, #16]
 8003b52:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003b54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b56:	3301      	adds	r3, #1
 8003b58:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 8003b5a:	4620      	mov	r0, r4
 8003b5c:	f7ff ff50 	bl	8003a00 <HAL_I2C_ErrorCallback>
  CurrentError = hi2c->ErrorCode;
 8003b60:	6c23      	ldr	r3, [r4, #64]	; 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003b62:	0719      	lsls	r1, r3, #28
 8003b64:	d004      	beq.n	8003b70 <I2C_ITError+0x74>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b66:	6822      	ldr	r2, [r4, #0]
 8003b68:	6853      	ldr	r3, [r2, #4]
 8003b6a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003b6e:	6053      	str	r3, [r2, #4]
  CurrentState = hi2c->State;
 8003b70:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003b74:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003b76:	0752      	lsls	r2, r2, #29
  CurrentState = hi2c->State;
 8003b78:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003b7a:	d501      	bpl.n	8003b80 <I2C_ITError+0x84>
 8003b7c:	2b28      	cmp	r3, #40	; 0x28
 8003b7e:	d02f      	beq.n	8003be0 <I2C_ITError+0xe4>
}
 8003b80:	bd10      	pop	{r4, pc}
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003b82:	2a22      	cmp	r2, #34	; 0x22
 8003b84:	d1c6      	bne.n	8003b14 <I2C_ITError+0x18>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003b86:	6823      	ldr	r3, [r4, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b8e:	601a      	str	r2, [r3, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003b90:	685a      	ldr	r2, [r3, #4]
 8003b92:	0512      	lsls	r2, r2, #20
 8003b94:	d5c8      	bpl.n	8003b28 <I2C_ITError+0x2c>
 8003b96:	e7cd      	b.n	8003b34 <I2C_ITError+0x38>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	6323      	str	r3, [r4, #48]	; 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003b9c:	6823      	ldr	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003b9e:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003ba2:	685a      	ldr	r2, [r3, #4]
 8003ba4:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8003ba8:	d0ca      	beq.n	8003b40 <I2C_ITError+0x44>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003baa:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003bac:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003bae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003bb2:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003bb4:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d01e      	beq.n	8003bfa <I2C_ITError+0xfe>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003bbc:	4b28      	ldr	r3, [pc, #160]	; (8003c60 <I2C_ITError+0x164>)
 8003bbe:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003bc0:	f7ff f9d2 	bl	8002f68 <HAL_DMA_Abort_IT>
 8003bc4:	2800      	cmp	r0, #0
 8003bc6:	d0cb      	beq.n	8003b60 <I2C_ITError+0x64>
        __HAL_I2C_DISABLE(hi2c);
 8003bc8:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003bca:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8003bcc:	6813      	ldr	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003bce:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8003bd0:	f023 0301 	bic.w	r3, r3, #1
 8003bd4:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003bd6:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003bda:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003bdc:	4798      	blx	r3
 8003bde:	e7bf      	b.n	8003b60 <I2C_ITError+0x64>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003be0:	4b20      	ldr	r3, [pc, #128]	; (8003c64 <I2C_ITError+0x168>)
 8003be2:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State         = HAL_I2C_STATE_READY;
 8003be4:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8003be6:	2300      	movs	r3, #0
 8003be8:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8003bea:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 8003bec:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003bf0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8003bf4:	f7ff fea4 	bl	8003940 <HAL_I2C_ListenCpltCallback>
}
 8003bf8:	bd10      	pop	{r4, pc}
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003bfa:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003bfc:	4b18      	ldr	r3, [pc, #96]	; (8003c60 <I2C_ITError+0x164>)
 8003bfe:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003c00:	f7ff f9b2 	bl	8002f68 <HAL_DMA_Abort_IT>
 8003c04:	2800      	cmp	r0, #0
 8003c06:	d0ab      	beq.n	8003b60 <I2C_ITError+0x64>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003c08:	6823      	ldr	r3, [r4, #0]
 8003c0a:	695a      	ldr	r2, [r3, #20]
 8003c0c:	0651      	lsls	r1, r2, #25
 8003c0e:	d506      	bpl.n	8003c1e <I2C_ITError+0x122>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c10:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 8003c16:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003c18:	6823      	ldr	r3, [r4, #0]
 8003c1a:	3201      	adds	r2, #1
 8003c1c:	6262      	str	r2, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 8003c1e:	681a      	ldr	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003c20:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8003c22:	f022 0201 	bic.w	r2, r2, #1
        hi2c->State = HAL_I2C_STATE_READY;
 8003c26:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8003c28:	601a      	str	r2, [r3, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003c2a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003c2e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003c30:	4798      	blx	r3
 8003c32:	e795      	b.n	8003b60 <I2C_ITError+0x64>
    hi2c->State = HAL_I2C_STATE_READY;
 8003c34:	2120      	movs	r1, #32
 8003c36:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c3a:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003c3c:	695a      	ldr	r2, [r3, #20]
 8003c3e:	0652      	lsls	r2, r2, #25
 8003c40:	d506      	bpl.n	8003c50 <I2C_ITError+0x154>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c42:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003c48:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003c4a:	6823      	ldr	r3, [r4, #0]
 8003c4c:	3201      	adds	r2, #1
 8003c4e:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	f022 0201 	bic.w	r2, r2, #1
 8003c56:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8003c58:	4620      	mov	r0, r4
 8003c5a:	f7ff fed3 	bl	8003a04 <HAL_I2C_AbortCpltCallback>
 8003c5e:	e77f      	b.n	8003b60 <I2C_ITError+0x64>
 8003c60:	08003a09 	.word	0x08003a09
 8003c64:	ffff0000 	.word	0xffff0000

08003c68 <HAL_I2C_EV_IRQHandler>:
{
 8003c68:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003c6a:	6803      	ldr	r3, [r0, #0]
{
 8003c6c:	4604      	mov	r4, r0
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003c6e:	6858      	ldr	r0, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003c70:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003c72:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c76:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003c7a:	2910      	cmp	r1, #16
{
 8003c7c:	b08c      	sub	sp, #48	; 0x30
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003c7e:	b2cd      	uxtb	r5, r1
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003c80:	d021      	beq.n	8003cc6 <HAL_I2C_EV_IRQHandler+0x5e>
 8003c82:	2d40      	cmp	r5, #64	; 0x40
 8003c84:	d01f      	beq.n	8003cc6 <HAL_I2C_EV_IRQHandler+0x5e>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c86:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003c88:	b2d2      	uxtb	r2, r2
 8003c8a:	2900      	cmp	r1, #0
 8003c8c:	f000 8093 	beq.w	8003db6 <HAL_I2C_EV_IRQHandler+0x14e>
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003c90:	6959      	ldr	r1, [r3, #20]
  uint32_t sr2itflags               = 0U;
 8003c92:	2500      	movs	r5, #0
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c94:	f011 0f02 	tst.w	r1, #2
 8003c98:	f3c1 0640 	ubfx	r6, r1, #1, #1
 8003c9c:	d056      	beq.n	8003d4c <HAL_I2C_EV_IRQHandler+0xe4>
 8003c9e:	0586      	lsls	r6, r0, #22
 8003ca0:	d556      	bpl.n	8003d50 <HAL_I2C_EV_IRQHandler+0xe8>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003ca2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003ca4:	b102      	cbz	r2, 8003ca8 <HAL_I2C_EV_IRQHandler+0x40>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003ca6:	699d      	ldr	r5, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003ca8:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003cac:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8003cb0:	2a28      	cmp	r2, #40	; 0x28
 8003cb2:	f000 8217 	beq.w	80040e4 <HAL_I2C_EV_IRQHandler+0x47c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003cb6:	f06f 0102 	mvn.w	r1, #2
    __HAL_UNLOCK(hi2c);
 8003cba:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003cbc:	6159      	str	r1, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8003cbe:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8003cc2:	b00c      	add	sp, #48	; 0x30
 8003cc4:	bd70      	pop	{r4, r5, r6, pc}
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003cc6:	6999      	ldr	r1, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003cc8:	695a      	ldr	r2, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003cca:	f012 0f01 	tst.w	r2, #1
 8003cce:	d11a      	bne.n	8003d06 <HAL_I2C_EV_IRQHandler+0x9e>
 8003cd0:	f5b6 0f2a 	cmp.w	r6, #11141120	; 0xaa0000
 8003cd4:	d0f5      	beq.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
 8003cd6:	f1b6 4f2a 	cmp.w	r6, #2852126720	; 0xaa000000
 8003cda:	d0f2      	beq.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cdc:	0716      	lsls	r6, r2, #28
 8003cde:	d56d      	bpl.n	8003dbc <HAL_I2C_EV_IRQHandler+0x154>
 8003ce0:	0586      	lsls	r6, r0, #22
 8003ce2:	f140 8083 	bpl.w	8003dec <HAL_I2C_EV_IRQHandler+0x184>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003ce6:	6c62      	ldr	r2, [r4, #68]	; 0x44
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003ce8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003cea:	b2d2      	uxtb	r2, r2
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003cec:	611a      	str	r2, [r3, #16]
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003cee:	2900      	cmp	r1, #0
 8003cf0:	f000 81df 	beq.w	80040b2 <HAL_I2C_EV_IRQHandler+0x44a>
 8003cf4:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8003cf6:	2a00      	cmp	r2, #0
 8003cf8:	f000 81db 	beq.w	80040b2 <HAL_I2C_EV_IRQHandler+0x44a>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003cfc:	685a      	ldr	r2, [r3, #4]
 8003cfe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d02:	605a      	str	r2, [r3, #4]
 8003d04:	e7dd      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d06:	0586      	lsls	r6, r0, #22
 8003d08:	d56e      	bpl.n	8003de8 <HAL_I2C_EV_IRQHandler+0x180>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8003d0a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003d0c:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 8003d10:	f000 81e5 	beq.w	80040de <HAL_I2C_EV_IRQHandler+0x476>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8003d14:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003d16:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8003d1a:	bf04      	itt	eq
 8003d1c:	2208      	moveq	r2, #8
 8003d1e:	62e2      	streq	r2, [r4, #44]	; 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d20:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8003d24:	2a40      	cmp	r2, #64	; 0x40
 8003d26:	f000 81d3 	beq.w	80040d0 <HAL_I2C_EV_IRQHandler+0x468>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d2a:	6922      	ldr	r2, [r4, #16]
 8003d2c:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8003d30:	f000 81ae 	beq.w	8004090 <HAL_I2C_EV_IRQHandler+0x428>
      if (hi2c->EventCount == 0U)
 8003d34:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003d36:	2a00      	cmp	r2, #0
 8003d38:	f040 81e8 	bne.w	800410c <HAL_I2C_EV_IRQHandler+0x4a4>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003d3c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003d3e:	11d2      	asrs	r2, r2, #7
 8003d40:	f002 0206 	and.w	r2, r2, #6
 8003d44:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8003d48:	611a      	str	r2, [r3, #16]
 8003d4a:	e7ba      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d4c:	06cd      	lsls	r5, r1, #27
 8003d4e:	d47c      	bmi.n	8003e4a <HAL_I2C_EV_IRQHandler+0x1e2>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003d50:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
 8003d54:	2a21      	cmp	r2, #33	; 0x21
 8003d56:	f000 80f5 	beq.w	8003f44 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d5a:	064a      	lsls	r2, r1, #25
 8003d5c:	f140 8132 	bpl.w	8003fc4 <HAL_I2C_EV_IRQHandler+0x35c>
 8003d60:	0546      	lsls	r6, r0, #21
 8003d62:	f140 812f 	bpl.w	8003fc4 <HAL_I2C_EV_IRQHandler+0x35c>
 8003d66:	074d      	lsls	r5, r1, #29
 8003d68:	f100 812f 	bmi.w	8003fca <HAL_I2C_EV_IRQHandler+0x362>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d6c:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8003d70:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003d72:	b292      	uxth	r2, r2
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d74:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 8003d76:	2a00      	cmp	r2, #0
 8003d78:	d0a3      	beq.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d7a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003d7c:	691b      	ldr	r3, [r3, #16]
 8003d7e:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8003d80:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003d82:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003d84:	3b01      	subs	r3, #1
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003d8a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003d8c:	3201      	adds	r2, #1
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003d8e:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 8003d90:	6262      	str	r2, [r4, #36]	; 0x24
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d195      	bne.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
 8003d96:	292a      	cmp	r1, #42	; 0x2a
 8003d98:	d193      	bne.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d9a:	6822      	ldr	r2, [r4, #0]
 8003d9c:	6853      	ldr	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003d9e:	2522      	movs	r5, #34	; 0x22
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003da0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003da4:	2128      	movs	r1, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003da6:	6053      	str	r3, [r2, #4]
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003da8:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003daa:	6325      	str	r5, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003dac:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003db0:	f7ff fdc2 	bl	8003938 <HAL_I2C_SlaveRxCpltCallback>
 8003db4:	e785      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003db6:	699d      	ldr	r5, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003db8:	6959      	ldr	r1, [r3, #20]
 8003dba:	e76b      	b.n	8003c94 <HAL_I2C_EV_IRQHandler+0x2c>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dbc:	0796      	lsls	r6, r2, #30
 8003dbe:	d515      	bpl.n	8003dec <HAL_I2C_EV_IRQHandler+0x184>
 8003dc0:	0586      	lsls	r6, r0, #22
 8003dc2:	d513      	bpl.n	8003dec <HAL_I2C_EV_IRQHandler+0x184>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003dc4:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003dc8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003dca:	6b25      	ldr	r5, [r4, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003dcc:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8003dd0:	2922      	cmp	r1, #34	; 0x22
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003dd2:	b2d2      	uxtb	r2, r2
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003dd4:	f000 81ae 	beq.w	8004134 <HAL_I2C_EV_IRQHandler+0x4cc>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dd8:	2200      	movs	r2, #0
 8003dda:	9209      	str	r2, [sp, #36]	; 0x24
 8003ddc:	695a      	ldr	r2, [r3, #20]
 8003dde:	9209      	str	r2, [sp, #36]	; 0x24
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	9309      	str	r3, [sp, #36]	; 0x24
 8003de4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003de6:	e76c      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003de8:	0716      	lsls	r6, r2, #28
 8003dea:	d5e7      	bpl.n	8003dbc <HAL_I2C_EV_IRQHandler+0x154>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003dec:	f011 0f04 	tst.w	r1, #4
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003df0:	6859      	ldr	r1, [r3, #4]
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003df2:	f000 80f3 	beq.w	8003fdc <HAL_I2C_EV_IRQHandler+0x374>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003df6:	050e      	lsls	r6, r1, #20
 8003df8:	f53f af63 	bmi.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003dfc:	0611      	lsls	r1, r2, #24
 8003dfe:	f140 8113 	bpl.w	8004028 <HAL_I2C_EV_IRQHandler+0x3c0>
 8003e02:	0546      	lsls	r6, r0, #21
 8003e04:	f140 8110 	bpl.w	8004028 <HAL_I2C_EV_IRQHandler+0x3c0>
 8003e08:	0751      	lsls	r1, r2, #29
 8003e0a:	f100 8110 	bmi.w	800402e <HAL_I2C_EV_IRQHandler+0x3c6>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e0e:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003e12:	8d20      	ldrh	r0, [r4, #40]	; 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003e14:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003e18:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e1a:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003e1c:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003e1e:	2800      	cmp	r0, #0
 8003e20:	f040 8235 	bne.w	800428e <HAL_I2C_EV_IRQHandler+0x626>
 8003e24:	2a21      	cmp	r2, #33	; 0x21
 8003e26:	f000 8325 	beq.w	8004474 <HAL_I2C_EV_IRQHandler+0x80c>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003e2a:	2940      	cmp	r1, #64	; 0x40
 8003e2c:	f47f af49 	bne.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003e30:	2a22      	cmp	r2, #34	; 0x22
 8003e32:	f47f af46 	bne.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
    if (hi2c->XferCount == 0U)
 8003e36:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003e38:	b292      	uxth	r2, r2
 8003e3a:	2a00      	cmp	r2, #0
 8003e3c:	f040 82a4 	bne.w	8004388 <HAL_I2C_EV_IRQHandler+0x720>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e40:	685a      	ldr	r2, [r3, #4]
 8003e42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e46:	605a      	str	r2, [r3, #4]
 8003e48:	e73b      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e4a:	0585      	lsls	r5, r0, #22
 8003e4c:	d580      	bpl.n	8003d50 <HAL_I2C_EV_IRQHandler+0xe8>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e4e:	f894 503d 	ldrb.w	r5, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e52:	685a      	ldr	r2, [r3, #4]
 8003e54:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003e58:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003e5a:	960b      	str	r6, [sp, #44]	; 0x2c
 8003e5c:	695a      	ldr	r2, [r3, #20]
 8003e5e:	920b      	str	r2, [sp, #44]	; 0x2c
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	f042 0201 	orr.w	r2, r2, #1
 8003e66:	601a      	str	r2, [r3, #0]
 8003e68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e70:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003e72:	685a      	ldr	r2, [r3, #4]
 8003e74:	0510      	lsls	r0, r2, #20
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e76:	b2ed      	uxtb	r5, r5
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003e78:	d521      	bpl.n	8003ebe <HAL_I2C_EV_IRQHandler+0x256>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e7a:	f005 02f7 	and.w	r2, r5, #247	; 0xf7
 8003e7e:	2a22      	cmp	r2, #34	; 0x22
 8003e80:	f000 8175 	beq.w	800416e <HAL_I2C_EV_IRQHandler+0x506>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8003e84:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003e86:	6802      	ldr	r2, [r0, #0]
 8003e88:	6852      	ldr	r2, [r2, #4]
 8003e8a:	b292      	uxth	r2, r2
 8003e8c:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8003e8e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003e90:	b292      	uxth	r2, r2
 8003e92:	b11a      	cbz	r2, 8003e9c <HAL_I2C_EV_IRQHandler+0x234>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e94:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003e96:	f042 0204 	orr.w	r2, r2, #4
 8003e9a:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003e9c:	685a      	ldr	r2, [r3, #4]
 8003e9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ea2:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003ea4:	f7ff f962 	bl	800316c <HAL_DMA_GetState>
 8003ea8:	2801      	cmp	r0, #1
 8003eaa:	d008      	beq.n	8003ebe <HAL_I2C_EV_IRQHandler+0x256>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003eac:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003eae:	4ba0      	ldr	r3, [pc, #640]	; (8004130 <HAL_I2C_EV_IRQHandler+0x4c8>)
 8003eb0:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003eb2:	f7ff f859 	bl	8002f68 <HAL_DMA_Abort_IT>
 8003eb6:	b110      	cbz	r0, 8003ebe <HAL_I2C_EV_IRQHandler+0x256>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003eb8:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003eba:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003ebc:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 8003ebe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	b313      	cbz	r3, 8003f0a <HAL_I2C_EV_IRQHandler+0x2a2>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003ec4:	6823      	ldr	r3, [r4, #0]
 8003ec6:	695a      	ldr	r2, [r3, #20]
 8003ec8:	0751      	lsls	r1, r2, #29
 8003eca:	d50a      	bpl.n	8003ee2 <HAL_I2C_EV_IRQHandler+0x27a>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ecc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8003ed2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003ed4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003ed6:	6823      	ldr	r3, [r4, #0]
      hi2c->XferCount--;
 8003ed8:	3a01      	subs	r2, #1
 8003eda:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 8003edc:	3101      	adds	r1, #1
      hi2c->XferCount--;
 8003ede:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003ee0:	6261      	str	r1, [r4, #36]	; 0x24
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003ee2:	695a      	ldr	r2, [r3, #20]
 8003ee4:	0652      	lsls	r2, r2, #25
 8003ee6:	d509      	bpl.n	8003efc <HAL_I2C_EV_IRQHandler+0x294>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ee8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8003eee:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003ef0:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8003ef6:	3201      	adds	r2, #1
      hi2c->XferCount--;
 8003ef8:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003efa:	6262      	str	r2, [r4, #36]	; 0x24
    if (hi2c->XferCount != 0U)
 8003efc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	b11b      	cbz	r3, 8003f0a <HAL_I2C_EV_IRQHandler+0x2a2>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f02:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003f04:	f043 0304 	orr.w	r3, r3, #4
 8003f08:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003f0a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	f040 80d9 	bne.w	80040c4 <HAL_I2C_EV_IRQHandler+0x45c>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003f12:	2d2a      	cmp	r5, #42	; 0x2a
 8003f14:	f000 814c 	beq.w	80041b0 <HAL_I2C_EV_IRQHandler+0x548>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003f18:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003f1c:	2b28      	cmp	r3, #40	; 0x28
 8003f1e:	f000 814f 	beq.w	80041c0 <HAL_I2C_EV_IRQHandler+0x558>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003f22:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003f24:	2b22      	cmp	r3, #34	; 0x22
 8003f26:	d002      	beq.n	8003f2e <HAL_I2C_EV_IRQHandler+0x2c6>
 8003f28:	2d22      	cmp	r5, #34	; 0x22
 8003f2a:	f47f aeca 	bne.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003f2e:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8003f30:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8003f32:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f34:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 8003f36:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f3a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f3e:	f7ff fcfb 	bl	8003938 <HAL_I2C_SlaveRxCpltCallback>
 8003f42:	e6be      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003f44:	060e      	lsls	r6, r1, #24
 8003f46:	d528      	bpl.n	8003f9a <HAL_I2C_EV_IRQHandler+0x332>
 8003f48:	0545      	lsls	r5, r0, #21
 8003f4a:	d526      	bpl.n	8003f9a <HAL_I2C_EV_IRQHandler+0x332>
 8003f4c:	074e      	lsls	r6, r1, #29
 8003f4e:	d427      	bmi.n	8003fa0 <HAL_I2C_EV_IRQHandler+0x338>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f50:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8003f54:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8003f56:	b289      	uxth	r1, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f58:	b2c0      	uxtb	r0, r0
  if (hi2c->XferCount != 0U)
 8003f5a:	2900      	cmp	r1, #0
 8003f5c:	f43f aeb1 	beq.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f60:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003f62:	f815 1b01 	ldrb.w	r1, [r5], #1
 8003f66:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 8003f68:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003f6a:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003f6c:	3901      	subs	r1, #1
 8003f6e:	b289      	uxth	r1, r1
 8003f70:	8561      	strh	r1, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003f72:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8003f74:	b289      	uxth	r1, r1
 8003f76:	2900      	cmp	r1, #0
 8003f78:	f47f aea3 	bne.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
 8003f7c:	2829      	cmp	r0, #41	; 0x29
 8003f7e:	f47f aea0 	bne.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f82:	6859      	ldr	r1, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f84:	2528      	movs	r5, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f86:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003f8a:	6059      	str	r1, [r3, #4]
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003f8c:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003f8e:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f90:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003f94:	f7ff fcce 	bl	8003934 <HAL_I2C_SlaveTxCpltCallback>
 8003f98:	e693      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f9a:	074d      	lsls	r5, r1, #29
 8003f9c:	f57f ae91 	bpl.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
 8003fa0:	0581      	lsls	r1, r0, #22
 8003fa2:	f57f ae8e 	bpl.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
  if (hi2c->XferCount != 0U)
 8003fa6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003fa8:	b292      	uxth	r2, r2
 8003faa:	2a00      	cmp	r2, #0
 8003fac:	f43f ae89 	beq.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fb0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003fb2:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003fb6:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 8003fb8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003fba:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003fc2:	e67e      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fc4:	0749      	lsls	r1, r1, #29
 8003fc6:	f57f ae7c 	bpl.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
 8003fca:	0582      	lsls	r2, r0, #22
 8003fcc:	f57f ae79 	bpl.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
  if (hi2c->XferCount != 0U)
 8003fd0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003fd2:	b292      	uxth	r2, r2
 8003fd4:	2a00      	cmp	r2, #0
 8003fd6:	f43f ae74 	beq.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
 8003fda:	e01a      	b.n	8004012 <HAL_I2C_EV_IRQHandler+0x3aa>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003fdc:	050d      	lsls	r5, r1, #20
 8003fde:	f53f ae70 	bmi.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003fe2:	0651      	lsls	r1, r2, #25
 8003fe4:	d42f      	bmi.n	8004046 <HAL_I2C_EV_IRQHandler+0x3de>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fe6:	0751      	lsls	r1, r2, #29
 8003fe8:	f57f ae6b 	bpl.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
 8003fec:	0582      	lsls	r2, r0, #22
 8003fee:	f57f ae68 	bpl.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ff2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 8003ff4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003ff6:	b292      	uxth	r2, r2
 8003ff8:	2a04      	cmp	r2, #4
 8003ffa:	f000 8139 	beq.w	8004270 <HAL_I2C_EV_IRQHandler+0x608>
  else if (hi2c->XferCount == 3U)
 8003ffe:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004000:	b292      	uxth	r2, r2
 8004002:	2a03      	cmp	r2, #3
 8004004:	f000 8155 	beq.w	80042b2 <HAL_I2C_EV_IRQHandler+0x64a>
  else if (hi2c->XferCount == 2U)
 8004008:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800400a:	b292      	uxth	r2, r2
 800400c:	2a02      	cmp	r2, #2
 800400e:	f000 8181 	beq.w	8004314 <HAL_I2C_EV_IRQHandler+0x6ac>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004012:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004014:	691b      	ldr	r3, [r3, #16]
 8004016:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8004018:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 800401a:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 800401c:	3b01      	subs	r3, #1
 800401e:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 8004020:	3201      	adds	r2, #1
    hi2c->XferCount--;
 8004022:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8004024:	6262      	str	r2, [r4, #36]	; 0x24
      }
 8004026:	e64c      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004028:	0752      	lsls	r2, r2, #29
 800402a:	f57f ae4a 	bpl.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
 800402e:	0586      	lsls	r6, r0, #22
 8004030:	f57f ae47 	bpl.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8004034:	2d10      	cmp	r5, #16
 8004036:	f000 80f7 	beq.w	8004228 <HAL_I2C_EV_IRQHandler+0x5c0>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800403a:	4620      	mov	r0, r4
}
 800403c:	b00c      	add	sp, #48	; 0x30
 800403e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004042:	f7ff bc81 	b.w	8003948 <I2C_MemoryTransmit_TXE_BTF>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004046:	0546      	lsls	r6, r0, #21
 8004048:	d5cd      	bpl.n	8003fe6 <HAL_I2C_EV_IRQHandler+0x37e>
 800404a:	0755      	lsls	r5, r2, #29
 800404c:	f3c2 0180 	ubfx	r1, r2, #2, #1
 8004050:	d4cc      	bmi.n	8003fec <HAL_I2C_EV_IRQHandler+0x384>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004052:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8004056:	2a22      	cmp	r2, #34	; 0x22
 8004058:	f47f ae33 	bne.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
    tmp = hi2c->XferCount;
 800405c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800405e:	b292      	uxth	r2, r2
    if (tmp > 3U)
 8004060:	2a03      	cmp	r2, #3
 8004062:	f240 8197 	bls.w	8004394 <HAL_I2C_EV_IRQHandler+0x72c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004066:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 800406c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 800406e:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8004070:	3b01      	subs	r3, #1
 8004072:	b29b      	uxth	r3, r3
 8004074:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 8004076:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004078:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 800407a:	3201      	adds	r2, #1
      if (hi2c->XferCount == (uint16_t)3)
 800407c:	2b03      	cmp	r3, #3
      hi2c->pBuffPtr++;
 800407e:	6262      	str	r2, [r4, #36]	; 0x24
      if (hi2c->XferCount == (uint16_t)3)
 8004080:	f47f ae1f 	bne.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004084:	6822      	ldr	r2, [r4, #0]
 8004086:	6853      	ldr	r3, [r2, #4]
 8004088:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800408c:	6053      	str	r3, [r2, #4]
 800408e:	e618      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004090:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8004094:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004096:	6c62      	ldr	r2, [r4, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004098:	bf16      	itet	ne
 800409a:	f042 0201 	orrne.w	r2, r2, #1
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800409e:	f002 02fe 	andeq.w	r2, r2, #254	; 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80040a2:	b2d2      	uxtbne	r2, r2
 80040a4:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80040a6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80040a8:	b11a      	cbz	r2, 80040b2 <HAL_I2C_EV_IRQHandler+0x44a>
 80040aa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80040ac:	2a00      	cmp	r2, #0
 80040ae:	f47f ae25 	bne.w	8003cfc <HAL_I2C_EV_IRQHandler+0x94>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80040b2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80040b4:	2a00      	cmp	r2, #0
 80040b6:	f43f ae04 	beq.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
 80040ba:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80040bc:	2a00      	cmp	r2, #0
 80040be:	f47f ae1d 	bne.w	8003cfc <HAL_I2C_EV_IRQHandler+0x94>
 80040c2:	e5fe      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
    I2C_ITError(hi2c);
 80040c4:	4620      	mov	r0, r4
}
 80040c6:	b00c      	add	sp, #48	; 0x30
 80040c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    I2C_ITError(hi2c);
 80040cc:	f7ff bd16 	b.w	8003afc <I2C_ITError>
    if (hi2c->EventCount == 0U)
 80040d0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80040d2:	bb3a      	cbnz	r2, 8004124 <HAL_I2C_EV_IRQHandler+0x4bc>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80040d4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80040d6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80040da:	611a      	str	r2, [r3, #16]
 80040dc:	e5f1      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80040de:	2201      	movs	r2, #1
 80040e0:	62e2      	str	r2, [r4, #44]	; 0x2c
 80040e2:	e61d      	b.n	8003d20 <HAL_I2C_EV_IRQHandler+0xb8>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80040e4:	685a      	ldr	r2, [r3, #4]
 80040e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040ea:	605a      	str	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80040ec:	062e      	lsls	r6, r5, #24
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80040ee:	ea6f 0195 	mvn.w	r1, r5, lsr #2
    __HAL_UNLOCK(hi2c);
 80040f2:	f04f 0300 	mov.w	r3, #0
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80040f6:	bf54      	ite	pl
 80040f8:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80040fa:	8b22      	ldrhmi	r2, [r4, #24]
    __HAL_UNLOCK(hi2c);
 80040fc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004100:	f001 0101 	and.w	r1, r1, #1
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004104:	4620      	mov	r0, r4
 8004106:	f7ff fc19 	bl	800393c <HAL_I2C_AddrCallback>
 800410a:	e5da      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
      else if (hi2c->EventCount == 1U)
 800410c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800410e:	2a01      	cmp	r2, #1
 8004110:	f47f add7 	bne.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004114:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004116:	11d2      	asrs	r2, r2, #7
 8004118:	f002 0206 	and.w	r2, r2, #6
 800411c:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 8004120:	611a      	str	r2, [r3, #16]
 8004122:	e5ce      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004124:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004126:	f042 0201 	orr.w	r2, r2, #1
 800412a:	b2d2      	uxtb	r2, r2
 800412c:	611a      	str	r2, [r3, #16]
 800412e:	e5c8      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
 8004130:	08003a09 	.word	0x08003a09
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004134:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8004136:	b911      	cbnz	r1, 800413e <HAL_I2C_EV_IRQHandler+0x4d6>
 8004138:	2a40      	cmp	r2, #64	; 0x40
 800413a:	f000 80a1 	beq.w	8004280 <HAL_I2C_EV_IRQHandler+0x618>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800413e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004140:	b922      	cbnz	r2, 800414c <HAL_I2C_EV_IRQHandler+0x4e4>
 8004142:	6921      	ldr	r1, [r4, #16]
 8004144:	f5b1 4f40 	cmp.w	r1, #49152	; 0xc000
 8004148:	f000 80a5 	beq.w	8004296 <HAL_I2C_EV_IRQHandler+0x62e>
      if (hi2c->XferCount == 0U)
 800414c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800414e:	b292      	uxth	r2, r2
 8004150:	2a00      	cmp	r2, #0
 8004152:	d142      	bne.n	80041da <HAL_I2C_EV_IRQHandler+0x572>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004154:	9202      	str	r2, [sp, #8]
 8004156:	695a      	ldr	r2, [r3, #20]
 8004158:	9202      	str	r2, [sp, #8]
 800415a:	699a      	ldr	r2, [r3, #24]
 800415c:	9202      	str	r2, [sp, #8]
 800415e:	9a02      	ldr	r2, [sp, #8]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004166:	601a      	str	r2, [r3, #0]
      hi2c->EventCount = 0U;
 8004168:	2300      	movs	r3, #0
 800416a:	6523      	str	r3, [r4, #80]	; 0x50
 800416c:	e5a9      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800416e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004170:	6802      	ldr	r2, [r0, #0]
 8004172:	6852      	ldr	r2, [r2, #4]
 8004174:	b292      	uxth	r2, r2
 8004176:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8004178:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800417a:	b292      	uxth	r2, r2
 800417c:	b11a      	cbz	r2, 8004186 <HAL_I2C_EV_IRQHandler+0x51e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800417e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004180:	f042 0204 	orr.w	r2, r2, #4
 8004184:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004186:	685a      	ldr	r2, [r3, #4]
 8004188:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800418c:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800418e:	f7fe ffed 	bl	800316c <HAL_DMA_GetState>
 8004192:	2801      	cmp	r0, #1
 8004194:	f43f ae93 	beq.w	8003ebe <HAL_I2C_EV_IRQHandler+0x256>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004198:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800419a:	4ba9      	ldr	r3, [pc, #676]	; (8004440 <HAL_I2C_EV_IRQHandler+0x7d8>)
 800419c:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800419e:	f7fe fee3 	bl	8002f68 <HAL_DMA_Abort_IT>
 80041a2:	2800      	cmp	r0, #0
 80041a4:	f43f ae8b 	beq.w	8003ebe <HAL_I2C_EV_IRQHandler+0x256>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80041a8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80041aa:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80041ac:	4798      	blx	r3
 80041ae:	e686      	b.n	8003ebe <HAL_I2C_EV_IRQHandler+0x256>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80041b0:	2228      	movs	r2, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_NONE;
 80041b2:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80041b4:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80041b6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80041ba:	f7ff fbbd 	bl	8003938 <HAL_I2C_SlaveRxCpltCallback>
 80041be:	e6ab      	b.n	8003f18 <HAL_I2C_EV_IRQHandler+0x2b0>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041c0:	4ba0      	ldr	r3, [pc, #640]	; (8004444 <HAL_I2C_EV_IRQHandler+0x7dc>)
 80041c2:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 80041c4:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 80041c6:	2300      	movs	r3, #0
 80041c8:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_ListenCpltCallback(hi2c);
 80041ca:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 80041cc:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80041d0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80041d4:	f7ff fbb4 	bl	8003940 <HAL_I2C_ListenCpltCallback>
 80041d8:	e573      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
      else if (hi2c->XferCount == 1U)
 80041da:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80041dc:	b292      	uxth	r2, r2
 80041de:	2a01      	cmp	r2, #1
 80041e0:	d076      	beq.n	80042d0 <HAL_I2C_EV_IRQHandler+0x668>
      else if (hi2c->XferCount == 2U)
 80041e2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80041e4:	b292      	uxth	r2, r2
 80041e6:	2a02      	cmp	r2, #2
 80041e8:	f000 810c 	beq.w	8004404 <HAL_I2C_EV_IRQHandler+0x79c>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80041f2:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80041f4:	685a      	ldr	r2, [r3, #4]
 80041f6:	0511      	lsls	r1, r2, #20
 80041f8:	d50e      	bpl.n	8004218 <HAL_I2C_EV_IRQHandler+0x5b0>
 80041fa:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 80041fe:	d007      	beq.n	8004210 <HAL_I2C_EV_IRQHandler+0x5a8>
 8004200:	3801      	subs	r0, #1
 8004202:	281f      	cmp	r0, #31
 8004204:	d808      	bhi.n	8004218 <HAL_I2C_EV_IRQHandler+0x5b0>
 8004206:	4a90      	ldr	r2, [pc, #576]	; (8004448 <HAL_I2C_EV_IRQHandler+0x7e0>)
 8004208:	fa22 f000 	lsr.w	r0, r2, r0
 800420c:	07c2      	lsls	r2, r0, #31
 800420e:	d503      	bpl.n	8004218 <HAL_I2C_EV_IRQHandler+0x5b0>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004210:	685a      	ldr	r2, [r3, #4]
 8004212:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004216:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004218:	2200      	movs	r2, #0
 800421a:	9208      	str	r2, [sp, #32]
 800421c:	695a      	ldr	r2, [r3, #20]
 800421e:	9208      	str	r2, [sp, #32]
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	9308      	str	r3, [sp, #32]
 8004224:	9b08      	ldr	r3, [sp, #32]
 8004226:	e79f      	b.n	8004168 <HAL_I2C_EV_IRQHandler+0x500>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004228:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800422a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800422e:	2a21      	cmp	r2, #33	; 0x21
 8004230:	f47f ad47 	bne.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
    if (hi2c->XferCount != 0U)
 8004234:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004236:	b292      	uxth	r2, r2
 8004238:	2a00      	cmp	r2, #0
 800423a:	f47f aeb9 	bne.w	8003fb0 <HAL_I2C_EV_IRQHandler+0x348>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800423e:	2908      	cmp	r1, #8
 8004240:	f000 8160 	beq.w	8004504 <HAL_I2C_EV_IRQHandler+0x89c>
 8004244:	2920      	cmp	r1, #32
 8004246:	f000 815d 	beq.w	8004504 <HAL_I2C_EV_IRQHandler+0x89c>
 800424a:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 800424e:	f000 8159 	beq.w	8004504 <HAL_I2C_EV_IRQHandler+0x89c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004252:	6859      	ldr	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004254:	2611      	movs	r6, #17
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004256:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
        hi2c->State = HAL_I2C_STATE_READY;
 800425a:	2520      	movs	r5, #32
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800425c:	6059      	str	r1, [r3, #4]
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800425e:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004260:	6326      	str	r6, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004262:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004266:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800426a:	f7ff fb5f 	bl	800392c <HAL_I2C_MasterTxCpltCallback>
 800426e:	e528      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004270:	685a      	ldr	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004272:	6a61      	ldr	r1, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004274:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004278:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800427a:	691b      	ldr	r3, [r3, #16]
 800427c:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 800427e:	e6cb      	b.n	8004018 <HAL_I2C_EV_IRQHandler+0x3b0>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004280:	9100      	str	r1, [sp, #0]
 8004282:	695a      	ldr	r2, [r3, #20]
 8004284:	9200      	str	r2, [sp, #0]
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	9300      	str	r3, [sp, #0]
 800428a:	9b00      	ldr	r3, [sp, #0]
 800428c:	e519      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800428e:	2a21      	cmp	r2, #33	; 0x21
 8004290:	f43f add1 	beq.w	8003e36 <HAL_I2C_EV_IRQHandler+0x1ce>
 8004294:	e5c9      	b.n	8003e2a <HAL_I2C_EV_IRQHandler+0x1c2>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004296:	9201      	str	r2, [sp, #4]
 8004298:	695a      	ldr	r2, [r3, #20]
 800429a:	9201      	str	r2, [sp, #4]
 800429c:	699a      	ldr	r2, [r3, #24]
 800429e:	9201      	str	r2, [sp, #4]
 80042a0:	9a01      	ldr	r2, [sp, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042a8:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80042aa:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80042ac:	3301      	adds	r3, #1
 80042ae:	6523      	str	r3, [r4, #80]	; 0x50
 80042b0:	e507      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042b2:	685a      	ldr	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80042b4:	2904      	cmp	r1, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042ba:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80042bc:	f43f aea9 	beq.w	8004012 <HAL_I2C_EV_IRQHandler+0x3aa>
 80042c0:	2902      	cmp	r1, #2
 80042c2:	f43f aea6 	beq.w	8004012 <HAL_I2C_EV_IRQHandler+0x3aa>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042cc:	601a      	str	r2, [r3, #0]
 80042ce:	e6a0      	b.n	8004012 <HAL_I2C_EV_IRQHandler+0x3aa>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80042d0:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 80042d4:	f000 8102 	beq.w	80044dc <HAL_I2C_EV_IRQHandler+0x874>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80042d8:	2808      	cmp	r0, #8
 80042da:	f000 80bb 	beq.w	8004454 <HAL_I2C_EV_IRQHandler+0x7ec>
 80042de:	2820      	cmp	r0, #32
 80042e0:	f000 80b8 	beq.w	8004454 <HAL_I2C_EV_IRQHandler+0x7ec>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80042e4:	2d12      	cmp	r5, #18
 80042e6:	f000 8150 	beq.w	800458a <HAL_I2C_EV_IRQHandler+0x922>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80042ea:	2810      	cmp	r0, #16
 80042ec:	f200 8150 	bhi.w	8004590 <HAL_I2C_EV_IRQHandler+0x928>
 80042f0:	4a56      	ldr	r2, [pc, #344]	; (800444c <HAL_I2C_EV_IRQHandler+0x7e4>)
 80042f2:	fa22 f000 	lsr.w	r0, r2, r0
 80042f6:	07c1      	lsls	r1, r0, #31
 80042f8:	f140 814a 	bpl.w	8004590 <HAL_I2C_EV_IRQHandler+0x928>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004302:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004304:	2200      	movs	r2, #0
 8004306:	9205      	str	r2, [sp, #20]
 8004308:	695a      	ldr	r2, [r3, #20]
 800430a:	9205      	str	r2, [sp, #20]
 800430c:	699b      	ldr	r3, [r3, #24]
 800430e:	9305      	str	r3, [sp, #20]
 8004310:	9b05      	ldr	r3, [sp, #20]
 8004312:	e729      	b.n	8004168 <HAL_I2C_EV_IRQHandler+0x500>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004314:	2901      	cmp	r1, #1
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004316:	681a      	ldr	r2, [r3, #0]
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004318:	f000 80c3 	beq.w	80044a2 <HAL_I2C_EV_IRQHandler+0x83a>
 800431c:	2910      	cmp	r1, #16
 800431e:	f000 80c0 	beq.w	80044a2 <HAL_I2C_EV_IRQHandler+0x83a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004322:	2904      	cmp	r1, #4
 8004324:	f000 8122 	beq.w	800456c <HAL_I2C_EV_IRQHandler+0x904>
 8004328:	2902      	cmp	r1, #2
 800432a:	f000 811f 	beq.w	800456c <HAL_I2C_EV_IRQHandler+0x904>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800432e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004332:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004334:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004336:	691b      	ldr	r3, [r3, #16]
 8004338:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 800433a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 800433c:	6a62      	ldr	r2, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800433e:	6821      	ldr	r1, [r4, #0]
    hi2c->XferCount--;
 8004340:	3b01      	subs	r3, #1
 8004342:	b29b      	uxth	r3, r3
 8004344:	8563      	strh	r3, [r4, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004346:	690b      	ldr	r3, [r1, #16]
    hi2c->pBuffPtr++;
 8004348:	1c51      	adds	r1, r2, #1
 800434a:	6261      	str	r1, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800434c:	7053      	strb	r3, [r2, #1]
    hi2c->XferCount--;
 800434e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004350:	6821      	ldr	r1, [r4, #0]
    hi2c->pBuffPtr++;
 8004352:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8004354:	3b01      	subs	r3, #1
 8004356:	b29b      	uxth	r3, r3
 8004358:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800435a:	684b      	ldr	r3, [r1, #4]
    hi2c->pBuffPtr++;
 800435c:	3201      	adds	r2, #1
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800435e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    hi2c->State = HAL_I2C_STATE_READY;
 8004362:	2020      	movs	r0, #32
    hi2c->pBuffPtr++;
 8004364:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004366:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004368:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800436c:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8004370:	2b40      	cmp	r3, #64	; 0x40
 8004372:	f000 80db 	beq.w	800452c <HAL_I2C_EV_IRQHandler+0x8c4>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004376:	2200      	movs	r2, #0
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004378:	2312      	movs	r3, #18
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800437a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800437e:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004380:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004382:	f7ff fad5 	bl	8003930 <HAL_I2C_MasterRxCpltCallback>
 8004386:	e49c      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004388:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 800438c:	2a40      	cmp	r2, #64	; 0x40
 800438e:	f47f ae0f 	bne.w	8003fb0 <HAL_I2C_EV_IRQHandler+0x348>
 8004392:	e652      	b.n	800403a <HAL_I2C_EV_IRQHandler+0x3d2>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004394:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8004396:	2802      	cmp	r0, #2
 8004398:	f43f ac93 	beq.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
 800439c:	2a01      	cmp	r2, #1
 800439e:	f63f ac90 	bhi.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80043a2:	4a2b      	ldr	r2, [pc, #172]	; (8004450 <HAL_I2C_EV_IRQHandler+0x7e8>)
  __IO uint32_t count = 0U;
 80043a4:	910a      	str	r1, [sp, #40]	; 0x28
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80043a6:	6812      	ldr	r2, [r2, #0]
 80043a8:	f246 11a8 	movw	r1, #25000	; 0x61a8
 80043ac:	fbb2 f2f1 	udiv	r2, r2, r1
 80043b0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80043b4:	920a      	str	r2, [sp, #40]	; 0x28
 80043b6:	e004      	b.n	80043c2 <HAL_I2C_EV_IRQHandler+0x75a>
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	f412 7200 	ands.w	r2, r2, #512	; 0x200
 80043be:	f000 80ec 	beq.w	800459a <HAL_I2C_EV_IRQHandler+0x932>
    count--;
 80043c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80043c4:	3a01      	subs	r2, #1
 80043c6:	920a      	str	r2, [sp, #40]	; 0x28
    if (count == 0U)
 80043c8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80043ca:	2900      	cmp	r1, #0
 80043cc:	d1f4      	bne.n	80043b8 <HAL_I2C_EV_IRQHandler+0x750>
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043ce:	6c22      	ldr	r2, [r4, #64]	; 0x40
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043d0:	6a60      	ldr	r0, [r4, #36]	; 0x24
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043d2:	f042 0220 	orr.w	r2, r2, #32
 80043d6:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80043d8:	685a      	ldr	r2, [r3, #4]
 80043da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80043de:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	7003      	strb	r3, [r0, #0]
        hi2c->XferCount--;
 80043e4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 80043e6:	6a62      	ldr	r2, [r4, #36]	; 0x24
        hi2c->XferCount--;
 80043e8:	3b01      	subs	r3, #1
 80043ea:	b29b      	uxth	r3, r3
        hi2c->pBuffPtr++;
 80043ec:	3201      	adds	r2, #1
        hi2c->State = HAL_I2C_STATE_READY;
 80043ee:	2020      	movs	r0, #32
        hi2c->XferCount--;
 80043f0:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 80043f2:	6262      	str	r2, [r4, #36]	; 0x24
        hi2c->State = HAL_I2C_STATE_READY;
 80043f4:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        HAL_I2C_ErrorCallback(hi2c);
 80043f8:	4620      	mov	r0, r4
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80043fa:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80043fe:	f7ff faff 	bl	8003a00 <HAL_I2C_ErrorCallback>
 8004402:	e45e      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004404:	2810      	cmp	r0, #16
 8004406:	f240 809a 	bls.w	800453e <HAL_I2C_EV_IRQHandler+0x8d6>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004410:	601a      	str	r2, [r3, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004418:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800441a:	685a      	ldr	r2, [r3, #4]
 800441c:	0516      	lsls	r6, r2, #20
 800441e:	d507      	bpl.n	8004430 <HAL_I2C_EV_IRQHandler+0x7c8>
 8004420:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8004424:	f040 8098 	bne.w	8004558 <HAL_I2C_EV_IRQHandler+0x8f0>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004428:	685a      	ldr	r2, [r3, #4]
 800442a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800442e:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004430:	2200      	movs	r2, #0
 8004432:	9207      	str	r2, [sp, #28]
 8004434:	695a      	ldr	r2, [r3, #20]
 8004436:	9207      	str	r2, [sp, #28]
 8004438:	699b      	ldr	r3, [r3, #24]
 800443a:	9307      	str	r3, [sp, #28]
 800443c:	9b07      	ldr	r3, [sp, #28]
 800443e:	e693      	b.n	8004168 <HAL_I2C_EV_IRQHandler+0x500>
 8004440:	08003a09 	.word	0x08003a09
 8004444:	ffff0000 	.word	0xffff0000
 8004448:	80008081 	.word	0x80008081
 800444c:	00010014 	.word	0x00010014
 8004450:	20000000 	.word	0x20000000
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004454:	681a      	ldr	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004456:	2100      	movs	r1, #0
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004458:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800445c:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800445e:	9106      	str	r1, [sp, #24]
 8004460:	695a      	ldr	r2, [r3, #20]
 8004462:	9206      	str	r2, [sp, #24]
 8004464:	699a      	ldr	r2, [r3, #24]
 8004466:	9206      	str	r2, [sp, #24]
 8004468:	9a06      	ldr	r2, [sp, #24]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004470:	601a      	str	r2, [r3, #0]
 8004472:	e679      	b.n	8004168 <HAL_I2C_EV_IRQHandler+0x500>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004474:	2d08      	cmp	r5, #8
 8004476:	d018      	beq.n	80044aa <HAL_I2C_EV_IRQHandler+0x842>
 8004478:	2d20      	cmp	r5, #32
 800447a:	d016      	beq.n	80044aa <HAL_I2C_EV_IRQHandler+0x842>
 800447c:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
 8004480:	d013      	beq.n	80044aa <HAL_I2C_EV_IRQHandler+0x842>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004482:	685a      	ldr	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004484:	2611      	movs	r6, #17
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004486:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800448a:	2500      	movs	r5, #0
      hi2c->State = HAL_I2C_STATE_READY;
 800448c:	2120      	movs	r1, #32
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800448e:	605a      	str	r2, [r3, #4]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004490:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004492:	6326      	str	r6, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004494:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004498:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800449c:	f7ff fa46 	bl	800392c <HAL_I2C_MasterTxCpltCallback>
 80044a0:	e40f      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044a6:	601a      	str	r2, [r3, #0]
 80044a8:	e744      	b.n	8004334 <HAL_I2C_EV_IRQHandler+0x6cc>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044aa:	685a      	ldr	r2, [r3, #4]
 80044ac:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80044b0:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044b2:	6819      	ldr	r1, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80044b4:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 80044b6:	2020      	movs	r0, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044b8:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80044bc:	6019      	str	r1, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80044be:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80044c0:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044c4:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044c8:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044cc:	2b40      	cmp	r3, #64	; 0x40
        HAL_I2C_MemTxCpltCallback(hi2c);
 80044ce:	4620      	mov	r0, r4
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044d0:	f47f aecb 	bne.w	800426a <HAL_I2C_EV_IRQHandler+0x602>
        HAL_I2C_MemTxCpltCallback(hi2c);
 80044d4:	f7ff fa36 	bl	8003944 <HAL_I2C_MemTxCpltCallback>
 80044d8:	f7ff bbf3 	b.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044e2:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80044e4:	685a      	ldr	r2, [r3, #4]
 80044e6:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 80044ea:	d043      	beq.n	8004574 <HAL_I2C_EV_IRQHandler+0x90c>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044ec:	681a      	ldr	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044ee:	2100      	movs	r1, #0
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044f4:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044f6:	9103      	str	r1, [sp, #12]
 80044f8:	695a      	ldr	r2, [r3, #20]
 80044fa:	9203      	str	r2, [sp, #12]
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	9303      	str	r3, [sp, #12]
 8004500:	9b03      	ldr	r3, [sp, #12]
 8004502:	e631      	b.n	8004168 <HAL_I2C_EV_IRQHandler+0x500>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004504:	685a      	ldr	r2, [r3, #4]
 8004506:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800450a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800450c:	681a      	ldr	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800450e:	2100      	movs	r1, #0
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004510:	f442 7200 	orr.w	r2, r2, #512	; 0x200
        hi2c->State = HAL_I2C_STATE_READY;
 8004514:	2520      	movs	r5, #32
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004516:	601a      	str	r2, [r3, #0]
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004518:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_NONE;
 800451a:	6321      	str	r1, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800451c:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004520:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004524:	f7ff fa02 	bl	800392c <HAL_I2C_MasterTxCpltCallback>
 8004528:	f7ff bbcb 	b.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800452c:	2300      	movs	r3, #0
 800452e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004532:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_NONE;
 8004534:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004536:	f7ff fa61 	bl	80039fc <HAL_I2C_MemRxCpltCallback>
 800453a:	f7ff bbc2 	b.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800453e:	4a28      	ldr	r2, [pc, #160]	; (80045e0 <HAL_I2C_EV_IRQHandler+0x978>)
 8004540:	40c2      	lsrs	r2, r0
 8004542:	07d2      	lsls	r2, r2, #31
 8004544:	f57f af61 	bpl.w	800440a <HAL_I2C_EV_IRQHandler+0x7a2>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800454e:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004550:	685a      	ldr	r2, [r3, #4]
 8004552:	0515      	lsls	r5, r2, #20
 8004554:	f57f af6c 	bpl.w	8004430 <HAL_I2C_EV_IRQHandler+0x7c8>
 8004558:	3801      	subs	r0, #1
 800455a:	281f      	cmp	r0, #31
 800455c:	f63f af68 	bhi.w	8004430 <HAL_I2C_EV_IRQHandler+0x7c8>
 8004560:	4a20      	ldr	r2, [pc, #128]	; (80045e4 <HAL_I2C_EV_IRQHandler+0x97c>)
 8004562:	40c2      	lsrs	r2, r0
 8004564:	07d0      	lsls	r0, r2, #31
 8004566:	f57f af63 	bpl.w	8004430 <HAL_I2C_EV_IRQHandler+0x7c8>
 800456a:	e75d      	b.n	8004428 <HAL_I2C_EV_IRQHandler+0x7c0>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800456c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004570:	601a      	str	r2, [r3, #0]
 8004572:	e6df      	b.n	8004334 <HAL_I2C_EV_IRQHandler+0x6cc>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004574:	9204      	str	r2, [sp, #16]
 8004576:	695a      	ldr	r2, [r3, #20]
 8004578:	9204      	str	r2, [sp, #16]
 800457a:	699a      	ldr	r2, [r3, #24]
 800457c:	9204      	str	r2, [sp, #16]
 800457e:	9a04      	ldr	r2, [sp, #16]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004586:	601a      	str	r2, [r3, #0]
 8004588:	e5ee      	b.n	8004168 <HAL_I2C_EV_IRQHandler+0x500>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800458a:	2801      	cmp	r0, #1
 800458c:	f47f af62 	bne.w	8004454 <HAL_I2C_EV_IRQHandler+0x7ec>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004596:	601a      	str	r2, [r3, #0]
 8004598:	e6b4      	b.n	8004304 <HAL_I2C_EV_IRQHandler+0x69c>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800459a:	6819      	ldr	r1, [r3, #0]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800459c:	6a60      	ldr	r0, [r4, #36]	; 0x24
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800459e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80045a2:	6019      	str	r1, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80045a4:	6859      	ldr	r1, [r3, #4]
 80045a6:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 80045aa:	6059      	str	r1, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045ac:	691b      	ldr	r3, [r3, #16]
 80045ae:	7003      	strb	r3, [r0, #0]
        hi2c->XferCount--;
 80045b0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 80045b2:	6a61      	ldr	r1, [r4, #36]	; 0x24
        hi2c->XferCount--;
 80045b4:	3b01      	subs	r3, #1
 80045b6:	b29b      	uxth	r3, r3
        hi2c->State = HAL_I2C_STATE_READY;
 80045b8:	2020      	movs	r0, #32
        hi2c->XferCount--;
 80045ba:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80045bc:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80045c0:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->pBuffPtr++;
 80045c4:	3101      	adds	r1, #1
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80045c6:	2b40      	cmp	r3, #64	; 0x40
        hi2c->pBuffPtr++;
 80045c8:	6261      	str	r1, [r4, #36]	; 0x24
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80045ca:	f47f aed5 	bne.w	8004378 <HAL_I2C_EV_IRQHandler+0x710>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80045ce:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          HAL_I2C_MemRxCpltCallback(hi2c);
 80045d2:	4620      	mov	r0, r4
          hi2c->PreviousState = I2C_STATE_NONE;
 80045d4:	6322      	str	r2, [r4, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80045d6:	f7ff fa11 	bl	80039fc <HAL_I2C_MemRxCpltCallback>
 80045da:	f7ff bb72 	b.w	8003cc2 <HAL_I2C_EV_IRQHandler+0x5a>
 80045de:	bf00      	nop
 80045e0:	00010014 	.word	0x00010014
 80045e4:	80008081 	.word	0x80008081

080045e8 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045e8:	2800      	cmp	r0, #0
 80045ea:	f000 8263 	beq.w	8004ab4 <HAL_RCC_OscConfig+0x4cc>
{
 80045ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80045f2:	6803      	ldr	r3, [r0, #0]
 80045f4:	2b0f      	cmp	r3, #15
{
 80045f6:	b082      	sub	sp, #8
 80045f8:	4604      	mov	r4, r0
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80045fa:	f200 8137 	bhi.w	800486c <HAL_RCC_OscConfig+0x284>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045fe:	07dd      	lsls	r5, r3, #31
 8004600:	d537      	bpl.n	8004672 <HAL_RCC_OscConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8004602:	6863      	ldr	r3, [r4, #4]
 8004604:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 8004608:	d003      	beq.n	8004612 <HAL_RCC_OscConfig+0x2a>
 800460a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800460e:	f040 81a4 	bne.w	800495a <HAL_RCC_OscConfig+0x372>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004612:	4ab6      	ldr	r2, [pc, #728]	; (80048ec <HAL_RCC_OscConfig+0x304>)
 8004614:	6893      	ldr	r3, [r2, #8]
 8004616:	f003 030c 	and.w	r3, r3, #12
 800461a:	2b04      	cmp	r3, #4
 800461c:	f000 8180 	beq.w	8004920 <HAL_RCC_OscConfig+0x338>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004620:	6893      	ldr	r3, [r2, #8]
 8004622:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004626:	2b08      	cmp	r3, #8
 8004628:	f000 8176 	beq.w	8004918 <HAL_RCC_OscConfig+0x330>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800462c:	6863      	ldr	r3, [r4, #4]
 800462e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004632:	f000 817f 	beq.w	8004934 <HAL_RCC_OscConfig+0x34c>
 8004636:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800463a:	f000 8207 	beq.w	8004a4c <HAL_RCC_OscConfig+0x464>
 800463e:	4dab      	ldr	r5, [pc, #684]	; (80048ec <HAL_RCC_OscConfig+0x304>)
 8004640:	682a      	ldr	r2, [r5, #0]
 8004642:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004646:	602a      	str	r2, [r5, #0]
 8004648:	682a      	ldr	r2, [r5, #0]
 800464a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800464e:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004650:	2b00      	cmp	r3, #0
 8004652:	f040 8174 	bne.w	800493e <HAL_RCC_OscConfig+0x356>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004656:	f7fe f82f 	bl	80026b8 <HAL_GetTick>
 800465a:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800465c:	e005      	b.n	800466a <HAL_RCC_OscConfig+0x82>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800465e:	f7fe f82b 	bl	80026b8 <HAL_GetTick>
 8004662:	1b80      	subs	r0, r0, r6
 8004664:	2864      	cmp	r0, #100	; 0x64
 8004666:	f200 819a 	bhi.w	800499e <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800466a:	682b      	ldr	r3, [r5, #0]
 800466c:	039b      	lsls	r3, r3, #14
 800466e:	d4f6      	bmi.n	800465e <HAL_RCC_OscConfig+0x76>
 8004670:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004672:	079f      	lsls	r7, r3, #30
 8004674:	d530      	bpl.n	80046d8 <HAL_RCC_OscConfig+0xf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8004676:	68e3      	ldr	r3, [r4, #12]
 8004678:	2b01      	cmp	r3, #1
 800467a:	f200 810c 	bhi.w	8004896 <HAL_RCC_OscConfig+0x2ae>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800467e:	6923      	ldr	r3, [r4, #16]
 8004680:	2b1f      	cmp	r3, #31
 8004682:	f200 8111 	bhi.w	80048a8 <HAL_RCC_OscConfig+0x2c0>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004686:	4b99      	ldr	r3, [pc, #612]	; (80048ec <HAL_RCC_OscConfig+0x304>)
 8004688:	689a      	ldr	r2, [r3, #8]
 800468a:	f012 0f0c 	tst.w	r2, #12
 800468e:	f000 80f7 	beq.w	8004880 <HAL_RCC_OscConfig+0x298>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004692:	689a      	ldr	r2, [r3, #8]
 8004694:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004698:	2a08      	cmp	r2, #8
 800469a:	f000 80ed 	beq.w	8004878 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800469e:	68e3      	ldr	r3, [r4, #12]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	f000 8198 	beq.w	80049d6 <HAL_RCC_OscConfig+0x3ee>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046a6:	4b92      	ldr	r3, [pc, #584]	; (80048f0 <HAL_RCC_OscConfig+0x308>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046a8:	4e90      	ldr	r6, [pc, #576]	; (80048ec <HAL_RCC_OscConfig+0x304>)
        __HAL_RCC_HSI_ENABLE();
 80046aa:	2201      	movs	r2, #1
 80046ac:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80046ae:	f7fe f803 	bl	80026b8 <HAL_GetTick>
 80046b2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046b4:	e005      	b.n	80046c2 <HAL_RCC_OscConfig+0xda>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046b6:	f7fd ffff 	bl	80026b8 <HAL_GetTick>
 80046ba:	1b40      	subs	r0, r0, r5
 80046bc:	2802      	cmp	r0, #2
 80046be:	f200 816e 	bhi.w	800499e <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046c2:	6833      	ldr	r3, [r6, #0]
 80046c4:	0798      	lsls	r0, r3, #30
 80046c6:	d5f6      	bpl.n	80046b6 <HAL_RCC_OscConfig+0xce>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046c8:	6833      	ldr	r3, [r6, #0]
 80046ca:	6922      	ldr	r2, [r4, #16]
 80046cc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80046d0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80046d4:	6033      	str	r3, [r6, #0]
 80046d6:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046d8:	071a      	lsls	r2, r3, #28
 80046da:	f100 80af 	bmi.w	800483c <HAL_RCC_OscConfig+0x254>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046de:	075d      	lsls	r5, r3, #29
 80046e0:	d544      	bpl.n	800476c <HAL_RCC_OscConfig+0x184>
  {
    FlagStatus       pwrclkchanged = RESET;

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80046e2:	68a3      	ldr	r3, [r4, #8]
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d906      	bls.n	80046f6 <HAL_RCC_OscConfig+0x10e>
 80046e8:	2b05      	cmp	r3, #5
 80046ea:	d004      	beq.n	80046f6 <HAL_RCC_OscConfig+0x10e>
 80046ec:	4881      	ldr	r0, [pc, #516]	; (80048f4 <HAL_RCC_OscConfig+0x30c>)
 80046ee:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 80046f2:	f7fd fbf3 	bl	8001edc <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046f6:	4a7d      	ldr	r2, [pc, #500]	; (80048ec <HAL_RCC_OscConfig+0x304>)
 80046f8:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80046fa:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 80046fe:	f040 80f2 	bne.w	80048e6 <HAL_RCC_OscConfig+0x2fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004702:	9301      	str	r3, [sp, #4]
 8004704:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004706:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800470a:	6413      	str	r3, [r2, #64]	; 0x40
 800470c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800470e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004712:	9301      	str	r3, [sp, #4]
 8004714:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004716:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004718:	4e77      	ldr	r6, [pc, #476]	; (80048f8 <HAL_RCC_OscConfig+0x310>)
 800471a:	6833      	ldr	r3, [r6, #0]
 800471c:	05d8      	lsls	r0, r3, #23
 800471e:	f140 812e 	bpl.w	800497e <HAL_RCC_OscConfig+0x396>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004722:	68a3      	ldr	r3, [r4, #8]
 8004724:	2b01      	cmp	r3, #1
 8004726:	f000 813e 	beq.w	80049a6 <HAL_RCC_OscConfig+0x3be>
 800472a:	2b05      	cmp	r3, #5
 800472c:	f000 81c4 	beq.w	8004ab8 <HAL_RCC_OscConfig+0x4d0>
 8004730:	4e6e      	ldr	r6, [pc, #440]	; (80048ec <HAL_RCC_OscConfig+0x304>)
 8004732:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8004734:	f022 0201 	bic.w	r2, r2, #1
 8004738:	6732      	str	r2, [r6, #112]	; 0x70
 800473a:	6f32      	ldr	r2, [r6, #112]	; 0x70
 800473c:	f022 0204 	bic.w	r2, r2, #4
 8004740:	6732      	str	r2, [r6, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004742:	2b00      	cmp	r3, #0
 8004744:	f040 8134 	bne.w	80049b0 <HAL_RCC_OscConfig+0x3c8>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004748:	f7fd ffb6 	bl	80026b8 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800474c:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8004750:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004752:	e005      	b.n	8004760 <HAL_RCC_OscConfig+0x178>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004754:	f7fd ffb0 	bl	80026b8 <HAL_GetTick>
 8004758:	1bc0      	subs	r0, r0, r7
 800475a:	4540      	cmp	r0, r8
 800475c:	f200 811f 	bhi.w	800499e <HAL_RCC_OscConfig+0x3b6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004760:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8004762:	079b      	lsls	r3, r3, #30
 8004764:	d4f6      	bmi.n	8004754 <HAL_RCC_OscConfig+0x16c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004766:	2d00      	cmp	r5, #0
 8004768:	f040 817a 	bne.w	8004a60 <HAL_RCC_OscConfig+0x478>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800476c:	69a0      	ldr	r0, [r4, #24]
 800476e:	2802      	cmp	r0, #2
 8004770:	f200 80c8 	bhi.w	8004904 <HAL_RCC_OscConfig+0x31c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004774:	2800      	cmp	r0, #0
 8004776:	d05d      	beq.n	8004834 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004778:	4d5c      	ldr	r5, [pc, #368]	; (80048ec <HAL_RCC_OscConfig+0x304>)
 800477a:	68ab      	ldr	r3, [r5, #8]
 800477c:	f003 030c 	and.w	r3, r3, #12
 8004780:	2b08      	cmp	r3, #8
 8004782:	f000 8139 	beq.w	80049f8 <HAL_RCC_OscConfig+0x410>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004786:	2802      	cmp	r0, #2
 8004788:	f040 8182 	bne.w	8004a90 <HAL_RCC_OscConfig+0x4a8>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800478c:	69e3      	ldr	r3, [r4, #28]
 800478e:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8004792:	d004      	beq.n	800479e <HAL_RCC_OscConfig+0x1b6>
 8004794:	4857      	ldr	r0, [pc, #348]	; (80048f4 <HAL_RCC_OscConfig+0x30c>)
 8004796:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 800479a:	f7fd fb9f 	bl	8001edc <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800479e:	6a23      	ldr	r3, [r4, #32]
 80047a0:	2b3f      	cmp	r3, #63	; 0x3f
 80047a2:	f200 816f 	bhi.w	8004a84 <HAL_RCC_OscConfig+0x49c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80047a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80047a8:	3b32      	subs	r3, #50	; 0x32
 80047aa:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 80047ae:	f200 8163 	bhi.w	8004a78 <HAL_RCC_OscConfig+0x490>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80047b2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80047b4:	2b08      	cmp	r3, #8
 80047b6:	f200 8159 	bhi.w	8004a6c <HAL_RCC_OscConfig+0x484>
 80047ba:	f44f 72aa 	mov.w	r2, #340	; 0x154
 80047be:	fa22 f303 	lsr.w	r3, r2, r3
 80047c2:	07d8      	lsls	r0, r3, #31
 80047c4:	f140 8152 	bpl.w	8004a6c <HAL_RCC_OscConfig+0x484>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80047c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80047ca:	3b02      	subs	r3, #2
 80047cc:	2b0d      	cmp	r3, #13
 80047ce:	f200 817d 	bhi.w	8004acc <HAL_RCC_OscConfig+0x4e4>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047d2:	4b4a      	ldr	r3, [pc, #296]	; (80048fc <HAL_RCC_OscConfig+0x314>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047d4:	4e45      	ldr	r6, [pc, #276]	; (80048ec <HAL_RCC_OscConfig+0x304>)
        __HAL_RCC_PLL_DISABLE();
 80047d6:	2200      	movs	r2, #0
 80047d8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80047da:	f7fd ff6d 	bl	80026b8 <HAL_GetTick>
 80047de:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047e0:	e005      	b.n	80047ee <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047e2:	f7fd ff69 	bl	80026b8 <HAL_GetTick>
 80047e6:	1b40      	subs	r0, r0, r5
 80047e8:	2802      	cmp	r0, #2
 80047ea:	f200 80d8 	bhi.w	800499e <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047ee:	6833      	ldr	r3, [r6, #0]
 80047f0:	0199      	lsls	r1, r3, #6
 80047f2:	d4f6      	bmi.n	80047e2 <HAL_RCC_OscConfig+0x1fa>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047f4:	e9d4 3507 	ldrd	r3, r5, [r4, #28]
 80047f8:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 80047fc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80047fe:	432b      	orrs	r3, r5
 8004800:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8004804:	0852      	lsrs	r2, r2, #1
 8004806:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800480a:	3a01      	subs	r2, #1
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800480c:	493b      	ldr	r1, [pc, #236]	; (80048fc <HAL_RCC_OscConfig+0x314>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800480e:	4d37      	ldr	r5, [pc, #220]	; (80048ec <HAL_RCC_OscConfig+0x304>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004810:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8004814:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004816:	6073      	str	r3, [r6, #4]
        __HAL_RCC_PLL_ENABLE();
 8004818:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 800481a:	f7fd ff4d 	bl	80026b8 <HAL_GetTick>
 800481e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004820:	e005      	b.n	800482e <HAL_RCC_OscConfig+0x246>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004822:	f7fd ff49 	bl	80026b8 <HAL_GetTick>
 8004826:	1b00      	subs	r0, r0, r4
 8004828:	2802      	cmp	r0, #2
 800482a:	f200 80b8 	bhi.w	800499e <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800482e:	682b      	ldr	r3, [r5, #0]
 8004830:	019a      	lsls	r2, r3, #6
 8004832:	d5f6      	bpl.n	8004822 <HAL_RCC_OscConfig+0x23a>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8004834:	2000      	movs	r0, #0
}
 8004836:	b002      	add	sp, #8
 8004838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800483c:	6963      	ldr	r3, [r4, #20]
 800483e:	2b01      	cmp	r3, #1
 8004840:	d848      	bhi.n	80048d4 <HAL_RCC_OscConfig+0x2ec>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004842:	2b00      	cmp	r3, #0
 8004844:	d036      	beq.n	80048b4 <HAL_RCC_OscConfig+0x2cc>
      __HAL_RCC_LSI_ENABLE();
 8004846:	4b2e      	ldr	r3, [pc, #184]	; (8004900 <HAL_RCC_OscConfig+0x318>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004848:	4e28      	ldr	r6, [pc, #160]	; (80048ec <HAL_RCC_OscConfig+0x304>)
      __HAL_RCC_LSI_ENABLE();
 800484a:	2201      	movs	r2, #1
 800484c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800484e:	f7fd ff33 	bl	80026b8 <HAL_GetTick>
 8004852:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004854:	e005      	b.n	8004862 <HAL_RCC_OscConfig+0x27a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004856:	f7fd ff2f 	bl	80026b8 <HAL_GetTick>
 800485a:	1b40      	subs	r0, r0, r5
 800485c:	2802      	cmp	r0, #2
 800485e:	f200 809e 	bhi.w	800499e <HAL_RCC_OscConfig+0x3b6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004862:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8004864:	079b      	lsls	r3, r3, #30
 8004866:	d5f6      	bpl.n	8004856 <HAL_RCC_OscConfig+0x26e>
 8004868:	6823      	ldr	r3, [r4, #0]
 800486a:	e738      	b.n	80046de <HAL_RCC_OscConfig+0xf6>
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800486c:	4821      	ldr	r0, [pc, #132]	; (80048f4 <HAL_RCC_OscConfig+0x30c>)
 800486e:	21e8      	movs	r1, #232	; 0xe8
 8004870:	f7fd fb34 	bl	8001edc <assert_failed>
 8004874:	6823      	ldr	r3, [r4, #0]
 8004876:	e6c2      	b.n	80045fe <HAL_RCC_OscConfig+0x16>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	025e      	lsls	r6, r3, #9
 800487c:	f53f af0f 	bmi.w	800469e <HAL_RCC_OscConfig+0xb6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004880:	4b1a      	ldr	r3, [pc, #104]	; (80048ec <HAL_RCC_OscConfig+0x304>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	079d      	lsls	r5, r3, #30
 8004886:	d56d      	bpl.n	8004964 <HAL_RCC_OscConfig+0x37c>
 8004888:	68e3      	ldr	r3, [r4, #12]
 800488a:	2b01      	cmp	r3, #1
 800488c:	d06a      	beq.n	8004964 <HAL_RCC_OscConfig+0x37c>
        return HAL_ERROR;
 800488e:	2001      	movs	r0, #1
}
 8004890:	b002      	add	sp, #8
 8004892:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8004896:	4817      	ldr	r0, [pc, #92]	; (80048f4 <HAL_RCC_OscConfig+0x30c>)
 8004898:	f240 111f 	movw	r1, #287	; 0x11f
 800489c:	f7fd fb1e 	bl	8001edc <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80048a0:	6923      	ldr	r3, [r4, #16]
 80048a2:	2b1f      	cmp	r3, #31
 80048a4:	f67f aeef 	bls.w	8004686 <HAL_RCC_OscConfig+0x9e>
 80048a8:	4812      	ldr	r0, [pc, #72]	; (80048f4 <HAL_RCC_OscConfig+0x30c>)
 80048aa:	f44f 7190 	mov.w	r1, #288	; 0x120
 80048ae:	f7fd fb15 	bl	8001edc <assert_failed>
 80048b2:	e6e8      	b.n	8004686 <HAL_RCC_OscConfig+0x9e>
      __HAL_RCC_LSI_DISABLE();
 80048b4:	4a12      	ldr	r2, [pc, #72]	; (8004900 <HAL_RCC_OscConfig+0x318>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048b6:	4e0d      	ldr	r6, [pc, #52]	; (80048ec <HAL_RCC_OscConfig+0x304>)
      __HAL_RCC_LSI_DISABLE();
 80048b8:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80048ba:	f7fd fefd 	bl	80026b8 <HAL_GetTick>
 80048be:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048c0:	e004      	b.n	80048cc <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048c2:	f7fd fef9 	bl	80026b8 <HAL_GetTick>
 80048c6:	1b40      	subs	r0, r0, r5
 80048c8:	2802      	cmp	r0, #2
 80048ca:	d868      	bhi.n	800499e <HAL_RCC_OscConfig+0x3b6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048cc:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80048ce:	079f      	lsls	r7, r3, #30
 80048d0:	d4f7      	bmi.n	80048c2 <HAL_RCC_OscConfig+0x2da>
 80048d2:	e7c9      	b.n	8004868 <HAL_RCC_OscConfig+0x280>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80048d4:	4807      	ldr	r0, [pc, #28]	; (80048f4 <HAL_RCC_OscConfig+0x30c>)
 80048d6:	f44f 71b0 	mov.w	r1, #352	; 0x160
 80048da:	f7fd faff 	bl	8001edc <assert_failed>
 80048de:	6963      	ldr	r3, [r4, #20]
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d0e7      	beq.n	80048b4 <HAL_RCC_OscConfig+0x2cc>
 80048e4:	e7af      	b.n	8004846 <HAL_RCC_OscConfig+0x25e>
    FlagStatus       pwrclkchanged = RESET;
 80048e6:	2500      	movs	r5, #0
 80048e8:	e716      	b.n	8004718 <HAL_RCC_OscConfig+0x130>
 80048ea:	bf00      	nop
 80048ec:	40023800 	.word	0x40023800
 80048f0:	42470000 	.word	0x42470000
 80048f4:	0800b1ac 	.word	0x0800b1ac
 80048f8:	40007000 	.word	0x40007000
 80048fc:	42470060 	.word	0x42470060
 8004900:	42470e80 	.word	0x42470e80
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004904:	4874      	ldr	r0, [pc, #464]	; (8004ad8 <HAL_RCC_OscConfig+0x4f0>)
 8004906:	f240 11cf 	movw	r1, #463	; 0x1cf
 800490a:	f7fd fae7 	bl	8001edc <assert_failed>
 800490e:	69a0      	ldr	r0, [r4, #24]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004910:	2800      	cmp	r0, #0
 8004912:	f47f af31 	bne.w	8004778 <HAL_RCC_OscConfig+0x190>
 8004916:	e78d      	b.n	8004834 <HAL_RCC_OscConfig+0x24c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004918:	6853      	ldr	r3, [r2, #4]
 800491a:	0258      	lsls	r0, r3, #9
 800491c:	f57f ae86 	bpl.w	800462c <HAL_RCC_OscConfig+0x44>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004920:	4b6e      	ldr	r3, [pc, #440]	; (8004adc <HAL_RCC_OscConfig+0x4f4>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	0399      	lsls	r1, r3, #14
 8004926:	f57f aea3 	bpl.w	8004670 <HAL_RCC_OscConfig+0x88>
 800492a:	6863      	ldr	r3, [r4, #4]
 800492c:	2b00      	cmp	r3, #0
 800492e:	f47f ae9f 	bne.w	8004670 <HAL_RCC_OscConfig+0x88>
 8004932:	e7ac      	b.n	800488e <HAL_RCC_OscConfig+0x2a6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004934:	4a69      	ldr	r2, [pc, #420]	; (8004adc <HAL_RCC_OscConfig+0x4f4>)
 8004936:	6813      	ldr	r3, [r2, #0]
 8004938:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800493c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800493e:	f7fd febb 	bl	80026b8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004942:	4e66      	ldr	r6, [pc, #408]	; (8004adc <HAL_RCC_OscConfig+0x4f4>)
        tickstart = HAL_GetTick();
 8004944:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004946:	e004      	b.n	8004952 <HAL_RCC_OscConfig+0x36a>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004948:	f7fd feb6 	bl	80026b8 <HAL_GetTick>
 800494c:	1b40      	subs	r0, r0, r5
 800494e:	2864      	cmp	r0, #100	; 0x64
 8004950:	d825      	bhi.n	800499e <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004952:	6833      	ldr	r3, [r6, #0]
 8004954:	039a      	lsls	r2, r3, #14
 8004956:	d5f7      	bpl.n	8004948 <HAL_RCC_OscConfig+0x360>
 8004958:	e68a      	b.n	8004670 <HAL_RCC_OscConfig+0x88>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800495a:	485f      	ldr	r0, [pc, #380]	; (8004ad8 <HAL_RCC_OscConfig+0x4f0>)
 800495c:	21ed      	movs	r1, #237	; 0xed
 800495e:	f7fd fabd 	bl	8001edc <assert_failed>
 8004962:	e656      	b.n	8004612 <HAL_RCC_OscConfig+0x2a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004964:	4a5d      	ldr	r2, [pc, #372]	; (8004adc <HAL_RCC_OscConfig+0x4f4>)
 8004966:	6921      	ldr	r1, [r4, #16]
 8004968:	6813      	ldr	r3, [r2, #0]
 800496a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800496e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004972:	6013      	str	r3, [r2, #0]
 8004974:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004976:	071a      	lsls	r2, r3, #28
 8004978:	f57f aeb1 	bpl.w	80046de <HAL_RCC_OscConfig+0xf6>
 800497c:	e75e      	b.n	800483c <HAL_RCC_OscConfig+0x254>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800497e:	6833      	ldr	r3, [r6, #0]
 8004980:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004984:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8004986:	f7fd fe97 	bl	80026b8 <HAL_GetTick>
 800498a:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800498c:	6833      	ldr	r3, [r6, #0]
 800498e:	05d9      	lsls	r1, r3, #23
 8004990:	f53f aec7 	bmi.w	8004722 <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004994:	f7fd fe90 	bl	80026b8 <HAL_GetTick>
 8004998:	1bc0      	subs	r0, r0, r7
 800499a:	2802      	cmp	r0, #2
 800499c:	d9f6      	bls.n	800498c <HAL_RCC_OscConfig+0x3a4>
            return HAL_TIMEOUT;
 800499e:	2003      	movs	r0, #3
}
 80049a0:	b002      	add	sp, #8
 80049a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049a6:	4a4d      	ldr	r2, [pc, #308]	; (8004adc <HAL_RCC_OscConfig+0x4f4>)
 80049a8:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80049aa:	f043 0301 	orr.w	r3, r3, #1
 80049ae:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 80049b0:	f7fd fe82 	bl	80026b8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049b4:	4f49      	ldr	r7, [pc, #292]	; (8004adc <HAL_RCC_OscConfig+0x4f4>)
      tickstart = HAL_GetTick();
 80049b6:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049b8:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049bc:	e004      	b.n	80049c8 <HAL_RCC_OscConfig+0x3e0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049be:	f7fd fe7b 	bl	80026b8 <HAL_GetTick>
 80049c2:	1b80      	subs	r0, r0, r6
 80049c4:	4540      	cmp	r0, r8
 80049c6:	d8ea      	bhi.n	800499e <HAL_RCC_OscConfig+0x3b6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049ca:	079a      	lsls	r2, r3, #30
 80049cc:	d5f7      	bpl.n	80049be <HAL_RCC_OscConfig+0x3d6>
    if(pwrclkchanged == SET)
 80049ce:	2d00      	cmp	r5, #0
 80049d0:	f43f aecc 	beq.w	800476c <HAL_RCC_OscConfig+0x184>
 80049d4:	e044      	b.n	8004a60 <HAL_RCC_OscConfig+0x478>
        __HAL_RCC_HSI_DISABLE();
 80049d6:	4a42      	ldr	r2, [pc, #264]	; (8004ae0 <HAL_RCC_OscConfig+0x4f8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049d8:	4e40      	ldr	r6, [pc, #256]	; (8004adc <HAL_RCC_OscConfig+0x4f4>)
        __HAL_RCC_HSI_DISABLE();
 80049da:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80049dc:	f7fd fe6c 	bl	80026b8 <HAL_GetTick>
 80049e0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049e2:	e004      	b.n	80049ee <HAL_RCC_OscConfig+0x406>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049e4:	f7fd fe68 	bl	80026b8 <HAL_GetTick>
 80049e8:	1b40      	subs	r0, r0, r5
 80049ea:	2802      	cmp	r0, #2
 80049ec:	d8d7      	bhi.n	800499e <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049ee:	6833      	ldr	r3, [r6, #0]
 80049f0:	0799      	lsls	r1, r3, #30
 80049f2:	d4f7      	bmi.n	80049e4 <HAL_RCC_OscConfig+0x3fc>
 80049f4:	6823      	ldr	r3, [r4, #0]
 80049f6:	e66f      	b.n	80046d8 <HAL_RCC_OscConfig+0xf0>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049f8:	2801      	cmp	r0, #1
 80049fa:	f43f af1c 	beq.w	8004836 <HAL_RCC_OscConfig+0x24e>
        pll_config = RCC->PLLCFGR;
 80049fe:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a00:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a02:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a06:	4291      	cmp	r1, r2
 8004a08:	f47f af41 	bne.w	800488e <HAL_RCC_OscConfig+0x2a6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a0c:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a0e:	f003 013f 	and.w	r1, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a12:	4291      	cmp	r1, r2
 8004a14:	f47f af3b 	bne.w	800488e <HAL_RCC_OscConfig+0x2a6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a18:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004a1a:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8004a1e:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a20:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8004a24:	f47f af33 	bne.w	800488e <HAL_RCC_OscConfig+0x2a6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a28:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004a2a:	0852      	lsrs	r2, r2, #1
 8004a2c:	3a01      	subs	r2, #1
 8004a2e:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a32:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8004a36:	f47f af2a 	bne.w	800488e <HAL_RCC_OscConfig+0x2a6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a3a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004a3c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a40:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
            return HAL_TIMEOUT;
 8004a44:	bf14      	ite	ne
 8004a46:	2001      	movne	r0, #1
 8004a48:	2000      	moveq	r0, #0
 8004a4a:	e6f4      	b.n	8004836 <HAL_RCC_OscConfig+0x24e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a4c:	4b23      	ldr	r3, [pc, #140]	; (8004adc <HAL_RCC_OscConfig+0x4f4>)
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004a54:	601a      	str	r2, [r3, #0]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004a5c:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a5e:	e76e      	b.n	800493e <HAL_RCC_OscConfig+0x356>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a60:	4a1e      	ldr	r2, [pc, #120]	; (8004adc <HAL_RCC_OscConfig+0x4f4>)
 8004a62:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004a64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a68:	6413      	str	r3, [r2, #64]	; 0x40
 8004a6a:	e67f      	b.n	800476c <HAL_RCC_OscConfig+0x184>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8004a6c:	481a      	ldr	r0, [pc, #104]	; (8004ad8 <HAL_RCC_OscConfig+0x4f0>)
 8004a6e:	f240 11db 	movw	r1, #475	; 0x1db
 8004a72:	f7fd fa33 	bl	8001edc <assert_failed>
 8004a76:	e6a7      	b.n	80047c8 <HAL_RCC_OscConfig+0x1e0>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8004a78:	4817      	ldr	r0, [pc, #92]	; (8004ad8 <HAL_RCC_OscConfig+0x4f0>)
 8004a7a:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8004a7e:	f7fd fa2d 	bl	8001edc <assert_failed>
 8004a82:	e696      	b.n	80047b2 <HAL_RCC_OscConfig+0x1ca>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8004a84:	4814      	ldr	r0, [pc, #80]	; (8004ad8 <HAL_RCC_OscConfig+0x4f0>)
 8004a86:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004a8a:	f7fd fa27 	bl	8001edc <assert_failed>
 8004a8e:	e68a      	b.n	80047a6 <HAL_RCC_OscConfig+0x1be>
        __HAL_RCC_PLL_DISABLE();
 8004a90:	4b14      	ldr	r3, [pc, #80]	; (8004ae4 <HAL_RCC_OscConfig+0x4fc>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004a96:	f7fd fe0f 	bl	80026b8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a9a:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8004a9c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a9e:	e005      	b.n	8004aac <HAL_RCC_OscConfig+0x4c4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004aa0:	f7fd fe0a 	bl	80026b8 <HAL_GetTick>
 8004aa4:	1b40      	subs	r0, r0, r5
 8004aa6:	2802      	cmp	r0, #2
 8004aa8:	f63f af79 	bhi.w	800499e <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004aac:	6823      	ldr	r3, [r4, #0]
 8004aae:	019b      	lsls	r3, r3, #6
 8004ab0:	d4f6      	bmi.n	8004aa0 <HAL_RCC_OscConfig+0x4b8>
 8004ab2:	e6bf      	b.n	8004834 <HAL_RCC_OscConfig+0x24c>
    return HAL_ERROR;
 8004ab4:	2001      	movs	r0, #1
}
 8004ab6:	4770      	bx	lr
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ab8:	4b08      	ldr	r3, [pc, #32]	; (8004adc <HAL_RCC_OscConfig+0x4f4>)
 8004aba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004abc:	f042 0204 	orr.w	r2, r2, #4
 8004ac0:	671a      	str	r2, [r3, #112]	; 0x70
 8004ac2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004ac4:	f042 0201 	orr.w	r2, r2, #1
 8004ac8:	671a      	str	r2, [r3, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004aca:	e771      	b.n	80049b0 <HAL_RCC_OscConfig+0x3c8>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8004acc:	4802      	ldr	r0, [pc, #8]	; (8004ad8 <HAL_RCC_OscConfig+0x4f0>)
 8004ace:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8004ad2:	f7fd fa03 	bl	8001edc <assert_failed>
 8004ad6:	e67c      	b.n	80047d2 <HAL_RCC_OscConfig+0x1ea>
 8004ad8:	0800b1ac 	.word	0x0800b1ac
 8004adc:	40023800 	.word	0x40023800
 8004ae0:	42470000 	.word	0x42470000
 8004ae4:	42470060 	.word	0x42470060

08004ae8 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ae8:	4917      	ldr	r1, [pc, #92]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x60>)
{
 8004aea:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004aec:	688b      	ldr	r3, [r1, #8]
 8004aee:	f003 030c 	and.w	r3, r3, #12
 8004af2:	2b04      	cmp	r3, #4
 8004af4:	d01b      	beq.n	8004b2e <HAL_RCC_GetSysClockFreq+0x46>
 8004af6:	2b08      	cmp	r3, #8
 8004af8:	d117      	bne.n	8004b2a <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004afa:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004afc:	684b      	ldr	r3, [r1, #4]
 8004afe:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b02:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b06:	d114      	bne.n	8004b32 <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b08:	6849      	ldr	r1, [r1, #4]
 8004b0a:	4810      	ldr	r0, [pc, #64]	; (8004b4c <HAL_RCC_GetSysClockFreq+0x64>)
 8004b0c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004b10:	fba1 0100 	umull	r0, r1, r1, r0
 8004b14:	f7fb fbb4 	bl	8000280 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004b18:	4b0b      	ldr	r3, [pc, #44]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x60>)
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8004b20:	3301      	adds	r3, #1
 8004b22:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8004b24:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004b28:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8004b2a:	4808      	ldr	r0, [pc, #32]	; (8004b4c <HAL_RCC_GetSysClockFreq+0x64>)
}
 8004b2c:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b2e:	4808      	ldr	r0, [pc, #32]	; (8004b50 <HAL_RCC_GetSysClockFreq+0x68>)
}
 8004b30:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b32:	684b      	ldr	r3, [r1, #4]
 8004b34:	4806      	ldr	r0, [pc, #24]	; (8004b50 <HAL_RCC_GetSysClockFreq+0x68>)
 8004b36:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8004b3a:	fba3 0100 	umull	r0, r1, r3, r0
 8004b3e:	2300      	movs	r3, #0
 8004b40:	f7fb fb9e 	bl	8000280 <__aeabi_uldivmod>
 8004b44:	e7e8      	b.n	8004b18 <HAL_RCC_GetSysClockFreq+0x30>
 8004b46:	bf00      	nop
 8004b48:	40023800 	.word	0x40023800
 8004b4c:	00f42400 	.word	0x00f42400
 8004b50:	017d7840 	.word	0x017d7840

08004b54 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8004b54:	2800      	cmp	r0, #0
 8004b56:	f000 80f2 	beq.w	8004d3e <HAL_RCC_ClockConfig+0x1ea>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004b5a:	6803      	ldr	r3, [r0, #0]
 8004b5c:	3b01      	subs	r3, #1
 8004b5e:	2b0e      	cmp	r3, #14
{
 8004b60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b64:	460d      	mov	r5, r1
 8004b66:	4604      	mov	r4, r0
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004b68:	f200 80d0 	bhi.w	8004d0c <HAL_RCC_ClockConfig+0x1b8>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004b6c:	2d07      	cmp	r5, #7
 8004b6e:	f200 80c2 	bhi.w	8004cf6 <HAL_RCC_ClockConfig+0x1a2>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b72:	4a74      	ldr	r2, [pc, #464]	; (8004d44 <HAL_RCC_ClockConfig+0x1f0>)
 8004b74:	6813      	ldr	r3, [r2, #0]
 8004b76:	f003 0307 	and.w	r3, r3, #7
 8004b7a:	42ab      	cmp	r3, r5
 8004b7c:	d36a      	bcc.n	8004c54 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b7e:	6823      	ldr	r3, [r4, #0]
 8004b80:	0798      	lsls	r0, r3, #30
 8004b82:	d52c      	bpl.n	8004bde <HAL_RCC_ClockConfig+0x8a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b84:	0759      	lsls	r1, r3, #29
 8004b86:	d504      	bpl.n	8004b92 <HAL_RCC_ClockConfig+0x3e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b88:	496f      	ldr	r1, [pc, #444]	; (8004d48 <HAL_RCC_ClockConfig+0x1f4>)
 8004b8a:	688a      	ldr	r2, [r1, #8]
 8004b8c:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8004b90:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b92:	071a      	lsls	r2, r3, #28
 8004b94:	d504      	bpl.n	8004ba0 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b96:	496c      	ldr	r1, [pc, #432]	; (8004d48 <HAL_RCC_ClockConfig+0x1f4>)
 8004b98:	688a      	ldr	r2, [r1, #8]
 8004b9a:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8004b9e:	608a      	str	r2, [r1, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8004ba0:	68a1      	ldr	r1, [r4, #8]
 8004ba2:	f031 0280 	bics.w	r2, r1, #128	; 0x80
 8004ba6:	d014      	beq.n	8004bd2 <HAL_RCC_ClockConfig+0x7e>
 8004ba8:	f021 0220 	bic.w	r2, r1, #32
 8004bac:	2a90      	cmp	r2, #144	; 0x90
 8004bae:	d010      	beq.n	8004bd2 <HAL_RCC_ClockConfig+0x7e>
 8004bb0:	f021 0240 	bic.w	r2, r1, #64	; 0x40
 8004bb4:	2aa0      	cmp	r2, #160	; 0xa0
 8004bb6:	d00c      	beq.n	8004bd2 <HAL_RCC_ClockConfig+0x7e>
 8004bb8:	f021 0210 	bic.w	r2, r1, #16
 8004bbc:	2ac0      	cmp	r2, #192	; 0xc0
 8004bbe:	d008      	beq.n	8004bd2 <HAL_RCC_ClockConfig+0x7e>
 8004bc0:	29f0      	cmp	r1, #240	; 0xf0
 8004bc2:	d006      	beq.n	8004bd2 <HAL_RCC_ClockConfig+0x7e>
 8004bc4:	f44f 7120 	mov.w	r1, #640	; 0x280
 8004bc8:	4860      	ldr	r0, [pc, #384]	; (8004d4c <HAL_RCC_ClockConfig+0x1f8>)
 8004bca:	f7fd f987 	bl	8001edc <assert_failed>
 8004bce:	68a1      	ldr	r1, [r4, #8]
 8004bd0:	6823      	ldr	r3, [r4, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bd2:	485d      	ldr	r0, [pc, #372]	; (8004d48 <HAL_RCC_ClockConfig+0x1f4>)
 8004bd4:	6882      	ldr	r2, [r0, #8]
 8004bd6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004bda:	430a      	orrs	r2, r1
 8004bdc:	6082      	str	r2, [r0, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bde:	07df      	lsls	r7, r3, #31
 8004be0:	d527      	bpl.n	8004c32 <HAL_RCC_ClockConfig+0xde>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004be2:	6863      	ldr	r3, [r4, #4]
 8004be4:	2b03      	cmp	r3, #3
 8004be6:	f200 80a1 	bhi.w	8004d2c <HAL_RCC_ClockConfig+0x1d8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	f000 8098 	beq.w	8004d20 <HAL_RCC_ClockConfig+0x1cc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bf0:	1e9a      	subs	r2, r3, #2
 8004bf2:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bf4:	4a54      	ldr	r2, [pc, #336]	; (8004d48 <HAL_RCC_ClockConfig+0x1f4>)
 8004bf6:	6812      	ldr	r2, [r2, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bf8:	f240 808e 	bls.w	8004d18 <HAL_RCC_ClockConfig+0x1c4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bfc:	0791      	lsls	r1, r2, #30
 8004bfe:	d525      	bpl.n	8004c4c <HAL_RCC_ClockConfig+0xf8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c00:	4e51      	ldr	r6, [pc, #324]	; (8004d48 <HAL_RCC_ClockConfig+0x1f4>)
 8004c02:	68b2      	ldr	r2, [r6, #8]
 8004c04:	f022 0203 	bic.w	r2, r2, #3
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8004c0c:	f7fd fd54 	bl	80026b8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c10:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8004c14:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c16:	e005      	b.n	8004c24 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c18:	f7fd fd4e 	bl	80026b8 <HAL_GetTick>
 8004c1c:	1bc0      	subs	r0, r0, r7
 8004c1e:	4540      	cmp	r0, r8
 8004c20:	f200 808b 	bhi.w	8004d3a <HAL_RCC_ClockConfig+0x1e6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c24:	68b3      	ldr	r3, [r6, #8]
 8004c26:	6862      	ldr	r2, [r4, #4]
 8004c28:	f003 030c 	and.w	r3, r3, #12
 8004c2c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004c30:	d1f2      	bne.n	8004c18 <HAL_RCC_ClockConfig+0xc4>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c32:	4a44      	ldr	r2, [pc, #272]	; (8004d44 <HAL_RCC_ClockConfig+0x1f0>)
 8004c34:	6813      	ldr	r3, [r2, #0]
 8004c36:	f003 0307 	and.w	r3, r3, #7
 8004c3a:	42ab      	cmp	r3, r5
 8004c3c:	d915      	bls.n	8004c6a <HAL_RCC_ClockConfig+0x116>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c3e:	b2eb      	uxtb	r3, r5
 8004c40:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c42:	6813      	ldr	r3, [r2, #0]
 8004c44:	f003 0307 	and.w	r3, r3, #7
 8004c48:	42ab      	cmp	r3, r5
 8004c4a:	d00e      	beq.n	8004c6a <HAL_RCC_ClockConfig+0x116>
      return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c54:	b2eb      	uxtb	r3, r5
 8004c56:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c58:	6813      	ldr	r3, [r2, #0]
 8004c5a:	f003 0307 	and.w	r3, r3, #7
 8004c5e:	42ab      	cmp	r3, r5
 8004c60:	d1f4      	bne.n	8004c4c <HAL_RCC_ClockConfig+0xf8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c62:	6823      	ldr	r3, [r4, #0]
 8004c64:	0798      	lsls	r0, r3, #30
 8004c66:	d48d      	bmi.n	8004b84 <HAL_RCC_ClockConfig+0x30>
 8004c68:	e7b9      	b.n	8004bde <HAL_RCC_ClockConfig+0x8a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c6a:	6823      	ldr	r3, [r4, #0]
 8004c6c:	075a      	lsls	r2, r3, #29
 8004c6e:	d518      	bpl.n	8004ca2 <HAL_RCC_ClockConfig+0x14e>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004c70:	68e1      	ldr	r1, [r4, #12]
 8004c72:	f431 5280 	bics.w	r2, r1, #4096	; 0x1000
 8004c76:	d00e      	beq.n	8004c96 <HAL_RCC_ClockConfig+0x142>
 8004c78:	f421 6200 	bic.w	r2, r1, #2048	; 0x800
 8004c7c:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8004c80:	d009      	beq.n	8004c96 <HAL_RCC_ClockConfig+0x142>
 8004c82:	f5b1 5fc0 	cmp.w	r1, #6144	; 0x1800
 8004c86:	d006      	beq.n	8004c96 <HAL_RCC_ClockConfig+0x142>
 8004c88:	f240 21c5 	movw	r1, #709	; 0x2c5
 8004c8c:	482f      	ldr	r0, [pc, #188]	; (8004d4c <HAL_RCC_ClockConfig+0x1f8>)
 8004c8e:	f7fd f925 	bl	8001edc <assert_failed>
 8004c92:	68e1      	ldr	r1, [r4, #12]
 8004c94:	6823      	ldr	r3, [r4, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c96:	482c      	ldr	r0, [pc, #176]	; (8004d48 <HAL_RCC_ClockConfig+0x1f4>)
 8004c98:	6882      	ldr	r2, [r0, #8]
 8004c9a:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8004c9e:	430a      	orrs	r2, r1
 8004ca0:	6082      	str	r2, [r0, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ca2:	071b      	lsls	r3, r3, #28
 8004ca4:	d518      	bpl.n	8004cd8 <HAL_RCC_ClockConfig+0x184>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8004ca6:	6922      	ldr	r2, [r4, #16]
 8004ca8:	f432 5380 	bics.w	r3, r2, #4096	; 0x1000
 8004cac:	d00d      	beq.n	8004cca <HAL_RCC_ClockConfig+0x176>
 8004cae:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 8004cb2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004cb6:	d008      	beq.n	8004cca <HAL_RCC_ClockConfig+0x176>
 8004cb8:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 8004cbc:	d005      	beq.n	8004cca <HAL_RCC_ClockConfig+0x176>
 8004cbe:	4823      	ldr	r0, [pc, #140]	; (8004d4c <HAL_RCC_ClockConfig+0x1f8>)
 8004cc0:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 8004cc4:	f7fd f90a 	bl	8001edc <assert_failed>
 8004cc8:	6922      	ldr	r2, [r4, #16]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004cca:	491f      	ldr	r1, [pc, #124]	; (8004d48 <HAL_RCC_ClockConfig+0x1f4>)
 8004ccc:	688b      	ldr	r3, [r1, #8]
 8004cce:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004cd2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004cd6:	608b      	str	r3, [r1, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004cd8:	f7ff ff06 	bl	8004ae8 <HAL_RCC_GetSysClockFreq>
 8004cdc:	4b1a      	ldr	r3, [pc, #104]	; (8004d48 <HAL_RCC_ClockConfig+0x1f4>)
 8004cde:	4c1c      	ldr	r4, [pc, #112]	; (8004d50 <HAL_RCC_ClockConfig+0x1fc>)
 8004ce0:	689a      	ldr	r2, [r3, #8]
 8004ce2:	491c      	ldr	r1, [pc, #112]	; (8004d54 <HAL_RCC_ClockConfig+0x200>)
 8004ce4:	f3c2 1203 	ubfx	r2, r2, #4, #4
  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004cea:	5ca2      	ldrb	r2, [r4, r2]
 8004cec:	40d0      	lsrs	r0, r2
 8004cee:	6008      	str	r0, [r1, #0]
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004cf6:	4815      	ldr	r0, [pc, #84]	; (8004d4c <HAL_RCC_ClockConfig+0x1f8>)
 8004cf8:	f240 215d 	movw	r1, #605	; 0x25d
 8004cfc:	f7fd f8ee 	bl	8001edc <assert_failed>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d00:	4b10      	ldr	r3, [pc, #64]	; (8004d44 <HAL_RCC_ClockConfig+0x1f0>)
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d02:	b2ed      	uxtb	r5, r5
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d04:	681a      	ldr	r2, [r3, #0]
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d06:	701d      	strb	r5, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	e79f      	b.n	8004c4c <HAL_RCC_ClockConfig+0xf8>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004d0c:	480f      	ldr	r0, [pc, #60]	; (8004d4c <HAL_RCC_ClockConfig+0x1f8>)
 8004d0e:	f44f 7117 	mov.w	r1, #604	; 0x25c
 8004d12:	f7fd f8e3 	bl	8001edc <assert_failed>
 8004d16:	e729      	b.n	8004b6c <HAL_RCC_ClockConfig+0x18>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d18:	0190      	lsls	r0, r2, #6
 8004d1a:	f53f af71 	bmi.w	8004c00 <HAL_RCC_ClockConfig+0xac>
 8004d1e:	e795      	b.n	8004c4c <HAL_RCC_ClockConfig+0xf8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d20:	4a09      	ldr	r2, [pc, #36]	; (8004d48 <HAL_RCC_ClockConfig+0x1f4>)
 8004d22:	6812      	ldr	r2, [r2, #0]
 8004d24:	0396      	lsls	r6, r2, #14
 8004d26:	f53f af6b 	bmi.w	8004c00 <HAL_RCC_ClockConfig+0xac>
 8004d2a:	e78f      	b.n	8004c4c <HAL_RCC_ClockConfig+0xf8>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004d2c:	4807      	ldr	r0, [pc, #28]	; (8004d4c <HAL_RCC_ClockConfig+0x1f8>)
 8004d2e:	f240 2187 	movw	r1, #647	; 0x287
 8004d32:	f7fd f8d3 	bl	8001edc <assert_failed>
 8004d36:	6863      	ldr	r3, [r4, #4]
 8004d38:	e757      	b.n	8004bea <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e787      	b.n	8004c4e <HAL_RCC_ClockConfig+0xfa>
    return HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	4770      	bx	lr
 8004d44:	40023c00 	.word	0x40023c00
 8004d48:	40023800 	.word	0x40023800
 8004d4c:	0800b1ac 	.word	0x0800b1ac
 8004d50:	0800b030 	.word	0x0800b030
 8004d54:	20000000 	.word	0x20000000

08004d58 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004d58:	4b04      	ldr	r3, [pc, #16]	; (8004d6c <HAL_RCC_GetPCLK1Freq+0x14>)
 8004d5a:	4a05      	ldr	r2, [pc, #20]	; (8004d70 <HAL_RCC_GetPCLK1Freq+0x18>)
 8004d5c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8004d5e:	4905      	ldr	r1, [pc, #20]	; (8004d74 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004d60:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8004d64:	6808      	ldr	r0, [r1, #0]
 8004d66:	5cd3      	ldrb	r3, [r2, r3]
}
 8004d68:	40d8      	lsrs	r0, r3
 8004d6a:	4770      	bx	lr
 8004d6c:	40023800 	.word	0x40023800
 8004d70:	0800b040 	.word	0x0800b040
 8004d74:	20000000 	.word	0x20000000

08004d78 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004d78:	4b0e      	ldr	r3, [pc, #56]	; (8004db4 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004d7a:	220f      	movs	r2, #15
 8004d7c:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004d7e:	689a      	ldr	r2, [r3, #8]
 8004d80:	f002 0203 	and.w	r2, r2, #3
 8004d84:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004d86:	689a      	ldr	r2, [r3, #8]
 8004d88:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8004d8c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004d8e:	689a      	ldr	r2, [r3, #8]
 8004d90:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8004d94:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	08db      	lsrs	r3, r3, #3
{
 8004d9a:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004d9c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004da0:	4c05      	ldr	r4, [pc, #20]	; (8004db8 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004da2:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004da4:	6823      	ldr	r3, [r4, #0]
}
 8004da6:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004daa:	f003 0307 	and.w	r3, r3, #7
 8004dae:	600b      	str	r3, [r1, #0]
}
 8004db0:	4770      	bx	lr
 8004db2:	bf00      	nop
 8004db4:	40023800 	.word	0x40023800
 8004db8:	40023c00 	.word	0x40023c00

08004dbc <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8004dbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dc0:	b082      	sub	sp, #8
 8004dc2:	4698      	mov	r8, r3
 8004dc4:	4616      	mov	r6, r2
 8004dc6:	460c      	mov	r4, r1
 8004dc8:	4607      	mov	r7, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004dca:	f7fd fc75 	bl	80026b8 <HAL_GetTick>
 8004dce:	44b0      	add	r8, r6
 8004dd0:	eba8 0500 	sub.w	r5, r8, r0
  tmp_tickstart = HAL_GetTick();
 8004dd4:	f7fd fc70 	bl	80026b8 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004dd8:	4b27      	ldr	r3, [pc, #156]	; (8004e78 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xbc>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8004de0:	fb05 f303 	mul.w	r3, r5, r3
  tmp_tickstart = HAL_GetTick();
 8004de4:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004de6:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004de8:	1c73      	adds	r3, r6, #1
 8004dea:	6839      	ldr	r1, [r7, #0]
 8004dec:	d107      	bne.n	8004dfe <SPI_WaitFlagStateUntilTimeout.constprop.0+0x42>
 8004dee:	688b      	ldr	r3, [r1, #8]
 8004df0:	ea34 0303 	bics.w	r3, r4, r3
 8004df4:	d0fb      	beq.n	8004dee <SPI_WaitFlagStateUntilTimeout.constprop.0+0x32>
      }
      count--;
    }
  }

  return HAL_OK;
 8004df6:	2000      	movs	r0, #0
}
 8004df8:	b002      	add	sp, #8
 8004dfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004dfe:	688b      	ldr	r3, [r1, #8]
 8004e00:	ea34 0303 	bics.w	r3, r4, r3
 8004e04:	d1f7      	bne.n	8004df6 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e06:	f7fd fc57 	bl	80026b8 <HAL_GetTick>
 8004e0a:	eba0 0308 	sub.w	r3, r0, r8
 8004e0e:	42ab      	cmp	r3, r5
 8004e10:	d208      	bcs.n	8004e24 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x68>
      if(count == 0U)
 8004e12:	9a01      	ldr	r2, [sp, #4]
      count--;
 8004e14:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8004e16:	2a00      	cmp	r2, #0
      count--;
 8004e18:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8004e1c:	bf08      	it	eq
 8004e1e:	2500      	moveq	r5, #0
      count--;
 8004e20:	9301      	str	r3, [sp, #4]
 8004e22:	e7e1      	b.n	8004de8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e24:	e9d7 3100 	ldrd	r3, r1, [r7]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e28:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e2a:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e2e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004e32:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e34:	d014      	beq.n	8004e60 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa4>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e38:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8004e3c:	d007      	beq.n	8004e4e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x92>
        hspi->State = HAL_SPI_STATE_READY;
 8004e3e:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8004e40:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8004e42:	f887 2051 	strb.w	r2, [r7, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8004e46:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 8004e4a:	2003      	movs	r0, #3
 8004e4c:	e7d4      	b.n	8004df8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3c>
          SPI_RESET_CRC(hspi);
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e54:	601a      	str	r2, [r3, #0]
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e5c:	601a      	str	r2, [r3, #0]
 8004e5e:	e7ee      	b.n	8004e3e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x82>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e60:	68ba      	ldr	r2, [r7, #8]
 8004e62:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8004e66:	d002      	beq.n	8004e6e <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb2>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e68:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8004e6c:	d1e3      	bne.n	8004e36 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
          __HAL_SPI_DISABLE(hspi);
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e74:	601a      	str	r2, [r3, #0]
 8004e76:	e7de      	b.n	8004e36 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
 8004e78:	20000000 	.word	0x20000000

08004e7c <HAL_SPI_MspInit>:
}
 8004e7c:	4770      	bx	lr
 8004e7e:	bf00      	nop

08004e80 <HAL_SPI_Init>:
  if (hspi == NULL)
 8004e80:	2800      	cmp	r0, #0
 8004e82:	f000 80ec 	beq.w	800505e <HAL_SPI_Init+0x1de>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8004e86:	6803      	ldr	r3, [r0, #0]
 8004e88:	4a7d      	ldr	r2, [pc, #500]	; (8005080 <HAL_SPI_Init+0x200>)
 8004e8a:	4293      	cmp	r3, r2
{
 8004e8c:	b570      	push	{r4, r5, r6, lr}
 8004e8e:	4604      	mov	r4, r0
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8004e90:	d014      	beq.n	8004ebc <HAL_SPI_Init+0x3c>
 8004e92:	f5a2 4278 	sub.w	r2, r2, #63488	; 0xf800
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d010      	beq.n	8004ebc <HAL_SPI_Init+0x3c>
 8004e9a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d00c      	beq.n	8004ebc <HAL_SPI_Init+0x3c>
 8004ea2:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d008      	beq.n	8004ebc <HAL_SPI_Init+0x3c>
 8004eaa:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d004      	beq.n	8004ebc <HAL_SPI_Init+0x3c>
 8004eb2:	4874      	ldr	r0, [pc, #464]	; (8005084 <HAL_SPI_Init+0x204>)
 8004eb4:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8004eb8:	f7fd f810 	bl	8001edc <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8004ebc:	6863      	ldr	r3, [r4, #4]
 8004ebe:	b13b      	cbz	r3, 8004ed0 <HAL_SPI_Init+0x50>
 8004ec0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ec4:	d004      	beq.n	8004ed0 <HAL_SPI_Init+0x50>
 8004ec6:	486f      	ldr	r0, [pc, #444]	; (8005084 <HAL_SPI_Init+0x204>)
 8004ec8:	f240 1143 	movw	r1, #323	; 0x143
 8004ecc:	f7fd f806 	bl	8001edc <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8004ed0:	68a3      	ldr	r3, [r4, #8]
 8004ed2:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8004ed6:	f040 809a 	bne.w	800500e <HAL_SPI_Init+0x18e>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8004eda:	68e3      	ldr	r3, [r4, #12]
 8004edc:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8004ee0:	f040 80a3 	bne.w	800502a <HAL_SPI_Init+0x1aa>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8004ee4:	69a3      	ldr	r3, [r4, #24]
 8004ee6:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 8004eea:	d003      	beq.n	8004ef4 <HAL_SPI_Init+0x74>
 8004eec:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004ef0:	f040 80aa 	bne.w	8005048 <HAL_SPI_Init+0x1c8>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004ef4:	69e3      	ldr	r3, [r4, #28]
 8004ef6:	f033 0318 	bics.w	r3, r3, #24
 8004efa:	d006      	beq.n	8004f0a <HAL_SPI_Init+0x8a>
 8004efc:	2b20      	cmp	r3, #32
 8004efe:	d004      	beq.n	8004f0a <HAL_SPI_Init+0x8a>
 8004f00:	4860      	ldr	r0, [pc, #384]	; (8005084 <HAL_SPI_Init+0x204>)
 8004f02:	f240 1147 	movw	r1, #327	; 0x147
 8004f06:	f7fc ffe9 	bl	8001edc <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8004f0a:	6a23      	ldr	r3, [r4, #32]
 8004f0c:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8004f10:	d004      	beq.n	8004f1c <HAL_SPI_Init+0x9c>
 8004f12:	485c      	ldr	r0, [pc, #368]	; (8005084 <HAL_SPI_Init+0x204>)
 8004f14:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8004f18:	f7fc ffe0 	bl	8001edc <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8004f1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d15c      	bne.n	8004fdc <HAL_SPI_Init+0x15c>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8004f22:	6923      	ldr	r3, [r4, #16]
 8004f24:	f033 0302 	bics.w	r3, r3, #2
 8004f28:	d004      	beq.n	8004f34 <HAL_SPI_Init+0xb4>
 8004f2a:	4856      	ldr	r0, [pc, #344]	; (8005084 <HAL_SPI_Init+0x204>)
 8004f2c:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8004f30:	f7fc ffd4 	bl	8001edc <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8004f34:	6963      	ldr	r3, [r4, #20]
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d904      	bls.n	8004f44 <HAL_SPI_Init+0xc4>
 8004f3a:	4852      	ldr	r0, [pc, #328]	; (8005084 <HAL_SPI_Init+0x204>)
 8004f3c:	f240 114d 	movw	r1, #333	; 0x14d
 8004f40:	f7fc ffcc 	bl	8001edc <assert_failed>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f44:	6863      	ldr	r3, [r4, #4]
 8004f46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f4a:	f000 808a 	beq.w	8005062 <HAL_SPI_Init+0x1e2>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	61e3      	str	r3, [r4, #28]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f52:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f56:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f58:	f002 01ff 	and.w	r1, r2, #255	; 0xff
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f5c:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f5e:	2a00      	cmp	r2, #0
 8004f60:	d069      	beq.n	8005036 <HAL_SPI_Init+0x1b6>
 8004f62:	4619      	mov	r1, r3
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f64:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8004f68:	e9d4 0203 	ldrd	r0, r2, [r4, #12]
 8004f6c:	f405 4504 	and.w	r5, r5, #33792	; 0x8400
 8004f70:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8004f74:	432b      	orrs	r3, r5
 8004f76:	f400 6500 	and.w	r5, r0, #2048	; 0x800
 8004f7a:	6960      	ldr	r0, [r4, #20]
  __HAL_SPI_DISABLE(hspi);
 8004f7c:	6826      	ldr	r6, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f7e:	432b      	orrs	r3, r5
 8004f80:	f002 0502 	and.w	r5, r2, #2
 8004f84:	69a2      	ldr	r2, [r4, #24]
 8004f86:	432b      	orrs	r3, r5
 8004f88:	f000 0001 	and.w	r0, r0, #1
 8004f8c:	69e5      	ldr	r5, [r4, #28]
 8004f8e:	4303      	orrs	r3, r0
 8004f90:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8004f94:	4303      	orrs	r3, r0
 8004f96:	f005 0538 	and.w	r5, r5, #56	; 0x38
 8004f9a:	6a20      	ldr	r0, [r4, #32]
 8004f9c:	432b      	orrs	r3, r5
  hspi->State = HAL_SPI_STATE_BUSY;
 8004f9e:	2502      	movs	r5, #2
 8004fa0:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fa4:	f000 0080 	and.w	r0, r0, #128	; 0x80
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004fa8:	6a65      	ldr	r5, [r4, #36]	; 0x24
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004faa:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004fac:	0c12      	lsrs	r2, r2, #16
  __HAL_SPI_DISABLE(hspi);
 8004fae:	6830      	ldr	r0, [r6, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004fb0:	f005 0510 	and.w	r5, r5, #16
 8004fb4:	f002 0204 	and.w	r2, r2, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fb8:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004fba:	432a      	orrs	r2, r5
  __HAL_SPI_DISABLE(hspi);
 8004fbc:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8004fc0:	6030      	str	r0, [r6, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fc2:	6033      	str	r3, [r6, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004fc4:	6072      	str	r2, [r6, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004fc6:	69f3      	ldr	r3, [r6, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fc8:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004fca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8004fce:	2101      	movs	r1, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004fd0:	61f3      	str	r3, [r6, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fd2:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004fd4:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  return HAL_OK;
 8004fd8:	4610      	mov	r0, r2
}
 8004fda:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8004fdc:	2b10      	cmp	r3, #16
 8004fde:	d007      	beq.n	8004ff0 <HAL_SPI_Init+0x170>
 8004fe0:	4828      	ldr	r0, [pc, #160]	; (8005084 <HAL_SPI_Init+0x204>)
 8004fe2:	f240 1149 	movw	r1, #329	; 0x149
 8004fe6:	f7fc ff79 	bl	8001edc <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004fea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d098      	beq.n	8004f22 <HAL_SPI_Init+0xa2>
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004ff0:	69e3      	ldr	r3, [r4, #28]
 8004ff2:	f033 0318 	bics.w	r3, r3, #24
 8004ff6:	d006      	beq.n	8005006 <HAL_SPI_Init+0x186>
 8004ff8:	2b20      	cmp	r3, #32
 8004ffa:	d004      	beq.n	8005006 <HAL_SPI_Init+0x186>
 8004ffc:	4821      	ldr	r0, [pc, #132]	; (8005084 <HAL_SPI_Init+0x204>)
 8004ffe:	f240 115b 	movw	r1, #347	; 0x15b
 8005002:	f7fc ff6b 	bl	8001edc <assert_failed>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005006:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005008:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800500c:	e7a1      	b.n	8004f52 <HAL_SPI_Init+0xd2>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800500e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005012:	f43f af62 	beq.w	8004eda <HAL_SPI_Init+0x5a>
 8005016:	481b      	ldr	r0, [pc, #108]	; (8005084 <HAL_SPI_Init+0x204>)
 8005018:	f44f 71a2 	mov.w	r1, #324	; 0x144
 800501c:	f7fc ff5e 	bl	8001edc <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8005020:	68e3      	ldr	r3, [r4, #12]
 8005022:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8005026:	f43f af5d 	beq.w	8004ee4 <HAL_SPI_Init+0x64>
 800502a:	4816      	ldr	r0, [pc, #88]	; (8005084 <HAL_SPI_Init+0x204>)
 800502c:	f240 1145 	movw	r1, #325	; 0x145
 8005030:	f7fc ff54 	bl	8001edc <assert_failed>
 8005034:	e756      	b.n	8004ee4 <HAL_SPI_Init+0x64>
    hspi->Lock = HAL_UNLOCKED;
 8005036:	f884 1050 	strb.w	r1, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 800503a:	4620      	mov	r0, r4
 800503c:	f7ff ff1e 	bl	8004e7c <HAL_SPI_MspInit>
 8005040:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005042:	f403 5100 	and.w	r1, r3, #8192	; 0x2000
 8005046:	e78d      	b.n	8004f64 <HAL_SPI_Init+0xe4>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8005048:	480e      	ldr	r0, [pc, #56]	; (8005084 <HAL_SPI_Init+0x204>)
 800504a:	f44f 71a3 	mov.w	r1, #326	; 0x146
 800504e:	f7fc ff45 	bl	8001edc <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005052:	69e3      	ldr	r3, [r4, #28]
 8005054:	f033 0318 	bics.w	r3, r3, #24
 8005058:	f43f af57 	beq.w	8004f0a <HAL_SPI_Init+0x8a>
 800505c:	e74e      	b.n	8004efc <HAL_SPI_Init+0x7c>
    return HAL_ERROR;
 800505e:	2001      	movs	r0, #1
}
 8005060:	4770      	bx	lr
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005062:	69e3      	ldr	r3, [r4, #28]
 8005064:	f033 0318 	bics.w	r3, r3, #24
 8005068:	f43f af73 	beq.w	8004f52 <HAL_SPI_Init+0xd2>
 800506c:	2b20      	cmp	r3, #32
 800506e:	f43f af70 	beq.w	8004f52 <HAL_SPI_Init+0xd2>
 8005072:	4804      	ldr	r0, [pc, #16]	; (8005084 <HAL_SPI_Init+0x204>)
 8005074:	f240 1151 	movw	r1, #337	; 0x151
 8005078:	f7fc ff30 	bl	8001edc <assert_failed>
 800507c:	e769      	b.n	8004f52 <HAL_SPI_Init+0xd2>
 800507e:	bf00      	nop
 8005080:	40013000 	.word	0x40013000
 8005084:	0800b1e4 	.word	0x0800b1e4

08005088 <HAL_SPI_TransmitReceive>:
{
 8005088:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800508c:	4604      	mov	r4, r0
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800508e:	6880      	ldr	r0, [r0, #8]
{
 8005090:	b083      	sub	sp, #12
 8005092:	4688      	mov	r8, r1
 8005094:	4691      	mov	r9, r2
 8005096:	461f      	mov	r7, r3
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8005098:	2800      	cmp	r0, #0
 800509a:	f040 80a8 	bne.w	80051ee <HAL_SPI_TransmitReceive+0x166>
  __HAL_LOCK(hspi);
 800509e:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
 80050a2:	2801      	cmp	r0, #1
 80050a4:	f000 80ad 	beq.w	8005202 <HAL_SPI_TransmitReceive+0x17a>
 80050a8:	2301      	movs	r3, #1
 80050aa:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 80050ae:	f7fd fb03 	bl	80026b8 <HAL_GetTick>
  tmp_state           = hspi->State;
 80050b2:	f894 6051 	ldrb.w	r6, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 80050b6:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80050b8:	2e01      	cmp	r6, #1
  tickstart = HAL_GetTick();
 80050ba:	4605      	mov	r5, r0
  tmp_state           = hspi->State;
 80050bc:	b2f2      	uxtb	r2, r6
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80050be:	d011      	beq.n	80050e4 <HAL_SPI_TransmitReceive+0x5c>
 80050c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050c4:	d009      	beq.n	80050da <HAL_SPI_TransmitReceive+0x52>
    errorcode = HAL_BUSY;
 80050c6:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 80050c8:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 80050ca:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 80050cc:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80050d0:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80050d4:	b003      	add	sp, #12
 80050d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80050da:	68a1      	ldr	r1, [r4, #8]
 80050dc:	2900      	cmp	r1, #0
 80050de:	d1f2      	bne.n	80050c6 <HAL_SPI_TransmitReceive+0x3e>
 80050e0:	2a04      	cmp	r2, #4
 80050e2:	d1f0      	bne.n	80050c6 <HAL_SPI_TransmitReceive+0x3e>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80050e4:	f1b8 0f00 	cmp.w	r8, #0
 80050e8:	f000 808f 	beq.w	800520a <HAL_SPI_TransmitReceive+0x182>
 80050ec:	f1b9 0f00 	cmp.w	r9, #0
 80050f0:	f000 808b 	beq.w	800520a <HAL_SPI_TransmitReceive+0x182>
 80050f4:	2f00      	cmp	r7, #0
 80050f6:	f000 8088 	beq.w	800520a <HAL_SPI_TransmitReceive+0x182>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80050fa:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050fe:	6820      	ldr	r0, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005100:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005104:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005106:	bf1c      	itt	ne
 8005108:	2205      	movne	r2, #5
 800510a:	f884 2051 	strbne.w	r2, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800510e:	2200      	movs	r2, #0
 8005110:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 8005112:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8005114:	86e7      	strh	r7, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005116:	6801      	ldr	r1, [r0, #0]
  hspi->RxXferSize  = Size;
 8005118:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->TxISR       = NULL;
 800511a:	e9c4 2210 	strd	r2, r2, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800511e:	064a      	lsls	r2, r1, #25
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005120:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005124:	86a7      	strh	r7, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005126:	d403      	bmi.n	8005130 <HAL_SPI_TransmitReceive+0xa8>
    __HAL_SPI_ENABLE(hspi);
 8005128:	6802      	ldr	r2, [r0, #0]
 800512a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800512e:	6002      	str	r2, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005130:	68e2      	ldr	r2, [r4, #12]
 8005132:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8005136:	f000 80b6 	beq.w	80052a6 <HAL_SPI_TransmitReceive+0x21e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800513a:	2b00      	cmp	r3, #0
 800513c:	f000 80a8 	beq.w	8005290 <HAL_SPI_TransmitReceive+0x208>
 8005140:	2f01      	cmp	r7, #1
 8005142:	f000 80a5 	beq.w	8005290 <HAL_SPI_TransmitReceive+0x208>
 8005146:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005148:	3301      	adds	r3, #1
        txallowed = 1U;
 800514a:	f04f 0601 	mov.w	r6, #1
 800514e:	d028      	beq.n	80051a2 <HAL_SPI_TransmitReceive+0x11a>
 8005150:	e05d      	b.n	800520e <HAL_SPI_TransmitReceive+0x186>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005152:	6822      	ldr	r2, [r4, #0]
 8005154:	6893      	ldr	r3, [r2, #8]
 8005156:	0798      	lsls	r0, r3, #30
 8005158:	d50f      	bpl.n	800517a <HAL_SPI_TransmitReceive+0xf2>
 800515a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800515c:	b29b      	uxth	r3, r3
 800515e:	b163      	cbz	r3, 800517a <HAL_SPI_TransmitReceive+0xf2>
 8005160:	b15e      	cbz	r6, 800517a <HAL_SPI_TransmitReceive+0xf2>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005162:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8005168:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 800516a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800516c:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 800516e:	3b01      	subs	r3, #1
 8005170:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8005172:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 8005174:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8005176:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 8005178:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800517a:	6893      	ldr	r3, [r2, #8]
 800517c:	f013 0301 	ands.w	r3, r3, #1
 8005180:	d00d      	beq.n	800519e <HAL_SPI_TransmitReceive+0x116>
 8005182:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8005184:	b289      	uxth	r1, r1
 8005186:	b151      	cbz	r1, 800519e <HAL_SPI_TransmitReceive+0x116>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005188:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800518a:	68d2      	ldr	r2, [r2, #12]
 800518c:	700a      	strb	r2, [r1, #0]
        hspi->RxXferCount--;
 800518e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8005190:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8005192:	3a01      	subs	r2, #1
 8005194:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 8005196:	3101      	adds	r1, #1
        txallowed = 1U;
 8005198:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 800519a:	87e2      	strh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 800519c:	63a1      	str	r1, [r4, #56]	; 0x38
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800519e:	f7fd fa8b 	bl	80026b8 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051a2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d1d3      	bne.n	8005152 <HAL_SPI_TransmitReceive+0xca>
 80051aa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d1cf      	bne.n	8005152 <HAL_SPI_TransmitReceive+0xca>
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80051b2:	4b7e      	ldr	r3, [pc, #504]	; (80053ac <HAL_SPI_TransmitReceive+0x324>)
 80051b4:	4a7e      	ldr	r2, [pc, #504]	; (80053b0 <HAL_SPI_TransmitReceive+0x328>)
 80051b6:	681b      	ldr	r3, [r3, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051b8:	6861      	ldr	r1, [r4, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80051ba:	fba2 2303 	umull	r2, r3, r2, r3
 80051be:	0d5b      	lsrs	r3, r3, #21
 80051c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80051c4:	fb02 f303 	mul.w	r3, r2, r3
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051c8:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80051cc:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051ce:	d150      	bne.n	8005272 <HAL_SPI_TransmitReceive+0x1ea>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80051d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80051d2:	462b      	mov	r3, r5
 80051d4:	2180      	movs	r1, #128	; 0x80
 80051d6:	4620      	mov	r0, r4
 80051d8:	f7ff fdf0 	bl	8004dbc <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80051dc:	2800      	cmp	r0, #0
 80051de:	d04b      	beq.n	8005278 <HAL_SPI_TransmitReceive+0x1f0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051e0:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80051e2:	2220      	movs	r2, #32
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051e4:	4313      	orrs	r3, r2
 80051e6:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80051e8:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80051ea:	6562      	str	r2, [r4, #84]	; 0x54
    goto error;
 80051ec:	e76c      	b.n	80050c8 <HAL_SPI_TransmitReceive+0x40>
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 80051ee:	4871      	ldr	r0, [pc, #452]	; (80053b4 <HAL_SPI_TransmitReceive+0x32c>)
 80051f0:	f240 417e 	movw	r1, #1150	; 0x47e
 80051f4:	f7fc fe72 	bl	8001edc <assert_failed>
  __HAL_LOCK(hspi);
 80051f8:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
 80051fc:	2801      	cmp	r0, #1
 80051fe:	f47f af53 	bne.w	80050a8 <HAL_SPI_TransmitReceive+0x20>
 8005202:	2002      	movs	r0, #2
}
 8005204:	b003      	add	sp, #12
 8005206:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_ERROR;
 800520a:	2001      	movs	r0, #1
 800520c:	e75c      	b.n	80050c8 <HAL_SPI_TransmitReceive+0x40>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800520e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005210:	b29b      	uxth	r3, r3
 8005212:	b91b      	cbnz	r3, 800521c <HAL_SPI_TransmitReceive+0x194>
 8005214:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005216:	b29b      	uxth	r3, r3
 8005218:	2b00      	cmp	r3, #0
 800521a:	d0ca      	beq.n	80051b2 <HAL_SPI_TransmitReceive+0x12a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800521c:	6822      	ldr	r2, [r4, #0]
 800521e:	6893      	ldr	r3, [r2, #8]
 8005220:	0799      	lsls	r1, r3, #30
 8005222:	d50f      	bpl.n	8005244 <HAL_SPI_TransmitReceive+0x1bc>
 8005224:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005226:	b29b      	uxth	r3, r3
 8005228:	b163      	cbz	r3, 8005244 <HAL_SPI_TransmitReceive+0x1bc>
 800522a:	b15e      	cbz	r6, 8005244 <HAL_SPI_TransmitReceive+0x1bc>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800522c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8005232:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8005234:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005236:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 8005238:	3b01      	subs	r3, #1
 800523a:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 800523c:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 800523e:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8005240:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 8005242:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005244:	6893      	ldr	r3, [r2, #8]
 8005246:	f013 0301 	ands.w	r3, r3, #1
 800524a:	d003      	beq.n	8005254 <HAL_SPI_TransmitReceive+0x1cc>
 800524c:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800524e:	b289      	uxth	r1, r1
 8005250:	2900      	cmp	r1, #0
 8005252:	d167      	bne.n	8005324 <HAL_SPI_TransmitReceive+0x29c>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005254:	f7fd fa30 	bl	80026b8 <HAL_GetTick>
 8005258:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800525a:	1b40      	subs	r0, r0, r5
 800525c:	4298      	cmp	r0, r3
 800525e:	d3d6      	bcc.n	800520e <HAL_SPI_TransmitReceive+0x186>
        errorcode = HAL_TIMEOUT;
 8005260:	2003      	movs	r0, #3
 8005262:	e731      	b.n	80050c8 <HAL_SPI_TransmitReceive+0x40>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 8005264:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005266:	6822      	ldr	r2, [r4, #0]
      count--;
 8005268:	3b01      	subs	r3, #1
 800526a:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800526c:	6893      	ldr	r3, [r2, #8]
 800526e:	061b      	lsls	r3, r3, #24
 8005270:	d502      	bpl.n	8005278 <HAL_SPI_TransmitReceive+0x1f0>
      if (count == 0U)
 8005272:	9b01      	ldr	r3, [sp, #4]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d1f5      	bne.n	8005264 <HAL_SPI_TransmitReceive+0x1dc>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005278:	68a0      	ldr	r0, [r4, #8]
 800527a:	2800      	cmp	r0, #0
 800527c:	f040 8093 	bne.w	80053a6 <HAL_SPI_TransmitReceive+0x31e>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005280:	6823      	ldr	r3, [r4, #0]
 8005282:	9000      	str	r0, [sp, #0]
 8005284:	68da      	ldr	r2, [r3, #12]
 8005286:	9200      	str	r2, [sp, #0]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	9300      	str	r3, [sp, #0]
 800528c:	9b00      	ldr	r3, [sp, #0]
 800528e:	e71b      	b.n	80050c8 <HAL_SPI_TransmitReceive+0x40>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005290:	f898 3000 	ldrb.w	r3, [r8]
 8005294:	7303      	strb	r3, [r0, #12]
      hspi->TxXferCount--;
 8005296:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005298:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800529a:	3b01      	subs	r3, #1
 800529c:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800529e:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 80052a0:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80052a2:	6322      	str	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80052a4:	e74f      	b.n	8005146 <HAL_SPI_TransmitReceive+0xbe>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d148      	bne.n	800533c <HAL_SPI_TransmitReceive+0x2b4>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052aa:	4641      	mov	r1, r8
 80052ac:	f831 3b02 	ldrh.w	r3, [r1], #2
 80052b0:	60c3      	str	r3, [r0, #12]
      hspi->TxXferCount--;
 80052b2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80052b4:	6321      	str	r1, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80052b6:	3b01      	subs	r3, #1
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	86e3      	strh	r3, [r4, #54]	; 0x36
 80052bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052be:	3301      	adds	r3, #1
{
 80052c0:	f04f 0601 	mov.w	r6, #1
 80052c4:	d025      	beq.n	8005312 <HAL_SPI_TransmitReceive+0x28a>
 80052c6:	e03c      	b.n	8005342 <HAL_SPI_TransmitReceive+0x2ba>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052c8:	6822      	ldr	r2, [r4, #0]
 80052ca:	6893      	ldr	r3, [r2, #8]
 80052cc:	079b      	lsls	r3, r3, #30
 80052ce:	d50d      	bpl.n	80052ec <HAL_SPI_TransmitReceive+0x264>
 80052d0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	b153      	cbz	r3, 80052ec <HAL_SPI_TransmitReceive+0x264>
 80052d6:	b14e      	cbz	r6, 80052ec <HAL_SPI_TransmitReceive+0x264>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052d8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80052da:	f831 3b02 	ldrh.w	r3, [r1], #2
 80052de:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 80052e0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052e2:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80052e4:	3b01      	subs	r3, #1
 80052e6:	b29b      	uxth	r3, r3
 80052e8:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80052ea:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80052ec:	6893      	ldr	r3, [r2, #8]
 80052ee:	f013 0301 	ands.w	r3, r3, #1
 80052f2:	d00c      	beq.n	800530e <HAL_SPI_TransmitReceive+0x286>
 80052f4:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 80052f6:	b289      	uxth	r1, r1
 80052f8:	b149      	cbz	r1, 800530e <HAL_SPI_TransmitReceive+0x286>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80052fa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80052fc:	68d2      	ldr	r2, [r2, #12]
 80052fe:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 8005302:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005304:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8005306:	3a01      	subs	r2, #1
 8005308:	b292      	uxth	r2, r2
        txallowed = 1U;
 800530a:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 800530c:	87e2      	strh	r2, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800530e:	f7fd f9d3 	bl	80026b8 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005312:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005314:	b29b      	uxth	r3, r3
 8005316:	2b00      	cmp	r3, #0
 8005318:	d1d6      	bne.n	80052c8 <HAL_SPI_TransmitReceive+0x240>
 800531a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800531c:	b29b      	uxth	r3, r3
 800531e:	2b00      	cmp	r3, #0
 8005320:	d1d2      	bne.n	80052c8 <HAL_SPI_TransmitReceive+0x240>
 8005322:	e746      	b.n	80051b2 <HAL_SPI_TransmitReceive+0x12a>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005324:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005326:	68d2      	ldr	r2, [r2, #12]
 8005328:	700a      	strb	r2, [r1, #0]
        hspi->RxXferCount--;
 800532a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 800532c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800532e:	3a01      	subs	r2, #1
 8005330:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 8005332:	3101      	adds	r1, #1
        txallowed = 1U;
 8005334:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 8005336:	87e2      	strh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8005338:	63a1      	str	r1, [r4, #56]	; 0x38
        txallowed = 1U;
 800533a:	e78b      	b.n	8005254 <HAL_SPI_TransmitReceive+0x1cc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800533c:	2f01      	cmp	r7, #1
 800533e:	d1bd      	bne.n	80052bc <HAL_SPI_TransmitReceive+0x234>
 8005340:	e7b3      	b.n	80052aa <HAL_SPI_TransmitReceive+0x222>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005342:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005344:	b29b      	uxth	r3, r3
 8005346:	b923      	cbnz	r3, 8005352 <HAL_SPI_TransmitReceive+0x2ca>
 8005348:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800534a:	b29b      	uxth	r3, r3
 800534c:	2b00      	cmp	r3, #0
 800534e:	f43f af30 	beq.w	80051b2 <HAL_SPI_TransmitReceive+0x12a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005352:	6822      	ldr	r2, [r4, #0]
 8005354:	6893      	ldr	r3, [r2, #8]
 8005356:	079f      	lsls	r7, r3, #30
 8005358:	d50d      	bpl.n	8005376 <HAL_SPI_TransmitReceive+0x2ee>
 800535a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800535c:	b29b      	uxth	r3, r3
 800535e:	b153      	cbz	r3, 8005376 <HAL_SPI_TransmitReceive+0x2ee>
 8005360:	b14e      	cbz	r6, 8005376 <HAL_SPI_TransmitReceive+0x2ee>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005362:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005364:	f831 3b02 	ldrh.w	r3, [r1], #2
 8005368:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 800536a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800536c:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800536e:	3b01      	subs	r3, #1
 8005370:	b29b      	uxth	r3, r3
 8005372:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8005374:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005376:	6893      	ldr	r3, [r2, #8]
 8005378:	f013 0301 	ands.w	r3, r3, #1
 800537c:	d00c      	beq.n	8005398 <HAL_SPI_TransmitReceive+0x310>
 800537e:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8005380:	b289      	uxth	r1, r1
 8005382:	b149      	cbz	r1, 8005398 <HAL_SPI_TransmitReceive+0x310>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005384:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005386:	68d2      	ldr	r2, [r2, #12]
 8005388:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 800538c:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800538e:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8005390:	3a01      	subs	r2, #1
 8005392:	b292      	uxth	r2, r2
        txallowed = 1U;
 8005394:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 8005396:	87e2      	strh	r2, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005398:	f7fd f98e 	bl	80026b8 <HAL_GetTick>
 800539c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800539e:	1b40      	subs	r0, r0, r5
 80053a0:	4298      	cmp	r0, r3
 80053a2:	d3ce      	bcc.n	8005342 <HAL_SPI_TransmitReceive+0x2ba>
 80053a4:	e75c      	b.n	8005260 <HAL_SPI_TransmitReceive+0x1d8>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80053a6:	2000      	movs	r0, #0
 80053a8:	e68e      	b.n	80050c8 <HAL_SPI_TransmitReceive+0x40>
 80053aa:	bf00      	nop
 80053ac:	20000000 	.word	0x20000000
 80053b0:	165e9f81 	.word	0x165e9f81
 80053b4:	0800b1e4 	.word	0x0800b1e4

080053b8 <HAL_SPI_GetState>:
  return hspi->State;
 80053b8:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop

080053c0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053c0:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80053c2:	688a      	ldr	r2, [r1, #8]
{
 80053c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053c8:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053ca:	f023 0301 	bic.w	r3, r3, #1
 80053ce:	6223      	str	r3, [r4, #32]
  tmpccer = TIMx->CCER;
 80053d0:	6a25      	ldr	r5, [r4, #32]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053d2:	4822      	ldr	r0, [pc, #136]	; (800545c <TIM_OC1_SetConfig+0x9c>)
  tmpcr2 =  TIMx->CR2;
 80053d4:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR1;
 80053d8:	69a6      	ldr	r6, [r4, #24]
  tmpccmrx |= OC_Config->OCMode;
 80053da:	680b      	ldr	r3, [r1, #0]
  tmpccer &= ~TIM_CCER_CC1P;
 80053dc:	f025 0502 	bic.w	r5, r5, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80053e0:	f026 0673 	bic.w	r6, r6, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053e4:	4284      	cmp	r4, r0
{
 80053e6:	460f      	mov	r7, r1
  tmpccer |= OC_Config->OCPolarity;
 80053e8:	ea45 0502 	orr.w	r5, r5, r2
  tmpccmrx |= OC_Config->OCMode;
 80053ec:	ea46 0603 	orr.w	r6, r6, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053f0:	d007      	beq.n	8005402 <TIM_OC1_SetConfig+0x42>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80053f2:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 80053f4:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 80053f8:	61a6      	str	r6, [r4, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80053fa:	6363      	str	r3, [r4, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053fc:	6225      	str	r5, [r4, #32]
}
 80053fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8005402:	68ca      	ldr	r2, [r1, #12]
 8005404:	f032 0308 	bics.w	r3, r2, #8
 8005408:	d114      	bne.n	8005434 <TIM_OC1_SetConfig+0x74>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800540a:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 800540c:	f025 0508 	bic.w	r5, r5, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005410:	4315      	orrs	r5, r2
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8005412:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC1NE;
 8005416:	f025 0504 	bic.w	r5, r5, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800541a:	d119      	bne.n	8005450 <TIM_OC1_SetConfig+0x90>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8005422:	d10e      	bne.n	8005442 <TIM_OC1_SetConfig+0x82>
    tmpcr2 |= OC_Config->OCNIdleState;
 8005424:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005426:	f428 7840 	bic.w	r8, r8, #768	; 0x300
 800542a:	ea48 0802 	orr.w	r8, r8, r2
    tmpcr2 |= OC_Config->OCNIdleState;
 800542e:	ea48 0803 	orr.w	r8, r8, r3
 8005432:	e7de      	b.n	80053f2 <TIM_OC1_SetConfig+0x32>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8005434:	480a      	ldr	r0, [pc, #40]	; (8005460 <TIM_OC1_SetConfig+0xa0>)
 8005436:	f641 2108 	movw	r1, #6664	; 0x1a08
 800543a:	f7fc fd4f 	bl	8001edc <assert_failed>
 800543e:	68fa      	ldr	r2, [r7, #12]
 8005440:	e7e3      	b.n	800540a <TIM_OC1_SetConfig+0x4a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8005442:	4807      	ldr	r0, [pc, #28]	; (8005460 <TIM_OC1_SetConfig+0xa0>)
 8005444:	f641 2116 	movw	r1, #6678	; 0x1a16
 8005448:	f7fc fd48 	bl	8001edc <assert_failed>
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	e7e9      	b.n	8005424 <TIM_OC1_SetConfig+0x64>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8005450:	4803      	ldr	r0, [pc, #12]	; (8005460 <TIM_OC1_SetConfig+0xa0>)
 8005452:	f641 2115 	movw	r1, #6677	; 0x1a15
 8005456:	f7fc fd41 	bl	8001edc <assert_failed>
 800545a:	e7df      	b.n	800541c <TIM_OC1_SetConfig+0x5c>
 800545c:	40010000 	.word	0x40010000
 8005460:	0800b21c 	.word	0x0800b21c

08005464 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005464:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005466:	688a      	ldr	r2, [r1, #8]
{
 8005468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800546c:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800546e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005472:	6223      	str	r3, [r4, #32]
  tmpccer = TIMx->CCER;
 8005474:	6a25      	ldr	r5, [r4, #32]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005476:	4823      	ldr	r0, [pc, #140]	; (8005504 <TIM_OC3_SetConfig+0xa0>)
  tmpcr2 =  TIMx->CR2;
 8005478:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR2;
 800547c:	69e6      	ldr	r6, [r4, #28]
  tmpccmrx |= OC_Config->OCMode;
 800547e:	680b      	ldr	r3, [r1, #0]
  tmpccer &= ~TIM_CCER_CC3P;
 8005480:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005484:	f026 0673 	bic.w	r6, r6, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005488:	4284      	cmp	r4, r0
{
 800548a:	460f      	mov	r7, r1
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800548c:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8005490:	ea46 0603 	orr.w	r6, r6, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005494:	d007      	beq.n	80054a6 <TIM_OC3_SetConfig+0x42>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005496:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 8005498:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 800549c:	61e6      	str	r6, [r4, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800549e:	63e3      	str	r3, [r4, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054a0:	6225      	str	r5, [r4, #32]
}
 80054a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80054a6:	68ca      	ldr	r2, [r1, #12]
 80054a8:	f032 0308 	bics.w	r3, r2, #8
 80054ac:	d115      	bne.n	80054da <TIM_OC3_SetConfig+0x76>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80054ae:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 80054b0:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054b4:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80054b8:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC3NE;
 80054bc:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80054c0:	d119      	bne.n	80054f6 <TIM_OC3_SetConfig+0x92>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80054c8:	d10e      	bne.n	80054e8 <TIM_OC3_SetConfig+0x84>
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80054ca:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80054cc:	f428 5840 	bic.w	r8, r8, #12288	; 0x3000
 80054d0:	ea48 1802 	orr.w	r8, r8, r2, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80054d4:	ea48 1803 	orr.w	r8, r8, r3, lsl #4
 80054d8:	e7dd      	b.n	8005496 <TIM_OC3_SetConfig+0x32>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80054da:	480b      	ldr	r0, [pc, #44]	; (8005508 <TIM_OC3_SetConfig+0xa4>)
 80054dc:	f641 219e 	movw	r1, #6814	; 0x1a9e
 80054e0:	f7fc fcfc 	bl	8001edc <assert_failed>
 80054e4:	68fa      	ldr	r2, [r7, #12]
 80054e6:	e7e2      	b.n	80054ae <TIM_OC3_SetConfig+0x4a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80054e8:	4807      	ldr	r0, [pc, #28]	; (8005508 <TIM_OC3_SetConfig+0xa4>)
 80054ea:	f641 21ac 	movw	r1, #6828	; 0x1aac
 80054ee:	f7fc fcf5 	bl	8001edc <assert_failed>
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	e7e9      	b.n	80054ca <TIM_OC3_SetConfig+0x66>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80054f6:	4804      	ldr	r0, [pc, #16]	; (8005508 <TIM_OC3_SetConfig+0xa4>)
 80054f8:	f641 21ab 	movw	r1, #6827	; 0x1aab
 80054fc:	f7fc fcee 	bl	8001edc <assert_failed>
 8005500:	e7df      	b.n	80054c2 <TIM_OC3_SetConfig+0x5e>
 8005502:	bf00      	nop
 8005504:	40010000 	.word	0x40010000
 8005508:	0800b21c 	.word	0x0800b21c

0800550c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800550c:	2800      	cmp	r0, #0
 800550e:	f000 80cd 	beq.w	80056ac <HAL_TIM_Base_Init+0x1a0>
{
 8005512:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005514:	4a66      	ldr	r2, [pc, #408]	; (80056b0 <HAL_TIM_Base_Init+0x1a4>)
 8005516:	6803      	ldr	r3, [r0, #0]
 8005518:	4293      	cmp	r3, r2
 800551a:	4604      	mov	r4, r0
 800551c:	d01f      	beq.n	800555e <HAL_TIM_Base_Init+0x52>
 800551e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005522:	d01c      	beq.n	800555e <HAL_TIM_Base_Init+0x52>
 8005524:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005528:	4293      	cmp	r3, r2
 800552a:	d018      	beq.n	800555e <HAL_TIM_Base_Init+0x52>
 800552c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005530:	4293      	cmp	r3, r2
 8005532:	d014      	beq.n	800555e <HAL_TIM_Base_Init+0x52>
 8005534:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005538:	4293      	cmp	r3, r2
 800553a:	d010      	beq.n	800555e <HAL_TIM_Base_Init+0x52>
 800553c:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8005540:	4293      	cmp	r3, r2
 8005542:	d00c      	beq.n	800555e <HAL_TIM_Base_Init+0x52>
 8005544:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005548:	4293      	cmp	r3, r2
 800554a:	d008      	beq.n	800555e <HAL_TIM_Base_Init+0x52>
 800554c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005550:	4293      	cmp	r3, r2
 8005552:	d004      	beq.n	800555e <HAL_TIM_Base_Init+0x52>
 8005554:	4857      	ldr	r0, [pc, #348]	; (80056b4 <HAL_TIM_Base_Init+0x1a8>)
 8005556:	f240 1113 	movw	r1, #275	; 0x113
 800555a:	f7fc fcbf 	bl	8001edc <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800555e:	68a3      	ldr	r3, [r4, #8]
 8005560:	f033 0210 	bics.w	r2, r3, #16
 8005564:	d00a      	beq.n	800557c <HAL_TIM_Base_Init+0x70>
 8005566:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800556a:	2a20      	cmp	r2, #32
 800556c:	d006      	beq.n	800557c <HAL_TIM_Base_Init+0x70>
 800556e:	2b40      	cmp	r3, #64	; 0x40
 8005570:	d004      	beq.n	800557c <HAL_TIM_Base_Init+0x70>
 8005572:	4850      	ldr	r0, [pc, #320]	; (80056b4 <HAL_TIM_Base_Init+0x1a8>)
 8005574:	f44f 718a 	mov.w	r1, #276	; 0x114
 8005578:	f7fc fcb0 	bl	8001edc <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800557c:	6923      	ldr	r3, [r4, #16]
 800557e:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8005582:	d003      	beq.n	800558c <HAL_TIM_Base_Init+0x80>
 8005584:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005588:	f040 8085 	bne.w	8005696 <HAL_TIM_Base_Init+0x18a>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800558c:	69a3      	ldr	r3, [r4, #24]
 800558e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8005592:	d132      	bne.n	80055fa <HAL_TIM_Base_Init+0xee>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005594:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005598:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800559c:	2b00      	cmp	r3, #0
 800559e:	d037      	beq.n	8005610 <HAL_TIM_Base_Init+0x104>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055a0:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055a2:	4943      	ldr	r1, [pc, #268]	; (80056b0 <HAL_TIM_Base_Init+0x1a4>)
  htim->State = HAL_TIM_STATE_BUSY;
 80055a4:	2302      	movs	r3, #2
 80055a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055aa:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 80055ac:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055ae:	d05e      	beq.n	800566e <HAL_TIM_Base_Init+0x162>
 80055b0:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80055b4:	d032      	beq.n	800561c <HAL_TIM_Base_Init+0x110>
 80055b6:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 80055ba:	428a      	cmp	r2, r1
 80055bc:	d02e      	beq.n	800561c <HAL_TIM_Base_Init+0x110>
 80055be:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80055c2:	428a      	cmp	r2, r1
 80055c4:	d02a      	beq.n	800561c <HAL_TIM_Base_Init+0x110>
 80055c6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80055ca:	428a      	cmp	r2, r1
 80055cc:	d026      	beq.n	800561c <HAL_TIM_Base_Init+0x110>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055ce:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 80055d2:	428a      	cmp	r2, r1
 80055d4:	d026      	beq.n	8005624 <HAL_TIM_Base_Init+0x118>
 80055d6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80055da:	428a      	cmp	r2, r1
 80055dc:	d022      	beq.n	8005624 <HAL_TIM_Base_Init+0x118>
 80055de:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80055e2:	428a      	cmp	r2, r1
 80055e4:	d01e      	beq.n	8005624 <HAL_TIM_Base_Init+0x118>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055e6:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055e8:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 80055ea:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055f0:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80055f2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055f4:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80055f6:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055f8:	e021      	b.n	800563e <HAL_TIM_Base_Init+0x132>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80055fa:	482e      	ldr	r0, [pc, #184]	; (80056b4 <HAL_TIM_Base_Init+0x1a8>)
 80055fc:	f44f 718b 	mov.w	r1, #278	; 0x116
 8005600:	f7fc fc6c 	bl	8001edc <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005604:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005608:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800560c:	2b00      	cmp	r3, #0
 800560e:	d1c7      	bne.n	80055a0 <HAL_TIM_Base_Init+0x94>
    htim->Lock = HAL_UNLOCKED;
 8005610:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005614:	4620      	mov	r0, r4
 8005616:	f7fc fe41 	bl	800229c <HAL_TIM_Base_MspInit>
 800561a:	e7c1      	b.n	80055a0 <HAL_TIM_Base_Init+0x94>
    tmpcr1 |= Structure->CounterMode;
 800561c:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800561e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005622:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005624:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005626:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005628:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800562a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800562e:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005630:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005634:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8005636:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8005638:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800563a:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800563c:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 800563e:	2301      	movs	r3, #1
 8005640:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005642:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005646:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800564a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800564e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005652:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005656:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800565a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800565e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005662:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005666:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800566a:	2000      	movs	r0, #0
}
 800566c:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 800566e:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005670:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005672:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005674:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005678:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 800567a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800567e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005680:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005684:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8005686:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005688:	68e3      	ldr	r3, [r4, #12]
 800568a:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800568c:	6863      	ldr	r3, [r4, #4]
 800568e:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005690:	6963      	ldr	r3, [r4, #20]
 8005692:	6313      	str	r3, [r2, #48]	; 0x30
 8005694:	e7d3      	b.n	800563e <HAL_TIM_Base_Init+0x132>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005696:	4807      	ldr	r0, [pc, #28]	; (80056b4 <HAL_TIM_Base_Init+0x1a8>)
 8005698:	f240 1115 	movw	r1, #277	; 0x115
 800569c:	f7fc fc1e 	bl	8001edc <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80056a0:	69a3      	ldr	r3, [r4, #24]
 80056a2:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80056a6:	f43f af75 	beq.w	8005594 <HAL_TIM_Base_Init+0x88>
 80056aa:	e7a6      	b.n	80055fa <HAL_TIM_Base_Init+0xee>
    return HAL_ERROR;
 80056ac:	2001      	movs	r0, #1
}
 80056ae:	4770      	bx	lr
 80056b0:	40010000 	.word	0x40010000
 80056b4:	0800b21c 	.word	0x0800b21c

080056b8 <HAL_TIM_Base_Start_IT>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80056b8:	4a2a      	ldr	r2, [pc, #168]	; (8005764 <HAL_TIM_Base_Start_IT+0xac>)
 80056ba:	6803      	ldr	r3, [r0, #0]
 80056bc:	4293      	cmp	r3, r2
{
 80056be:	b510      	push	{r4, lr}
 80056c0:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80056c2:	d01f      	beq.n	8005704 <HAL_TIM_Base_Start_IT+0x4c>
 80056c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056c8:	d01c      	beq.n	8005704 <HAL_TIM_Base_Start_IT+0x4c>
 80056ca:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d018      	beq.n	8005704 <HAL_TIM_Base_Start_IT+0x4c>
 80056d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d014      	beq.n	8005704 <HAL_TIM_Base_Start_IT+0x4c>
 80056da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80056de:	4293      	cmp	r3, r2
 80056e0:	d010      	beq.n	8005704 <HAL_TIM_Base_Start_IT+0x4c>
 80056e2:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d00c      	beq.n	8005704 <HAL_TIM_Base_Start_IT+0x4c>
 80056ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d008      	beq.n	8005704 <HAL_TIM_Base_Start_IT+0x4c>
 80056f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d004      	beq.n	8005704 <HAL_TIM_Base_Start_IT+0x4c>
 80056fa:	481b      	ldr	r0, [pc, #108]	; (8005768 <HAL_TIM_Base_Start_IT+0xb0>)
 80056fc:	f240 11cf 	movw	r1, #463	; 0x1cf
 8005700:	f7fc fbec 	bl	8001edc <assert_failed>
  if (htim->State != HAL_TIM_STATE_READY)
 8005704:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005708:	2b01      	cmp	r3, #1
 800570a:	d127      	bne.n	800575c <HAL_TIM_Base_Start_IT+0xa4>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800570c:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800570e:	4915      	ldr	r1, [pc, #84]	; (8005764 <HAL_TIM_Base_Start_IT+0xac>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005710:	2202      	movs	r2, #2
 8005712:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005716:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005718:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800571a:	f042 0201 	orr.w	r2, r2, #1
 800571e:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005720:	d011      	beq.n	8005746 <HAL_TIM_Base_Start_IT+0x8e>
 8005722:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005726:	d00e      	beq.n	8005746 <HAL_TIM_Base_Start_IT+0x8e>
 8005728:	4a10      	ldr	r2, [pc, #64]	; (800576c <HAL_TIM_Base_Start_IT+0xb4>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d00b      	beq.n	8005746 <HAL_TIM_Base_Start_IT+0x8e>
 800572e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005732:	4293      	cmp	r3, r2
 8005734:	d007      	beq.n	8005746 <HAL_TIM_Base_Start_IT+0x8e>
 8005736:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800573a:	4293      	cmp	r3, r2
 800573c:	d003      	beq.n	8005746 <HAL_TIM_Base_Start_IT+0x8e>
 800573e:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8005742:	4293      	cmp	r3, r2
 8005744:	d104      	bne.n	8005750 <HAL_TIM_Base_Start_IT+0x98>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005746:	689a      	ldr	r2, [r3, #8]
 8005748:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800574c:	2a06      	cmp	r2, #6
 800574e:	d007      	beq.n	8005760 <HAL_TIM_Base_Start_IT+0xa8>
    __HAL_TIM_ENABLE(htim);
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	f042 0201 	orr.w	r2, r2, #1
 8005756:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005758:	2000      	movs	r0, #0
}
 800575a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800575c:	2001      	movs	r0, #1
}
 800575e:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8005760:	2000      	movs	r0, #0
}
 8005762:	bd10      	pop	{r4, pc}
 8005764:	40010000 	.word	0x40010000
 8005768:	0800b21c 	.word	0x0800b21c
 800576c:	40000400 	.word	0x40000400

08005770 <HAL_TIM_PWM_MspInit>:
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop

08005774 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8005774:	2800      	cmp	r0, #0
 8005776:	f000 80cd 	beq.w	8005914 <HAL_TIM_PWM_Init+0x1a0>
{
 800577a:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800577c:	4a66      	ldr	r2, [pc, #408]	; (8005918 <HAL_TIM_PWM_Init+0x1a4>)
 800577e:	6803      	ldr	r3, [r0, #0]
 8005780:	4293      	cmp	r3, r2
 8005782:	4604      	mov	r4, r0
 8005784:	d01f      	beq.n	80057c6 <HAL_TIM_PWM_Init+0x52>
 8005786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800578a:	d01c      	beq.n	80057c6 <HAL_TIM_PWM_Init+0x52>
 800578c:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005790:	4293      	cmp	r3, r2
 8005792:	d018      	beq.n	80057c6 <HAL_TIM_PWM_Init+0x52>
 8005794:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005798:	4293      	cmp	r3, r2
 800579a:	d014      	beq.n	80057c6 <HAL_TIM_PWM_Init+0x52>
 800579c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d010      	beq.n	80057c6 <HAL_TIM_PWM_Init+0x52>
 80057a4:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d00c      	beq.n	80057c6 <HAL_TIM_PWM_Init+0x52>
 80057ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d008      	beq.n	80057c6 <HAL_TIM_PWM_Init+0x52>
 80057b4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d004      	beq.n	80057c6 <HAL_TIM_PWM_Init+0x52>
 80057bc:	4857      	ldr	r0, [pc, #348]	; (800591c <HAL_TIM_PWM_Init+0x1a8>)
 80057be:	f240 510e 	movw	r1, #1294	; 0x50e
 80057c2:	f7fc fb8b 	bl	8001edc <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80057c6:	68a3      	ldr	r3, [r4, #8]
 80057c8:	f033 0210 	bics.w	r2, r3, #16
 80057cc:	d00a      	beq.n	80057e4 <HAL_TIM_PWM_Init+0x70>
 80057ce:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80057d2:	2a20      	cmp	r2, #32
 80057d4:	d006      	beq.n	80057e4 <HAL_TIM_PWM_Init+0x70>
 80057d6:	2b40      	cmp	r3, #64	; 0x40
 80057d8:	d004      	beq.n	80057e4 <HAL_TIM_PWM_Init+0x70>
 80057da:	4850      	ldr	r0, [pc, #320]	; (800591c <HAL_TIM_PWM_Init+0x1a8>)
 80057dc:	f240 510f 	movw	r1, #1295	; 0x50f
 80057e0:	f7fc fb7c 	bl	8001edc <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80057e4:	6923      	ldr	r3, [r4, #16]
 80057e6:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80057ea:	d003      	beq.n	80057f4 <HAL_TIM_PWM_Init+0x80>
 80057ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057f0:	f040 8085 	bne.w	80058fe <HAL_TIM_PWM_Init+0x18a>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80057f4:	69a3      	ldr	r3, [r4, #24]
 80057f6:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80057fa:	d132      	bne.n	8005862 <HAL_TIM_PWM_Init+0xee>
  if (htim->State == HAL_TIM_STATE_RESET)
 80057fc:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005800:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005804:	2b00      	cmp	r3, #0
 8005806:	d037      	beq.n	8005878 <HAL_TIM_PWM_Init+0x104>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005808:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800580a:	4943      	ldr	r1, [pc, #268]	; (8005918 <HAL_TIM_PWM_Init+0x1a4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800580c:	2302      	movs	r3, #2
 800580e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005812:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8005814:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005816:	d05e      	beq.n	80058d6 <HAL_TIM_PWM_Init+0x162>
 8005818:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800581c:	d032      	beq.n	8005884 <HAL_TIM_PWM_Init+0x110>
 800581e:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8005822:	428a      	cmp	r2, r1
 8005824:	d02e      	beq.n	8005884 <HAL_TIM_PWM_Init+0x110>
 8005826:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800582a:	428a      	cmp	r2, r1
 800582c:	d02a      	beq.n	8005884 <HAL_TIM_PWM_Init+0x110>
 800582e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005832:	428a      	cmp	r2, r1
 8005834:	d026      	beq.n	8005884 <HAL_TIM_PWM_Init+0x110>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005836:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800583a:	428a      	cmp	r2, r1
 800583c:	d026      	beq.n	800588c <HAL_TIM_PWM_Init+0x118>
 800583e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005842:	428a      	cmp	r2, r1
 8005844:	d022      	beq.n	800588c <HAL_TIM_PWM_Init+0x118>
 8005846:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800584a:	428a      	cmp	r2, r1
 800584c:	d01e      	beq.n	800588c <HAL_TIM_PWM_Init+0x118>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800584e:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005850:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8005852:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005854:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005858:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800585a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800585c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800585e:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005860:	e021      	b.n	80058a6 <HAL_TIM_PWM_Init+0x132>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005862:	482e      	ldr	r0, [pc, #184]	; (800591c <HAL_TIM_PWM_Init+0x1a8>)
 8005864:	f240 5111 	movw	r1, #1297	; 0x511
 8005868:	f7fc fb38 	bl	8001edc <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800586c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005870:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005874:	2b00      	cmp	r3, #0
 8005876:	d1c7      	bne.n	8005808 <HAL_TIM_PWM_Init+0x94>
    htim->Lock = HAL_UNLOCKED;
 8005878:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800587c:	4620      	mov	r0, r4
 800587e:	f7ff ff77 	bl	8005770 <HAL_TIM_PWM_MspInit>
 8005882:	e7c1      	b.n	8005808 <HAL_TIM_PWM_Init+0x94>
    tmpcr1 |= Structure->CounterMode;
 8005884:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005886:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800588a:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800588c:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800588e:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005890:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005892:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005896:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005898:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800589c:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800589e:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80058a0:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058a2:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80058a4:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80058a6:	2301      	movs	r3, #1
 80058a8:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058aa:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058ae:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80058b2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80058b6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80058ba:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058be:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80058c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058c6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80058ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80058ce:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80058d2:	2000      	movs	r0, #0
}
 80058d4:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 80058d6:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058d8:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058da:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80058e0:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 80058e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058e6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058ec:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80058ee:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058f0:	68e3      	ldr	r3, [r4, #12]
 80058f2:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80058f4:	6863      	ldr	r3, [r4, #4]
 80058f6:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80058f8:	6963      	ldr	r3, [r4, #20]
 80058fa:	6313      	str	r3, [r2, #48]	; 0x30
 80058fc:	e7d3      	b.n	80058a6 <HAL_TIM_PWM_Init+0x132>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80058fe:	4807      	ldr	r0, [pc, #28]	; (800591c <HAL_TIM_PWM_Init+0x1a8>)
 8005900:	f44f 61a2 	mov.w	r1, #1296	; 0x510
 8005904:	f7fc faea 	bl	8001edc <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005908:	69a3      	ldr	r3, [r4, #24]
 800590a:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800590e:	f43f af75 	beq.w	80057fc <HAL_TIM_PWM_Init+0x88>
 8005912:	e7a6      	b.n	8005862 <HAL_TIM_PWM_Init+0xee>
    return HAL_ERROR;
 8005914:	2001      	movs	r0, #1
}
 8005916:	4770      	bx	lr
 8005918:	40010000 	.word	0x40010000
 800591c:	0800b21c 	.word	0x0800b21c

08005920 <HAL_TIM_PWM_Start>:
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8005920:	4a79      	ldr	r2, [pc, #484]	; (8005b08 <HAL_TIM_PWM_Start+0x1e8>)
 8005922:	6803      	ldr	r3, [r0, #0]
 8005924:	4293      	cmp	r3, r2
{
 8005926:	b570      	push	{r4, r5, r6, lr}
 8005928:	4605      	mov	r5, r0
 800592a:	460c      	mov	r4, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800592c:	d067      	beq.n	80059fe <HAL_TIM_PWM_Start+0xde>
 800592e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005932:	d064      	beq.n	80059fe <HAL_TIM_PWM_Start+0xde>
 8005934:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005938:	4293      	cmp	r3, r2
 800593a:	d060      	beq.n	80059fe <HAL_TIM_PWM_Start+0xde>
 800593c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005940:	4293      	cmp	r3, r2
 8005942:	d05c      	beq.n	80059fe <HAL_TIM_PWM_Start+0xde>
 8005944:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005948:	4293      	cmp	r3, r2
 800594a:	d058      	beq.n	80059fe <HAL_TIM_PWM_Start+0xde>
 800594c:	4a6f      	ldr	r2, [pc, #444]	; (8005b0c <HAL_TIM_PWM_Start+0x1ec>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d066      	beq.n	8005a20 <HAL_TIM_PWM_Start+0x100>
 8005952:	4a6f      	ldr	r2, [pc, #444]	; (8005b10 <HAL_TIM_PWM_Start+0x1f0>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d003      	beq.n	8005960 <HAL_TIM_PWM_Start+0x40>
 8005958:	4a6e      	ldr	r2, [pc, #440]	; (8005b14 <HAL_TIM_PWM_Start+0x1f4>)
 800595a:	4293      	cmp	r3, r2
 800595c:	f040 80b5 	bne.w	8005aca <HAL_TIM_PWM_Start+0x1aa>
 8005960:	2c00      	cmp	r4, #0
 8005962:	d05f      	beq.n	8005a24 <HAL_TIM_PWM_Start+0x104>
 8005964:	486c      	ldr	r0, [pc, #432]	; (8005b18 <HAL_TIM_PWM_Start+0x1f8>)
 8005966:	f240 5194 	movw	r1, #1428	; 0x594
 800596a:	f7fc fab7 	bl	8001edc <assert_failed>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800596e:	2c04      	cmp	r4, #4
 8005970:	f000 80b7 	beq.w	8005ae2 <HAL_TIM_PWM_Start+0x1c2>
 8005974:	2c08      	cmp	r4, #8
 8005976:	f000 8083 	beq.w	8005a80 <HAL_TIM_PWM_Start+0x160>
 800597a:	f895 3041 	ldrb.w	r3, [r5, #65]	; 0x41
 800597e:	2b01      	cmp	r3, #1
 8005980:	d17c      	bne.n	8005a7c <HAL_TIM_PWM_Start+0x15c>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005982:	682b      	ldr	r3, [r5, #0]
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8005984:	4a60      	ldr	r2, [pc, #384]	; (8005b08 <HAL_TIM_PWM_Start+0x1e8>)
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005986:	2102      	movs	r1, #2
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8005988:	4293      	cmp	r3, r2
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800598a:	461e      	mov	r6, r3
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800598c:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8005990:	d154      	bne.n	8005a3c <HAL_TIM_PWM_Start+0x11c>
  assert_param(IS_TIM_CHANNELS(Channel));
 8005992:	f034 0304 	bics.w	r3, r4, #4
 8005996:	d004      	beq.n	80059a2 <HAL_TIM_PWM_Start+0x82>
 8005998:	2b08      	cmp	r3, #8
 800599a:	d002      	beq.n	80059a2 <HAL_TIM_PWM_Start+0x82>
 800599c:	2c3c      	cmp	r4, #60	; 0x3c
 800599e:	f040 80ad 	bne.w	8005afc <HAL_TIM_PWM_Start+0x1dc>
 80059a2:	682b      	ldr	r3, [r5, #0]

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80059a4:	6a30      	ldr	r0, [r6, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059a6:	4d58      	ldr	r5, [pc, #352]	; (8005b08 <HAL_TIM_PWM_Start+0x1e8>)
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80059a8:	2201      	movs	r2, #1
 80059aa:	f004 041f 	and.w	r4, r4, #31
 80059ae:	fa02 f404 	lsl.w	r4, r2, r4
  TIMx->CCER &= ~tmp;
 80059b2:	ea20 0004 	bic.w	r0, r0, r4
 80059b6:	6230      	str	r0, [r6, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80059b8:	6a32      	ldr	r2, [r6, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059ba:	42ab      	cmp	r3, r5
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80059bc:	ea44 0402 	orr.w	r4, r4, r2
 80059c0:	6234      	str	r4, [r6, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059c2:	d076      	beq.n	8005ab2 <HAL_TIM_PWM_Start+0x192>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059c8:	d00e      	beq.n	80059e8 <HAL_TIM_PWM_Start+0xc8>
 80059ca:	4a54      	ldr	r2, [pc, #336]	; (8005b1c <HAL_TIM_PWM_Start+0x1fc>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d00b      	beq.n	80059e8 <HAL_TIM_PWM_Start+0xc8>
 80059d0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d007      	beq.n	80059e8 <HAL_TIM_PWM_Start+0xc8>
 80059d8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80059dc:	4293      	cmp	r3, r2
 80059de:	d003      	beq.n	80059e8 <HAL_TIM_PWM_Start+0xc8>
 80059e0:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d104      	bne.n	80059f2 <HAL_TIM_PWM_Start+0xd2>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059e8:	689a      	ldr	r2, [r3, #8]
 80059ea:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059ee:	2a06      	cmp	r2, #6
 80059f0:	d069      	beq.n	8005ac6 <HAL_TIM_PWM_Start+0x1a6>
    __HAL_TIM_ENABLE(htim);
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	f042 0201 	orr.w	r2, r2, #1
 80059f8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80059fa:	2000      	movs	r0, #0
}
 80059fc:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80059fe:	b18c      	cbz	r4, 8005a24 <HAL_TIM_PWM_Start+0x104>
 8005a00:	2c04      	cmp	r4, #4
 8005a02:	d06e      	beq.n	8005ae2 <HAL_TIM_PWM_Start+0x1c2>
 8005a04:	2c08      	cmp	r4, #8
 8005a06:	d03b      	beq.n	8005a80 <HAL_TIM_PWM_Start+0x160>
 8005a08:	2c0c      	cmp	r4, #12
 8005a0a:	d0b6      	beq.n	800597a <HAL_TIM_PWM_Start+0x5a>
 8005a0c:	4a3f      	ldr	r2, [pc, #252]	; (8005b0c <HAL_TIM_PWM_Start+0x1ec>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d0a8      	beq.n	8005964 <HAL_TIM_PWM_Start+0x44>
 8005a12:	4a3f      	ldr	r2, [pc, #252]	; (8005b10 <HAL_TIM_PWM_Start+0x1f0>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d0a5      	beq.n	8005964 <HAL_TIM_PWM_Start+0x44>
 8005a18:	4a3e      	ldr	r2, [pc, #248]	; (8005b14 <HAL_TIM_PWM_Start+0x1f4>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d0a0      	beq.n	8005960 <HAL_TIM_PWM_Start+0x40>
 8005a1e:	e7a1      	b.n	8005964 <HAL_TIM_PWM_Start+0x44>
 8005a20:	2900      	cmp	r1, #0
 8005a22:	d15b      	bne.n	8005adc <HAL_TIM_PWM_Start+0x1bc>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a24:	f895 303e 	ldrb.w	r3, [r5, #62]	; 0x3e
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d127      	bne.n	8005a7c <HAL_TIM_PWM_Start+0x15c>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a2c:	682b      	ldr	r3, [r5, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8005a2e:	4a36      	ldr	r2, [pc, #216]	; (8005b08 <HAL_TIM_PWM_Start+0x1e8>)
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a30:	2102      	movs	r1, #2
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8005a32:	4293      	cmp	r3, r2
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a34:	461e      	mov	r6, r3
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a36:	f885 103e 	strb.w	r1, [r5, #62]	; 0x3e
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8005a3a:	d0b3      	beq.n	80059a4 <HAL_TIM_PWM_Start+0x84>
 8005a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a40:	d0a7      	beq.n	8005992 <HAL_TIM_PWM_Start+0x72>
 8005a42:	4a36      	ldr	r2, [pc, #216]	; (8005b1c <HAL_TIM_PWM_Start+0x1fc>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d0a4      	beq.n	8005992 <HAL_TIM_PWM_Start+0x72>
 8005a48:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d0a0      	beq.n	8005992 <HAL_TIM_PWM_Start+0x72>
 8005a50:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d09c      	beq.n	8005992 <HAL_TIM_PWM_Start+0x72>
 8005a58:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d098      	beq.n	8005992 <HAL_TIM_PWM_Start+0x72>
 8005a60:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d094      	beq.n	8005992 <HAL_TIM_PWM_Start+0x72>
 8005a68:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d090      	beq.n	8005992 <HAL_TIM_PWM_Start+0x72>
 8005a70:	4829      	ldr	r0, [pc, #164]	; (8005b18 <HAL_TIM_PWM_Start+0x1f8>)
 8005a72:	f641 41d2 	movw	r1, #7378	; 0x1cd2
 8005a76:	f7fc fa31 	bl	8001edc <assert_failed>
 8005a7a:	e78a      	b.n	8005992 <HAL_TIM_PWM_Start+0x72>
    return HAL_ERROR;
 8005a7c:	2001      	movs	r0, #1
}
 8005a7e:	bd70      	pop	{r4, r5, r6, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a80:	f895 3040 	ldrb.w	r3, [r5, #64]	; 0x40
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d1f9      	bne.n	8005a7c <HAL_TIM_PWM_Start+0x15c>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a88:	682b      	ldr	r3, [r5, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8005a8a:	4a1f      	ldr	r2, [pc, #124]	; (8005b08 <HAL_TIM_PWM_Start+0x1e8>)
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a8c:	2102      	movs	r1, #2
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8005a8e:	4293      	cmp	r3, r2
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a90:	461e      	mov	r6, r3
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a92:	f885 1040 	strb.w	r1, [r5, #64]	; 0x40
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8005a96:	d1d1      	bne.n	8005a3c <HAL_TIM_PWM_Start+0x11c>
  TIMx->CCER &= ~tmp;
 8005a98:	4a1b      	ldr	r2, [pc, #108]	; (8005b08 <HAL_TIM_PWM_Start+0x1e8>)
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a9a:	2301      	movs	r3, #1
  TIMx->CCER &= ~tmp;
 8005a9c:	6a10      	ldr	r0, [r2, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a9e:	f004 041f 	and.w	r4, r4, #31
 8005aa2:	fa03 f404 	lsl.w	r4, r3, r4
  TIMx->CCER &= ~tmp;
 8005aa6:	ea20 0004 	bic.w	r0, r0, r4
 8005aaa:	6210      	str	r0, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005aac:	6a13      	ldr	r3, [r2, #32]
 8005aae:	431c      	orrs	r4, r3
 8005ab0:	6214      	str	r4, [r2, #32]
    __HAL_TIM_MOE_ENABLE(htim);
 8005ab2:	4b15      	ldr	r3, [pc, #84]	; (8005b08 <HAL_TIM_PWM_Start+0x1e8>)
 8005ab4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ab6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005aba:	645a      	str	r2, [r3, #68]	; 0x44
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005abc:	689a      	ldr	r2, [r3, #8]
 8005abe:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ac2:	2a06      	cmp	r2, #6
 8005ac4:	d195      	bne.n	80059f2 <HAL_TIM_PWM_Start+0xd2>
  return HAL_OK;
 8005ac6:	2000      	movs	r0, #0
}
 8005ac8:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8005aca:	4813      	ldr	r0, [pc, #76]	; (8005b18 <HAL_TIM_PWM_Start+0x1f8>)
 8005acc:	f240 5194 	movw	r1, #1428	; 0x594
 8005ad0:	f7fc fa04 	bl	8001edc <assert_failed>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005ad4:	2c00      	cmp	r4, #0
 8005ad6:	f47f af4a 	bne.w	800596e <HAL_TIM_PWM_Start+0x4e>
 8005ada:	e7a3      	b.n	8005a24 <HAL_TIM_PWM_Start+0x104>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8005adc:	2904      	cmp	r1, #4
 8005ade:	f47f af41 	bne.w	8005964 <HAL_TIM_PWM_Start+0x44>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005ae2:	f895 303f 	ldrb.w	r3, [r5, #63]	; 0x3f
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d1c8      	bne.n	8005a7c <HAL_TIM_PWM_Start+0x15c>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005aea:	682b      	ldr	r3, [r5, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8005aec:	4a06      	ldr	r2, [pc, #24]	; (8005b08 <HAL_TIM_PWM_Start+0x1e8>)
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005aee:	2102      	movs	r1, #2
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8005af0:	4293      	cmp	r3, r2
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005af2:	461e      	mov	r6, r3
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005af4:	f885 103f 	strb.w	r1, [r5, #63]	; 0x3f
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8005af8:	d1a0      	bne.n	8005a3c <HAL_TIM_PWM_Start+0x11c>
 8005afa:	e7cd      	b.n	8005a98 <HAL_TIM_PWM_Start+0x178>
  assert_param(IS_TIM_CHANNELS(Channel));
 8005afc:	4806      	ldr	r0, [pc, #24]	; (8005b18 <HAL_TIM_PWM_Start+0x1f8>)
 8005afe:	f641 41d3 	movw	r1, #7379	; 0x1cd3
 8005b02:	f7fc f9eb 	bl	8001edc <assert_failed>
 8005b06:	e74c      	b.n	80059a2 <HAL_TIM_PWM_Start+0x82>
 8005b08:	40010000 	.word	0x40010000
 8005b0c:	40014000 	.word	0x40014000
 8005b10:	40014400 	.word	0x40014400
 8005b14:	40014800 	.word	0x40014800
 8005b18:	0800b21c 	.word	0x0800b21c
 8005b1c:	40000400 	.word	0x40000400

08005b20 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8005b20:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	f000 8177 	beq.w	8005e18 <HAL_TIM_ConfigClockSource+0x2f8>
  htim->State = HAL_TIM_STATE_BUSY;
 8005b2a:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8005b2c:	2201      	movs	r2, #1
{
 8005b2e:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8005b30:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8005b34:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8005b38:	680b      	ldr	r3, [r1, #0]
 8005b3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b3e:	4604      	mov	r4, r0
 8005b40:	460d      	mov	r5, r1
 8005b42:	f000 8124 	beq.w	8005d8e <HAL_TIM_ConfigClockSource+0x26e>
 8005b46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b4a:	f000 8153 	beq.w	8005df4 <HAL_TIM_ConfigClockSource+0x2d4>
 8005b4e:	f033 0230 	bics.w	r2, r3, #48	; 0x30
 8005b52:	f040 8157 	bne.w	8005e04 <HAL_TIM_ConfigClockSource+0x2e4>
  tmpsmcr = htim->Instance->SMCR;
 8005b56:	6822      	ldr	r2, [r4, #0]
 8005b58:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b5a:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 8005b5e:	f021 0177 	bic.w	r1, r1, #119	; 0x77
  switch (sClockSourceConfig->ClockSource)
 8005b62:	2b60      	cmp	r3, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 8005b64:	6091      	str	r1, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8005b66:	f000 81a1 	beq.w	8005eac <HAL_TIM_ConfigClockSource+0x38c>
 8005b6a:	d87e      	bhi.n	8005c6a <HAL_TIM_ConfigClockSource+0x14a>
 8005b6c:	2b40      	cmp	r3, #64	; 0x40
 8005b6e:	f000 8159 	beq.w	8005e24 <HAL_TIM_ConfigClockSource+0x304>
 8005b72:	d94c      	bls.n	8005c0e <HAL_TIM_ConfigClockSource+0xee>
 8005b74:	2b50      	cmp	r3, #80	; 0x50
 8005b76:	d143      	bne.n	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005b78:	4ba8      	ldr	r3, [pc, #672]	; (8005e1c <HAL_TIM_ConfigClockSource+0x2fc>)
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	d017      	beq.n	8005bae <HAL_TIM_ConfigClockSource+0x8e>
 8005b7e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005b82:	d014      	beq.n	8005bae <HAL_TIM_ConfigClockSource+0x8e>
 8005b84:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d010      	beq.n	8005bae <HAL_TIM_ConfigClockSource+0x8e>
 8005b8c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d00c      	beq.n	8005bae <HAL_TIM_ConfigClockSource+0x8e>
 8005b94:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d008      	beq.n	8005bae <HAL_TIM_ConfigClockSource+0x8e>
 8005b9c:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d004      	beq.n	8005bae <HAL_TIM_ConfigClockSource+0x8e>
 8005ba4:	489e      	ldr	r0, [pc, #632]	; (8005e20 <HAL_TIM_ConfigClockSource+0x300>)
 8005ba6:	f241 4161 	movw	r1, #5217	; 0x1461
 8005baa:	f7fc f997 	bl	8001edc <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005bae:	686b      	ldr	r3, [r5, #4]
 8005bb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bb4:	d009      	beq.n	8005bca <HAL_TIM_ConfigClockSource+0xaa>
 8005bb6:	f033 0202 	bics.w	r2, r3, #2
 8005bba:	d006      	beq.n	8005bca <HAL_TIM_ConfigClockSource+0xaa>
 8005bbc:	2b0a      	cmp	r3, #10
 8005bbe:	d004      	beq.n	8005bca <HAL_TIM_ConfigClockSource+0xaa>
 8005bc0:	4897      	ldr	r0, [pc, #604]	; (8005e20 <HAL_TIM_ConfigClockSource+0x300>)
 8005bc2:	f241 4164 	movw	r1, #5220	; 0x1464
 8005bc6:	f7fc f989 	bl	8001edc <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005bca:	68ee      	ldr	r6, [r5, #12]
 8005bcc:	2e0f      	cmp	r6, #15
 8005bce:	f200 81ce 	bhi.w	8005f6e <HAL_TIM_ConfigClockSource+0x44e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bd2:	6823      	ldr	r3, [r4, #0]
 8005bd4:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 8005bd6:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bd8:	6a1d      	ldr	r5, [r3, #32]
 8005bda:	f025 0501 	bic.w	r5, r5, #1
 8005bde:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005be0:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005be2:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005be6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005bea:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8005bee:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8005bf0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bf2:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8005bf4:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005bf6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005bfa:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8005bfe:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8005c00:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8005c02:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005c04:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005c08:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8005c0c:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8005c0e:	2b20      	cmp	r3, #32
 8005c10:	d002      	beq.n	8005c18 <HAL_TIM_ConfigClockSource+0xf8>
 8005c12:	d926      	bls.n	8005c62 <HAL_TIM_ConfigClockSource+0x142>
 8005c14:	2b30      	cmp	r3, #48	; 0x30
 8005c16:	d1f3      	bne.n	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
        assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8005c18:	4980      	ldr	r1, [pc, #512]	; (8005e1c <HAL_TIM_ConfigClockSource+0x2fc>)
 8005c1a:	428a      	cmp	r2, r1
 8005c1c:	d019      	beq.n	8005c52 <HAL_TIM_ConfigClockSource+0x132>
 8005c1e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005c22:	d016      	beq.n	8005c52 <HAL_TIM_ConfigClockSource+0x132>
 8005c24:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8005c28:	428a      	cmp	r2, r1
 8005c2a:	d012      	beq.n	8005c52 <HAL_TIM_ConfigClockSource+0x132>
 8005c2c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005c30:	428a      	cmp	r2, r1
 8005c32:	d00e      	beq.n	8005c52 <HAL_TIM_ConfigClockSource+0x132>
 8005c34:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005c38:	428a      	cmp	r2, r1
 8005c3a:	d00a      	beq.n	8005c52 <HAL_TIM_ConfigClockSource+0x132>
 8005c3c:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8005c40:	428a      	cmp	r2, r1
 8005c42:	d006      	beq.n	8005c52 <HAL_TIM_ConfigClockSource+0x132>
 8005c44:	4876      	ldr	r0, [pc, #472]	; (8005e20 <HAL_TIM_ConfigClockSource+0x300>)
 8005c46:	f241 4194 	movw	r1, #5268	; 0x1494
 8005c4a:	f7fc f947 	bl	8001edc <assert_failed>
 8005c4e:	682b      	ldr	r3, [r5, #0]
 8005c50:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8005c52:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c54:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c58:	430b      	orrs	r3, r1
 8005c5a:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8005c5e:	6093      	str	r3, [r2, #8]
}
 8005c60:	e7ce      	b.n	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
  switch (sClockSourceConfig->ClockSource)
 8005c62:	f033 0110 	bics.w	r1, r3, #16
 8005c66:	d1cb      	bne.n	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
 8005c68:	e7d6      	b.n	8005c18 <HAL_TIM_ConfigClockSource+0xf8>
 8005c6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c6e:	f000 8095 	beq.w	8005d9c <HAL_TIM_ConfigClockSource+0x27c>
 8005c72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c76:	d141      	bne.n	8005cfc <HAL_TIM_ConfigClockSource+0x1dc>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8005c78:	4b68      	ldr	r3, [pc, #416]	; (8005e1c <HAL_TIM_ConfigClockSource+0x2fc>)
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d013      	beq.n	8005ca6 <HAL_TIM_ConfigClockSource+0x186>
 8005c7e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005c82:	d010      	beq.n	8005ca6 <HAL_TIM_ConfigClockSource+0x186>
 8005c84:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d00c      	beq.n	8005ca6 <HAL_TIM_ConfigClockSource+0x186>
 8005c8c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c90:	429a      	cmp	r2, r3
 8005c92:	d008      	beq.n	8005ca6 <HAL_TIM_ConfigClockSource+0x186>
 8005c94:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d004      	beq.n	8005ca6 <HAL_TIM_ConfigClockSource+0x186>
 8005c9c:	4860      	ldr	r0, [pc, #384]	; (8005e20 <HAL_TIM_ConfigClockSource+0x300>)
 8005c9e:	f241 414d 	movw	r1, #5197	; 0x144d
 8005ca2:	f7fc f91b 	bl	8001edc <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8005ca6:	68ab      	ldr	r3, [r5, #8]
 8005ca8:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8005cac:	d004      	beq.n	8005cb8 <HAL_TIM_ConfigClockSource+0x198>
 8005cae:	485c      	ldr	r0, [pc, #368]	; (8005e20 <HAL_TIM_ConfigClockSource+0x300>)
 8005cb0:	f241 4150 	movw	r1, #5200	; 0x1450
 8005cb4:	f7fc f912 	bl	8001edc <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005cb8:	686b      	ldr	r3, [r5, #4]
 8005cba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cbe:	d009      	beq.n	8005cd4 <HAL_TIM_ConfigClockSource+0x1b4>
 8005cc0:	f033 0202 	bics.w	r2, r3, #2
 8005cc4:	d006      	beq.n	8005cd4 <HAL_TIM_ConfigClockSource+0x1b4>
 8005cc6:	2b0a      	cmp	r3, #10
 8005cc8:	d004      	beq.n	8005cd4 <HAL_TIM_ConfigClockSource+0x1b4>
 8005cca:	4855      	ldr	r0, [pc, #340]	; (8005e20 <HAL_TIM_ConfigClockSource+0x300>)
 8005ccc:	f241 4151 	movw	r1, #5201	; 0x1451
 8005cd0:	f7fc f904 	bl	8001edc <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005cd4:	68e8      	ldr	r0, [r5, #12]
 8005cd6:	280f      	cmp	r0, #15
 8005cd8:	f200 813b 	bhi.w	8005f52 <HAL_TIM_ConfigClockSource+0x432>
      TIM_ETR_SetConfig(htim->Instance,
 8005cdc:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8005cde:	68ab      	ldr	r3, [r5, #8]
 8005ce0:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ce2:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ce4:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 8005ce8:	432b      	orrs	r3, r5
 8005cea:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005cec:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 8005cf0:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005cf2:	6893      	ldr	r3, [r2, #8]
 8005cf4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005cf8:	6093      	str	r3, [r2, #8]
      break;
 8005cfa:	e781      	b.n	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
  switch (sClockSourceConfig->ClockSource)
 8005cfc:	2b70      	cmp	r3, #112	; 0x70
 8005cfe:	f47f af7f 	bne.w	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8005d02:	4b46      	ldr	r3, [pc, #280]	; (8005e1c <HAL_TIM_ConfigClockSource+0x2fc>)
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d017      	beq.n	8005d38 <HAL_TIM_ConfigClockSource+0x218>
 8005d08:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005d0c:	d014      	beq.n	8005d38 <HAL_TIM_ConfigClockSource+0x218>
 8005d0e:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d010      	beq.n	8005d38 <HAL_TIM_ConfigClockSource+0x218>
 8005d16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d00c      	beq.n	8005d38 <HAL_TIM_ConfigClockSource+0x218>
 8005d1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d008      	beq.n	8005d38 <HAL_TIM_ConfigClockSource+0x218>
 8005d26:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d004      	beq.n	8005d38 <HAL_TIM_ConfigClockSource+0x218>
 8005d2e:	483c      	ldr	r0, [pc, #240]	; (8005e20 <HAL_TIM_ConfigClockSource+0x300>)
 8005d30:	f241 4135 	movw	r1, #5173	; 0x1435
 8005d34:	f7fc f8d2 	bl	8001edc <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8005d38:	68ab      	ldr	r3, [r5, #8]
 8005d3a:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8005d3e:	d004      	beq.n	8005d4a <HAL_TIM_ConfigClockSource+0x22a>
 8005d40:	4837      	ldr	r0, [pc, #220]	; (8005e20 <HAL_TIM_ConfigClockSource+0x300>)
 8005d42:	f241 4138 	movw	r1, #5176	; 0x1438
 8005d46:	f7fc f8c9 	bl	8001edc <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005d4a:	686b      	ldr	r3, [r5, #4]
 8005d4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d50:	d009      	beq.n	8005d66 <HAL_TIM_ConfigClockSource+0x246>
 8005d52:	f033 0202 	bics.w	r2, r3, #2
 8005d56:	d006      	beq.n	8005d66 <HAL_TIM_ConfigClockSource+0x246>
 8005d58:	2b0a      	cmp	r3, #10
 8005d5a:	d004      	beq.n	8005d66 <HAL_TIM_ConfigClockSource+0x246>
 8005d5c:	4830      	ldr	r0, [pc, #192]	; (8005e20 <HAL_TIM_ConfigClockSource+0x300>)
 8005d5e:	f241 4139 	movw	r1, #5177	; 0x1439
 8005d62:	f7fc f8bb 	bl	8001edc <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005d66:	68e8      	ldr	r0, [r5, #12]
 8005d68:	280f      	cmp	r0, #15
 8005d6a:	f200 80eb 	bhi.w	8005f44 <HAL_TIM_ConfigClockSource+0x424>
      TIM_ETR_SetConfig(htim->Instance,
 8005d6e:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8005d70:	68ab      	ldr	r3, [r5, #8]
 8005d72:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d74:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d76:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 8005d7a:	432b      	orrs	r3, r5
 8005d7c:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d7e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 8005d82:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8005d84:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d86:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8005d8a:	6093      	str	r3, [r2, #8]
      break;
 8005d8c:	e738      	b.n	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
  tmpsmcr = htim->Instance->SMCR;
 8005d8e:	6802      	ldr	r2, [r0, #0]
 8005d90:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d96:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8005d9a:	6093      	str	r3, [r2, #8]
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005d9c:	4b1f      	ldr	r3, [pc, #124]	; (8005e1c <HAL_TIM_ConfigClockSource+0x2fc>)
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	f43f af2e 	beq.w	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
 8005da4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005da8:	f43f af2a 	beq.w	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
 8005dac:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8005db0:	429a      	cmp	r2, r3
 8005db2:	f43f af25 	beq.w	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
 8005db6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	f43f af20 	beq.w	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
 8005dc0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	f43f af1b 	beq.w	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
 8005dca:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	f43f af16 	beq.w	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
 8005dd4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	f43f af11 	beq.w	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
 8005dde:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005de2:	429a      	cmp	r2, r3
 8005de4:	f43f af0c 	beq.w	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
 8005de8:	480d      	ldr	r0, [pc, #52]	; (8005e20 <HAL_TIM_ConfigClockSource+0x300>)
 8005dea:	f241 412e 	movw	r1, #5166	; 0x142e
 8005dee:	f7fc f875 	bl	8001edc <assert_failed>
 8005df2:	e705      	b.n	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
  tmpsmcr = htim->Instance->SMCR;
 8005df4:	6802      	ldr	r2, [r0, #0]
 8005df6:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005df8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005dfc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8005e00:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8005e02:	e739      	b.n	8005c78 <HAL_TIM_ConfigClockSource+0x158>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8005e04:	2a40      	cmp	r2, #64	; 0x40
 8005e06:	f43f aea6 	beq.w	8005b56 <HAL_TIM_ConfigClockSource+0x36>
 8005e0a:	4805      	ldr	r0, [pc, #20]	; (8005e20 <HAL_TIM_ConfigClockSource+0x300>)
 8005e0c:	f241 4122 	movw	r1, #5154	; 0x1422
 8005e10:	f7fc f864 	bl	8001edc <assert_failed>
 8005e14:	682b      	ldr	r3, [r5, #0]
 8005e16:	e69e      	b.n	8005b56 <HAL_TIM_ConfigClockSource+0x36>
  __HAL_LOCK(htim);
 8005e18:	2002      	movs	r0, #2
}
 8005e1a:	4770      	bx	lr
 8005e1c:	40010000 	.word	0x40010000
 8005e20:	0800b21c 	.word	0x0800b21c
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005e24:	4b55      	ldr	r3, [pc, #340]	; (8005f7c <HAL_TIM_ConfigClockSource+0x45c>)
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d017      	beq.n	8005e5a <HAL_TIM_ConfigClockSource+0x33a>
 8005e2a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005e2e:	d014      	beq.n	8005e5a <HAL_TIM_ConfigClockSource+0x33a>
 8005e30:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d010      	beq.n	8005e5a <HAL_TIM_ConfigClockSource+0x33a>
 8005e38:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d00c      	beq.n	8005e5a <HAL_TIM_ConfigClockSource+0x33a>
 8005e40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d008      	beq.n	8005e5a <HAL_TIM_ConfigClockSource+0x33a>
 8005e48:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d004      	beq.n	8005e5a <HAL_TIM_ConfigClockSource+0x33a>
 8005e50:	484b      	ldr	r0, [pc, #300]	; (8005f80 <HAL_TIM_ConfigClockSource+0x460>)
 8005e52:	f241 4181 	movw	r1, #5249	; 0x1481
 8005e56:	f7fc f841 	bl	8001edc <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005e5a:	686b      	ldr	r3, [r5, #4]
 8005e5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e60:	d009      	beq.n	8005e76 <HAL_TIM_ConfigClockSource+0x356>
 8005e62:	f033 0202 	bics.w	r2, r3, #2
 8005e66:	d006      	beq.n	8005e76 <HAL_TIM_ConfigClockSource+0x356>
 8005e68:	2b0a      	cmp	r3, #10
 8005e6a:	d004      	beq.n	8005e76 <HAL_TIM_ConfigClockSource+0x356>
 8005e6c:	4844      	ldr	r0, [pc, #272]	; (8005f80 <HAL_TIM_ConfigClockSource+0x460>)
 8005e6e:	f241 4184 	movw	r1, #5252	; 0x1484
 8005e72:	f7fc f833 	bl	8001edc <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005e76:	68ee      	ldr	r6, [r5, #12]
 8005e78:	2e0f      	cmp	r6, #15
 8005e7a:	d871      	bhi.n	8005f60 <HAL_TIM_ConfigClockSource+0x440>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e7c:	6823      	ldr	r3, [r4, #0]
 8005e7e:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 8005e80:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e82:	6a1d      	ldr	r5, [r3, #32]
 8005e84:	f025 0501 	bic.w	r5, r5, #1
 8005e88:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e8a:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e8c:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e90:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e94:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8005e98:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8005e9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e9c:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8005e9e:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ea0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ea4:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8005ea8:	609a      	str	r2, [r3, #8]
}
 8005eaa:	e6a9      	b.n	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005eac:	4b33      	ldr	r3, [pc, #204]	; (8005f7c <HAL_TIM_ConfigClockSource+0x45c>)
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d017      	beq.n	8005ee2 <HAL_TIM_ConfigClockSource+0x3c2>
 8005eb2:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005eb6:	d014      	beq.n	8005ee2 <HAL_TIM_ConfigClockSource+0x3c2>
 8005eb8:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d010      	beq.n	8005ee2 <HAL_TIM_ConfigClockSource+0x3c2>
 8005ec0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d00c      	beq.n	8005ee2 <HAL_TIM_ConfigClockSource+0x3c2>
 8005ec8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d008      	beq.n	8005ee2 <HAL_TIM_ConfigClockSource+0x3c2>
 8005ed0:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d004      	beq.n	8005ee2 <HAL_TIM_ConfigClockSource+0x3c2>
 8005ed8:	4829      	ldr	r0, [pc, #164]	; (8005f80 <HAL_TIM_ConfigClockSource+0x460>)
 8005eda:	f241 4171 	movw	r1, #5233	; 0x1471
 8005ede:	f7fb fffd 	bl	8001edc <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005ee2:	686b      	ldr	r3, [r5, #4]
 8005ee4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ee8:	d009      	beq.n	8005efe <HAL_TIM_ConfigClockSource+0x3de>
 8005eea:	f033 0202 	bics.w	r2, r3, #2
 8005eee:	d006      	beq.n	8005efe <HAL_TIM_ConfigClockSource+0x3de>
 8005ef0:	2b0a      	cmp	r3, #10
 8005ef2:	d004      	beq.n	8005efe <HAL_TIM_ConfigClockSource+0x3de>
 8005ef4:	4822      	ldr	r0, [pc, #136]	; (8005f80 <HAL_TIM_ConfigClockSource+0x460>)
 8005ef6:	f241 4174 	movw	r1, #5236	; 0x1474
 8005efa:	f7fb ffef 	bl	8001edc <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005efe:	68ee      	ldr	r6, [r5, #12]
 8005f00:	2e0f      	cmp	r6, #15
 8005f02:	d818      	bhi.n	8005f36 <HAL_TIM_ConfigClockSource+0x416>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f04:	6823      	ldr	r3, [r4, #0]
 8005f06:	686d      	ldr	r5, [r5, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f08:	6a18      	ldr	r0, [r3, #32]
 8005f0a:	f020 0010 	bic.w	r0, r0, #16
 8005f0e:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f10:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8005f12:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f14:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f18:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f1c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f20:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8005f24:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f26:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8005f28:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f2a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f2e:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8005f32:	609a      	str	r2, [r3, #8]
}
 8005f34:	e664      	b.n	8005c00 <HAL_TIM_ConfigClockSource+0xe0>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005f36:	4812      	ldr	r0, [pc, #72]	; (8005f80 <HAL_TIM_ConfigClockSource+0x460>)
 8005f38:	f241 4175 	movw	r1, #5237	; 0x1475
 8005f3c:	f7fb ffce 	bl	8001edc <assert_failed>
 8005f40:	68ee      	ldr	r6, [r5, #12]
 8005f42:	e7df      	b.n	8005f04 <HAL_TIM_ConfigClockSource+0x3e4>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005f44:	480e      	ldr	r0, [pc, #56]	; (8005f80 <HAL_TIM_ConfigClockSource+0x460>)
 8005f46:	f241 413a 	movw	r1, #5178	; 0x143a
 8005f4a:	f7fb ffc7 	bl	8001edc <assert_failed>
 8005f4e:	68e8      	ldr	r0, [r5, #12]
 8005f50:	e70d      	b.n	8005d6e <HAL_TIM_ConfigClockSource+0x24e>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005f52:	480b      	ldr	r0, [pc, #44]	; (8005f80 <HAL_TIM_ConfigClockSource+0x460>)
 8005f54:	f241 4152 	movw	r1, #5202	; 0x1452
 8005f58:	f7fb ffc0 	bl	8001edc <assert_failed>
 8005f5c:	68e8      	ldr	r0, [r5, #12]
 8005f5e:	e6bd      	b.n	8005cdc <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005f60:	4807      	ldr	r0, [pc, #28]	; (8005f80 <HAL_TIM_ConfigClockSource+0x460>)
 8005f62:	f241 4185 	movw	r1, #5253	; 0x1485
 8005f66:	f7fb ffb9 	bl	8001edc <assert_failed>
 8005f6a:	68ee      	ldr	r6, [r5, #12]
 8005f6c:	e786      	b.n	8005e7c <HAL_TIM_ConfigClockSource+0x35c>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005f6e:	4804      	ldr	r0, [pc, #16]	; (8005f80 <HAL_TIM_ConfigClockSource+0x460>)
 8005f70:	f241 4165 	movw	r1, #5221	; 0x1465
 8005f74:	f7fb ffb2 	bl	8001edc <assert_failed>
 8005f78:	68ee      	ldr	r6, [r5, #12]
 8005f7a:	e62a      	b.n	8005bd2 <HAL_TIM_ConfigClockSource+0xb2>
 8005f7c:	40010000 	.word	0x40010000
 8005f80:	0800b21c 	.word	0x0800b21c

08005f84 <HAL_TIM_OC_DelayElapsedCallback>:
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop

08005f88 <HAL_TIM_IC_CaptureCallback>:
 8005f88:	4770      	bx	lr
 8005f8a:	bf00      	nop

08005f8c <HAL_TIM_PWM_PulseFinishedCallback>:
 8005f8c:	4770      	bx	lr
 8005f8e:	bf00      	nop

08005f90 <HAL_TIM_TriggerCallback>:
 8005f90:	4770      	bx	lr
 8005f92:	bf00      	nop

08005f94 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005f94:	6803      	ldr	r3, [r0, #0]
 8005f96:	691a      	ldr	r2, [r3, #16]
 8005f98:	0791      	lsls	r1, r2, #30
{
 8005f9a:	b510      	push	{r4, lr}
 8005f9c:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005f9e:	d502      	bpl.n	8005fa6 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005fa0:	68da      	ldr	r2, [r3, #12]
 8005fa2:	0792      	lsls	r2, r2, #30
 8005fa4:	d45f      	bmi.n	8006066 <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005fa6:	691a      	ldr	r2, [r3, #16]
 8005fa8:	0750      	lsls	r0, r2, #29
 8005faa:	d502      	bpl.n	8005fb2 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005fac:	68da      	ldr	r2, [r3, #12]
 8005fae:	0751      	lsls	r1, r2, #29
 8005fb0:	d446      	bmi.n	8006040 <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005fb2:	691a      	ldr	r2, [r3, #16]
 8005fb4:	0712      	lsls	r2, r2, #28
 8005fb6:	d502      	bpl.n	8005fbe <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005fb8:	68da      	ldr	r2, [r3, #12]
 8005fba:	0710      	lsls	r0, r2, #28
 8005fbc:	d42e      	bmi.n	800601c <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005fbe:	691a      	ldr	r2, [r3, #16]
 8005fc0:	06d2      	lsls	r2, r2, #27
 8005fc2:	d502      	bpl.n	8005fca <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005fc4:	68da      	ldr	r2, [r3, #12]
 8005fc6:	06d0      	lsls	r0, r2, #27
 8005fc8:	d418      	bmi.n	8005ffc <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005fca:	691a      	ldr	r2, [r3, #16]
 8005fcc:	07d1      	lsls	r1, r2, #31
 8005fce:	d502      	bpl.n	8005fd6 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005fd0:	68da      	ldr	r2, [r3, #12]
 8005fd2:	07d2      	lsls	r2, r2, #31
 8005fd4:	d45d      	bmi.n	8006092 <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005fd6:	691a      	ldr	r2, [r3, #16]
 8005fd8:	0610      	lsls	r0, r2, #24
 8005fda:	d502      	bpl.n	8005fe2 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005fdc:	68da      	ldr	r2, [r3, #12]
 8005fde:	0611      	lsls	r1, r2, #24
 8005fe0:	d45f      	bmi.n	80060a2 <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005fe2:	691a      	ldr	r2, [r3, #16]
 8005fe4:	0652      	lsls	r2, r2, #25
 8005fe6:	d502      	bpl.n	8005fee <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005fe8:	68da      	ldr	r2, [r3, #12]
 8005fea:	0650      	lsls	r0, r2, #25
 8005fec:	d461      	bmi.n	80060b2 <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005fee:	691a      	ldr	r2, [r3, #16]
 8005ff0:	0691      	lsls	r1, r2, #26
 8005ff2:	d502      	bpl.n	8005ffa <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005ff4:	68da      	ldr	r2, [r3, #12]
 8005ff6:	0692      	lsls	r2, r2, #26
 8005ff8:	d443      	bmi.n	8006082 <HAL_TIM_IRQHandler+0xee>
}
 8005ffa:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005ffc:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006000:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006002:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006004:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006006:	69db      	ldr	r3, [r3, #28]
 8006008:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800600c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800600e:	d064      	beq.n	80060da <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8006010:	f7ff ffba 	bl	8005f88 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006014:	2200      	movs	r2, #0
 8006016:	6823      	ldr	r3, [r4, #0]
 8006018:	7722      	strb	r2, [r4, #28]
 800601a:	e7d6      	b.n	8005fca <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800601c:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006020:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006022:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006024:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006026:	69db      	ldr	r3, [r3, #28]
 8006028:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800602a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800602c:	d152      	bne.n	80060d4 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800602e:	f7ff ffa9 	bl	8005f84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006032:	4620      	mov	r0, r4
 8006034:	f7ff ffaa 	bl	8005f8c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006038:	2200      	movs	r2, #0
 800603a:	6823      	ldr	r3, [r4, #0]
 800603c:	7722      	strb	r2, [r4, #28]
 800603e:	e7be      	b.n	8005fbe <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006040:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006044:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006046:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006048:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800604a:	699b      	ldr	r3, [r3, #24]
 800604c:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8006050:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006052:	d13c      	bne.n	80060ce <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006054:	f7ff ff96 	bl	8005f84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006058:	4620      	mov	r0, r4
 800605a:	f7ff ff97 	bl	8005f8c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800605e:	2200      	movs	r2, #0
 8006060:	6823      	ldr	r3, [r4, #0]
 8006062:	7722      	strb	r2, [r4, #28]
 8006064:	e7a5      	b.n	8005fb2 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006066:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800606a:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800606c:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800606e:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006070:	699b      	ldr	r3, [r3, #24]
 8006072:	079b      	lsls	r3, r3, #30
 8006074:	d025      	beq.n	80060c2 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8006076:	f7ff ff87 	bl	8005f88 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800607a:	2200      	movs	r2, #0
 800607c:	6823      	ldr	r3, [r4, #0]
 800607e:	7722      	strb	r2, [r4, #28]
 8006080:	e791      	b.n	8005fa6 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006082:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8006086:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006088:	611a      	str	r2, [r3, #16]
}
 800608a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800608e:	f000 bac9 	b.w	8006624 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006092:	f06f 0201 	mvn.w	r2, #1
 8006096:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006098:	4620      	mov	r0, r4
 800609a:	f7fc f88b 	bl	80021b4 <HAL_TIM_PeriodElapsedCallback>
 800609e:	6823      	ldr	r3, [r4, #0]
 80060a0:	e799      	b.n	8005fd6 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80060a2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80060a6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80060a8:	4620      	mov	r0, r4
 80060aa:	f000 fabd 	bl	8006628 <HAL_TIMEx_BreakCallback>
 80060ae:	6823      	ldr	r3, [r4, #0]
 80060b0:	e797      	b.n	8005fe2 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80060b2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80060b6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80060b8:	4620      	mov	r0, r4
 80060ba:	f7ff ff69 	bl	8005f90 <HAL_TIM_TriggerCallback>
 80060be:	6823      	ldr	r3, [r4, #0]
 80060c0:	e795      	b.n	8005fee <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060c2:	f7ff ff5f 	bl	8005f84 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060c6:	4620      	mov	r0, r4
 80060c8:	f7ff ff60 	bl	8005f8c <HAL_TIM_PWM_PulseFinishedCallback>
 80060cc:	e7d5      	b.n	800607a <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 80060ce:	f7ff ff5b 	bl	8005f88 <HAL_TIM_IC_CaptureCallback>
 80060d2:	e7c4      	b.n	800605e <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 80060d4:	f7ff ff58 	bl	8005f88 <HAL_TIM_IC_CaptureCallback>
 80060d8:	e7ae      	b.n	8006038 <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060da:	f7ff ff53 	bl	8005f84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060de:	4620      	mov	r0, r4
 80060e0:	f7ff ff54 	bl	8005f8c <HAL_TIM_PWM_PulseFinishedCallback>
 80060e4:	e796      	b.n	8006014 <HAL_TIM_IRQHandler+0x80>
 80060e6:	bf00      	nop

080060e8 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060e8:	6a03      	ldr	r3, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80060ea:	688a      	ldr	r2, [r1, #8]
{
 80060ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060f0:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060f2:	f023 0310 	bic.w	r3, r3, #16
 80060f6:	6223      	str	r3, [r4, #32]
  tmpccer = TIMx->CCER;
 80060f8:	6a25      	ldr	r5, [r4, #32]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80060fa:	4823      	ldr	r0, [pc, #140]	; (8006188 <TIM_OC2_SetConfig+0xa0>)
  tmpcr2 =  TIMx->CR2;
 80060fc:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR1;
 8006100:	69a6      	ldr	r6, [r4, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006102:	680b      	ldr	r3, [r1, #0]
  tmpccer &= ~TIM_CCER_CC2P;
 8006104:	f025 0520 	bic.w	r5, r5, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006108:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800610c:	4284      	cmp	r4, r0
{
 800610e:	460f      	mov	r7, r1
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006110:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006114:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006118:	d007      	beq.n	800612a <TIM_OC2_SetConfig+0x42>
  TIMx->CCR2 = OC_Config->Pulse;
 800611a:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 800611c:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006120:	61a6      	str	r6, [r4, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8006122:	63a3      	str	r3, [r4, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8006124:	6225      	str	r5, [r4, #32]
}
 8006126:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800612a:	68ca      	ldr	r2, [r1, #12]
 800612c:	f032 0308 	bics.w	r3, r2, #8
 8006130:	d115      	bne.n	800615e <TIM_OC2_SetConfig+0x76>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006132:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 8006134:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006138:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800613c:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC2NE;
 8006140:	f025 0540 	bic.w	r5, r5, #64	; 0x40
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006144:	d119      	bne.n	800617a <TIM_OC2_SetConfig+0x92>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800614c:	d10e      	bne.n	800616c <TIM_OC2_SetConfig+0x84>
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800614e:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006150:	f428 6840 	bic.w	r8, r8, #3072	; 0xc00
 8006154:	ea48 0882 	orr.w	r8, r8, r2, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006158:	ea48 0883 	orr.w	r8, r8, r3, lsl #2
 800615c:	e7dd      	b.n	800611a <TIM_OC2_SetConfig+0x32>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800615e:	480b      	ldr	r0, [pc, #44]	; (800618c <TIM_OC2_SetConfig+0xa4>)
 8006160:	f641 2153 	movw	r1, #6739	; 0x1a53
 8006164:	f7fb feba 	bl	8001edc <assert_failed>
 8006168:	68fa      	ldr	r2, [r7, #12]
 800616a:	e7e2      	b.n	8006132 <TIM_OC2_SetConfig+0x4a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800616c:	4807      	ldr	r0, [pc, #28]	; (800618c <TIM_OC2_SetConfig+0xa4>)
 800616e:	f641 2162 	movw	r1, #6754	; 0x1a62
 8006172:	f7fb feb3 	bl	8001edc <assert_failed>
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	e7e9      	b.n	800614e <TIM_OC2_SetConfig+0x66>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800617a:	4804      	ldr	r0, [pc, #16]	; (800618c <TIM_OC2_SetConfig+0xa4>)
 800617c:	f641 2161 	movw	r1, #6753	; 0x1a61
 8006180:	f7fb feac 	bl	8001edc <assert_failed>
 8006184:	e7df      	b.n	8006146 <TIM_OC2_SetConfig+0x5e>
 8006186:	bf00      	nop
 8006188:	40010000 	.word	0x40010000
 800618c:	0800b21c 	.word	0x0800b21c

08006190 <HAL_TIM_PWM_ConfigChannel>:
{
 8006190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_TIM_CHANNELS(Channel));
 8006194:	f032 030c 	bics.w	r3, r2, #12
{
 8006198:	4616      	mov	r6, r2
 800619a:	4605      	mov	r5, r0
 800619c:	460c      	mov	r4, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 800619e:	d002      	beq.n	80061a6 <HAL_TIM_PWM_ConfigChannel+0x16>
 80061a0:	2a3c      	cmp	r2, #60	; 0x3c
 80061a2:	f040 80fb 	bne.w	800639c <HAL_TIM_PWM_ConfigChannel+0x20c>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 80061a6:	6823      	ldr	r3, [r4, #0]
 80061a8:	f023 0310 	bic.w	r3, r3, #16
 80061ac:	2b60      	cmp	r3, #96	; 0x60
 80061ae:	d004      	beq.n	80061ba <HAL_TIM_PWM_ConfigChannel+0x2a>
 80061b0:	48a3      	ldr	r0, [pc, #652]	; (8006440 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80061b2:	f241 0118 	movw	r1, #4120	; 0x1018
 80061b6:	f7fb fe91 	bl	8001edc <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 80061ba:	68a3      	ldr	r3, [r4, #8]
 80061bc:	f033 0302 	bics.w	r3, r3, #2
 80061c0:	d004      	beq.n	80061cc <HAL_TIM_PWM_ConfigChannel+0x3c>
 80061c2:	489f      	ldr	r0, [pc, #636]	; (8006440 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80061c4:	f241 0119 	movw	r1, #4121	; 0x1019
 80061c8:	f7fb fe88 	bl	8001edc <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 80061cc:	6923      	ldr	r3, [r4, #16]
 80061ce:	f033 0304 	bics.w	r3, r3, #4
 80061d2:	d004      	beq.n	80061de <HAL_TIM_PWM_ConfigChannel+0x4e>
 80061d4:	489a      	ldr	r0, [pc, #616]	; (8006440 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80061d6:	f241 011a 	movw	r1, #4122	; 0x101a
 80061da:	f7fb fe7f 	bl	8001edc <assert_failed>
  __HAL_LOCK(htim);
 80061de:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	f000 80e0 	beq.w	80063a8 <HAL_TIM_PWM_ConfigChannel+0x218>
 80061e8:	2301      	movs	r3, #1
 80061ea:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  switch (Channel)
 80061ee:	2e0c      	cmp	r6, #12
 80061f0:	d83f      	bhi.n	8006272 <HAL_TIM_PWM_ConfigChannel+0xe2>
 80061f2:	e8df f006 	tbb	[pc, r6]
 80061f6:	3e44      	.short	0x3e44
 80061f8:	3e7a3e3e 	.word	0x3e7a3e3e
 80061fc:	3ea93e3e 	.word	0x3ea93e3e
 8006200:	3e3e      	.short	0x3e3e
 8006202:	07          	.byte	0x07
 8006203:	00          	.byte	0x00
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8006204:	682b      	ldr	r3, [r5, #0]
 8006206:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8006448 <HAL_TIM_PWM_ConfigChannel+0x2b8>
 800620a:	454b      	cmp	r3, r9
 800620c:	f000 80cf 	beq.w	80063ae <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006210:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006214:	d007      	beq.n	8006226 <HAL_TIM_PWM_ConfigChannel+0x96>
 8006216:	4a8b      	ldr	r2, [pc, #556]	; (8006444 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d004      	beq.n	8006226 <HAL_TIM_PWM_ConfigChannel+0x96>
 800621c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006220:	4293      	cmp	r3, r2
 8006222:	f040 80e1 	bne.w	80063e8 <HAL_TIM_PWM_ConfigChannel+0x258>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006226:	6a1a      	ldr	r2, [r3, #32]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006228:	68a0      	ldr	r0, [r4, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800622a:	6821      	ldr	r1, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800622c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006230:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8006232:	6a1f      	ldr	r7, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006234:	f8d3 8004 	ldr.w	r8, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8006238:	69de      	ldr	r6, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 800623a:	f427 5700 	bic.w	r7, r7, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800623e:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006242:	ea47 3700 	orr.w	r7, r7, r0, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006246:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800624a:	461a      	mov	r2, r3
  TIMx->CCR4 = OC_Config->Pulse;
 800624c:	6861      	ldr	r1, [r4, #4]
  TIMx->CR2 = tmpcr2;
 800624e:	f8c3 8004 	str.w	r8, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006252:	61de      	str	r6, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8006254:	6419      	str	r1, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8006256:	621f      	str	r7, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006258:	69d1      	ldr	r1, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800625a:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800625c:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006260:	61d1      	str	r1, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006262:	69d1      	ldr	r1, [r2, #28]
 8006264:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006268:	61d1      	str	r1, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800626a:	69d3      	ldr	r3, [r2, #28]
 800626c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8006270:	61d3      	str	r3, [r2, #28]
  __HAL_UNLOCK(htim);
 8006272:	2300      	movs	r3, #0
 8006274:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return HAL_OK;
 8006278:	4618      	mov	r0, r3
}
 800627a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800627e:	6828      	ldr	r0, [r5, #0]
 8006280:	4b71      	ldr	r3, [pc, #452]	; (8006448 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8006282:	4298      	cmp	r0, r3
 8006284:	d020      	beq.n	80062c8 <HAL_TIM_PWM_ConfigChannel+0x138>
 8006286:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800628a:	d01d      	beq.n	80062c8 <HAL_TIM_PWM_ConfigChannel+0x138>
 800628c:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8006290:	4298      	cmp	r0, r3
 8006292:	d019      	beq.n	80062c8 <HAL_TIM_PWM_ConfigChannel+0x138>
 8006294:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006298:	4298      	cmp	r0, r3
 800629a:	d015      	beq.n	80062c8 <HAL_TIM_PWM_ConfigChannel+0x138>
 800629c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80062a0:	4298      	cmp	r0, r3
 80062a2:	d011      	beq.n	80062c8 <HAL_TIM_PWM_ConfigChannel+0x138>
 80062a4:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 80062a8:	4298      	cmp	r0, r3
 80062aa:	d00d      	beq.n	80062c8 <HAL_TIM_PWM_ConfigChannel+0x138>
 80062ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80062b0:	4298      	cmp	r0, r3
 80062b2:	d009      	beq.n	80062c8 <HAL_TIM_PWM_ConfigChannel+0x138>
 80062b4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80062b8:	4298      	cmp	r0, r3
 80062ba:	d005      	beq.n	80062c8 <HAL_TIM_PWM_ConfigChannel+0x138>
 80062bc:	4860      	ldr	r0, [pc, #384]	; (8006440 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80062be:	f241 0124 	movw	r1, #4132	; 0x1024
 80062c2:	f7fb fe0b 	bl	8001edc <assert_failed>
 80062c6:	6828      	ldr	r0, [r5, #0]
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80062c8:	4621      	mov	r1, r4
 80062ca:	f7ff f879 	bl	80053c0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80062ce:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062d0:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80062d2:	6999      	ldr	r1, [r3, #24]
 80062d4:	f041 0108 	orr.w	r1, r1, #8
 80062d8:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80062da:	6999      	ldr	r1, [r3, #24]
 80062dc:	f021 0104 	bic.w	r1, r1, #4
 80062e0:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062e2:	699a      	ldr	r2, [r3, #24]
 80062e4:	4302      	orrs	r2, r0
 80062e6:	619a      	str	r2, [r3, #24]
      break;
 80062e8:	e7c3      	b.n	8006272 <HAL_TIM_PWM_ConfigChannel+0xe2>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 80062ea:	6828      	ldr	r0, [r5, #0]
 80062ec:	4b56      	ldr	r3, [pc, #344]	; (8006448 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 80062ee:	4298      	cmp	r0, r3
 80062f0:	d018      	beq.n	8006324 <HAL_TIM_PWM_ConfigChannel+0x194>
 80062f2:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80062f6:	d015      	beq.n	8006324 <HAL_TIM_PWM_ConfigChannel+0x194>
 80062f8:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 80062fc:	4298      	cmp	r0, r3
 80062fe:	d011      	beq.n	8006324 <HAL_TIM_PWM_ConfigChannel+0x194>
 8006300:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006304:	4298      	cmp	r0, r3
 8006306:	d00d      	beq.n	8006324 <HAL_TIM_PWM_ConfigChannel+0x194>
 8006308:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800630c:	4298      	cmp	r0, r3
 800630e:	d009      	beq.n	8006324 <HAL_TIM_PWM_ConfigChannel+0x194>
 8006310:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8006314:	4298      	cmp	r0, r3
 8006316:	d005      	beq.n	8006324 <HAL_TIM_PWM_ConfigChannel+0x194>
 8006318:	4849      	ldr	r0, [pc, #292]	; (8006440 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 800631a:	f241 0135 	movw	r1, #4149	; 0x1035
 800631e:	f7fb fddd 	bl	8001edc <assert_failed>
 8006322:	6828      	ldr	r0, [r5, #0]
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006324:	4621      	mov	r1, r4
 8006326:	f7ff fedf 	bl	80060e8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800632a:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800632c:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800632e:	6999      	ldr	r1, [r3, #24]
 8006330:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006334:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006336:	6999      	ldr	r1, [r3, #24]
 8006338:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800633c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800633e:	699a      	ldr	r2, [r3, #24]
 8006340:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8006344:	619a      	str	r2, [r3, #24]
      break;
 8006346:	e794      	b.n	8006272 <HAL_TIM_PWM_ConfigChannel+0xe2>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8006348:	6828      	ldr	r0, [r5, #0]
 800634a:	4b3f      	ldr	r3, [pc, #252]	; (8006448 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800634c:	4298      	cmp	r0, r3
 800634e:	d014      	beq.n	800637a <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8006350:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006354:	d011      	beq.n	800637a <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8006356:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 800635a:	4298      	cmp	r0, r3
 800635c:	d00d      	beq.n	800637a <HAL_TIM_PWM_ConfigChannel+0x1ea>
 800635e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006362:	4298      	cmp	r0, r3
 8006364:	d009      	beq.n	800637a <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8006366:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800636a:	4298      	cmp	r0, r3
 800636c:	d005      	beq.n	800637a <HAL_TIM_PWM_ConfigChannel+0x1ea>
 800636e:	4834      	ldr	r0, [pc, #208]	; (8006440 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8006370:	f241 0146 	movw	r1, #4166	; 0x1046
 8006374:	f7fb fdb2 	bl	8001edc <assert_failed>
 8006378:	6828      	ldr	r0, [r5, #0]
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800637a:	4621      	mov	r1, r4
 800637c:	f7ff f872 	bl	8005464 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006380:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006382:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006384:	69d9      	ldr	r1, [r3, #28]
 8006386:	f041 0108 	orr.w	r1, r1, #8
 800638a:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800638c:	69d9      	ldr	r1, [r3, #28]
 800638e:	f021 0104 	bic.w	r1, r1, #4
 8006392:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006394:	69da      	ldr	r2, [r3, #28]
 8006396:	4302      	orrs	r2, r0
 8006398:	61da      	str	r2, [r3, #28]
      break;
 800639a:	e76a      	b.n	8006272 <HAL_TIM_PWM_ConfigChannel+0xe2>
  assert_param(IS_TIM_CHANNELS(Channel));
 800639c:	4828      	ldr	r0, [pc, #160]	; (8006440 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 800639e:	f241 0117 	movw	r1, #4119	; 0x1017
 80063a2:	f7fb fd9b 	bl	8001edc <assert_failed>
 80063a6:	e6fe      	b.n	80061a6 <HAL_TIM_PWM_ConfigChannel+0x16>
  __HAL_LOCK(htim);
 80063a8:	2002      	movs	r0, #2
}
 80063aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80063ae:	6a1a      	ldr	r2, [r3, #32]
 80063b0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80063b4:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80063b6:	6a1f      	ldr	r7, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80063b8:	f8d3 8004 	ldr.w	r8, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80063bc:	69de      	ldr	r6, [r3, #28]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80063be:	68a2      	ldr	r2, [r4, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063c0:	6823      	ldr	r3, [r4, #0]
  tmpccer &= ~TIM_CCER_CC4P;
 80063c2:	f427 5700 	bic.w	r7, r7, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80063c6:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80063ca:	ea47 3702 	orr.w	r7, r7, r2, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063ce:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80063d2:	6961      	ldr	r1, [r4, #20]
 80063d4:	f431 7380 	bics.w	r3, r1, #256	; 0x100
 80063d8:	d129      	bne.n	800642e <HAL_TIM_PWM_ConfigChannel+0x29e>
 80063da:	4a1b      	ldr	r2, [pc, #108]	; (8006448 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80063dc:	4b1a      	ldr	r3, [pc, #104]	; (8006448 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
    tmpcr2 &= ~TIM_CR2_OIS4;
 80063de:	f428 4880 	bic.w	r8, r8, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80063e2:	ea48 1881 	orr.w	r8, r8, r1, lsl #6
 80063e6:	e731      	b.n	800624c <HAL_TIM_PWM_ConfigChannel+0xbc>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 80063e8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80063ec:	4293      	cmp	r3, r2
 80063ee:	f43f af1a 	beq.w	8006226 <HAL_TIM_PWM_ConfigChannel+0x96>
 80063f2:	4813      	ldr	r0, [pc, #76]	; (8006440 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80063f4:	f241 0157 	movw	r1, #4183	; 0x1057
 80063f8:	f7fb fd70 	bl	8001edc <assert_failed>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80063fc:	682b      	ldr	r3, [r5, #0]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80063fe:	68a0      	ldr	r0, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006400:	6a1a      	ldr	r2, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006402:	6821      	ldr	r1, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006404:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006408:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 800640a:	6a1f      	ldr	r7, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800640c:	f8d3 8004 	ldr.w	r8, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8006410:	69de      	ldr	r6, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8006412:	f427 5700 	bic.w	r7, r7, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006416:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800641a:	454b      	cmp	r3, r9
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800641c:	ea47 3700 	orr.w	r7, r7, r0, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006420:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006424:	bf18      	it	ne
 8006426:	461a      	movne	r2, r3
 8006428:	f47f af10 	bne.w	800624c <HAL_TIM_PWM_ConfigChannel+0xbc>
 800642c:	e7d1      	b.n	80063d2 <HAL_TIM_PWM_ConfigChannel+0x242>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800642e:	f641 21ea 	movw	r1, #6890	; 0x1aea
 8006432:	4803      	ldr	r0, [pc, #12]	; (8006440 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8006434:	f7fb fd52 	bl	8001edc <assert_failed>
 8006438:	6961      	ldr	r1, [r4, #20]
 800643a:	682a      	ldr	r2, [r5, #0]
 800643c:	e7ce      	b.n	80063dc <HAL_TIM_PWM_ConfigChannel+0x24c>
 800643e:	bf00      	nop
 8006440:	0800b21c 	.word	0x0800b21c
 8006444:	40000400 	.word	0x40000400
 8006448:	40010000 	.word	0x40010000

0800644c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800644c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800644e:	4a32      	ldr	r2, [pc, #200]	; (8006518 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006450:	6803      	ldr	r3, [r0, #0]
 8006452:	4293      	cmp	r3, r2
{
 8006454:	4604      	mov	r4, r0
 8006456:	460d      	mov	r5, r1
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8006458:	d013      	beq.n	8006482 <HAL_TIMEx_MasterConfigSynchronization+0x36>
 800645a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800645e:	d010      	beq.n	8006482 <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8006460:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8006464:	4293      	cmp	r3, r2
 8006466:	d00c      	beq.n	8006482 <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8006468:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800646c:	4293      	cmp	r3, r2
 800646e:	d008      	beq.n	8006482 <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8006470:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006474:	4293      	cmp	r3, r2
 8006476:	d004      	beq.n	8006482 <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8006478:	4828      	ldr	r0, [pc, #160]	; (800651c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800647a:	f240 7177 	movw	r1, #1911	; 0x777
 800647e:	f7fb fd2d 	bl	8001edc <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8006482:	682b      	ldr	r3, [r5, #0]
 8006484:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 8006488:	d006      	beq.n	8006498 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800648a:	2b40      	cmp	r3, #64	; 0x40
 800648c:	d004      	beq.n	8006498 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800648e:	4823      	ldr	r0, [pc, #140]	; (800651c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006490:	f44f 61ef 	mov.w	r1, #1912	; 0x778
 8006494:	f7fb fd22 	bl	8001edc <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8006498:	686b      	ldr	r3, [r5, #4]
 800649a:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800649e:	d12f      	bne.n	8006500 <HAL_TIMEx_MasterConfigSynchronization+0xb4>

  /* Check input state */
  __HAL_LOCK(htim);
 80064a0:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d034      	beq.n	8006512 <HAL_TIMEx_MasterConfigSynchronization+0xc6>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064a8:	6823      	ldr	r3, [r4, #0]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064aa:	481b      	ldr	r0, [pc, #108]	; (8006518 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
  htim->State = HAL_TIM_STATE_BUSY;
 80064ac:	2202      	movs	r2, #2
 80064ae:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 80064b2:	685a      	ldr	r2, [r3, #4]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064b4:	6829      	ldr	r1, [r5, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80064b6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064ba:	430a      	orrs	r2, r1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064bc:	4283      	cmp	r3, r0
  tmpsmcr = htim->Instance->SMCR;
 80064be:	6899      	ldr	r1, [r3, #8]
  htim->Instance->CR2 = tmpcr2;
 80064c0:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064c2:	d011      	beq.n	80064e8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80064c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064c8:	d00e      	beq.n	80064e8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80064ca:	4a15      	ldr	r2, [pc, #84]	; (8006520 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d00b      	beq.n	80064e8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80064d0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d007      	beq.n	80064e8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80064d8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80064dc:	4293      	cmp	r3, r2
 80064de:	d003      	beq.n	80064e8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80064e0:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d104      	bne.n	80064f2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064e8:	686a      	ldr	r2, [r5, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80064ea:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064ee:	4311      	orrs	r1, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064f0:	6099      	str	r1, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064f2:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 80064f4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80064f6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80064fa:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

  return HAL_OK;
}
 80064fe:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8006500:	4806      	ldr	r0, [pc, #24]	; (800651c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006502:	f240 7179 	movw	r1, #1913	; 0x779
 8006506:	f7fb fce9 	bl	8001edc <assert_failed>
  __HAL_LOCK(htim);
 800650a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800650e:	2b01      	cmp	r3, #1
 8006510:	d1ca      	bne.n	80064a8 <HAL_TIMEx_MasterConfigSynchronization+0x5c>
 8006512:	2002      	movs	r0, #2
}
 8006514:	bd38      	pop	{r3, r4, r5, pc}
 8006516:	bf00      	nop
 8006518:	40010000 	.word	0x40010000
 800651c:	0800b254 	.word	0x0800b254
 8006520:	40000400 	.word	0x40000400

08006524 <HAL_TIMEx_ConfigBreakDeadTime>:
{
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8006524:	4b3d      	ldr	r3, [pc, #244]	; (800661c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8006526:	6802      	ldr	r2, [r0, #0]
 8006528:	429a      	cmp	r2, r3
{
 800652a:	b570      	push	{r4, r5, r6, lr}
 800652c:	4604      	mov	r4, r0
 800652e:	460d      	mov	r5, r1
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8006530:	d004      	beq.n	800653c <HAL_TIMEx_ConfigBreakDeadTime+0x18>
 8006532:	483b      	ldr	r0, [pc, #236]	; (8006620 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 8006534:	f240 71b4 	movw	r1, #1972	; 0x7b4
 8006538:	f7fb fcd0 	bl	8001edc <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800653c:	682b      	ldr	r3, [r5, #0]
 800653e:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8006542:	d159      	bne.n	80065f8 <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8006544:	686b      	ldr	r3, [r5, #4]
 8006546:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 800654a:	d14f      	bne.n	80065ec <HAL_TIMEx_ConfigBreakDeadTime+0xc8>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800654c:	68ab      	ldr	r3, [r5, #8]
 800654e:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8006552:	d004      	beq.n	800655e <HAL_TIMEx_ConfigBreakDeadTime+0x3a>
 8006554:	4832      	ldr	r0, [pc, #200]	; (8006620 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 8006556:	f240 71b7 	movw	r1, #1975	; 0x7b7
 800655a:	f7fb fcbf 	bl	8001edc <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800655e:	68eb      	ldr	r3, [r5, #12]
 8006560:	2bff      	cmp	r3, #255	; 0xff
 8006562:	d834      	bhi.n	80065ce <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8006564:	692b      	ldr	r3, [r5, #16]
 8006566:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800656a:	d139      	bne.n	80065e0 <HAL_TIMEx_ConfigBreakDeadTime+0xbc>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800656c:	696b      	ldr	r3, [r5, #20]
 800656e:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8006572:	d004      	beq.n	800657e <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 8006574:	482a      	ldr	r0, [pc, #168]	; (8006620 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 8006576:	f240 71ba 	movw	r1, #1978	; 0x7ba
 800657a:	f7fb fcaf 	bl	8001edc <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800657e:	69eb      	ldr	r3, [r5, #28]
 8006580:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8006584:	d13e      	bne.n	8006604 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>

  /* Check input state */
  __HAL_LOCK(htim);
 8006586:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800658a:	2b01      	cmp	r3, #1
 800658c:	d043      	beq.n	8006616 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800658e:	e9d5 0302 	ldrd	r0, r3, [r5, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006592:	e9d5 2100 	ldrd	r2, r1, [r5]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006596:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800659a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800659c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80065a0:	430b      	orrs	r3, r1
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80065a2:	e9d5 6004 	ldrd	r6, r0, [r5, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80065a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80065aa:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80065ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80065b0:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80065b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80065b6:	69e9      	ldr	r1, [r5, #28]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80065b8:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80065ba:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80065bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80065c0:	430b      	orrs	r3, r1

  __HAL_UNLOCK(htim);
 80065c2:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80065c4:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80065c6:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c

  return HAL_OK;
 80065ca:	4608      	mov	r0, r1
}
 80065cc:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 80065ce:	4814      	ldr	r0, [pc, #80]	; (8006620 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 80065d0:	f44f 61f7 	mov.w	r1, #1976	; 0x7b8
 80065d4:	f7fb fc82 	bl	8001edc <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 80065d8:	692b      	ldr	r3, [r5, #16]
 80065da:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 80065de:	d0c5      	beq.n	800656c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 80065e0:	480f      	ldr	r0, [pc, #60]	; (8006620 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 80065e2:	f240 71b9 	movw	r1, #1977	; 0x7b9
 80065e6:	f7fb fc79 	bl	8001edc <assert_failed>
 80065ea:	e7bf      	b.n	800656c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 80065ec:	480c      	ldr	r0, [pc, #48]	; (8006620 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 80065ee:	f240 71b6 	movw	r1, #1974	; 0x7b6
 80065f2:	f7fb fc73 	bl	8001edc <assert_failed>
 80065f6:	e7a9      	b.n	800654c <HAL_TIMEx_ConfigBreakDeadTime+0x28>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 80065f8:	4809      	ldr	r0, [pc, #36]	; (8006620 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 80065fa:	f240 71b5 	movw	r1, #1973	; 0x7b5
 80065fe:	f7fb fc6d 	bl	8001edc <assert_failed>
 8006602:	e79f      	b.n	8006544 <HAL_TIMEx_ConfigBreakDeadTime+0x20>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8006604:	4806      	ldr	r0, [pc, #24]	; (8006620 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 8006606:	f240 71bb 	movw	r1, #1979	; 0x7bb
 800660a:	f7fb fc67 	bl	8001edc <assert_failed>
  __HAL_LOCK(htim);
 800660e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8006612:	2b01      	cmp	r3, #1
 8006614:	d1bb      	bne.n	800658e <HAL_TIMEx_ConfigBreakDeadTime+0x6a>
 8006616:	2002      	movs	r0, #2
}
 8006618:	bd70      	pop	{r4, r5, r6, pc}
 800661a:	bf00      	nop
 800661c:	40010000 	.word	0x40010000
 8006620:	0800b254 	.word	0x0800b254

08006624 <HAL_TIMEx_CommutCallback>:
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop

08006628 <HAL_TIMEx_BreakCallback>:
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop

0800662c <hci_disconnection_complete_event_process>:
 * @param Reason Reason for disconnection. See Error Codes.
 * @retval None
 */

tBleStatus hci_disconnection_complete_event_process(uint8_t *buffer_in)
{
 800662c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_disconnection_complete_event_rp0 *rp0 = (hci_disconnection_complete_event_rp0 *)buffer_in;
  hci_disconnection_complete_event(rp0->Status,
 800662e:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 8006632:	78c2      	ldrb	r2, [r0, #3]
 8006634:	7800      	ldrb	r0, [r0, #0]
 8006636:	f7fa ff29 	bl	800148c <hci_disconnection_complete_event>
                                   rp0->Connection_Handle,
                                   rp0->Reason);

  return status;
}
 800663a:	2000      	movs	r0, #0
 800663c:	bd08      	pop	{r3, pc}
 800663e:	bf00      	nop

08006640 <hci_encryption_change_event_process>:
 *        - 0x01: Link Level Encryption is ON with AES-CCM
 * @retval None
 */

tBleStatus hci_encryption_change_event_process(uint8_t *buffer_in)
{
 8006640:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_encryption_change_event_rp0 *rp0 = (hci_encryption_change_event_rp0 *)buffer_in;
  hci_encryption_change_event(rp0->Status,
 8006642:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 8006646:	78c2      	ldrb	r2, [r0, #3]
 8006648:	7800      	ldrb	r0, [r0, #0]
 800664a:	f000 faf1 	bl	8006c30 <hci_encryption_change_event>
                              rp0->Connection_Handle,
                              rp0->Encryption_Enabled);

  return status;
}
 800664e:	2000      	movs	r0, #0
 8006650:	bd08      	pop	{r3, pc}
 8006652:	bf00      	nop

08006654 <hci_read_remote_version_information_complete_event_process>:
 * @param Subversion Subversion of the LMP in the remote Controller
 * @retval None
 */

tBleStatus hci_read_remote_version_information_complete_event_process(uint8_t *buffer_in)
{
 8006654:	b500      	push	{lr}
 8006656:	b083      	sub	sp, #12
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_read_remote_version_information_complete_event_rp0 *rp0 = (hci_read_remote_version_information_complete_event_rp0 *)buffer_in;
  hci_read_remote_version_information_complete_event(rp0->Status,
 8006658:	88c3      	ldrh	r3, [r0, #6]
 800665a:	9300      	str	r3, [sp, #0]
 800665c:	8883      	ldrh	r3, [r0, #4]
 800665e:	78c2      	ldrb	r2, [r0, #3]
 8006660:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 8006664:	7800      	ldrb	r0, [r0, #0]
 8006666:	f000 fae5 	bl	8006c34 <hci_read_remote_version_information_complete_event>
                                                     rp0->Version,
                                                     rp0->Manufacturer_Name,
                                                     rp0->Subversion);

  return status;
}
 800666a:	2000      	movs	r0, #0
 800666c:	b003      	add	sp, #12
 800666e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006672:	bf00      	nop

08006674 <hci_hardware_error_event_process>:
 *        - 0x03: Internal queue overflow error
 * @retval None
 */

tBleStatus hci_hardware_error_event_process(uint8_t *buffer_in)
{
 8006674:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_hardware_error_event_rp0 *rp0 = (hci_hardware_error_event_rp0 *)buffer_in;
  hci_hardware_error_event(rp0->Hardware_Code);
 8006676:	7800      	ldrb	r0, [r0, #0]
 8006678:	f000 fade 	bl	8006c38 <hci_hardware_error_event>

  return status;
}
 800667c:	2000      	movs	r0, #0
 800667e:	bd08      	pop	{r3, pc}

08006680 <hci_number_of_completed_packets_event_process>:
 * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
 * @retval None
 */

tBleStatus hci_number_of_completed_packets_event_process(uint8_t *buffer_in)
{
 8006680:	b530      	push	{r4, r5, lr}
 8006682:	4602      	mov	r2, r0
  /* Input params */
  hci_number_of_completed_packets_event_rp0 *rp0 = (hci_number_of_completed_packets_event_rp0 *)buffer_in;
  uint8_t size = 1;
  int i;
  Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Packets_Pair_Entry_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8006684:	7800      	ldrb	r0, [r0, #0]
{
 8006686:	b0a1      	sub	sp, #132	; 0x84
 8006688:	4669      	mov	r1, sp
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800668a:	b148      	cbz	r0, 80066a0 <hci_number_of_completed_packets_event_process+0x20>
 800668c:	3201      	adds	r2, #1
 800668e:	eb01 0580 	add.w	r5, r1, r0, lsl #2
 8006692:	460b      	mov	r3, r1
    Handle_Packets_Pair_Entry[i].Connection_Handle = rp0->Handle_Packets_Pair_Entry[i].Connection_Handle;
 8006694:	f852 4b04 	ldr.w	r4, [r2], #4
 8006698:	f843 4b04 	str.w	r4, [r3], #4
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800669c:	429d      	cmp	r5, r3
 800669e:	d1f9      	bne.n	8006694 <hci_number_of_completed_packets_event_process+0x14>
    size += 2;
    Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets = rp0->Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets;
    size += 2;
  }
  hci_number_of_completed_packets_event(rp0->Number_of_Handles,
 80066a0:	f000 facc 	bl	8006c3c <hci_number_of_completed_packets_event>
                                        Handle_Packets_Pair_Entry);

  return status;
}
 80066a4:	2000      	movs	r0, #0
 80066a6:	b021      	add	sp, #132	; 0x84
 80066a8:	bd30      	pop	{r4, r5, pc}
 80066aa:	bf00      	nop

080066ac <hci_data_buffer_overflow_event_process>:
 *        - 0x01: ACL Buffer Overflow
 * @retval None
 */

tBleStatus hci_data_buffer_overflow_event_process(uint8_t *buffer_in)
{
 80066ac:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_data_buffer_overflow_event_rp0 *rp0 = (hci_data_buffer_overflow_event_rp0 *)buffer_in;
  hci_data_buffer_overflow_event(rp0->Link_Type);
 80066ae:	7800      	ldrb	r0, [r0, #0]
 80066b0:	f000 fac6 	bl	8006c40 <hci_data_buffer_overflow_event>

  return status;
}
 80066b4:	2000      	movs	r0, #0
 80066b6:	bd08      	pop	{r3, pc}

080066b8 <hci_encryption_key_refresh_complete_event_process>:
 *        - 0x0000 ... 0x0EFF
 * @retval None
 */

tBleStatus hci_encryption_key_refresh_complete_event_process(uint8_t *buffer_in)
{
 80066b8:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_encryption_key_refresh_complete_event_rp0 *rp0 = (hci_encryption_key_refresh_complete_event_rp0 *)buffer_in;
  hci_encryption_key_refresh_complete_event(rp0->Status,
 80066ba:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 80066be:	7800      	ldrb	r0, [r0, #0]
 80066c0:	f000 fac0 	bl	8006c44 <hci_encryption_key_refresh_complete_event>
                                            rp0->Connection_Handle);

  return status;
}
 80066c4:	2000      	movs	r0, #0
 80066c6:	bd08      	pop	{r3, pc}

080066c8 <aci_blue_initialized_event_process>:
 *        - 0x09: System reset due to ECC error
 * @retval None
 */

tBleStatus aci_blue_initialized_event_process(uint8_t *buffer_in)
{
 80066c8:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_blue_initialized_event_rp0 *rp0 = (aci_blue_initialized_event_rp0 *)buffer_in;
  aci_blue_initialized_event(rp0->Reason_Code);
 80066ca:	7800      	ldrb	r0, [r0, #0]
 80066cc:	f000 fb14 	bl	8006cf8 <aci_blue_initialized_event>

  return status;
}
 80066d0:	2000      	movs	r0, #0
 80066d2:	bd08      	pop	{r3, pc}

080066d4 <aci_blue_events_lost_event_process>:
 *        - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
 * @retval None
 */

tBleStatus aci_blue_events_lost_event_process(uint8_t *buffer_in)
{
 80066d4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_blue_events_lost_event_rp0 *rp0 = (aci_blue_events_lost_event_rp0 *)buffer_in;
  aci_blue_events_lost_event(rp0->Lost_Events);
 80066d6:	f000 fb11 	bl	8006cfc <aci_blue_events_lost_event>

  return status;
}
 80066da:	2000      	movs	r0, #0
 80066dc:	bd08      	pop	{r3, pc}
 80066de:	bf00      	nop

080066e0 <aci_blue_crash_info_event_process>:
 * @param Debug_Data Debug data
 * @retval None
 */

tBleStatus aci_blue_crash_info_event_process(uint8_t *buffer_in)
{
 80066e0:	b570      	push	{r4, r5, r6, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_blue_crash_info_event_rp0 *rp0 = (aci_blue_crash_info_event_rp0 *)buffer_in;
  aci_blue_crash_info_event(rp0->Crash_Type,
 80066e2:	4603      	mov	r3, r0
{
 80066e4:	b088      	sub	sp, #32
 80066e6:	4601      	mov	r1, r0
  aci_blue_crash_info_event(rp0->Crash_Type,
 80066e8:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 80066ec:	f813 0b26 	ldrb.w	r0, [r3], #38
 80066f0:	f8d1 2021 	ldr.w	r2, [r1, #33]	; 0x21
 80066f4:	f8d1 601d 	ldr.w	r6, [r1, #29]
 80066f8:	9307      	str	r3, [sp, #28]
 80066fa:	f8d1 5019 	ldr.w	r5, [r1, #25]
 80066fe:	9406      	str	r4, [sp, #24]
 8006700:	f8d1 4015 	ldr.w	r4, [r1, #21]
 8006704:	9205      	str	r2, [sp, #20]
 8006706:	f8d1 2011 	ldr.w	r2, [r1, #17]
 800670a:	9604      	str	r6, [sp, #16]
 800670c:	f8d1 300d 	ldr.w	r3, [r1, #13]
 8006710:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006714:	e9cd 3200 	strd	r3, r2, [sp]
 8006718:	f8d1 3009 	ldr.w	r3, [r1, #9]
 800671c:	f8d1 2005 	ldr.w	r2, [r1, #5]
 8006720:	f8d1 1001 	ldr.w	r1, [r1, #1]
 8006724:	f000 faec 	bl	8006d00 <aci_blue_crash_info_event>
                            rp0->xPSR,
                            rp0->Debug_Data_Length,
                            rp0->Debug_Data);

  return status;
}
 8006728:	2000      	movs	r0, #0
 800672a:	b008      	add	sp, #32
 800672c:	bd70      	pop	{r4, r5, r6, pc}
 800672e:	bf00      	nop

08006730 <aci_hal_end_of_radio_activity_event_process>:
 *        time units.
 * @retval None
 */

tBleStatus aci_hal_end_of_radio_activity_event_process(uint8_t *buffer_in)
{
 8006730:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_hal_end_of_radio_activity_event_rp0 *rp0 = (aci_hal_end_of_radio_activity_event_rp0 *)buffer_in;
  aci_hal_end_of_radio_activity_event(rp0->Last_State,
 8006732:	f8d0 2002 	ldr.w	r2, [r0, #2]
 8006736:	7841      	ldrb	r1, [r0, #1]
 8006738:	7800      	ldrb	r0, [r0, #0]
 800673a:	f000 fae3 	bl	8006d04 <aci_hal_end_of_radio_activity_event>
                                      rp0->Next_State,
                                      rp0->Next_State_SysTime);

  return status;
}
 800673e:	2000      	movs	r0, #0
 8006740:	bd08      	pop	{r3, pc}
 8006742:	bf00      	nop

08006744 <aci_hal_scan_req_report_event_process>:
 *        peer device
 * @retval None
 */

tBleStatus aci_hal_scan_req_report_event_process(uint8_t *buffer_in)
{
 8006744:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_hal_scan_req_report_event_rp0 *rp0 = (aci_hal_scan_req_report_event_rp0 *)buffer_in;
  aci_hal_scan_req_report_event(rp0->RSSI,
 8006746:	1c82      	adds	r2, r0, #2
 8006748:	7841      	ldrb	r1, [r0, #1]
 800674a:	f990 0000 	ldrsb.w	r0, [r0]
 800674e:	f000 fadb 	bl	8006d08 <aci_hal_scan_req_report_event>
                                rp0->Peer_Address_Type,
                                rp0->Peer_Address);

  return status;
}
 8006752:	2000      	movs	r0, #0
 8006754:	bd08      	pop	{r3, pc}
 8006756:	bf00      	nop

08006758 <aci_hal_fw_error_event_process>:
 *        the connection handle where the abnormal condition has occurred.
 * @retval None
 */

tBleStatus aci_hal_fw_error_event_process(uint8_t *buffer_in)
{
 8006758:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_hal_fw_error_event_rp0 *rp0 = (aci_hal_fw_error_event_rp0 *)buffer_in;
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 800675a:	1c82      	adds	r2, r0, #2
 800675c:	7841      	ldrb	r1, [r0, #1]
 800675e:	7800      	ldrb	r0, [r0, #0]
 8006760:	f000 fad4 	bl	8006d0c <aci_hal_fw_error_event>
                         rp0->Data_Length,
                         rp0->Data);

  return status;
}
 8006764:	2000      	movs	r0, #0
 8006766:	bd08      	pop	{r3, pc}

08006768 <aci_gap_limited_discoverable_event_process>:
 *        discoverable mode ends due to timeout. The timeout is 180 seconds.
 * @retval None
 */

tBleStatus aci_gap_limited_discoverable_event_process(uint8_t *buffer_in)
{
 8006768:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  aci_gap_limited_discoverable_event();
 800676a:	f000 fa7f 	bl	8006c6c <aci_gap_limited_discoverable_event>

  return status;
}
 800676e:	2000      	movs	r0, #0
 8006770:	bd08      	pop	{r3, pc}
 8006772:	bf00      	nop

08006774 <aci_gap_pairing_complete_event_process>:
 *        - 0x0C: SMP_SC_NUMCOMPARISON_FAILED
 * @retval None
 */

tBleStatus aci_gap_pairing_complete_event_process(uint8_t *buffer_in)
{
 8006774:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_pairing_complete_event_rp0 *rp0 = (aci_gap_pairing_complete_event_rp0 *)buffer_in;
  aci_gap_pairing_complete_event(rp0->Connection_Handle,
 8006776:	78c2      	ldrb	r2, [r0, #3]
 8006778:	7881      	ldrb	r1, [r0, #2]
 800677a:	8800      	ldrh	r0, [r0, #0]
 800677c:	f000 fa78 	bl	8006c70 <aci_gap_pairing_complete_event>
                                 rp0->Status,
                                 rp0->Reason);

  return status;
}
 8006780:	2000      	movs	r0, #0
 8006782:	bd08      	pop	{r3, pc}

08006784 <aci_gap_pass_key_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_pass_key_req_event_process(uint8_t *buffer_in)
{
 8006784:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_pass_key_req_event_rp0 *rp0 = (aci_gap_pass_key_req_event_rp0 *)buffer_in;
  aci_gap_pass_key_req_event(rp0->Connection_Handle);
 8006786:	8800      	ldrh	r0, [r0, #0]
 8006788:	f000 fa74 	bl	8006c74 <aci_gap_pass_key_req_event>

  return status;
}
 800678c:	2000      	movs	r0, #0
 800678e:	bd08      	pop	{r3, pc}

08006790 <aci_gap_authorization_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_authorization_req_event_process(uint8_t *buffer_in)
{
 8006790:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_authorization_req_event_rp0 *rp0 = (aci_gap_authorization_req_event_rp0 *)buffer_in;
  aci_gap_authorization_req_event(rp0->Connection_Handle);
 8006792:	8800      	ldrh	r0, [r0, #0]
 8006794:	f000 fa70 	bl	8006c78 <aci_gap_authorization_req_event>

  return status;
}
 8006798:	2000      	movs	r0, #0
 800679a:	bd08      	pop	{r3, pc}

0800679c <aci_gap_slave_security_initiated_event_process>:
 *        successfully sent to the master.
 * @retval None
 */

tBleStatus aci_gap_slave_security_initiated_event_process(uint8_t *buffer_in)
{
 800679c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  aci_gap_slave_security_initiated_event();
 800679e:	f000 fa6d 	bl	8006c7c <aci_gap_slave_security_initiated_event>

  return status;
}
 80067a2:	2000      	movs	r0, #0
 80067a4:	bd08      	pop	{r3, pc}
 80067a6:	bf00      	nop

080067a8 <aci_gap_bond_lost_event_process>:
 *        force_rebond set to 1.
 * @retval None
 */

tBleStatus aci_gap_bond_lost_event_process(uint8_t *buffer_in)
{
 80067a8:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  aci_gap_bond_lost_event();
 80067aa:	f000 fa69 	bl	8006c80 <aci_gap_bond_lost_event>

  return status;
}
 80067ae:	2000      	movs	r0, #0
 80067b0:	bd08      	pop	{r3, pc}
 80067b2:	bf00      	nop

080067b4 <aci_gap_proc_complete_event_process>:
 *        of the peer device if the procedure completed successfully.
 * @retval None
 */

tBleStatus aci_gap_proc_complete_event_process(uint8_t *buffer_in)
{
 80067b4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_proc_complete_event_rp0 *rp0 = (aci_gap_proc_complete_event_rp0 *)buffer_in;
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 80067b6:	1cc3      	adds	r3, r0, #3
 80067b8:	7882      	ldrb	r2, [r0, #2]
 80067ba:	7841      	ldrb	r1, [r0, #1]
 80067bc:	7800      	ldrb	r0, [r0, #0]
 80067be:	f000 fa61 	bl	8006c84 <aci_gap_proc_complete_event>
                              rp0->Status,
                              rp0->Data_Length,
                              rp0->Data);

  return status;
}
 80067c2:	2000      	movs	r0, #0
 80067c4:	bd08      	pop	{r3, pc}
 80067c6:	bf00      	nop

080067c8 <aci_gap_addr_not_resolved_event_process>:
 *        could not be resolved with any of the stored IRK's.
 * @retval None
 */

tBleStatus aci_gap_addr_not_resolved_event_process(uint8_t *buffer_in)
{
 80067c8:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_addr_not_resolved_event_rp0 *rp0 = (aci_gap_addr_not_resolved_event_rp0 *)buffer_in;
  aci_gap_addr_not_resolved_event(rp0->Connection_Handle);
 80067ca:	8800      	ldrh	r0, [r0, #0]
 80067cc:	f000 fa5c 	bl	8006c88 <aci_gap_addr_not_resolved_event>

  return status;
}
 80067d0:	2000      	movs	r0, #0
 80067d2:	bd08      	pop	{r3, pc}

080067d4 <aci_gap_numeric_comparison_value_event_process>:
 * @param Numeric_Value
 * @retval None
 */

tBleStatus aci_gap_numeric_comparison_value_event_process(uint8_t *buffer_in)
{
 80067d4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_numeric_comparison_value_event_rp0 *rp0 = (aci_gap_numeric_comparison_value_event_rp0 *)buffer_in;
  aci_gap_numeric_comparison_value_event(rp0->Connection_Handle,
 80067d6:	f8d0 1002 	ldr.w	r1, [r0, #2]
 80067da:	8800      	ldrh	r0, [r0, #0]
 80067dc:	f000 fa56 	bl	8006c8c <aci_gap_numeric_comparison_value_event>
                                         rp0->Numeric_Value);

  return status;
}
 80067e0:	2000      	movs	r0, #0
 80067e2:	bd08      	pop	{r3, pc}

080067e4 <aci_gap_keypress_notification_event_process>:
 *        - 0x04: PASSKEY_ENTRY_COMPLETED
 * @retval None
 */

tBleStatus aci_gap_keypress_notification_event_process(uint8_t *buffer_in)
{
 80067e4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_keypress_notification_event_rp0 *rp0 = (aci_gap_keypress_notification_event_rp0 *)buffer_in;
  aci_gap_keypress_notification_event(rp0->Connection_Handle,
 80067e6:	7881      	ldrb	r1, [r0, #2]
 80067e8:	8800      	ldrh	r0, [r0, #0]
 80067ea:	f000 fa51 	bl	8006c90 <aci_gap_keypress_notification_event>
                                      rp0->Notification_Type);

  return status;
}
 80067ee:	2000      	movs	r0, #0
 80067f0:	bd08      	pop	{r3, pc}
 80067f2:	bf00      	nop

080067f4 <aci_l2cap_connection_update_resp_event_process>:
 * @param Result
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_resp_event_process(uint8_t *buffer_in)
{
 80067f4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_l2cap_connection_update_resp_event_rp0 *rp0 = (aci_l2cap_connection_update_resp_event_rp0 *)buffer_in;
  aci_l2cap_connection_update_resp_event(rp0->Connection_Handle,
 80067f6:	8841      	ldrh	r1, [r0, #2]
 80067f8:	8800      	ldrh	r0, [r0, #0]
 80067fa:	f000 fa75 	bl	8006ce8 <aci_l2cap_connection_update_resp_event>
                                         rp0->Result);

  return status;
}
 80067fe:	2000      	movs	r0, #0
 8006800:	bd08      	pop	{r3, pc}
 8006802:	bf00      	nop

08006804 <aci_l2cap_proc_timeout_event_process>:
 * @param Data
 * @retval None
 */

tBleStatus aci_l2cap_proc_timeout_event_process(uint8_t *buffer_in)
{
 8006804:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_l2cap_proc_timeout_event_rp0 *rp0 = (aci_l2cap_proc_timeout_event_rp0 *)buffer_in;
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 8006806:	1cc2      	adds	r2, r0, #3
 8006808:	7881      	ldrb	r1, [r0, #2]
 800680a:	8800      	ldrh	r0, [r0, #0]
 800680c:	f000 fa6e 	bl	8006cec <aci_l2cap_proc_timeout_event>
                               rp0->Data_Length,
                               rp0->Data);

  return status;
}
 8006810:	2000      	movs	r0, #0
 8006812:	bd08      	pop	{r3, pc}

08006814 <aci_l2cap_connection_update_req_event_process>:
 *        - 10 (100 ms)  ... 3200 (32000 ms) 
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_req_event_process(uint8_t *buffer_in)
{
 8006814:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_l2cap_connection_update_req_event_rp0 *rp0 = (aci_l2cap_connection_update_req_event_rp0 *)buffer_in;
  aci_l2cap_connection_update_req_event(rp0->Connection_Handle,
 8006816:	f8b0 100b 	ldrh.w	r1, [r0, #11]
 800681a:	f8b0 2009 	ldrh.w	r2, [r0, #9]
 800681e:	f8b0 3007 	ldrh.w	r3, [r0, #7]
{
 8006822:	b085      	sub	sp, #20
  aci_l2cap_connection_update_req_event(rp0->Connection_Handle,
 8006824:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8006828:	9300      	str	r3, [sp, #0]
 800682a:	f8b0 3005 	ldrh.w	r3, [r0, #5]
 800682e:	f8b0 2003 	ldrh.w	r2, [r0, #3]
 8006832:	7881      	ldrb	r1, [r0, #2]
 8006834:	8800      	ldrh	r0, [r0, #0]
 8006836:	f000 fa5b 	bl	8006cf0 <aci_l2cap_connection_update_req_event>
                                        rp0->Interval_Max,
                                        rp0->Slave_Latency,
                                        rp0->Timeout_Multiplier);

  return status;
}
 800683a:	2000      	movs	r0, #0
 800683c:	b005      	add	sp, #20
 800683e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006842:	bf00      	nop

08006844 <aci_l2cap_command_reject_event_process>:
 * @param Data Data field associated with Reason
 * @retval None
 */

tBleStatus aci_l2cap_command_reject_event_process(uint8_t *buffer_in)
{
 8006844:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_l2cap_command_reject_event_rp0 *rp0 = (aci_l2cap_command_reject_event_rp0 *)buffer_in;
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 8006846:	4602      	mov	r2, r0
{
 8006848:	b083      	sub	sp, #12
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 800684a:	7943      	ldrb	r3, [r0, #5]
{
 800684c:	4601      	mov	r1, r0
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 800684e:	f832 0b06 	ldrh.w	r0, [r2], #6
 8006852:	9200      	str	r2, [sp, #0]
 8006854:	f8b1 2003 	ldrh.w	r2, [r1, #3]
 8006858:	7889      	ldrb	r1, [r1, #2]
 800685a:	f000 fa4b 	bl	8006cf4 <aci_l2cap_command_reject_event>
                                 rp0->Reason,
                                 rp0->Data_Length,
                                 rp0->Data);

  return status;
}
 800685e:	2000      	movs	r0, #0
 8006860:	b003      	add	sp, #12
 8006862:	f85d fb04 	ldr.w	pc, [sp], #4
 8006866:	bf00      	nop

08006868 <aci_gatt_attribute_modified_event_process>:
 * @param Attr_Data The modified value
 * @retval None
 */

tBleStatus aci_gatt_attribute_modified_event_process(uint8_t *buffer_in)
{
 8006868:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_attribute_modified_event_rp0 *rp0 = (aci_gatt_attribute_modified_event_rp0 *)buffer_in;
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 800686a:	4602      	mov	r2, r0
{
 800686c:	b083      	sub	sp, #12
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 800686e:	88c3      	ldrh	r3, [r0, #6]
{
 8006870:	4601      	mov	r1, r0
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 8006872:	f832 0b08 	ldrh.w	r0, [r2], #8
 8006876:	9200      	str	r2, [sp, #0]
 8006878:	888a      	ldrh	r2, [r1, #4]
 800687a:	8849      	ldrh	r1, [r1, #2]
 800687c:	f7fa fe3c 	bl	80014f8 <aci_gatt_attribute_modified_event>
                                    rp0->Offset,
                                    rp0->Attr_Data_Length,
                                    rp0->Attr_Data);

  return status;
}
 8006880:	2000      	movs	r0, #0
 8006882:	b003      	add	sp, #12
 8006884:	f85d fb04 	ldr.w	pc, [sp], #4

08006888 <aci_gatt_proc_timeout_event_process>:
 *        timed out
 * @retval None
 */

tBleStatus aci_gatt_proc_timeout_event_process(uint8_t *buffer_in)
{
 8006888:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_proc_timeout_event_rp0 *rp0 = (aci_gatt_proc_timeout_event_rp0 *)buffer_in;
  aci_gatt_proc_timeout_event(rp0->Connection_Handle);
 800688a:	8800      	ldrh	r0, [r0, #0]
 800688c:	f000 fa02 	bl	8006c94 <aci_gatt_proc_timeout_event>

  return status;
}
 8006890:	2000      	movs	r0, #0
 8006892:	bd08      	pop	{r3, pc}

08006894 <aci_att_exchange_mtu_resp_event_process>:
 * @param Server_RX_MTU ATT_MTU value agreed between server and client
 * @retval None
 */

tBleStatus aci_att_exchange_mtu_resp_event_process(uint8_t *buffer_in)
{
 8006894:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_exchange_mtu_resp_event_rp0 *rp0 = (aci_att_exchange_mtu_resp_event_rp0 *)buffer_in;
  aci_att_exchange_mtu_resp_event(rp0->Connection_Handle,
 8006896:	8841      	ldrh	r1, [r0, #2]
 8006898:	8800      	ldrh	r0, [r0, #0]
 800689a:	f000 f9fd 	bl	8006c98 <aci_att_exchange_mtu_resp_event>
                                  rp0->Server_RX_MTU);

  return status;
}
 800689e:	2000      	movs	r0, #0
 80068a0:	bd08      	pop	{r3, pc}
 80068a2:	bf00      	nop

080068a4 <aci_att_find_info_resp_event_process>:
 *        pair is:[2 octets for handle, 16 octets for UUIDs]
 * @retval None
 */

tBleStatus aci_att_find_info_resp_event_process(uint8_t *buffer_in)
{
 80068a4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_find_info_resp_event_rp0 *rp0 = (aci_att_find_info_resp_event_rp0 *)buffer_in;
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 80068a6:	1d03      	adds	r3, r0, #4
 80068a8:	78c2      	ldrb	r2, [r0, #3]
 80068aa:	7881      	ldrb	r1, [r0, #2]
 80068ac:	8800      	ldrh	r0, [r0, #0]
 80068ae:	f000 f9f5 	bl	8006c9c <aci_att_find_info_resp_event>
                               rp0->Format,
                               rp0->Event_Data_Length,
                               rp0->Handle_UUID_Pair);

  return status;
}
 80068b2:	2000      	movs	r0, #0
 80068b4:	bd08      	pop	{r3, pc}
 80068b6:	bf00      	nop

080068b8 <aci_att_find_by_type_value_resp_event_process>:
 * @param Attribute_Group_Handle_Pair See @ref Attribute_Group_Handle_Pair_t
 * @retval None
 */

tBleStatus aci_att_find_by_type_value_resp_event_process(uint8_t *buffer_in)
{
 80068b8:	b570      	push	{r4, r5, r6, lr}
  /* Input params */
  aci_att_find_by_type_value_resp_event_rp0 *rp0 = (aci_att_find_by_type_value_resp_event_rp0 *)buffer_in;
  uint8_t size = 3;
  int i;
  Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[HCI_MAX_PAYLOAD_SIZE/sizeof(Attribute_Group_Handle_Pair_t)];
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 80068ba:	7881      	ldrb	r1, [r0, #2]
{
 80068bc:	b0a0      	sub	sp, #128	; 0x80
 80068be:	466a      	mov	r2, sp
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 80068c0:	b149      	cbz	r1, 80068d6 <aci_att_find_by_type_value_resp_event_process+0x1e>
 80068c2:	eb02 0681 	add.w	r6, r2, r1, lsl #2
 80068c6:	4613      	mov	r3, r2
 80068c8:	1cc4      	adds	r4, r0, #3
    Attribute_Group_Handle_Pair[i].Found_Attribute_Handle = rp0->Attribute_Group_Handle_Pair[i].Found_Attribute_Handle;
 80068ca:	f854 5b04 	ldr.w	r5, [r4], #4
 80068ce:	f843 5b04 	str.w	r5, [r3], #4
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 80068d2:	429e      	cmp	r6, r3
 80068d4:	d1f9      	bne.n	80068ca <aci_att_find_by_type_value_resp_event_process+0x12>
    size += 2;
    Attribute_Group_Handle_Pair[i].Group_End_Handle = rp0->Attribute_Group_Handle_Pair[i].Group_End_Handle;
    size += 2;
  }
  aci_att_find_by_type_value_resp_event(rp0->Connection_Handle,
 80068d6:	8800      	ldrh	r0, [r0, #0]
 80068d8:	f000 f9e2 	bl	8006ca0 <aci_att_find_by_type_value_resp_event>
                                        rp0->Num_of_Handle_Pair,
                                        Attribute_Group_Handle_Pair);

  return status;
}
 80068dc:	2000      	movs	r0, #0
 80068de:	b020      	add	sp, #128	; 0x80
 80068e0:	bd70      	pop	{r4, r5, r6, pc}
 80068e2:	bf00      	nop

080068e4 <aci_att_read_by_type_resp_event_process>:
 *        Value]
 * @retval None
 */

tBleStatus aci_att_read_by_type_resp_event_process(uint8_t *buffer_in)
{
 80068e4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_by_type_resp_event_rp0 *rp0 = (aci_att_read_by_type_resp_event_rp0 *)buffer_in;
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 80068e6:	1d03      	adds	r3, r0, #4
 80068e8:	78c2      	ldrb	r2, [r0, #3]
 80068ea:	7881      	ldrb	r1, [r0, #2]
 80068ec:	8800      	ldrh	r0, [r0, #0]
 80068ee:	f000 f9d9 	bl	8006ca4 <aci_att_read_by_type_resp_event>
                                  rp0->Handle_Value_Pair_Length,
                                  rp0->Data_Length,
                                  rp0->Handle_Value_Pair_Data);

  return status;
}
 80068f2:	2000      	movs	r0, #0
 80068f4:	bd08      	pop	{r3, pc}
 80068f6:	bf00      	nop

080068f8 <aci_att_read_resp_event_process>:
 * @param Attribute_Value The value of the attribute.
 * @retval None
 */

tBleStatus aci_att_read_resp_event_process(uint8_t *buffer_in)
{
 80068f8:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_resp_event_rp0 *rp0 = (aci_att_read_resp_event_rp0 *)buffer_in;
  aci_att_read_resp_event(rp0->Connection_Handle,
 80068fa:	1cc2      	adds	r2, r0, #3
 80068fc:	7881      	ldrb	r1, [r0, #2]
 80068fe:	8800      	ldrh	r0, [r0, #0]
 8006900:	f000 f9d2 	bl	8006ca8 <aci_att_read_resp_event>
                          rp0->Event_Data_Length,
                          rp0->Attribute_Value);

  return status;
}
 8006904:	2000      	movs	r0, #0
 8006906:	bd08      	pop	{r3, pc}

08006908 <aci_att_read_blob_resp_event_process>:
 * @param Attribute_Value Part of the attribute value.
 * @retval None
 */

tBleStatus aci_att_read_blob_resp_event_process(uint8_t *buffer_in)
{
 8006908:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_blob_resp_event_rp0 *rp0 = (aci_att_read_blob_resp_event_rp0 *)buffer_in;
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 800690a:	1cc2      	adds	r2, r0, #3
 800690c:	7881      	ldrb	r1, [r0, #2]
 800690e:	8800      	ldrh	r0, [r0, #0]
 8006910:	f000 f9cc 	bl	8006cac <aci_att_read_blob_resp_event>
                               rp0->Event_Data_Length,
                               rp0->Attribute_Value);

  return status;
}
 8006914:	2000      	movs	r0, #0
 8006916:	bd08      	pop	{r3, pc}

08006918 <aci_att_read_multiple_resp_event_process>:
 *        the order that they were requested.
 * @retval None
 */

tBleStatus aci_att_read_multiple_resp_event_process(uint8_t *buffer_in)
{
 8006918:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_multiple_resp_event_rp0 *rp0 = (aci_att_read_multiple_resp_event_rp0 *)buffer_in;
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 800691a:	1cc2      	adds	r2, r0, #3
 800691c:	7881      	ldrb	r1, [r0, #2]
 800691e:	8800      	ldrh	r0, [r0, #0]
 8006920:	f000 f9c6 	bl	8006cb0 <aci_att_read_multiple_resp_event>
                                   rp0->Event_Data_Length,
                                   rp0->Set_Of_Values);

  return status;
}
 8006924:	2000      	movs	r0, #0
 8006926:	bd08      	pop	{r3, pc}

08006928 <aci_att_read_by_group_type_resp_event_process>:
 *        Handle, (Attribute_Data_Length - 4 octets) for Attribute Value]
 * @retval None
 */

tBleStatus aci_att_read_by_group_type_resp_event_process(uint8_t *buffer_in)
{
 8006928:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_by_group_type_resp_event_rp0 *rp0 = (aci_att_read_by_group_type_resp_event_rp0 *)buffer_in;
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 800692a:	1d03      	adds	r3, r0, #4
 800692c:	78c2      	ldrb	r2, [r0, #3]
 800692e:	7881      	ldrb	r1, [r0, #2]
 8006930:	8800      	ldrh	r0, [r0, #0]
 8006932:	f000 f9bf 	bl	8006cb4 <aci_att_read_by_group_type_resp_event>
                                        rp0->Attribute_Data_Length,
                                        rp0->Data_Length,
                                        rp0->Attribute_Data_List);

  return status;
}
 8006936:	2000      	movs	r0, #0
 8006938:	bd08      	pop	{r3, pc}
 800693a:	bf00      	nop

0800693c <aci_att_prepare_write_resp_event_process>:
 * @param Part_Attribute_Value The value of the attribute to be written
 * @retval None
 */

tBleStatus aci_att_prepare_write_resp_event_process(uint8_t *buffer_in)
{
 800693c:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_prepare_write_resp_event_rp0 *rp0 = (aci_att_prepare_write_resp_event_rp0 *)buffer_in;
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 800693e:	4602      	mov	r2, r0
{
 8006940:	b083      	sub	sp, #12
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 8006942:	7983      	ldrb	r3, [r0, #6]
{
 8006944:	4601      	mov	r1, r0
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 8006946:	f832 0b07 	ldrh.w	r0, [r2], #7
 800694a:	9200      	str	r2, [sp, #0]
 800694c:	888a      	ldrh	r2, [r1, #4]
 800694e:	8849      	ldrh	r1, [r1, #2]
 8006950:	f000 f9b2 	bl	8006cb8 <aci_att_prepare_write_resp_event>
                                   rp0->Offset,
                                   rp0->Part_Attribute_Value_Length,
                                   rp0->Part_Attribute_Value);

  return status;
}
 8006954:	2000      	movs	r0, #0
 8006956:	b003      	add	sp, #12
 8006958:	f85d fb04 	ldr.w	pc, [sp], #4

0800695c <aci_att_exec_write_resp_event_process>:
 * @param Connection_Handle Connection handle related to the response
 * @retval None
 */

tBleStatus aci_att_exec_write_resp_event_process(uint8_t *buffer_in)
{
 800695c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_exec_write_resp_event_rp0 *rp0 = (aci_att_exec_write_resp_event_rp0 *)buffer_in;
  aci_att_exec_write_resp_event(rp0->Connection_Handle);
 800695e:	8800      	ldrh	r0, [r0, #0]
 8006960:	f000 f9ac 	bl	8006cbc <aci_att_exec_write_resp_event>

  return status;
}
 8006964:	2000      	movs	r0, #0
 8006966:	bd08      	pop	{r3, pc}

08006968 <aci_gatt_indication_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_indication_event_process(uint8_t *buffer_in)
{
 8006968:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_indication_event_rp0 *rp0 = (aci_gatt_indication_event_rp0 *)buffer_in;
  aci_gatt_indication_event(rp0->Connection_Handle,
 800696a:	1d43      	adds	r3, r0, #5
 800696c:	7902      	ldrb	r2, [r0, #4]
 800696e:	8841      	ldrh	r1, [r0, #2]
 8006970:	8800      	ldrh	r0, [r0, #0]
 8006972:	f000 f9a5 	bl	8006cc0 <aci_gatt_indication_event>
                            rp0->Attribute_Handle,
                            rp0->Attribute_Value_Length,
                            rp0->Attribute_Value);

  return status;
}
 8006976:	2000      	movs	r0, #0
 8006978:	bd08      	pop	{r3, pc}
 800697a:	bf00      	nop

0800697c <aci_gatt_notification_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_notification_event_process(uint8_t *buffer_in)
{
 800697c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_notification_event_rp0 *rp0 = (aci_gatt_notification_event_rp0 *)buffer_in;
  aci_gatt_notification_event(rp0->Connection_Handle,
 800697e:	1d43      	adds	r3, r0, #5
 8006980:	7902      	ldrb	r2, [r0, #4]
 8006982:	8841      	ldrh	r1, [r0, #2]
 8006984:	8800      	ldrh	r0, [r0, #0]
 8006986:	f7fa fdb5 	bl	80014f4 <aci_gatt_notification_event>
                              rp0->Attribute_Handle,
                              rp0->Attribute_Value_Length,
                              rp0->Attribute_Value);

  return status;
}
 800698a:	2000      	movs	r0, #0
 800698c:	bd08      	pop	{r3, pc}
 800698e:	bf00      	nop

08006990 <aci_gatt_proc_complete_event_process>:
 *        was successful.
 * @retval None
 */

tBleStatus aci_gatt_proc_complete_event_process(uint8_t *buffer_in)
{
 8006990:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_proc_complete_event_rp0 *rp0 = (aci_gatt_proc_complete_event_rp0 *)buffer_in;
  aci_gatt_proc_complete_event(rp0->Connection_Handle,
 8006992:	7881      	ldrb	r1, [r0, #2]
 8006994:	8800      	ldrh	r0, [r0, #0]
 8006996:	f000 f995 	bl	8006cc4 <aci_gatt_proc_complete_event>
                               rp0->Error_Code);

  return status;
}
 800699a:	2000      	movs	r0, #0
 800699c:	bd08      	pop	{r3, pc}
 800699e:	bf00      	nop

080069a0 <aci_gatt_error_resp_event_process>:
 *        - 0x11: Insufficient resources
 * @retval None
 */

tBleStatus aci_gatt_error_resp_event_process(uint8_t *buffer_in)
{
 80069a0:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_error_resp_event_rp0 *rp0 = (aci_gatt_error_resp_event_rp0 *)buffer_in;
  aci_gatt_error_resp_event(rp0->Connection_Handle,
 80069a2:	7943      	ldrb	r3, [r0, #5]
 80069a4:	f8b0 2003 	ldrh.w	r2, [r0, #3]
 80069a8:	7881      	ldrb	r1, [r0, #2]
 80069aa:	8800      	ldrh	r0, [r0, #0]
 80069ac:	f000 f98c 	bl	8006cc8 <aci_gatt_error_resp_event>
                            rp0->Req_Opcode,
                            rp0->Attribute_Handle,
                            rp0->Error_Code);

  return status;
}
 80069b0:	2000      	movs	r0, #0
 80069b2:	bd08      	pop	{r3, pc}

080069b4 <aci_gatt_disc_read_char_by_uuid_resp_event_process>:
 *        been performed.
 * @retval None
 */

tBleStatus aci_gatt_disc_read_char_by_uuid_resp_event_process(uint8_t *buffer_in)
{
 80069b4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *rp0 = (aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *)buffer_in;
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 80069b6:	1d43      	adds	r3, r0, #5
 80069b8:	7902      	ldrb	r2, [r0, #4]
 80069ba:	8841      	ldrh	r1, [r0, #2]
 80069bc:	8800      	ldrh	r0, [r0, #0]
 80069be:	f000 f985 	bl	8006ccc <aci_gatt_disc_read_char_by_uuid_resp_event>
                                             rp0->Attribute_Handle,
                                             rp0->Attribute_Value_Length,
                                             rp0->Attribute_Value);

  return status;
}
 80069c2:	2000      	movs	r0, #0
 80069c4:	bd08      	pop	{r3, pc}
 80069c6:	bf00      	nop

080069c8 <aci_gatt_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_write_permit_req_event_process(uint8_t *buffer_in)
{
 80069c8:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_write_permit_req_event_rp0 *rp0 = (aci_gatt_write_permit_req_event_rp0 *)buffer_in;
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 80069ca:	1d43      	adds	r3, r0, #5
 80069cc:	7902      	ldrb	r2, [r0, #4]
 80069ce:	8841      	ldrh	r1, [r0, #2]
 80069d0:	8800      	ldrh	r0, [r0, #0]
 80069d2:	f000 f97d 	bl	8006cd0 <aci_gatt_write_permit_req_event>
                                  rp0->Attribute_Handle,
                                  rp0->Data_Length,
                                  rp0->Data);

  return status;
}
 80069d6:	2000      	movs	r0, #0
 80069d8:	bd08      	pop	{r3, pc}
 80069da:	bf00      	nop

080069dc <aci_gatt_read_permit_req_event_process>:
 * @param Offset Contains the offset from which the read has been requested
 * @retval None
 */

tBleStatus aci_gatt_read_permit_req_event_process(uint8_t *buffer_in)
{
 80069dc:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_read_permit_req_event_rp0 *rp0 = (aci_gatt_read_permit_req_event_rp0 *)buffer_in;
  aci_gatt_read_permit_req_event(rp0->Connection_Handle,
 80069de:	8882      	ldrh	r2, [r0, #4]
 80069e0:	8841      	ldrh	r1, [r0, #2]
 80069e2:	8800      	ldrh	r0, [r0, #0]
 80069e4:	f000 f976 	bl	8006cd4 <aci_gatt_read_permit_req_event>
                                 rp0->Attribute_Handle,
                                 rp0->Offset);

  return status;
}
 80069e8:	2000      	movs	r0, #0
 80069ea:	bd08      	pop	{r3, pc}

080069ec <aci_gatt_read_multi_permit_req_event_process>:
 * @param Handle_Item See @ref Handle_Item_t
 * @retval None
 */

tBleStatus aci_gatt_read_multi_permit_req_event_process(uint8_t *buffer_in)
{
 80069ec:	b530      	push	{r4, r5, lr}
  /* Input params */
  aci_gatt_read_multi_permit_req_event_rp0 *rp0 = (aci_gatt_read_multi_permit_req_event_rp0 *)buffer_in;
  uint8_t size = 3;
  int i;
  Handle_Item_t Handle_Item[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Item_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 80069ee:	7885      	ldrb	r5, [r0, #2]
{
 80069f0:	b0a1      	sub	sp, #132	; 0x84
 80069f2:	4604      	mov	r4, r0
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 80069f4:	466b      	mov	r3, sp
 80069f6:	b12d      	cbz	r5, 8006a04 <aci_gatt_read_multi_permit_req_event_process+0x18>
 80069f8:	4618      	mov	r0, r3
 80069fa:	006a      	lsls	r2, r5, #1
 80069fc:	1ce1      	adds	r1, r4, #3
 80069fe:	f003 f9a3 	bl	8009d48 <memcpy>
 8006a02:	4603      	mov	r3, r0
    Handle_Item[i].Handle = rp0->Handle_Item[i].Handle;
    size += 2;
  }
  aci_gatt_read_multi_permit_req_event(rp0->Connection_Handle,
 8006a04:	8820      	ldrh	r0, [r4, #0]
 8006a06:	461a      	mov	r2, r3
 8006a08:	4629      	mov	r1, r5
 8006a0a:	f000 f965 	bl	8006cd8 <aci_gatt_read_multi_permit_req_event>
                                       rp0->Number_of_Handles,
                                       Handle_Item);

  return status;
}
 8006a0e:	2000      	movs	r0, #0
 8006a10:	b021      	add	sp, #132	; 0x84
 8006a12:	bd30      	pop	{r4, r5, pc}

08006a14 <aci_gatt_tx_pool_available_event_process>:
 * @param Available_Buffers Not used.
 * @retval None
 */

tBleStatus aci_gatt_tx_pool_available_event_process(uint8_t *buffer_in)
{
 8006a14:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_tx_pool_available_event_rp0 *rp0 = (aci_gatt_tx_pool_available_event_rp0 *)buffer_in;
  aci_gatt_tx_pool_available_event(rp0->Connection_Handle,
 8006a16:	8841      	ldrh	r1, [r0, #2]
 8006a18:	8800      	ldrh	r0, [r0, #0]
 8006a1a:	f000 f95f 	bl	8006cdc <aci_gatt_tx_pool_available_event>
                                   rp0->Available_Buffers);

  return status;
}
 8006a1e:	2000      	movs	r0, #0
 8006a20:	bd08      	pop	{r3, pc}
 8006a22:	bf00      	nop

08006a24 <aci_gatt_server_confirmation_event_process>:
 * @param Connection_Handle Connection handle related to the event
 * @retval None
 */

tBleStatus aci_gatt_server_confirmation_event_process(uint8_t *buffer_in)
{
 8006a24:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_server_confirmation_event_rp0 *rp0 = (aci_gatt_server_confirmation_event_rp0 *)buffer_in;
  aci_gatt_server_confirmation_event(rp0->Connection_Handle);
 8006a26:	8800      	ldrh	r0, [r0, #0]
 8006a28:	f000 f95a 	bl	8006ce0 <aci_gatt_server_confirmation_event>

  return status;
}
 8006a2c:	2000      	movs	r0, #0
 8006a2e:	bd08      	pop	{r3, pc}

08006a30 <aci_gatt_prepare_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_prepare_write_permit_req_event_process(uint8_t *buffer_in)
{
 8006a30:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_prepare_write_permit_req_event_rp0 *rp0 = (aci_gatt_prepare_write_permit_req_event_rp0 *)buffer_in;
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 8006a32:	4602      	mov	r2, r0
{
 8006a34:	b083      	sub	sp, #12
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 8006a36:	7983      	ldrb	r3, [r0, #6]
{
 8006a38:	4601      	mov	r1, r0
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 8006a3a:	f832 0b07 	ldrh.w	r0, [r2], #7
 8006a3e:	9200      	str	r2, [sp, #0]
 8006a40:	888a      	ldrh	r2, [r1, #4]
 8006a42:	8849      	ldrh	r1, [r1, #2]
 8006a44:	f000 f94e 	bl	8006ce4 <aci_gatt_prepare_write_permit_req_event>
                                          rp0->Offset,
                                          rp0->Data_Length,
                                          rp0->Data);

  return status;
}
 8006a48:	2000      	movs	r0, #0
 8006a4a:	b003      	add	sp, #12
 8006a4c:	f85d fb04 	ldr.w	pc, [sp], #4

08006a50 <hci_le_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_connection_complete_event_process(uint8_t *buffer_in)
{
 8006a50:	b530      	push	{r4, r5, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_connection_complete_event_rp0 *rp0 = (hci_le_connection_complete_event_rp0 *)buffer_in;
  hci_le_connection_complete_event(rp0->Status,
 8006a52:	7c45      	ldrb	r5, [r0, #17]
 8006a54:	f8b0 400f 	ldrh.w	r4, [r0, #15]
 8006a58:	f8b0 100d 	ldrh.w	r1, [r0, #13]
 8006a5c:	f8b0 200b 	ldrh.w	r2, [r0, #11]
{
 8006a60:	b087      	sub	sp, #28
  hci_le_connection_complete_event(rp0->Status,
 8006a62:	e9cd 4503 	strd	r4, r5, [sp, #12]
 8006a66:	e9cd 2101 	strd	r2, r1, [sp, #4]
                                   rp0->Connection_Handle,
                                   rp0->Role,
                                   rp0->Peer_Address_Type,
                                   rp0->Peer_Address,
 8006a6a:	1d43      	adds	r3, r0, #5
  hci_le_connection_complete_event(rp0->Status,
 8006a6c:	9300      	str	r3, [sp, #0]
 8006a6e:	7903      	ldrb	r3, [r0, #4]
 8006a70:	78c2      	ldrb	r2, [r0, #3]
 8006a72:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 8006a76:	7800      	ldrb	r0, [r0, #0]
 8006a78:	f7fa fcca 	bl	8001410 <hci_le_connection_complete_event>
                                   rp0->Conn_Latency,
                                   rp0->Supervision_Timeout,
                                   rp0->Master_Clock_Accuracy);

  return status;
}
 8006a7c:	2000      	movs	r0, #0
 8006a7e:	b007      	add	sp, #28
 8006a80:	bd30      	pop	{r4, r5, pc}
 8006a82:	bf00      	nop

08006a84 <hci_le_advertising_report_event_process>:
 * @param Advertising_Report See @ref Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_advertising_report_event_process(uint8_t *buffer_in)
{
 8006a84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* Input params */
  hci_le_advertising_report_event_rp0 *rp0 = (hci_le_advertising_report_event_rp0 *)buffer_in;
  uint8_t size = 1;
  int i;
  Advertising_Report_t Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 8006a88:	f890 e000 	ldrb.w	lr, [r0]
{
 8006a8c:	b09f      	sub	sp, #124	; 0x7c
  for (i = 0; i < rp0->Num_Reports; i++) {
 8006a8e:	f1be 0f00 	cmp.w	lr, #0
 8006a92:	d02c      	beq.n	8006aee <hci_le_advertising_report_event_process+0x6a>
 8006a94:	f100 010a 	add.w	r1, r0, #10
 8006a98:	f04f 0c0b 	mov.w	ip, #11
 8006a9c:	fb1c 1c0e 	smlabb	ip, ip, lr, r1
 8006aa0:	f10d 0302 	add.w	r3, sp, #2
  uint8_t size = 1;
 8006aa4:	2201      	movs	r2, #1
    size += 1;
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
    size += 1;
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
    size += 6;
    Advertising_Report[i].Length_Data = rp0->Advertising_Report[i].Length_Data;
 8006aa6:	f811 5c01 	ldrb.w	r5, [r1, #-1]
    size += 1;
    Advertising_Report[i].Data = rp0->Advertising_Report[i].Data;
 8006aaa:	f8c3 100a 	str.w	r1, [r3, #10]
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 8006aae:	460c      	mov	r4, r1
    size += rp0->Advertising_Report[i].Length_Data;
 8006ab0:	f105 0609 	add.w	r6, r5, #9
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 8006ab4:	f854 7d07 	ldr.w	r7, [r4, #-7]!
    Advertising_Report[i].Length_Data = rp0->Advertising_Report[i].Length_Data;
 8006ab8:	719d      	strb	r5, [r3, #6]
    size += rp0->Advertising_Report[i].Length_Data;
 8006aba:	4432      	add	r2, r6
 8006abc:	b2d2      	uxtb	r2, r2
    Advertising_Report[i].Event_Type = rp0->Advertising_Report[i].Event_Type;
 8006abe:	f811 6c09 	ldrb.w	r6, [r1, #-9]
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 8006ac2:	f8b4 8004 	ldrh.w	r8, [r4, #4]
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
 8006ac6:	f811 4c08 	ldrb.w	r4, [r1, #-8]
    Advertising_Report[i].RSSI = (uint8_t)buffer_in[size];
 8006aca:	f810 9002 	ldrb.w	r9, [r0, r2]
 8006ace:	f883 900e 	strb.w	r9, [r3, #14]
 8006ad2:	310b      	adds	r1, #11
    size += 1;
 8006ad4:	3201      	adds	r2, #1
  for (i = 0; i < rp0->Num_Reports; i++) {
 8006ad6:	4561      	cmp	r1, ip
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 8006ad8:	f8a3 8004 	strh.w	r8, [r3, #4]
 8006adc:	601f      	str	r7, [r3, #0]
    Advertising_Report[i].Event_Type = rp0->Advertising_Report[i].Event_Type;
 8006ade:	f803 6c02 	strb.w	r6, [r3, #-2]
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
 8006ae2:	f803 4c01 	strb.w	r4, [r3, #-1]
    size += 1;
 8006ae6:	b2d2      	uxtb	r2, r2
  for (i = 0; i < rp0->Num_Reports; i++) {
 8006ae8:	f103 0314 	add.w	r3, r3, #20
 8006aec:	d1db      	bne.n	8006aa6 <hci_le_advertising_report_event_process+0x22>
  }
  hci_le_advertising_report_event(rp0->Num_Reports,
 8006aee:	4670      	mov	r0, lr
 8006af0:	4669      	mov	r1, sp
 8006af2:	f000 f8a9 	bl	8006c48 <hci_le_advertising_report_event>
                                  Advertising_Report);

  return status;
}
 8006af6:	2000      	movs	r0, #0
 8006af8:	b01f      	add	sp, #124	; 0x7c
 8006afa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006afe:	bf00      	nop

08006b00 <hci_le_connection_update_complete_event_process>:
 *        - 0x000A (100 ms)  ... 0x0C80 (32000 ms) 
 * @retval None
 */

tBleStatus hci_le_connection_update_complete_event_process(uint8_t *buffer_in)
{
 8006b00:	b500      	push	{lr}
 8006b02:	b083      	sub	sp, #12
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_connection_update_complete_event_rp0 *rp0 = (hci_le_connection_update_complete_event_rp0 *)buffer_in;
  hci_le_connection_update_complete_event(rp0->Status,
 8006b04:	f8b0 3007 	ldrh.w	r3, [r0, #7]
 8006b08:	9300      	str	r3, [sp, #0]
 8006b0a:	f8b0 3005 	ldrh.w	r3, [r0, #5]
 8006b0e:	f8b0 2003 	ldrh.w	r2, [r0, #3]
 8006b12:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 8006b16:	7800      	ldrb	r0, [r0, #0]
 8006b18:	f000 f898 	bl	8006c4c <hci_le_connection_update_complete_event>
                                          rp0->Conn_Interval,
                                          rp0->Conn_Latency,
                                          rp0->Supervision_Timeout);

  return status;
}
 8006b1c:	2000      	movs	r0, #0
 8006b1e:	b003      	add	sp, #12
 8006b20:	f85d fb04 	ldr.w	pc, [sp], #4

08006b24 <hci_le_read_remote_used_features_complete_event_process>:
 *        Layer specification.
 * @retval None
 */

tBleStatus hci_le_read_remote_used_features_complete_event_process(uint8_t *buffer_in)
{
 8006b24:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_read_remote_used_features_complete_event_rp0 *rp0 = (hci_le_read_remote_used_features_complete_event_rp0 *)buffer_in;
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 8006b26:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 8006b2a:	1cc2      	adds	r2, r0, #3
 8006b2c:	7800      	ldrb	r0, [r0, #0]
 8006b2e:	f000 f88f 	bl	8006c50 <hci_le_read_remote_used_features_complete_event>
                                                  rp0->Connection_Handle,
                                                  rp0->LE_Features);

  return status;
}
 8006b32:	2000      	movs	r0, #0
 8006b34:	bd08      	pop	{r3, pc}
 8006b36:	bf00      	nop

08006b38 <hci_le_long_term_key_request_event_process>:
 * @param Encrypted_Diversifier 16-bit encrypted diversifier
 * @retval None
 */

tBleStatus hci_le_long_term_key_request_event_process(uint8_t *buffer_in)
{
 8006b38:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_long_term_key_request_event_rp0 *rp0 = (hci_le_long_term_key_request_event_rp0 *)buffer_in;
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
                                     rp0->Random_Number,
 8006b3a:	4601      	mov	r1, r0
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 8006b3c:	8942      	ldrh	r2, [r0, #10]
 8006b3e:	f831 0b02 	ldrh.w	r0, [r1], #2
 8006b42:	f000 f887 	bl	8006c54 <hci_le_long_term_key_request_event>
                                     rp0->Encrypted_Diversifier);

  return status;
}
 8006b46:	2000      	movs	r0, #0
 8006b48:	bd08      	pop	{r3, pc}
 8006b4a:	bf00      	nop

08006b4c <hci_le_data_length_change_event_process>:
 *        future use)
 * @retval None
 */

tBleStatus hci_le_data_length_change_event_process(uint8_t *buffer_in)
{
 8006b4c:	b500      	push	{lr}
 8006b4e:	b083      	sub	sp, #12
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_data_length_change_event_rp0 *rp0 = (hci_le_data_length_change_event_rp0 *)buffer_in;
  hci_le_data_length_change_event(rp0->Connection_Handle,
 8006b50:	8903      	ldrh	r3, [r0, #8]
 8006b52:	9300      	str	r3, [sp, #0]
 8006b54:	88c3      	ldrh	r3, [r0, #6]
 8006b56:	8882      	ldrh	r2, [r0, #4]
 8006b58:	8841      	ldrh	r1, [r0, #2]
 8006b5a:	8800      	ldrh	r0, [r0, #0]
 8006b5c:	f000 f87c 	bl	8006c58 <hci_le_data_length_change_event>
                                  rp0->MaxTxTime,
                                  rp0->MaxRxOctets,
                                  rp0->MaxRxTime);

  return status;
}
 8006b60:	2000      	movs	r0, #0
 8006b62:	b003      	add	sp, #12
 8006b64:	f85d fb04 	ldr.w	pc, [sp], #4

08006b68 <hci_le_read_local_p256_public_key_complete_event_process>:
 * @param Local_P256_Public_Key Local P-256 public key.
 * @retval None
 */

tBleStatus hci_le_read_local_p256_public_key_complete_event_process(uint8_t *buffer_in)
{
 8006b68:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_read_local_p256_public_key_complete_event_rp0 *rp0 = (hci_le_read_local_p256_public_key_complete_event_rp0 *)buffer_in;
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
                                                   rp0->Local_P256_Public_Key);
 8006b6a:	4601      	mov	r1, r0
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 8006b6c:	f811 0b01 	ldrb.w	r0, [r1], #1
 8006b70:	f000 f874 	bl	8006c5c <hci_le_read_local_p256_public_key_complete_event>

  return status;
}
 8006b74:	2000      	movs	r0, #0
 8006b76:	bd08      	pop	{r3, pc}

08006b78 <hci_le_generate_dhkey_complete_event_process>:
 * @param DHKey Diffie Hellman Key
 * @retval None
 */

tBleStatus hci_le_generate_dhkey_complete_event_process(uint8_t *buffer_in)
{
 8006b78:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_generate_dhkey_complete_event_rp0 *rp0 = (hci_le_generate_dhkey_complete_event_rp0 *)buffer_in;
  hci_le_generate_dhkey_complete_event(rp0->Status,
                                       rp0->DHKey);
 8006b7a:	4601      	mov	r1, r0
  hci_le_generate_dhkey_complete_event(rp0->Status,
 8006b7c:	f811 0b01 	ldrb.w	r0, [r1], #1
 8006b80:	f000 f86e 	bl	8006c60 <hci_le_generate_dhkey_complete_event>

  return status;
}
 8006b84:	2000      	movs	r0, #0
 8006b86:	bd08      	pop	{r3, pc}

08006b88 <hci_le_enhanced_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_enhanced_connection_complete_event_process(uint8_t *buffer_in)
{
 8006b88:	b530      	push	{r4, r5, lr}
 8006b8a:	b089      	sub	sp, #36	; 0x24
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_enhanced_connection_complete_event_rp0 *rp0 = (hci_le_enhanced_connection_complete_event_rp0 *)buffer_in;
  hci_le_enhanced_connection_complete_event(rp0->Status,
 8006b8c:	7f42      	ldrb	r2, [r0, #29]
 8006b8e:	f8b0 5019 	ldrh.w	r5, [r0, #25]
 8006b92:	f8b0 4017 	ldrh.w	r4, [r0, #23]
 8006b96:	f8b0 301b 	ldrh.w	r3, [r0, #27]
 8006b9a:	9206      	str	r2, [sp, #24]
                                            rp0->Connection_Handle,
                                            rp0->Role,
                                            rp0->Peer_Address_Type,
                                            rp0->Peer_Address,
                                            rp0->Local_Resolvable_Private_Address,
                                            rp0->Peer_Resolvable_Private_Address,
 8006b9c:	f100 0111 	add.w	r1, r0, #17
                                            rp0->Local_Resolvable_Private_Address,
 8006ba0:	f100 020b 	add.w	r2, r0, #11
  hci_le_enhanced_connection_complete_event(rp0->Status,
 8006ba4:	e9cd 4503 	strd	r4, r5, [sp, #12]
 8006ba8:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8006bac:	9305      	str	r3, [sp, #20]
                                            rp0->Peer_Address,
 8006bae:	1d43      	adds	r3, r0, #5
  hci_le_enhanced_connection_complete_event(rp0->Status,
 8006bb0:	9300      	str	r3, [sp, #0]
 8006bb2:	7903      	ldrb	r3, [r0, #4]
 8006bb4:	78c2      	ldrb	r2, [r0, #3]
 8006bb6:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 8006bba:	7800      	ldrb	r0, [r0, #0]
 8006bbc:	f000 f852 	bl	8006c64 <hci_le_enhanced_connection_complete_event>
                                            rp0->Conn_Latency,
                                            rp0->Supervision_Timeout,
                                            rp0->Master_Clock_Accuracy);

  return status;
}
 8006bc0:	2000      	movs	r0, #0
 8006bc2:	b009      	add	sp, #36	; 0x24
 8006bc4:	bd30      	pop	{r4, r5, pc}
 8006bc6:	bf00      	nop

08006bc8 <hci_le_direct_advertising_report_event_process>:
 * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_direct_advertising_report_event_process(uint8_t *buffer_in)
{
 8006bc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006bcc:	4603      	mov	r3, r0
  /* Input params */
  hci_le_direct_advertising_report_event_rp0 *rp0 = (hci_le_direct_advertising_report_event_rp0 *)buffer_in;
  uint8_t size = 1;
  int i;
  Direct_Advertising_Report_t Direct_Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Direct_Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 8006bce:	7800      	ldrb	r0, [r0, #0]
{
 8006bd0:	b0a1      	sub	sp, #132	; 0x84
  for (i = 0; i < rp0->Num_Reports; i++) {
 8006bd2:	b328      	cbz	r0, 8006c20 <hci_le_direct_advertising_report_event_process+0x58>
 8006bd4:	3303      	adds	r3, #3
 8006bd6:	eb03 1900 	add.w	r9, r3, r0, lsl #4
 8006bda:	f10d 0209 	add.w	r2, sp, #9
    size += 1;
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
    size += 6;
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
    size += 1;
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8006bde:	4619      	mov	r1, r3
    Direct_Advertising_Report[i].Event_Type = rp0->Direct_Advertising_Report[i].Event_Type;
 8006be0:	f813 cc02 	ldrb.w	ip, [r3, #-2]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8006be4:	f851 ef07 	ldr.w	lr, [r1, #7]!
    Direct_Advertising_Report[i].Address_Type = rp0->Direct_Advertising_Report[i].Address_Type;
 8006be8:	f813 7c01 	ldrb.w	r7, [r3, #-1]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
 8006bec:	681e      	ldr	r6, [r3, #0]
 8006bee:	889d      	ldrh	r5, [r3, #4]
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
 8006bf0:	799c      	ldrb	r4, [r3, #6]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8006bf2:	f8b1 8004 	ldrh.w	r8, [r1, #4]
    size += 6;
    Direct_Advertising_Report[i].RSSI = rp0->Direct_Advertising_Report[i].RSSI;
 8006bf6:	7b59      	ldrb	r1, [r3, #13]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8006bf8:	f8a2 8004 	strh.w	r8, [r2, #4]
 8006bfc:	3310      	adds	r3, #16
  for (i = 0; i < rp0->Num_Reports; i++) {
 8006bfe:	454b      	cmp	r3, r9
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8006c00:	f8c2 e000 	str.w	lr, [r2]
    Direct_Advertising_Report[i].Event_Type = rp0->Direct_Advertising_Report[i].Event_Type;
 8006c04:	f802 cc09 	strb.w	ip, [r2, #-9]
    Direct_Advertising_Report[i].Address_Type = rp0->Direct_Advertising_Report[i].Address_Type;
 8006c08:	f802 7c08 	strb.w	r7, [r2, #-8]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
 8006c0c:	f842 6c07 	str.w	r6, [r2, #-7]
 8006c10:	f822 5c03 	strh.w	r5, [r2, #-3]
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
 8006c14:	f802 4c01 	strb.w	r4, [r2, #-1]
    Direct_Advertising_Report[i].RSSI = rp0->Direct_Advertising_Report[i].RSSI;
 8006c18:	7191      	strb	r1, [r2, #6]
  for (i = 0; i < rp0->Num_Reports; i++) {
 8006c1a:	f102 0210 	add.w	r2, r2, #16
 8006c1e:	d1de      	bne.n	8006bde <hci_le_direct_advertising_report_event_process+0x16>
    size += 1;
  }
  hci_le_direct_advertising_report_event(rp0->Num_Reports,
 8006c20:	4669      	mov	r1, sp
 8006c22:	f000 f821 	bl	8006c68 <hci_le_direct_advertising_report_event>
                                         Direct_Advertising_Report);

  return status;
}
 8006c26:	2000      	movs	r0, #0
 8006c28:	b021      	add	sp, #132	; 0x84
 8006c2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c2e:	bf00      	nop

08006c30 <hci_encryption_change_event>:
 8006c30:	4770      	bx	lr
 8006c32:	bf00      	nop

08006c34 <hci_read_remote_version_information_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_read_remote_version_information_complete_event\r\n");
}
 8006c34:	4770      	bx	lr
 8006c36:	bf00      	nop

08006c38 <hci_hardware_error_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_hardware_error_event\r\n");
}
 8006c38:	4770      	bx	lr
 8006c3a:	bf00      	nop

08006c3c <hci_number_of_completed_packets_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_number_of_completed_packets_event\r\n");
}
 8006c3c:	4770      	bx	lr
 8006c3e:	bf00      	nop

08006c40 <hci_data_buffer_overflow_event>:
 8006c40:	4770      	bx	lr
 8006c42:	bf00      	nop

08006c44 <hci_encryption_key_refresh_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_key_refresh_complete_event\r\n");
}
 8006c44:	4770      	bx	lr
 8006c46:	bf00      	nop

08006c48 <hci_le_advertising_report_event>:
 8006c48:	4770      	bx	lr
 8006c4a:	bf00      	nop

08006c4c <hci_le_connection_update_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_connection_update_complete_event\r\n");
}
 8006c4c:	4770      	bx	lr
 8006c4e:	bf00      	nop

08006c50 <hci_le_read_remote_used_features_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_remote_used_features_complete_event\r\n");
}
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop

08006c54 <hci_le_long_term_key_request_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_long_term_key_request_event\r\n");
}
 8006c54:	4770      	bx	lr
 8006c56:	bf00      	nop

08006c58 <hci_le_data_length_change_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_data_length_change_event\r\n");
}
 8006c58:	4770      	bx	lr
 8006c5a:	bf00      	nop

08006c5c <hci_le_read_local_p256_public_key_complete_event>:
 8006c5c:	4770      	bx	lr
 8006c5e:	bf00      	nop

08006c60 <hci_le_generate_dhkey_complete_event>:
 8006c60:	4770      	bx	lr
 8006c62:	bf00      	nop

08006c64 <hci_le_enhanced_connection_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_enhanced_connection_complete_event\r\n");
}
 8006c64:	4770      	bx	lr
 8006c66:	bf00      	nop

08006c68 <hci_le_direct_advertising_report_event>:
 8006c68:	4770      	bx	lr
 8006c6a:	bf00      	nop

08006c6c <aci_gap_limited_discoverable_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_limited_discoverable_event\r\n");
}
 8006c6c:	4770      	bx	lr
 8006c6e:	bf00      	nop

08006c70 <aci_gap_pairing_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_pairing_complete_event\r\n");
}
 8006c70:	4770      	bx	lr
 8006c72:	bf00      	nop

08006c74 <aci_gap_pass_key_req_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_pass_key_req_event\r\n");
}
 8006c74:	4770      	bx	lr
 8006c76:	bf00      	nop

08006c78 <aci_gap_authorization_req_event>:
 8006c78:	4770      	bx	lr
 8006c7a:	bf00      	nop

08006c7c <aci_gap_slave_security_initiated_event>:
 8006c7c:	4770      	bx	lr
 8006c7e:	bf00      	nop

08006c80 <aci_gap_bond_lost_event>:
 8006c80:	4770      	bx	lr
 8006c82:	bf00      	nop

08006c84 <aci_gap_proc_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_proc_complete_event\r\n");
}
 8006c84:	4770      	bx	lr
 8006c86:	bf00      	nop

08006c88 <aci_gap_addr_not_resolved_event>:
 8006c88:	4770      	bx	lr
 8006c8a:	bf00      	nop

08006c8c <aci_gap_numeric_comparison_value_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_numeric_comparison_value_event\r\n");
}
 8006c8c:	4770      	bx	lr
 8006c8e:	bf00      	nop

08006c90 <aci_gap_keypress_notification_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_keypress_notification_event\r\n");
}
 8006c90:	4770      	bx	lr
 8006c92:	bf00      	nop

08006c94 <aci_gatt_proc_timeout_event>:
 8006c94:	4770      	bx	lr
 8006c96:	bf00      	nop

08006c98 <aci_att_exchange_mtu_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exchange_mtu_resp_event\r\n");
}
 8006c98:	4770      	bx	lr
 8006c9a:	bf00      	nop

08006c9c <aci_att_find_info_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_info_resp_event\r\n");
}
 8006c9c:	4770      	bx	lr
 8006c9e:	bf00      	nop

08006ca0 <aci_att_find_by_type_value_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_by_type_value_resp_event\r\n");
}
 8006ca0:	4770      	bx	lr
 8006ca2:	bf00      	nop

08006ca4 <aci_att_read_by_type_resp_event>:
 8006ca4:	4770      	bx	lr
 8006ca6:	bf00      	nop

08006ca8 <aci_att_read_resp_event>:
 8006ca8:	4770      	bx	lr
 8006caa:	bf00      	nop

08006cac <aci_att_read_blob_resp_event>:
 8006cac:	4770      	bx	lr
 8006cae:	bf00      	nop

08006cb0 <aci_att_read_multiple_resp_event>:
 8006cb0:	4770      	bx	lr
 8006cb2:	bf00      	nop

08006cb4 <aci_att_read_by_group_type_resp_event>:
 8006cb4:	4770      	bx	lr
 8006cb6:	bf00      	nop

08006cb8 <aci_att_prepare_write_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_prepare_write_resp_event\r\n");
}
 8006cb8:	4770      	bx	lr
 8006cba:	bf00      	nop

08006cbc <aci_att_exec_write_resp_event>:
 8006cbc:	4770      	bx	lr
 8006cbe:	bf00      	nop

08006cc0 <aci_gatt_indication_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_indication_event\r\n");
}
 8006cc0:	4770      	bx	lr
 8006cc2:	bf00      	nop

08006cc4 <aci_gatt_proc_complete_event>:
 8006cc4:	4770      	bx	lr
 8006cc6:	bf00      	nop

08006cc8 <aci_gatt_error_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_error_resp_event\r\n");
}
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop

08006ccc <aci_gatt_disc_read_char_by_uuid_resp_event>:
 8006ccc:	4770      	bx	lr
 8006cce:	bf00      	nop

08006cd0 <aci_gatt_write_permit_req_event>:
 8006cd0:	4770      	bx	lr
 8006cd2:	bf00      	nop

08006cd4 <aci_gatt_read_permit_req_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_read_permit_req_event\r\n");
}
 8006cd4:	4770      	bx	lr
 8006cd6:	bf00      	nop

08006cd8 <aci_gatt_read_multi_permit_req_event>:
 8006cd8:	4770      	bx	lr
 8006cda:	bf00      	nop

08006cdc <aci_gatt_tx_pool_available_event>:
 8006cdc:	4770      	bx	lr
 8006cde:	bf00      	nop

08006ce0 <aci_gatt_server_confirmation_event>:
 8006ce0:	4770      	bx	lr
 8006ce2:	bf00      	nop

08006ce4 <aci_gatt_prepare_write_permit_req_event>:
 8006ce4:	4770      	bx	lr
 8006ce6:	bf00      	nop

08006ce8 <aci_l2cap_connection_update_resp_event>:
 8006ce8:	4770      	bx	lr
 8006cea:	bf00      	nop

08006cec <aci_l2cap_proc_timeout_event>:
 8006cec:	4770      	bx	lr
 8006cee:	bf00      	nop

08006cf0 <aci_l2cap_connection_update_req_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_req_event\r\n");
}
 8006cf0:	4770      	bx	lr
 8006cf2:	bf00      	nop

08006cf4 <aci_l2cap_command_reject_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_command_reject_event\r\n");
}
 8006cf4:	4770      	bx	lr
 8006cf6:	bf00      	nop

08006cf8 <aci_blue_initialized_event>:
 8006cf8:	4770      	bx	lr
 8006cfa:	bf00      	nop

08006cfc <aci_blue_events_lost_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_events_lost_event\r\n");
}
 8006cfc:	4770      	bx	lr
 8006cfe:	bf00      	nop

08006d00 <aci_blue_crash_info_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_crash_info_event\r\n");
}
 8006d00:	4770      	bx	lr
 8006d02:	bf00      	nop

08006d04 <aci_hal_end_of_radio_activity_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_end_of_radio_activity_event\r\n");
}
 8006d04:	4770      	bx	lr
 8006d06:	bf00      	nop

08006d08 <aci_hal_scan_req_report_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_scan_req_report_event\r\n");
}
 8006d08:	4770      	bx	lr
 8006d0a:	bf00      	nop

08006d0c <aci_hal_fw_error_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_fw_error_event\r\n");
}
 8006d0c:	4770      	bx	lr
 8006d0e:	bf00      	nop

08006d10 <hci_reset>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_reset(void)
{
 8006d10:	b510      	push	{r4, lr}
 8006d12:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8006d14:	2100      	movs	r1, #0
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x03;
  rq.ocf = 0x003;
  rq.rparam = &status;
 8006d16:	f10d 0207 	add.w	r2, sp, #7
  rq.rlen = 1;
 8006d1a:	2301      	movs	r3, #1
  rq.ogf = 0x03;
 8006d1c:	f04f 1403 	mov.w	r4, #196611	; 0x30003
  if (hci_send_req(&rq, FALSE) < 0)
 8006d20:	a802      	add	r0, sp, #8
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006d22:	e9cd 1103 	strd	r1, r1, [sp, #12]
  rq.rlen = 1;
 8006d26:	e9cd 2306 	strd	r2, r3, [sp, #24]
  tBleStatus status = 0;
 8006d2a:	f88d 1007 	strb.w	r1, [sp, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006d2e:	9105      	str	r1, [sp, #20]
  rq.ogf = 0x03;
 8006d30:	9402      	str	r4, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 8006d32:	f000 faff 	bl	8007334 <hci_send_req>
 8006d36:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8006d38:	bfac      	ite	ge
 8006d3a:	f89d 0007 	ldrbge.w	r0, [sp, #7]
    return BLE_STATUS_TIMEOUT;
 8006d3e:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8006d40:	b008      	add	sp, #32
 8006d42:	bd10      	pop	{r4, pc}

08006d44 <hci_le_set_scan_response_data>:
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_le_set_scan_response_data(uint8_t Scan_Response_Data_Length,
                                         uint8_t Scan_Response_Data[31])
{
 8006d44:	b510      	push	{r4, lr}
 8006d46:	b0c8      	sub	sp, #288	; 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  hci_le_set_scan_response_data_cp0 *cp0 = (hci_le_set_scan_response_data_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8006d48:	f10d 0403 	add.w	r4, sp, #3
 8006d4c:	2200      	movs	r2, #0
  uint8_t index_input = 0;
  cp0->Scan_Response_Data_Length = htob(Scan_Response_Data_Length, 1);
 8006d4e:	ab07      	add	r3, sp, #28
  tBleStatus status = 0;
 8006d50:	7022      	strb	r2, [r4, #0]
  cp0->Scan_Response_Data_Length = htob(Scan_Response_Data_Length, 1);
 8006d52:	7018      	strb	r0, [r3, #0]
  index_input += 1;
  /* FIX: check on Scan_Response_Data introduced to fix issue in projects for Cortex-M33 */
  if (Scan_Response_Data != NULL) {
 8006d54:	b1d1      	cbz	r1, 8006d8c <hci_le_set_scan_response_data+0x48>
    BLUENRG_memcpy((void *) &cp0->Scan_Response_Data, (const void *) Scan_Response_Data, 31);
 8006d56:	680a      	ldr	r2, [r1, #0]
 8006d58:	6848      	ldr	r0, [r1, #4]
 8006d5a:	f8cd 201d 	str.w	r2, [sp, #29]
 8006d5e:	f8cd 0021 	str.w	r0, [sp, #33]	; 0x21
 8006d62:	688a      	ldr	r2, [r1, #8]
 8006d64:	68c8      	ldr	r0, [r1, #12]
 8006d66:	f8cd 2025 	str.w	r2, [sp, #37]	; 0x25
 8006d6a:	f8cd 0029 	str.w	r0, [sp, #41]	; 0x29
 8006d6e:	690a      	ldr	r2, [r1, #16]
 8006d70:	6948      	ldr	r0, [r1, #20]
 8006d72:	f8cd 202d 	str.w	r2, [sp, #45]	; 0x2d
 8006d76:	f8cd 0031 	str.w	r0, [sp, #49]	; 0x31
 8006d7a:	698a      	ldr	r2, [r1, #24]
 8006d7c:	8b88      	ldrh	r0, [r1, #28]
 8006d7e:	7f89      	ldrb	r1, [r1, #30]
 8006d80:	f8cd 2035 	str.w	r2, [sp, #53]	; 0x35
 8006d84:	f8ad 0039 	strh.w	r0, [sp, #57]	; 0x39
 8006d88:	f88d 103b 	strb.w	r1, [sp, #59]	; 0x3b
  }
  index_input += 31;
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x08;
 8006d8c:	4809      	ldr	r0, [pc, #36]	; (8006db4 <hci_le_set_scan_response_data+0x70>)
  rq.ocf = 0x009;
  rq.cparam = cmd_buffer;
 8006d8e:	9303      	str	r3, [sp, #12]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006d90:	2100      	movs	r1, #0
  rq.clen = index_input;
 8006d92:	2220      	movs	r2, #32
  rq.ogf = 0x08;
 8006d94:	9001      	str	r0, [sp, #4]
  rq.rparam = &status;
  rq.rlen = 1;
 8006d96:	2301      	movs	r3, #1
  if (hci_send_req(&rq, FALSE) < 0)
 8006d98:	a801      	add	r0, sp, #4
  rq.rparam = &status;
 8006d9a:	9405      	str	r4, [sp, #20]
  rq.clen = index_input;
 8006d9c:	9204      	str	r2, [sp, #16]
  rq.rlen = 1;
 8006d9e:	9306      	str	r3, [sp, #24]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006da0:	9102      	str	r1, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 8006da2:	f000 fac7 	bl	8007334 <hci_send_req>
 8006da6:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8006da8:	bfac      	ite	ge
 8006daa:	7820      	ldrbge	r0, [r4, #0]
    return BLE_STATUS_TIMEOUT;
 8006dac:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8006dae:	b048      	add	sp, #288	; 0x120
 8006db0:	bd10      	pop	{r4, pc}
 8006db2:	bf00      	nop
 8006db4:	00090008 	.word	0x00090008

08006db8 <hci_le_rand>:
  }
  BLUENRG_memcpy((void *) Encrypted_Data, (const void *) resp.Encrypted_Data, 16);
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_le_rand(uint8_t Random_Number[8])
{
 8006db8:	b510      	push	{r4, lr}
 8006dba:	b08a      	sub	sp, #40	; 0x28
  struct hci_request rq;
  hci_le_rand_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006dbc:	ab01      	add	r3, sp, #4
 8006dbe:	2100      	movs	r1, #0
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x08;
 8006dc0:	4a0f      	ldr	r2, [pc, #60]	; (8006e00 <hci_le_rand+0x48>)
  rq.ocf = 0x018;
  rq.rparam = &resp;
 8006dc2:	9308      	str	r3, [sp, #32]
{
 8006dc4:	4604      	mov	r4, r0
  rq.rlen = sizeof(resp);
 8006dc6:	2309      	movs	r3, #9
  if (hci_send_req(&rq, FALSE) < 0)
 8006dc8:	a804      	add	r0, sp, #16
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006dca:	e9cd 1101 	strd	r1, r1, [sp, #4]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006dce:	e9cd 1105 	strd	r1, r1, [sp, #20]
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006dd2:	f88d 100c 	strb.w	r1, [sp, #12]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006dd6:	9107      	str	r1, [sp, #28]
  rq.ogf = 0x08;
 8006dd8:	9204      	str	r2, [sp, #16]
  rq.rlen = sizeof(resp);
 8006dda:	9309      	str	r3, [sp, #36]	; 0x24
  if (hci_send_req(&rq, FALSE) < 0)
 8006ddc:	f000 faaa 	bl	8007334 <hci_send_req>
 8006de0:	2800      	cmp	r0, #0
 8006de2:	db0a      	blt.n	8006dfa <hci_le_rand+0x42>
    return BLE_STATUS_TIMEOUT;
  if (resp.Status) {
 8006de4:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8006de8:	b928      	cbnz	r0, 8006df6 <hci_le_rand+0x3e>
    return resp.Status;
  }
  BLUENRG_memcpy((void *) Random_Number, (const void *) resp.Random_Number, 8);
 8006dea:	f8dd 2005 	ldr.w	r2, [sp, #5]
 8006dee:	f8dd 3009 	ldr.w	r3, [sp, #9]
 8006df2:	6022      	str	r2, [r4, #0]
 8006df4:	6063      	str	r3, [r4, #4]
  return BLE_STATUS_SUCCESS;
}
 8006df6:	b00a      	add	sp, #40	; 0x28
 8006df8:	bd10      	pop	{r4, pc}
    return BLE_STATUS_TIMEOUT;
 8006dfa:	20ff      	movs	r0, #255	; 0xff
}
 8006dfc:	b00a      	add	sp, #40	; 0x28
 8006dfe:	bd10      	pop	{r4, pc}
 8006e00:	00180008 	.word	0x00180008

08006e04 <aci_gap_set_discoverable>:
                                    uint8_t Local_Name[],
                                    uint8_t Service_Uuid_length,
                                    uint8_t Service_Uuid_List[],
                                    uint16_t Slave_Conn_Interval_Min,
                                    uint16_t Slave_Conn_Interval_Max)
{
 8006e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e08:	b0cb      	sub	sp, #300	; 0x12c
 8006e0a:	4696      	mov	lr, r2
 8006e0c:	f89d 5154 	ldrb.w	r5, [sp, #340]	; 0x154
 8006e10:	f89d 615c 	ldrb.w	r6, [sp, #348]	; 0x15c
 8006e14:	f8bd 4168 	ldrh.w	r4, [sp, #360]	; 0x168
 8006e18:	f89d c150 	ldrb.w	ip, [sp, #336]	; 0x150
 8006e1c:	9401      	str	r4, [sp, #4]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
  tBleStatus status = 0;
 8006e1e:	f04f 0800 	mov.w	r8, #0
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8006e22:	ac09      	add	r4, sp, #36	; 0x24
 8006e24:	f105 0a08 	add.w	sl, r5, #8
  uint8_t index_input = 0;
  cp0->Advertising_Type = htob(Advertising_Type, 1);
 8006e28:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
  index_input += 1;
  cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2);
 8006e2c:	f8ad 1025 	strh.w	r1, [sp, #37]	; 0x25
  index_input += 1;
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
  index_input += 1;
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 8006e30:	462a      	mov	r2, r5
 8006e32:	9956      	ldr	r1, [sp, #344]	; 0x158
  cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2);
 8006e34:	f8ad e027 	strh.w	lr, [sp, #39]	; 0x27
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 8006e38:	a80b      	add	r0, sp, #44	; 0x2c
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 8006e3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1);
 8006e3e:	f88d c02a 	strb.w	ip, [sp, #42]	; 0x2a
{
 8006e42:	f8bd b164 	ldrh.w	fp, [sp, #356]	; 0x164
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
 8006e46:	f88d 502b 	strb.w	r5, [sp, #43]	; 0x2b
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8006e4a:	f106 0709 	add.w	r7, r6, #9
  tBleStatus status = 0;
 8006e4e:	f88d 800b 	strb.w	r8, [sp, #11]
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 8006e52:	f002 ff79 	bl	8009d48 <memcpy>
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8006e56:	eb04 000a 	add.w	r0, r4, sl
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8006e5a:	442f      	add	r7, r5
    index_input += Local_Name_Length*sizeof(uint8_t);
    {
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
    }
    index_input += 1;
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 8006e5c:	9958      	ldr	r1, [sp, #352]	; 0x160
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
 8006e5e:	f804 600a 	strb.w	r6, [r4, sl]
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 8006e62:	4632      	mov	r2, r6
 8006e64:	3001      	adds	r0, #1
 8006e66:	f002 ff6f 	bl	8009d48 <memcpy>
    }
    index_input += 2;
    {
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
    }
    index_input += 2;
 8006e6a:	360d      	adds	r6, #13
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8006e6c:	19e2      	adds	r2, r4, r7
      cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2);
 8006e6e:	f824 b007 	strh.w	fp, [r4, r7]
    index_input += 2;
 8006e72:	4435      	add	r5, r6
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 8006e74:	9f01      	ldr	r7, [sp, #4]
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 8006e76:	4e0c      	ldr	r6, [pc, #48]	; (8006ea8 <aci_gap_set_discoverable+0xa4>)
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 8006e78:	8057      	strh	r7, [r2, #2]
  tBleStatus status = 0;
 8006e7a:	f10d 090b 	add.w	r9, sp, #11
  rq.ocf = 0x083;
  rq.cparam = cmd_buffer;
  rq.clen = index_input;
  rq.rparam = &status;
  rq.rlen = 1;
 8006e7e:	2301      	movs	r3, #1
  rq.clen = index_input;
 8006e80:	b2ed      	uxtb	r5, r5
  if (hci_send_req(&rq, FALSE) < 0)
 8006e82:	4641      	mov	r1, r8
 8006e84:	a803      	add	r0, sp, #12
  rq.cparam = cmd_buffer;
 8006e86:	e9cd 4505 	strd	r4, r5, [sp, #20]
  rq.ogf = 0x3f;
 8006e8a:	e9cd 6803 	strd	r6, r8, [sp, #12]
  rq.rparam = &status;
 8006e8e:	f8cd 901c 	str.w	r9, [sp, #28]
  rq.rlen = 1;
 8006e92:	9308      	str	r3, [sp, #32]
  if (hci_send_req(&rq, FALSE) < 0)
 8006e94:	f000 fa4e 	bl	8007334 <hci_send_req>
 8006e98:	4540      	cmp	r0, r8
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8006e9a:	bfac      	ite	ge
 8006e9c:	f899 0000 	ldrbge.w	r0, [r9]
    return BLE_STATUS_TIMEOUT;
 8006ea0:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8006ea2:	b04b      	add	sp, #300	; 0x12c
 8006ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ea8:	0083003f 	.word	0x0083003f

08006eac <aci_gap_init>:
                        uint8_t privacy_enabled,
                        uint8_t device_name_char_len,
                        uint16_t *Service_Handle,
                        uint16_t *Dev_Name_Char_Handle,
                        uint16_t *Appearance_Char_Handle)
{
 8006eac:	b570      	push	{r4, r5, r6, lr}
 8006eae:	b0ca      	sub	sp, #296	; 0x128
 8006eb0:	461e      	mov	r6, r3
  cp0->privacy_enabled = htob(privacy_enabled, 1);
  index_input += 1;
  cp0->device_name_char_len = htob(device_name_char_len, 1);
  index_input += 1;
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 8006eb2:	4b18      	ldr	r3, [pc, #96]	; (8006f14 <aci_gap_init+0x68>)
 8006eb4:	9303      	str	r3, [sp, #12]
  rq.ocf = 0x08a;
  rq.cparam = cmd_buffer;
  rq.clen = index_input;
 8006eb6:	2303      	movs	r3, #3
  cp0->Role = htob(Role, 1);
 8006eb8:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
  cp0->privacy_enabled = htob(privacy_enabled, 1);
 8006ebc:	f88d 1025 	strb.w	r1, [sp, #37]	; 0x25
  rq.clen = index_input;
 8006ec0:	9306      	str	r3, [sp, #24]
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006ec2:	2100      	movs	r1, #0
  rq.rparam = &resp;
  rq.rlen = sizeof(resp);
 8006ec4:	2307      	movs	r3, #7
  cp0->Role = htob(Role, 1);
 8006ec6:	ad09      	add	r5, sp, #36	; 0x24
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006ec8:	ac01      	add	r4, sp, #4
  if (hci_send_req(&rq, FALSE) < 0)
 8006eca:	a803      	add	r0, sp, #12
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006ecc:	9101      	str	r1, [sp, #4]
  cp0->device_name_char_len = htob(device_name_char_len, 1);
 8006ece:	f88d 2026 	strb.w	r2, [sp, #38]	; 0x26
  rq.cparam = cmd_buffer;
 8006ed2:	9505      	str	r5, [sp, #20]
  rq.rlen = sizeof(resp);
 8006ed4:	9308      	str	r3, [sp, #32]
  rq.rparam = &resp;
 8006ed6:	9407      	str	r4, [sp, #28]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006ed8:	9104      	str	r1, [sp, #16]
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006eda:	f8cd 1007 	str.w	r1, [sp, #7]
  if (hci_send_req(&rq, FALSE) < 0)
 8006ede:	f000 fa29 	bl	8007334 <hci_send_req>
 8006ee2:	2800      	cmp	r0, #0
 8006ee4:	db12      	blt.n	8006f0c <aci_gap_init+0x60>
    return BLE_STATUS_TIMEOUT;
  if (resp.Status) {
 8006ee6:	7820      	ldrb	r0, [r4, #0]
 8006ee8:	b970      	cbnz	r0, 8006f08 <aci_gap_init+0x5c>
    return resp.Status;
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 8006eea:	6821      	ldr	r1, [r4, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 8006eec:	78e2      	ldrb	r2, [r4, #3]
 8006eee:	7925      	ldrb	r5, [r4, #4]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 8006ef0:	6863      	ldr	r3, [r4, #4]
  *Service_Handle = btoh(resp.Service_Handle, 2);
 8006ef2:	f3c1 210f 	ubfx	r1, r1, #8, #16
 8006ef6:	8031      	strh	r1, [r6, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 8006ef8:	994e      	ldr	r1, [sp, #312]	; 0x138
 8006efa:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8006efe:	800a      	strh	r2, [r1, #0]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 8006f00:	9a4f      	ldr	r2, [sp, #316]	; 0x13c
 8006f02:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8006f06:	8013      	strh	r3, [r2, #0]
  return BLE_STATUS_SUCCESS;
}
 8006f08:	b04a      	add	sp, #296	; 0x128
 8006f0a:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8006f0c:	20ff      	movs	r0, #255	; 0xff
}
 8006f0e:	b04a      	add	sp, #296	; 0x128
 8006f10:	bd70      	pop	{r4, r5, r6, pc}
 8006f12:	bf00      	nop
 8006f14:	008a003f 	.word	0x008a003f

08006f18 <aci_gatt_init>:
  ******************************************************************************
  */
#include "ble_types.h"
#include "bluenrg1_gatt_aci.h"
tBleStatus aci_gatt_init(void)
{
 8006f18:	b510      	push	{r4, lr}
 8006f1a:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8006f1c:	2100      	movs	r1, #0
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
  rq.ocf = 0x101;
  rq.rparam = &status;
 8006f1e:	f10d 0207 	add.w	r2, sp, #7
  rq.rlen = 1;
 8006f22:	2301      	movs	r3, #1
  rq.ogf = 0x3f;
 8006f24:	4c09      	ldr	r4, [pc, #36]	; (8006f4c <aci_gatt_init+0x34>)
  tBleStatus status = 0;
 8006f26:	f88d 1007 	strb.w	r1, [sp, #7]
  if (hci_send_req(&rq, FALSE) < 0)
 8006f2a:	a802      	add	r0, sp, #8
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006f2c:	e9cd 1103 	strd	r1, r1, [sp, #12]
  rq.rlen = 1;
 8006f30:	e9cd 2306 	strd	r2, r3, [sp, #24]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006f34:	9105      	str	r1, [sp, #20]
  rq.ogf = 0x3f;
 8006f36:	9402      	str	r4, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 8006f38:	f000 f9fc 	bl	8007334 <hci_send_req>
 8006f3c:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8006f3e:	bfac      	ite	ge
 8006f40:	f89d 0007 	ldrbge.w	r0, [sp, #7]
    return BLE_STATUS_TIMEOUT;
 8006f44:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8006f46:	b008      	add	sp, #32
 8006f48:	bd10      	pop	{r4, pc}
 8006f4a:	bf00      	nop
 8006f4c:	0101003f 	.word	0x0101003f

08006f50 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service(uint8_t Service_UUID_Type,
                                Service_UUID_t *Service_UUID,
                                uint8_t Service_Type,
                                uint8_t Max_Attribute_Records,
                                uint16_t *Service_Handle)
{
 8006f50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8006f54:	2801      	cmp	r0, #1
{
 8006f56:	b0c9      	sub	sp, #292	; 0x124
 8006f58:	4616      	mov	r6, r2
 8006f5a:	461c      	mov	r4, r3
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8006f5c:	d031      	beq.n	8006fc2 <aci_gatt_add_service+0x72>
 8006f5e:	2802      	cmp	r0, #2
 8006f60:	d003      	beq.n	8006f6a <aci_gatt_add_service+0x1a>
 8006f62:	2047      	movs	r0, #71	; 0x47
  if (resp.Status) {
    return resp.Status;
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
  return BLE_STATUS_SUCCESS;
}
 8006f64:	b049      	add	sp, #292	; 0x124
 8006f66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006f6a:	466d      	mov	r5, sp
 8006f6c:	2300      	movs	r3, #0
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 8006f6e:	f10d 081c 	add.w	r8, sp, #28
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006f72:	802b      	strh	r3, [r5, #0]
 8006f74:	70ab      	strb	r3, [r5, #2]
      case 2: size = 16; break;
 8006f76:	f04f 0913 	mov.w	r9, #19
 8006f7a:	2210      	movs	r2, #16
 8006f7c:	f10d 072d 	add.w	r7, sp, #45	; 0x2d
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 8006f80:	f888 0000 	strb.w	r0, [r8]
    BLUENRG_memcpy((void *) &cp0->Service_UUID, (const void *) Service_UUID, size);
 8006f84:	f10d 001d 	add.w	r0, sp, #29
 8006f88:	f002 fede 	bl	8009d48 <memcpy>
  rq.ogf = 0x3f;
 8006f8c:	4a16      	ldr	r2, [pc, #88]	; (8006fe8 <aci_gatt_add_service+0x98>)
      cp1->Service_Type = htob(Service_Type, 1);
 8006f8e:	703e      	strb	r6, [r7, #0]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006f90:	2100      	movs	r1, #0
  rq.rlen = sizeof(resp);
 8006f92:	2303      	movs	r3, #3
  if (hci_send_req(&rq, FALSE) < 0)
 8006f94:	a801      	add	r0, sp, #4
  rq.clen = index_input;
 8006f96:	e9cd 8903 	strd	r8, r9, [sp, #12]
      cp1->Max_Attribute_Records = htob(Max_Attribute_Records, 1);
 8006f9a:	707c      	strb	r4, [r7, #1]
  rq.rparam = &resp;
 8006f9c:	9505      	str	r5, [sp, #20]
  rq.ogf = 0x3f;
 8006f9e:	9201      	str	r2, [sp, #4]
  rq.rlen = sizeof(resp);
 8006fa0:	9306      	str	r3, [sp, #24]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006fa2:	9102      	str	r1, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 8006fa4:	f000 f9c6 	bl	8007334 <hci_send_req>
 8006fa8:	2800      	cmp	r0, #0
 8006faa:	db18      	blt.n	8006fde <aci_gatt_add_service+0x8e>
  if (resp.Status) {
 8006fac:	7828      	ldrb	r0, [r5, #0]
 8006fae:	2800      	cmp	r0, #0
 8006fb0:	d1d8      	bne.n	8006f64 <aci_gatt_add_service+0x14>
  *Service_Handle = btoh(resp.Service_Handle, 2);
 8006fb2:	682b      	ldr	r3, [r5, #0]
 8006fb4:	9a50      	ldr	r2, [sp, #320]	; 0x140
 8006fb6:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8006fba:	8013      	strh	r3, [r2, #0]
}
 8006fbc:	b049      	add	sp, #292	; 0x124
 8006fbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006fc2:	466d      	mov	r5, sp
 8006fc4:	2300      	movs	r3, #0
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 8006fc6:	f10d 081c 	add.w	r8, sp, #28
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006fca:	802b      	strh	r3, [r5, #0]
 8006fcc:	70ab      	strb	r3, [r5, #2]
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 8006fce:	f04f 0905 	mov.w	r9, #5
 8006fd2:	2202      	movs	r2, #2
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8006fd4:	f10d 071f 	add.w	r7, sp, #31
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 8006fd8:	f888 0000 	strb.w	r0, [r8]
    switch (Service_UUID_Type) {
 8006fdc:	e7d2      	b.n	8006f84 <aci_gatt_add_service+0x34>
    return BLE_STATUS_TIMEOUT;
 8006fde:	20ff      	movs	r0, #255	; 0xff
}
 8006fe0:	b049      	add	sp, #292	; 0x124
 8006fe2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006fe6:	bf00      	nop
 8006fe8:	0102003f 	.word	0x0102003f

08006fec <aci_gatt_add_char>:
                             uint8_t Security_Permissions,
                             uint8_t GATT_Evt_Mask,
                             uint8_t Enc_Key_Size,
                             uint8_t Is_Variable,
                             uint16_t *Char_Handle)
{
 8006fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ff0:	b0cb      	sub	sp, #300	; 0x12c
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8006ff2:	2901      	cmp	r1, #1
{
 8006ff4:	461c      	mov	r4, r3
 8006ff6:	f89d 8150 	ldrb.w	r8, [sp, #336]	; 0x150
 8006ffa:	f89d 9154 	ldrb.w	r9, [sp, #340]	; 0x154
 8006ffe:	f89d a158 	ldrb.w	sl, [sp, #344]	; 0x158
 8007002:	f89d b15c 	ldrb.w	fp, [sp, #348]	; 0x15c
 8007006:	f89d 3160 	ldrb.w	r3, [sp, #352]	; 0x160
 800700a:	4694      	mov	ip, r2
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800700c:	d041      	beq.n	8007092 <aci_gatt_add_char+0xa6>
 800700e:	2902      	cmp	r1, #2
 8007010:	d003      	beq.n	800701a <aci_gatt_add_char+0x2e>
 8007012:	2047      	movs	r0, #71	; 0x47
  if (resp.Status) {
    return resp.Status;
  }
  *Char_Handle = btoh(resp.Char_Handle, 2);
  return BLE_STATUS_SUCCESS;
}
 8007014:	b04b      	add	sp, #300	; 0x12c
 8007016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800701a:	ad02      	add	r5, sp, #8
 800701c:	2200      	movs	r2, #0
 800701e:	802a      	strh	r2, [r5, #0]
 8007020:	70aa      	strb	r2, [r5, #2]
      case 2: size = 16; break;
 8007022:	221a      	movs	r2, #26
  cp0->Service_Handle = htob(Service_Handle, 2);
 8007024:	af09      	add	r7, sp, #36	; 0x24
      case 2: size = 16; break;
 8007026:	9200      	str	r2, [sp, #0]
 8007028:	f10d 0637 	add.w	r6, sp, #55	; 0x37
 800702c:	2210      	movs	r2, #16
  cp0->Service_Handle = htob(Service_Handle, 2);
 800702e:	8038      	strh	r0, [r7, #0]
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 8007030:	70b9      	strb	r1, [r7, #2]
    BLUENRG_memcpy((void *) &cp0->Char_UUID, (const void *) Char_UUID, size);
 8007032:	4661      	mov	r1, ip
 8007034:	f10d 0027 	add.w	r0, sp, #39	; 0x27
 8007038:	9301      	str	r3, [sp, #4]
 800703a:	f002 fe85 	bl	8009d48 <memcpy>
      cp1->Char_Properties = htob(Char_Properties, 1);
 800703e:	2200      	movs	r2, #0
 8007040:	f368 0207 	bfi	r2, r8, #0, #8
      cp1->Is_Variable = htob(Is_Variable, 1);
 8007044:	9b01      	ldr	r3, [sp, #4]
 8007046:	71b3      	strb	r3, [r6, #6]
      cp1->Char_Properties = htob(Char_Properties, 1);
 8007048:	f369 220f 	bfi	r2, r9, #8, #8
  rq.clen = index_input;
 800704c:	9b00      	ldr	r3, [sp, #0]
  rq.ogf = 0x3f;
 800704e:	f8df c064 	ldr.w	ip, [pc, #100]	; 80070b4 <aci_gatt_add_char+0xc8>
      cp1->Char_Value_Length = htob(Char_Value_Length, 2);
 8007052:	8034      	strh	r4, [r6, #0]
      cp1->Char_Properties = htob(Char_Properties, 1);
 8007054:	f36a 4217 	bfi	r2, sl, #16, #8
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007058:	2100      	movs	r1, #0
      cp1->Char_Properties = htob(Char_Properties, 1);
 800705a:	f36b 621f 	bfi	r2, fp, #24, #8
  rq.rlen = sizeof(resp);
 800705e:	2403      	movs	r4, #3
  if (hci_send_req(&rq, FALSE) < 0)
 8007060:	a803      	add	r0, sp, #12
  rq.rparam = &resp;
 8007062:	e9cd 3506 	strd	r3, r5, [sp, #24]
      cp1->Char_Properties = htob(Char_Properties, 1);
 8007066:	f8c6 2002 	str.w	r2, [r6, #2]
  rq.cparam = cmd_buffer;
 800706a:	9705      	str	r7, [sp, #20]
  rq.ogf = 0x3f;
 800706c:	f8cd c00c 	str.w	ip, [sp, #12]
  rq.rlen = sizeof(resp);
 8007070:	9408      	str	r4, [sp, #32]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007072:	9104      	str	r1, [sp, #16]
  if (hci_send_req(&rq, FALSE) < 0)
 8007074:	f000 f95e 	bl	8007334 <hci_send_req>
 8007078:	2800      	cmp	r0, #0
 800707a:	db17      	blt.n	80070ac <aci_gatt_add_char+0xc0>
  if (resp.Status) {
 800707c:	7828      	ldrb	r0, [r5, #0]
 800707e:	2800      	cmp	r0, #0
 8007080:	d1c8      	bne.n	8007014 <aci_gatt_add_char+0x28>
  *Char_Handle = btoh(resp.Char_Handle, 2);
 8007082:	682b      	ldr	r3, [r5, #0]
 8007084:	9a59      	ldr	r2, [sp, #356]	; 0x164
 8007086:	f3c3 230f 	ubfx	r3, r3, #8, #16
 800708a:	8013      	strh	r3, [r2, #0]
}
 800708c:	b04b      	add	sp, #300	; 0x12c
 800708e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007092:	ad02      	add	r5, sp, #8
 8007094:	2200      	movs	r2, #0
 8007096:	802a      	strh	r2, [r5, #0]
 8007098:	70aa      	strb	r2, [r5, #2]
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 800709a:	220c      	movs	r2, #12
  cp0->Service_Handle = htob(Service_Handle, 2);
 800709c:	af09      	add	r7, sp, #36	; 0x24
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 800709e:	9200      	str	r2, [sp, #0]
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 80070a0:	f10d 0629 	add.w	r6, sp, #41	; 0x29
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 80070a4:	2202      	movs	r2, #2
  cp0->Service_Handle = htob(Service_Handle, 2);
 80070a6:	8038      	strh	r0, [r7, #0]
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 80070a8:	70b9      	strb	r1, [r7, #2]
    switch (Char_UUID_Type) {
 80070aa:	e7c2      	b.n	8007032 <aci_gatt_add_char+0x46>
    return BLE_STATUS_TIMEOUT;
 80070ac:	20ff      	movs	r0, #255	; 0xff
}
 80070ae:	b04b      	add	sp, #300	; 0x12c
 80070b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070b4:	0104003f 	.word	0x0104003f

080070b8 <aci_gatt_add_char_desc>:
                                  uint8_t Access_Permissions,
                                  uint8_t GATT_Evt_Mask,
                                  uint8_t Enc_Key_Size,
                                  uint8_t Is_Variable,
                                  uint16_t *Char_Desc_Handle)
{
 80070b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070bc:	b0cd      	sub	sp, #308	; 0x134
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_char_desc_cp0 *cp0 = (aci_gatt_add_char_desc_cp0*)(cmd_buffer);
  aci_gatt_add_char_desc_cp1 *cp1 = (aci_gatt_add_char_desc_cp1*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)));
 80070be:	2a01      	cmp	r2, #1
{
 80070c0:	f89d 5164 	ldrb.w	r5, [sp, #356]	; 0x164
 80070c4:	9500      	str	r5, [sp, #0]
 80070c6:	f89d 5168 	ldrb.w	r5, [sp, #360]	; 0x168
 80070ca:	9501      	str	r5, [sp, #4]
 80070cc:	f89d 516c 	ldrb.w	r5, [sp, #364]	; 0x16c
 80070d0:	f89d 9158 	ldrb.w	r9, [sp, #344]	; 0x158
 80070d4:	f89d 415c 	ldrb.w	r4, [sp, #348]	; 0x15c
 80070d8:	f89d a170 	ldrb.w	sl, [sp, #368]	; 0x170
 80070dc:	f89d b174 	ldrb.w	fp, [sp, #372]	; 0x174
 80070e0:	9502      	str	r5, [sp, #8]
  aci_gatt_add_char_desc_cp1 *cp1 = (aci_gatt_add_char_desc_cp1*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)));
 80070e2:	d056      	beq.n	8007192 <aci_gatt_add_char_desc+0xda>
 80070e4:	2a02      	cmp	r2, #2
 80070e6:	d003      	beq.n	80070f0 <aci_gatt_add_char_desc+0x38>
 80070e8:	2047      	movs	r0, #71	; 0x47
  if (resp.Status) {
    return resp.Status;
  }
  *Char_Desc_Handle = btoh(resp.Char_Desc_Handle, 2);
  return BLE_STATUS_SUCCESS;
}
 80070ea:	b04d      	add	sp, #308	; 0x134
 80070ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80070f0:	af04      	add	r7, sp, #16
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 80070f2:	ae0b      	add	r6, sp, #44	; 0x2c
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80070f4:	f04f 0c00 	mov.w	ip, #0
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 80070f8:	f104 0517 	add.w	r5, r4, #23
  cp0->Service_Handle = htob(Service_Handle, 2);
 80070fc:	8030      	strh	r0, [r6, #0]
      case 2: size = 16; break;
 80070fe:	2010      	movs	r0, #16
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 8007100:	4435      	add	r5, r6
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007102:	f8a7 c000 	strh.w	ip, [r7]
 8007106:	f887 c002 	strb.w	ip, [r7, #2]
      case 2: size = 16; break;
 800710a:	9003      	str	r0, [sp, #12]
 800710c:	f10d 0841 	add.w	r8, sp, #65	; 0x41
  cp0->Char_Handle = htob(Char_Handle, 2);
 8007110:	8071      	strh	r1, [r6, #2]
  cp0->Char_Desc_Uuid_Type = htob(Char_Desc_Uuid_Type, 1);
 8007112:	7132      	strb	r2, [r6, #4]
    BLUENRG_memcpy((void *) &cp0->Char_Desc_Uuid, (const void *) Char_Desc_Uuid, size);
 8007114:	4619      	mov	r1, r3
 8007116:	4602      	mov	r2, r0
 8007118:	f10d 0031 	add.w	r0, sp, #49	; 0x31
 800711c:	f002 fe14 	bl	8009d48 <memcpy>
    BLUENRG_memcpy((void *) &cp1->Char_Desc_Value, (const void *) Char_Desc_Value, Char_Desc_Value_Length*sizeof(uint8_t));
 8007120:	4622      	mov	r2, r4
 8007122:	9958      	ldr	r1, [sp, #352]	; 0x160
      cp1->Char_Desc_Value_Length = htob(Char_Desc_Value_Length, 1);
 8007124:	f888 4001 	strb.w	r4, [r8, #1]
    BLUENRG_memcpy((void *) &cp1->Char_Desc_Value, (const void *) Char_Desc_Value, Char_Desc_Value_Length*sizeof(uint8_t));
 8007128:	f108 0002 	add.w	r0, r8, #2
      cp1->Char_Desc_Value_Max_Len = htob(Char_Desc_Value_Max_Len, 1);
 800712c:	f888 9000 	strb.w	r9, [r8]
    BLUENRG_memcpy((void *) &cp1->Char_Desc_Value, (const void *) Char_Desc_Value, Char_Desc_Value_Length*sizeof(uint8_t));
 8007130:	f002 fe0a 	bl	8009d48 <memcpy>
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 8007134:	9a00      	ldr	r2, [sp, #0]
  rq.ogf = 0x3f;
 8007136:	f8df c088 	ldr.w	ip, [pc, #136]	; 80071c0 <aci_gatt_add_char_desc+0x108>
      cp2->Is_Variable = htob(Is_Variable, 1);
 800713a:	f885 b004 	strb.w	fp, [r5, #4]
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 800713e:	2300      	movs	r3, #0
 8007140:	f362 0307 	bfi	r3, r2, #0, #8
 8007144:	9a01      	ldr	r2, [sp, #4]
  rq.rparam = &resp;
 8007146:	9709      	str	r7, [sp, #36]	; 0x24
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 8007148:	f362 230f 	bfi	r3, r2, #8, #8
    index_input += 1;
 800714c:	9a03      	ldr	r2, [sp, #12]
  rq.ogf = 0x3f;
 800714e:	f8cd c014 	str.w	ip, [sp, #20]
    index_input += 1;
 8007152:	340c      	adds	r4, #12
 8007154:	4422      	add	r2, r4
 8007156:	4614      	mov	r4, r2
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 8007158:	9a02      	ldr	r2, [sp, #8]
 800715a:	f362 4317 	bfi	r3, r2, #16, #8
 800715e:	f36a 631f 	bfi	r3, sl, #24, #8
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007162:	2100      	movs	r1, #0
  rq.rlen = sizeof(resp);
 8007164:	2203      	movs	r2, #3
  rq.clen = index_input;
 8007166:	b2e4      	uxtb	r4, r4
  if (hci_send_req(&rq, FALSE) < 0)
 8007168:	a805      	add	r0, sp, #20
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 800716a:	602b      	str	r3, [r5, #0]
  rq.cparam = cmd_buffer;
 800716c:	e9cd 6407 	strd	r6, r4, [sp, #28]
  rq.rlen = sizeof(resp);
 8007170:	920a      	str	r2, [sp, #40]	; 0x28
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007172:	9106      	str	r1, [sp, #24]
  if (hci_send_req(&rq, FALSE) < 0)
 8007174:	f000 f8de 	bl	8007334 <hci_send_req>
 8007178:	2800      	cmp	r0, #0
 800717a:	db1d      	blt.n	80071b8 <aci_gatt_add_char_desc+0x100>
  if (resp.Status) {
 800717c:	7838      	ldrb	r0, [r7, #0]
 800717e:	2800      	cmp	r0, #0
 8007180:	d1b3      	bne.n	80070ea <aci_gatt_add_char_desc+0x32>
  *Char_Desc_Handle = btoh(resp.Char_Desc_Handle, 2);
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	9a5e      	ldr	r2, [sp, #376]	; 0x178
 8007186:	f3c3 230f 	ubfx	r3, r3, #8, #16
 800718a:	8013      	strh	r3, [r2, #0]
}
 800718c:	b04d      	add	sp, #308	; 0x134
 800718e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007192:	af04      	add	r7, sp, #16
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 8007194:	ae0b      	add	r6, sp, #44	; 0x2c
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007196:	f04f 0c00 	mov.w	ip, #0
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 800719a:	f104 0509 	add.w	r5, r4, #9
  cp0->Service_Handle = htob(Service_Handle, 2);
 800719e:	8030      	strh	r0, [r6, #0]
  cp0->Char_Desc_Uuid_Type = htob(Char_Desc_Uuid_Type, 1);
 80071a0:	2002      	movs	r0, #2
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 80071a2:	4435      	add	r5, r6
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80071a4:	f8a7 c000 	strh.w	ip, [r7]
 80071a8:	f887 c002 	strb.w	ip, [r7, #2]
      case 1: size = 2; break;
 80071ac:	9003      	str	r0, [sp, #12]
  aci_gatt_add_char_desc_cp1 *cp1 = (aci_gatt_add_char_desc_cp1*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)));
 80071ae:	f10d 0833 	add.w	r8, sp, #51	; 0x33
  cp0->Char_Handle = htob(Char_Handle, 2);
 80071b2:	8071      	strh	r1, [r6, #2]
  cp0->Char_Desc_Uuid_Type = htob(Char_Desc_Uuid_Type, 1);
 80071b4:	7132      	strb	r2, [r6, #4]
 80071b6:	e7ad      	b.n	8007114 <aci_gatt_add_char_desc+0x5c>
    return BLE_STATUS_TIMEOUT;
 80071b8:	20ff      	movs	r0, #255	; 0xff
}
 80071ba:	b04d      	add	sp, #308	; 0x134
 80071bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071c0:	0105003f 	.word	0x0105003f

080071c4 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle,
                                      uint16_t Char_Handle,
                                      uint8_t Val_Offset,
                                      uint8_t Char_Value_Length,
                                      uint8_t Char_Value[])
{
 80071c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071c6:	b0c9      	sub	sp, #292	; 0x124
 80071c8:	461c      	mov	r4, r3
 80071ca:	468c      	mov	ip, r1
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 80071cc:	2600      	movs	r6, #0
{
 80071ce:	4613      	mov	r3, r2
  index_input += 1;
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
  index_input += 1;
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 80071d0:	994e      	ldr	r1, [sp, #312]	; 0x138
  cp0->Service_Handle = htob(Service_Handle, 2);
 80071d2:	f8ad 001c 	strh.w	r0, [sp, #28]
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 80071d6:	4622      	mov	r2, r4
 80071d8:	f10d 0022 	add.w	r0, sp, #34	; 0x22
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
 80071dc:	f88d 4021 	strb.w	r4, [sp, #33]	; 0x21
  cp0->Char_Handle = htob(Char_Handle, 2);
 80071e0:	f8ad c01e 	strh.w	ip, [sp, #30]
  cp0->Val_Offset = htob(Val_Offset, 1);
 80071e4:	f88d 3020 	strb.w	r3, [sp, #32]
  tBleStatus status = 0;
 80071e8:	f88d 6003 	strb.w	r6, [sp, #3]
    index_input += Char_Value_Length*sizeof(uint8_t);
 80071ec:	3406      	adds	r4, #6
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 80071ee:	f002 fdab 	bl	8009d48 <memcpy>
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 80071f2:	4a0b      	ldr	r2, [pc, #44]	; (8007220 <aci_gatt_update_char_value+0x5c>)
  tBleStatus status = 0;
 80071f4:	f10d 0703 	add.w	r7, sp, #3
  rq.ocf = 0x106;
  rq.cparam = cmd_buffer;
  rq.clen = index_input;
  rq.rparam = &status;
  rq.rlen = 1;
 80071f8:	2301      	movs	r3, #1
  cp0->Service_Handle = htob(Service_Handle, 2);
 80071fa:	ad07      	add	r5, sp, #28
  rq.clen = index_input;
 80071fc:	b2e4      	uxtb	r4, r4
  if (hci_send_req(&rq, FALSE) < 0)
 80071fe:	4631      	mov	r1, r6
 8007200:	a801      	add	r0, sp, #4
  rq.ogf = 0x3f;
 8007202:	e9cd 2601 	strd	r2, r6, [sp, #4]
  rq.cparam = cmd_buffer;
 8007206:	9503      	str	r5, [sp, #12]
  rq.clen = index_input;
 8007208:	9404      	str	r4, [sp, #16]
  rq.rparam = &status;
 800720a:	9705      	str	r7, [sp, #20]
  rq.rlen = 1;
 800720c:	9306      	str	r3, [sp, #24]
  if (hci_send_req(&rq, FALSE) < 0)
 800720e:	f000 f891 	bl	8007334 <hci_send_req>
 8007212:	42b0      	cmp	r0, r6
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8007214:	bfac      	ite	ge
 8007216:	7838      	ldrbge	r0, [r7, #0]
    return BLE_STATUS_TIMEOUT;
 8007218:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 800721a:	b049      	add	sp, #292	; 0x124
 800721c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800721e:	bf00      	nop
 8007220:	0106003f 	.word	0x0106003f

08007224 <aci_hal_write_config_data>:
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_write_config_data(uint8_t Offset,
                                     uint8_t Length,
                                     uint8_t Value[])
{
 8007224:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007226:	460c      	mov	r4, r1
 8007228:	b0c9      	sub	sp, #292	; 0x124
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 800722a:	2500      	movs	r5, #0
{
 800722c:	4603      	mov	r3, r0
  index_input += 1;
  cp0->Length = htob(Length, 1);
  index_input += 1;
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 800722e:	4611      	mov	r1, r2
 8007230:	f10d 001e 	add.w	r0, sp, #30
 8007234:	4622      	mov	r2, r4
  cp0->Offset = htob(Offset, 1);
 8007236:	f88d 301c 	strb.w	r3, [sp, #28]
  cp0->Length = htob(Length, 1);
 800723a:	f88d 401d 	strb.w	r4, [sp, #29]
  tBleStatus status = 0;
 800723e:	f88d 5003 	strb.w	r5, [sp, #3]
    index_input += Length*sizeof(uint8_t);
 8007242:	3402      	adds	r4, #2
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 8007244:	f002 fd80 	bl	8009d48 <memcpy>
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 8007248:	4a0a      	ldr	r2, [pc, #40]	; (8007274 <aci_hal_write_config_data+0x50>)
  tBleStatus status = 0;
 800724a:	f10d 0703 	add.w	r7, sp, #3
  rq.ocf = 0x00c;
  rq.cparam = cmd_buffer;
  rq.clen = index_input;
  rq.rparam = &status;
  rq.rlen = 1;
 800724e:	2301      	movs	r3, #1
  cp0->Offset = htob(Offset, 1);
 8007250:	ae07      	add	r6, sp, #28
  rq.clen = index_input;
 8007252:	b2e4      	uxtb	r4, r4
  if (hci_send_req(&rq, FALSE) < 0)
 8007254:	4629      	mov	r1, r5
 8007256:	a801      	add	r0, sp, #4
  rq.ogf = 0x3f;
 8007258:	e9cd 2501 	strd	r2, r5, [sp, #4]
  rq.clen = index_input;
 800725c:	9404      	str	r4, [sp, #16]
  rq.cparam = cmd_buffer;
 800725e:	9603      	str	r6, [sp, #12]
  rq.rparam = &status;
 8007260:	9705      	str	r7, [sp, #20]
  rq.rlen = 1;
 8007262:	9306      	str	r3, [sp, #24]
  if (hci_send_req(&rq, FALSE) < 0)
 8007264:	f000 f866 	bl	8007334 <hci_send_req>
 8007268:	42a8      	cmp	r0, r5
    return BLE_STATUS_TIMEOUT;
  if (status) {
 800726a:	bfac      	ite	ge
 800726c:	7838      	ldrbge	r0, [r7, #0]
    return BLE_STATUS_TIMEOUT;
 800726e:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8007270:	b049      	add	sp, #292	; 0x124
 8007272:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007274:	000c003f 	.word	0x000c003f

08007278 <aci_hal_set_tx_power_level>:
  BLUENRG_memcpy((void *) Data, (const void *) resp.Data, *Data_Length*sizeof(uint8_t));
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_set_tx_power_level(uint8_t En_High_Power,
                                      uint8_t PA_Level)
{
 8007278:	b510      	push	{r4, lr}
 800727a:	b0c8      	sub	sp, #288	; 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 800727c:	2300      	movs	r3, #0
  uint8_t index_input = 0;
  cp0->En_High_Power = htob(En_High_Power, 1);
 800727e:	aa07      	add	r2, sp, #28
 8007280:	f88d 001c 	strb.w	r0, [sp, #28]
  index_input += 1;
  cp0->PA_Level = htob(PA_Level, 1);
 8007284:	f88d 101d 	strb.w	r1, [sp, #29]
  index_input += 1;
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 8007288:	480b      	ldr	r0, [pc, #44]	; (80072b8 <aci_hal_set_tx_power_level+0x40>)
  rq.ocf = 0x00f;
  rq.cparam = cmd_buffer;
 800728a:	9203      	str	r2, [sp, #12]
  rq.clen = index_input;
 800728c:	2102      	movs	r1, #2
  tBleStatus status = 0;
 800728e:	f10d 0403 	add.w	r4, sp, #3
  rq.ogf = 0x3f;
 8007292:	9001      	str	r0, [sp, #4]
  rq.rparam = &status;
  rq.rlen = 1;
 8007294:	2201      	movs	r2, #1
  rq.clen = index_input;
 8007296:	9104      	str	r1, [sp, #16]
  if (hci_send_req(&rq, FALSE) < 0)
 8007298:	a801      	add	r0, sp, #4
 800729a:	4619      	mov	r1, r3
  rq.rlen = 1;
 800729c:	9206      	str	r2, [sp, #24]
  rq.rparam = &status;
 800729e:	9405      	str	r4, [sp, #20]
  tBleStatus status = 0;
 80072a0:	f88d 3003 	strb.w	r3, [sp, #3]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80072a4:	9302      	str	r3, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 80072a6:	f000 f845 	bl	8007334 <hci_send_req>
 80072aa:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  if (status) {
 80072ac:	bfac      	ite	ge
 80072ae:	7820      	ldrbge	r0, [r4, #0]
    return BLE_STATUS_TIMEOUT;
 80072b0:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 80072b2:	b048      	add	sp, #288	; 0x120
 80072b4:	bd10      	pop	{r4, pc}
 80072b6:	bf00      	nop
 80072b8:	000f003f 	.word	0x000f003f

080072bc <hci_init>:
}

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80072bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t index;

  if(UserEvtRx != NULL)
  {
    hciContext.UserEvtRx = UserEvtRx;
 80072c0:	4f10      	ldr	r7, [pc, #64]	; (8007304 <hci_init+0x48>)
  if(UserEvtRx != NULL)
 80072c2:	b100      	cbz	r0, 80072c6 <hci_init+0xa>
    hciContext.UserEvtRx = UserEvtRx;
 80072c4:	61f8      	str	r0, [r7, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 80072c6:	4810      	ldr	r0, [pc, #64]	; (8007308 <hci_init+0x4c>)
 80072c8:	4c10      	ldr	r4, [pc, #64]	; (800730c <hci_init+0x50>)
  hci_tl_lowlevel_init();

  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 80072ca:	4606      	mov	r6, r0
  list_init_head(&hciReadPktPool);
 80072cc:	f000 f974 	bl	80075b8 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 80072d0:	480f      	ldr	r0, [pc, #60]	; (8007310 <hci_init+0x54>)
 80072d2:	f000 f971 	bl	80075b8 <list_init_head>
  hci_tl_lowlevel_init();
 80072d6:	f7f9 fccd 	bl	8000c74 <hci_tl_lowlevel_init>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 80072da:	f504 65af 	add.w	r5, r4, #1400	; 0x578
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 80072de:	4621      	mov	r1, r4
 80072e0:	4630      	mov	r0, r6
 80072e2:	348c      	adds	r4, #140	; 0x8c
 80072e4:	f000 f984 	bl	80075f0 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 80072e8:	42a5      	cmp	r5, r4
 80072ea:	d1f8      	bne.n	80072de <hci_init+0x22>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	b10b      	cbz	r3, 80072f4 <hci_init+0x38>
 80072f0:	2000      	movs	r0, #0
 80072f2:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	b113      	cbz	r3, 80072fe <hci_init+0x42>
}
 80072f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  if (hciContext.io.Reset) hciContext.io.Reset();
 80072fc:	4718      	bx	r3
}
 80072fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007302:	bf00      	nop
 8007304:	200001d4 	.word	0x200001d4
 8007308:	20009c34 	.word	0x20009c34
 800730c:	200001f4 	.word	0x200001f4
 8007310:	20009c3c 	.word	0x20009c3c

08007314 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 8007314:	4b06      	ldr	r3, [pc, #24]	; (8007330 <hci_register_io_bus+0x1c>)
  hciContext.io.Receive = fops->Receive;  
  hciContext.io.Send    = fops->Send;
  hciContext.io.GetTick = fops->GetTick;
 8007316:	6982      	ldr	r2, [r0, #24]
{
 8007318:	b430      	push	{r4, r5}
  hciContext.io.Init    = fops->Init; 
 800731a:	6805      	ldr	r5, [r0, #0]
  hciContext.io.GetTick = fops->GetTick;
 800731c:	619a      	str	r2, [r3, #24]
  hciContext.io.Reset   = fops->Reset;
 800731e:	e9d0 4102 	ldrd	r4, r1, [r0, #8]
 8007322:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8007326:	6902      	ldr	r2, [r0, #16]
 8007328:	611a      	str	r2, [r3, #16]
  hciContext.io.Init    = fops->Init; 
 800732a:	601d      	str	r5, [r3, #0]
}
 800732c:	bc30      	pop	{r4, r5}
 800732e:	4770      	bx	lr
 8007330:	200001d4 	.word	0x200001d4

08007334 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8007334:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007338:	4606      	mov	r6, r0
 800733a:	b0a5      	sub	sp, #148	; 0x94
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
  hci_event_pckt *event_pckt;
  hci_spi_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 800733c:	2300      	movs	r3, #0
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800733e:	a802      	add	r0, sp, #8
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8007340:	8877      	ldrh	r7, [r6, #2]
 8007342:	f8b6 9000 	ldrh.w	r9, [r6]
  tHciDataPacket * hciReadPacket = NULL;
 8007346:	9301      	str	r3, [sp, #4]
{
 8007348:	4688      	mov	r8, r1
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800734a:	4c6a      	ldr	r4, [pc, #424]	; (80074f4 <hci_send_req+0x1c0>)
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800734c:	4d6a      	ldr	r5, [pc, #424]	; (80074f8 <hci_send_req+0x1c4>)
  list_init_head(&hciTempQueue);
 800734e:	f000 f933 	bl	80075b8 <list_init_head>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8007352:	e005      	b.n	8007360 <hci_send_req+0x2c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8007354:	f000 f958 	bl	8007608 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8007358:	9904      	ldr	r1, [sp, #16]
 800735a:	4620      	mov	r0, r4
 800735c:	f000 f948 	bl	80075f0 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8007360:	4620      	mov	r0, r4
 8007362:	f000 f985 	bl	8007670 <list_get_size>
 8007366:	4603      	mov	r3, r0
 8007368:	2b04      	cmp	r3, #4
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800736a:	a904      	add	r1, sp, #16
 800736c:	4628      	mov	r0, r5
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800736e:	ddf1      	ble.n	8007354 <hci_send_req+0x20>
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8007370:	8873      	ldrh	r3, [r6, #2]
 8007372:	8832      	ldrh	r2, [r6, #0]

  free_event_list();
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8007374:	7b34      	ldrb	r4, [r6, #12]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8007376:	68b1      	ldr	r1, [r6, #8]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8007378:	f88d 4013 	strb.w	r4, [sp, #19]
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800737c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007380:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
  payload[0] = HCI_COMMAND_PKT;
 8007384:	2501      	movs	r5, #1
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8007386:	4622      	mov	r2, r4
 8007388:	a805      	add	r0, sp, #20
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 800738a:	f8ad 3011 	strh.w	r3, [sp, #17]
  payload[0] = HCI_COMMAND_PKT;
 800738e:	f88d 5010 	strb.w	r5, [sp, #16]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8007392:	f002 fcd9 	bl	8009d48 <memcpy>
  if (hciContext.io.Send)
 8007396:	4b59      	ldr	r3, [pc, #356]	; (80074fc <hci_send_req+0x1c8>)
 8007398:	691b      	ldr	r3, [r3, #16]
 800739a:	b113      	cbz	r3, 80073a2 <hci_send_req+0x6e>
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 800739c:	1d21      	adds	r1, r4, #4
 800739e:	a804      	add	r0, sp, #16
 80073a0:	4798      	blx	r3
  
  if (async)
 80073a2:	f1b8 0f00 	cmp.w	r8, #0
 80073a6:	f040 808f 	bne.w	80074c8 <hci_send_req+0x194>
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 80073aa:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80073ae:	ea47 2789 	orr.w	r7, r7, r9, lsl #10
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 80073b2:	4d51      	ldr	r5, [pc, #324]	; (80074f8 <hci_send_req+0x1c4>)
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 80073b4:	f8df 813c 	ldr.w	r8, [pc, #316]	; 80074f4 <hci_send_req+0x1c0>
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 80073b8:	b2bf      	uxth	r7, r7
    uint32_t tickstart = HAL_GetTick();
 80073ba:	f7fb f97d 	bl	80026b8 <HAL_GetTick>
 80073be:	4604      	mov	r4, r0
 80073c0:	e002      	b.n	80073c8 <hci_send_req+0x94>
      if (!list_is_empty(&hciReadPktRxQueue)) 
 80073c2:	f000 f8fd 	bl	80075c0 <list_is_empty>
 80073c6:	b1f0      	cbz	r0, 8007406 <hci_send_req+0xd2>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 80073c8:	f7fb f976 	bl	80026b8 <HAL_GetTick>
 80073cc:	1b03      	subs	r3, r0, r4
 80073ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
      if (!list_is_empty(&hciReadPktRxQueue)) 
 80073d2:	4628      	mov	r0, r5
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 80073d4:	d9f5      	bls.n	80073c2 <hci_send_req+0x8e>
 80073d6:	9901      	ldr	r1, [sp, #4]
      hciReadPacket=NULL;
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 80073d8:	2900      	cmp	r1, #0
 80073da:	d142      	bne.n	8007462 <hci_send_req+0x12e>
    list_insert_head(dest_list, tmp_node);
 80073dc:	4c46      	ldr	r4, [pc, #280]	; (80074f8 <hci_send_req+0x1c4>)
 80073de:	e005      	b.n	80073ec <hci_send_req+0xb8>
    list_remove_tail(src_list, &tmp_node);
 80073e0:	f000 f92c 	bl	800763c <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 80073e4:	9904      	ldr	r1, [sp, #16]
 80073e6:	4620      	mov	r0, r4
 80073e8:	f000 f8f6 	bl	80075d8 <list_insert_head>
  while (!list_is_empty(src_list))
 80073ec:	a802      	add	r0, sp, #8
 80073ee:	f000 f8e7 	bl	80075c0 <list_is_empty>
 80073f2:	4603      	mov	r3, r0
    list_remove_tail(src_list, &tmp_node);
 80073f4:	a904      	add	r1, sp, #16
 80073f6:	a802      	add	r0, sp, #8
  while (!list_is_empty(src_list))
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d0f1      	beq.n	80073e0 <hci_send_req+0xac>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);

  return -1;
 80073fc:	f04f 30ff 	mov.w	r0, #4294967295
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
  move_list(&hciReadPktRxQueue, &hciTempQueue);

  return 0;
}
 8007400:	b025      	add	sp, #148	; 0x94
 8007402:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8007406:	a901      	add	r1, sp, #4
 8007408:	4628      	mov	r0, r5
 800740a:	f000 f8fd 	bl	8007608 <list_remove_head>
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800740e:	9901      	ldr	r1, [sp, #4]
    if (hci_hdr->type == HCI_EVENT_PKT)
 8007410:	7a0b      	ldrb	r3, [r1, #8]
 8007412:	2b04      	cmp	r3, #4
 8007414:	d112      	bne.n	800743c <hci_send_req+0x108>
      switch (event_pckt->evt) 
 8007416:	7a4b      	ldrb	r3, [r1, #9]
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8007418:	f891 4088 	ldrb.w	r4, [r1, #136]	; 0x88
      switch (event_pckt->evt) 
 800741c:	2b10      	cmp	r3, #16
 800741e:	d020      	beq.n	8007462 <hci_send_req+0x12e>
 8007420:	d823      	bhi.n	800746a <hci_send_req+0x136>
 8007422:	2b0e      	cmp	r3, #14
 8007424:	d01a      	beq.n	800745c <hci_send_req+0x128>
 8007426:	2b0f      	cmp	r3, #15
 8007428:	d108      	bne.n	800743c <hci_send_req+0x108>
        if (cs->opcode != opcode)
 800742a:	f8b1 300d 	ldrh.w	r3, [r1, #13]
 800742e:	42bb      	cmp	r3, r7
 8007430:	d117      	bne.n	8007462 <hci_send_req+0x12e>
        if (r->event != EVT_CMD_STATUS) {
 8007432:	6873      	ldr	r3, [r6, #4]
 8007434:	2b0f      	cmp	r3, #15
 8007436:	d052      	beq.n	80074de <hci_send_req+0x1aa>
          if (cs->status) {
 8007438:	7acb      	ldrb	r3, [r1, #11]
 800743a:	b993      	cbnz	r3, 8007462 <hci_send_req+0x12e>
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 800743c:	4640      	mov	r0, r8
 800743e:	f000 f8bf 	bl	80075c0 <list_is_empty>
 8007442:	b120      	cbz	r0, 800744e <hci_send_req+0x11a>
 8007444:	4628      	mov	r0, r5
 8007446:	f000 f8bb 	bl	80075c0 <list_is_empty>
 800744a:	2800      	cmp	r0, #0
 800744c:	d140      	bne.n	80074d0 <hci_send_req+0x19c>
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800744e:	9901      	ldr	r1, [sp, #4]
 8007450:	a802      	add	r0, sp, #8
 8007452:	f000 f8cd 	bl	80075f0 <list_insert_tail>
      hciReadPacket=NULL;
 8007456:	2300      	movs	r3, #0
 8007458:	9301      	str	r3, [sp, #4]
 800745a:	e7ae      	b.n	80073ba <hci_send_req+0x86>
        if (cc->opcode != opcode)
 800745c:	898b      	ldrh	r3, [r1, #12]
 800745e:	42bb      	cmp	r3, r7
 8007460:	d014      	beq.n	800748c <hci_send_req+0x158>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8007462:	4824      	ldr	r0, [pc, #144]	; (80074f4 <hci_send_req+0x1c0>)
 8007464:	f000 f8b8 	bl	80075d8 <list_insert_head>
 8007468:	e7b8      	b.n	80073dc <hci_send_req+0xa8>
      switch (event_pckt->evt) 
 800746a:	2b3e      	cmp	r3, #62	; 0x3e
 800746c:	d1e6      	bne.n	800743c <hci_send_req+0x108>
        if (me->subevent != r->event)
 800746e:	7aca      	ldrb	r2, [r1, #11]
 8007470:	6873      	ldr	r3, [r6, #4]
 8007472:	429a      	cmp	r2, r3
 8007474:	d1e2      	bne.n	800743c <hci_send_req+0x108>
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8007476:	e9d6 0304 	ldrd	r0, r3, [r6, #16]
        len -= 1;
 800747a:	1f22      	subs	r2, r4, #4
        r->rlen = MIN(len, r->rlen);
 800747c:	429a      	cmp	r2, r3
 800747e:	bf28      	it	cs
 8007480:	461a      	movcs	r2, r3
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8007482:	310c      	adds	r1, #12
        r->rlen = MIN(len, r->rlen);
 8007484:	6172      	str	r2, [r6, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8007486:	f002 fc5f 	bl	8009d48 <memcpy>
        goto done;
 800748a:	e009      	b.n	80074a0 <hci_send_req+0x16c>
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800748c:	e9d6 0304 	ldrd	r0, r3, [r6, #16]
        len -= EVT_CMD_COMPLETE_SIZE;
 8007490:	1fa2      	subs	r2, r4, #6
        r->rlen = MIN(len, r->rlen);
 8007492:	429a      	cmp	r2, r3
 8007494:	bf28      	it	cs
 8007496:	461a      	movcs	r2, r3
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8007498:	310e      	adds	r1, #14
        r->rlen = MIN(len, r->rlen);
 800749a:	6172      	str	r2, [r6, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800749c:	f002 fc54 	bl	8009d48 <memcpy>
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 80074a0:	9901      	ldr	r1, [sp, #4]
 80074a2:	4814      	ldr	r0, [pc, #80]	; (80074f4 <hci_send_req+0x1c0>)
    list_insert_head(dest_list, tmp_node);
 80074a4:	4c14      	ldr	r4, [pc, #80]	; (80074f8 <hci_send_req+0x1c4>)
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 80074a6:	f000 f897 	bl	80075d8 <list_insert_head>
static void move_list(tListNode * dest_list, tListNode * src_list)
 80074aa:	e005      	b.n	80074b8 <hci_send_req+0x184>
    list_remove_tail(src_list, &tmp_node);
 80074ac:	f000 f8c6 	bl	800763c <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 80074b0:	9904      	ldr	r1, [sp, #16]
 80074b2:	4620      	mov	r0, r4
 80074b4:	f000 f890 	bl	80075d8 <list_insert_head>
  while (!list_is_empty(src_list))
 80074b8:	a802      	add	r0, sp, #8
 80074ba:	f000 f881 	bl	80075c0 <list_is_empty>
 80074be:	4603      	mov	r3, r0
    list_remove_tail(src_list, &tmp_node);
 80074c0:	a904      	add	r1, sp, #16
 80074c2:	a802      	add	r0, sp, #8
  while (!list_is_empty(src_list))
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d0f1      	beq.n	80074ac <hci_send_req+0x178>
    return 0;
 80074c8:	2000      	movs	r0, #0
}
 80074ca:	b025      	add	sp, #148	; 0x94
 80074cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 80074d0:	9901      	ldr	r1, [sp, #4]
 80074d2:	4640      	mov	r0, r8
 80074d4:	f000 f88c 	bl	80075f0 <list_insert_tail>
      hciReadPacket=NULL;
 80074d8:	2300      	movs	r3, #0
 80074da:	9301      	str	r3, [sp, #4]
 80074dc:	e76d      	b.n	80073ba <hci_send_req+0x86>
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 80074de:	e9d6 0304 	ldrd	r0, r3, [r6, #16]
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 80074e2:	1ee2      	subs	r2, r4, #3
        r->rlen = MIN(len, r->rlen);
 80074e4:	429a      	cmp	r2, r3
 80074e6:	bf28      	it	cs
 80074e8:	461a      	movcs	r2, r3
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 80074ea:	310b      	adds	r1, #11
        r->rlen = MIN(len, r->rlen);
 80074ec:	6172      	str	r2, [r6, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 80074ee:	f002 fc2b 	bl	8009d48 <memcpy>
        goto done;
 80074f2:	e7d5      	b.n	80074a0 <hci_send_req+0x16c>
 80074f4:	20009c34 	.word	0x20009c34
 80074f8:	20009c3c 	.word	0x20009c3c
 80074fc:	200001d4 	.word	0x200001d4

08007500 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8007500:	b570      	push	{r4, r5, r6, lr}
 8007502:	b082      	sub	sp, #8
  tHciDataPacket * hciReadPacket = NULL;
 8007504:	2300      	movs	r3, #0
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8007506:	4c0d      	ldr	r4, [pc, #52]	; (800753c <hci_user_evt_proc+0x3c>)
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);

    if (hciContext.UserEvtRx != NULL)
 8007508:	4e0d      	ldr	r6, [pc, #52]	; (8007540 <hci_user_evt_proc+0x40>)
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800750a:	4d0e      	ldr	r5, [pc, #56]	; (8007544 <hci_user_evt_proc+0x44>)
  tHciDataPacket * hciReadPacket = NULL;
 800750c:	9301      	str	r3, [sp, #4]
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800750e:	e00a      	b.n	8007526 <hci_user_evt_proc+0x26>
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 8007510:	f000 f87a 	bl	8007608 <list_remove_head>
    if (hciContext.UserEvtRx != NULL)
 8007514:	69f3      	ldr	r3, [r6, #28]
 8007516:	b113      	cbz	r3, 800751e <hci_user_evt_proc+0x1e>
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 8007518:	9801      	ldr	r0, [sp, #4]
 800751a:	3008      	adds	r0, #8
 800751c:	4798      	blx	r3
    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800751e:	9901      	ldr	r1, [sp, #4]
 8007520:	4628      	mov	r0, r5
 8007522:	f000 f865 	bl	80075f0 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8007526:	4620      	mov	r0, r4
 8007528:	f000 f84a 	bl	80075c0 <list_is_empty>
 800752c:	4603      	mov	r3, r0
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 800752e:	a901      	add	r1, sp, #4
 8007530:	4620      	mov	r0, r4
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8007532:	2b00      	cmp	r3, #0
 8007534:	d0ec      	beq.n	8007510 <hci_user_evt_proc+0x10>
  }
}
 8007536:	b002      	add	sp, #8
 8007538:	bd70      	pop	{r4, r5, r6, pc}
 800753a:	bf00      	nop
 800753c:	20009c3c 	.word	0x20009c3c
 8007540:	200001d4 	.word	0x200001d4
 8007544:	20009c34 	.word	0x20009c34

08007548 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 8007548:	b530      	push	{r4, r5, lr}
 800754a:	b083      	sub	sp, #12
  tHciDataPacket * hciReadPacket = NULL;
 800754c:	2300      	movs	r3, #0
  uint8_t data_len;
  
  int32_t ret = 0;
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 800754e:	4817      	ldr	r0, [pc, #92]	; (80075ac <hci_notify_asynch_evt+0x64>)
  tHciDataPacket * hciReadPacket = NULL;
 8007550:	9301      	str	r3, [sp, #4]
  if (list_is_empty (&hciReadPktPool) == FALSE)
 8007552:	f000 f835 	bl	80075c0 <list_is_empty>
 8007556:	b110      	cbz	r0, 800755e <hci_notify_asynch_evt+0x16>
      }
    }
  }
  else 
  {
    ret = 1;
 8007558:	2001      	movs	r0, #1
  }
  return ret;
  
}
 800755a:	b003      	add	sp, #12
 800755c:	bd30      	pop	{r4, r5, pc}
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800755e:	4605      	mov	r5, r0
 8007560:	a901      	add	r1, sp, #4
 8007562:	4812      	ldr	r0, [pc, #72]	; (80075ac <hci_notify_asynch_evt+0x64>)
 8007564:	f000 f850 	bl	8007608 <list_remove_head>
    if (hciContext.io.Receive)
 8007568:	4b11      	ldr	r3, [pc, #68]	; (80075b0 <hci_notify_asynch_evt+0x68>)
 800756a:	68db      	ldr	r3, [r3, #12]
 800756c:	b1db      	cbz	r3, 80075a6 <hci_notify_asynch_evt+0x5e>
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 800756e:	9801      	ldr	r0, [sp, #4]
 8007570:	2180      	movs	r1, #128	; 0x80
 8007572:	3008      	adds	r0, #8
 8007574:	4798      	blx	r3
      if (data_len > 0)
 8007576:	f010 04ff 	ands.w	r4, r0, #255	; 0xff
        hciReadPacket->data_len = data_len;
 800757a:	9901      	ldr	r1, [sp, #4]
      if (data_len > 0)
 800757c:	d00d      	beq.n	800759a <hci_notify_asynch_evt+0x52>
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800757e:	7a0b      	ldrb	r3, [r1, #8]
        hciReadPacket->data_len = data_len;
 8007580:	f881 4088 	strb.w	r4, [r1, #136]	; 0x88
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8007584:	2b04      	cmp	r3, #4
 8007586:	d108      	bne.n	800759a <hci_notify_asynch_evt+0x52>
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8007588:	7a8b      	ldrb	r3, [r1, #10]
 800758a:	3c03      	subs	r4, #3
 800758c:	42a3      	cmp	r3, r4
 800758e:	d104      	bne.n	800759a <hci_notify_asynch_evt+0x52>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 8007590:	4808      	ldr	r0, [pc, #32]	; (80075b4 <hci_notify_asynch_evt+0x6c>)
 8007592:	f000 f82d 	bl	80075f0 <list_insert_tail>
  int32_t ret = 0;
 8007596:	4628      	mov	r0, r5
 8007598:	e7df      	b.n	800755a <hci_notify_asynch_evt+0x12>
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800759a:	4804      	ldr	r0, [pc, #16]	; (80075ac <hci_notify_asynch_evt+0x64>)
 800759c:	f000 f81c 	bl	80075d8 <list_insert_head>
  int32_t ret = 0;
 80075a0:	2000      	movs	r0, #0
}
 80075a2:	b003      	add	sp, #12
 80075a4:	bd30      	pop	{r4, r5, pc}
  int32_t ret = 0;
 80075a6:	4618      	mov	r0, r3
  return ret;
 80075a8:	e7d7      	b.n	800755a <hci_notify_asynch_evt+0x12>
 80075aa:	bf00      	nop
 80075ac:	20009c34 	.word	0x20009c34
 80075b0:	200001d4 	.word	0x200001d4
 80075b4:	20009c3c 	.word	0x20009c3c

080075b8 <list_init_head>:
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
  listHead->next = listHead;
  listHead->prev = listHead;	
 80075b8:	e9c0 0000 	strd	r0, r0, [r0]
}
 80075bc:	4770      	bx	lr
 80075be:	bf00      	nop

080075c0 <list_is_empty>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075c0:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80075c4:	b672      	cpsid	i
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 80075c6:	6803      	ldr	r3, [r0, #0]
  {
    return_value = 1;
 80075c8:	1a18      	subs	r0, r3, r0
 80075ca:	fab0 f080 	clz	r0, r0
 80075ce:	0940      	lsrs	r0, r0, #5
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075d0:	f382 8810 	msr	PRIMASK, r2
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
}
 80075d4:	4770      	bx	lr
 80075d6:	bf00      	nop

080075d8 <list_insert_head>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075d8:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80075dc:	b672      	cpsid	i
{
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 80075de:	6802      	ldr	r2, [r0, #0]
  node->prev = listHead;
 80075e0:	e9c1 2000 	strd	r2, r0, [r1]
  listHead->next = node;
 80075e4:	6001      	str	r1, [r0, #0]
  (node->next)->prev = node;
 80075e6:	680a      	ldr	r2, [r1, #0]
 80075e8:	6051      	str	r1, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075ea:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80075ee:	4770      	bx	lr

080075f0 <list_insert_tail>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075f0:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80075f4:	b672      	cpsid	i
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
  node->prev = listHead->prev;
 80075f6:	6842      	ldr	r2, [r0, #4]
 80075f8:	e9c1 0200 	strd	r0, r2, [r1]
  listHead->prev = node;
 80075fc:	6041      	str	r1, [r0, #4]
  (node->prev)->next = node;
 80075fe:	684a      	ldr	r2, [r1, #4]
 8007600:	6011      	str	r1, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007602:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8007606:	4770      	bx	lr

08007608 <list_remove_head>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8007608:	b410      	push	{r4}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800760a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800760e:	b672      	cpsid	i
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 8007610:	6803      	ldr	r3, [r0, #0]
 8007612:	600b      	str	r3, [r1, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007614:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007618:	b672      	cpsid	i
  (node->prev)->next = node->next;
 800761a:	e9d3 3200 	ldrd	r3, r2, [r3]
 800761e:	6013      	str	r3, [r2, #0]
  (node->next)->prev = node->prev;
 8007620:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007622:	f380 8810 	msr	PRIMASK, r0
  list_remove_node (listHead->next);
  (*node)->next = NULL;
 8007626:	680a      	ldr	r2, [r1, #0]
 8007628:	2300      	movs	r3, #0
 800762a:	6013      	str	r3, [r2, #0]
  (*node)->prev = NULL;
 800762c:	680a      	ldr	r2, [r1, #0]
 800762e:	6053      	str	r3, [r2, #4]
 8007630:	f384 8810 	msr	PRIMASK, r4
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8007634:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007638:	4770      	bx	lr
 800763a:	bf00      	nop

0800763c <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 800763c:	b410      	push	{r4}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800763e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007642:	b672      	cpsid	i
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 8007644:	6843      	ldr	r3, [r0, #4]
 8007646:	600b      	str	r3, [r1, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007648:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800764c:	b672      	cpsid	i
  (node->prev)->next = node->next;
 800764e:	e9d3 3200 	ldrd	r3, r2, [r3]
 8007652:	6013      	str	r3, [r2, #0]
  (node->next)->prev = node->prev;
 8007654:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007656:	f380 8810 	msr	PRIMASK, r0
  list_remove_node (listHead->prev);
  (*node)->next = NULL;
 800765a:	680a      	ldr	r2, [r1, #0]
 800765c:	2300      	movs	r3, #0
 800765e:	6013      	str	r3, [r2, #0]
  (*node)->prev = NULL;
 8007660:	680a      	ldr	r2, [r1, #0]
 8007662:	6053      	str	r3, [r2, #4]
 8007664:	f384 8810 	msr	PRIMASK, r4
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8007668:	f85d 4b04 	ldr.w	r4, [sp], #4
 800766c:	4770      	bx	lr
 800766e:	bf00      	nop

08007670 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 8007670:	4602      	mov	r2, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007672:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007676:	b672      	cpsid	i

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 8007678:	6803      	ldr	r3, [r0, #0]
  while (temp != listHead)
 800767a:	429a      	cmp	r2, r3
  int size = 0;
 800767c:	f04f 0000 	mov.w	r0, #0
  while (temp != listHead)
 8007680:	d004      	beq.n	800768c <list_get_size+0x1c>
  {
    size++;
    temp = temp->next;		
 8007682:	681b      	ldr	r3, [r3, #0]
  while (temp != listHead)
 8007684:	429a      	cmp	r2, r3
    size++;
 8007686:	f100 0001 	add.w	r0, r0, #1
  while (temp != listHead)
 800768a:	d1fa      	bne.n	8007682 <list_get_size+0x12>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800768c:	f381 8810 	msr	PRIMASK, r1
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
}
 8007690:	4770      	bx	lr
 8007692:	bf00      	nop

08007694 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007694:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 8007696:	4b05      	ldr	r3, [pc, #20]	; (80076ac <SysTick_Handler+0x18>)
 8007698:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800769a:	f001 fbef 	bl	8008e7c <xTaskGetSchedulerState>
 800769e:	2801      	cmp	r0, #1
 80076a0:	d100      	bne.n	80076a4 <SysTick_Handler+0x10>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 80076a2:	bd08      	pop	{r3, pc}
 80076a4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 80076a8:	f002 b90c 	b.w	80098c4 <xPortSysTickHandler>
 80076ac:	e000e010 	.word	0xe000e010

080076b0 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80076b0:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80076b4:	b92b      	cbnz	r3, 80076c2 <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 80076b6:	4b06      	ldr	r3, [pc, #24]	; (80076d0 <osKernelInitialize+0x20>)
 80076b8:	6818      	ldr	r0, [r3, #0]
 80076ba:	b928      	cbnz	r0, 80076c8 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80076bc:	2201      	movs	r2, #1
 80076be:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80076c0:	4770      	bx	lr
    stat = osErrorISR;
 80076c2:	f06f 0005 	mvn.w	r0, #5
 80076c6:	4770      	bx	lr
    } else {
      stat = osError;
 80076c8:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 80076cc:	4770      	bx	lr
 80076ce:	bf00      	nop
 80076d0:	200009d8 	.word	0x200009d8

080076d4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80076d4:	b510      	push	{r4, lr}
 80076d6:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80076da:	b974      	cbnz	r4, 80076fa <osKernelStart+0x26>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 80076dc:	4b08      	ldr	r3, [pc, #32]	; (8007700 <osKernelStart+0x2c>)
 80076de:	681a      	ldr	r2, [r3, #0]
 80076e0:	2a01      	cmp	r2, #1
 80076e2:	d107      	bne.n	80076f4 <osKernelStart+0x20>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80076e4:	4907      	ldr	r1, [pc, #28]	; (8007704 <osKernelStart+0x30>)
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80076e6:	2202      	movs	r2, #2
 80076e8:	77cc      	strb	r4, [r1, #31]
 80076ea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80076ec:	f001 f8e2 	bl	80088b4 <vTaskStartScheduler>
      stat = osOK;
 80076f0:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 80076f2:	bd10      	pop	{r4, pc}
      stat = osError;
 80076f4:	f04f 30ff 	mov.w	r0, #4294967295
}
 80076f8:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 80076fa:	f06f 0005 	mvn.w	r0, #5
}
 80076fe:	bd10      	pop	{r4, pc}
 8007700:	200009d8 	.word	0x200009d8
 8007704:	e000ed00 	.word	0xe000ed00

08007708 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007708:	4b04      	ldr	r3, [pc, #16]	; (800771c <vApplicationGetIdleTaskMemory+0x14>)
 800770a:	6003      	str	r3, [r0, #0]
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800770c:	b410      	push	{r4}
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800770e:	2380      	movs	r3, #128	; 0x80
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007710:	4c03      	ldr	r4, [pc, #12]	; (8007720 <vApplicationGetIdleTaskMemory+0x18>)
 8007712:	600c      	str	r4, [r1, #0]
}
 8007714:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007718:	6013      	str	r3, [r2, #0]
}
 800771a:	4770      	bx	lr
 800771c:	2000096c 	.word	0x2000096c
 8007720:	2000076c 	.word	0x2000076c

08007724 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007724:	4b05      	ldr	r3, [pc, #20]	; (800773c <vApplicationGetTimerTaskMemory+0x18>)
 8007726:	6003      	str	r3, [r0, #0]
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007728:	b410      	push	{r4}
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800772a:	f44f 7300 	mov.w	r3, #512	; 0x200
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800772e:	4c04      	ldr	r4, [pc, #16]	; (8007740 <vApplicationGetTimerTaskMemory+0x1c>)
 8007730:	600c      	str	r4, [r1, #0]
}
 8007732:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007736:	6013      	str	r3, [r2, #0]
}
 8007738:	4770      	bx	lr
 800773a:	bf00      	nop
 800773c:	200011dc 	.word	0x200011dc
 8007740:	200009dc 	.word	0x200009dc

08007744 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007744:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007748:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800774c:	2200      	movs	r2, #0
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800774e:	e9c0 3303 	strd	r3, r3, [r0, #12]
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007752:	6081      	str	r1, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007754:	6002      	str	r2, [r0, #0]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007756:	6043      	str	r3, [r0, #4]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007758:	4770      	bx	lr
 800775a:	bf00      	nop

0800775c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800775c:	2300      	movs	r3, #0
 800775e:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007760:	4770      	bx	lr
 8007762:	bf00      	nop

08007764 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8007764:	6843      	ldr	r3, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8007766:	6802      	ldr	r2, [r0, #0]
{
 8007768:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800776a:	689c      	ldr	r4, [r3, #8]
 800776c:	608c      	str	r4, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800776e:	689c      	ldr	r4, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8007770:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8007772:	3201      	adds	r2, #1
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007774:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007776:	6099      	str	r1, [r3, #8]
}
 8007778:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 800777c:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800777e:	6002      	str	r2, [r0, #0]
}
 8007780:	4770      	bx	lr
 8007782:	bf00      	nop

08007784 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007784:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007786:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007788:	1c6b      	adds	r3, r5, #1
 800778a:	d010      	beq.n	80077ae <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800778c:	f100 0308 	add.w	r3, r0, #8
 8007790:	461c      	mov	r4, r3
 8007792:	685b      	ldr	r3, [r3, #4]
 8007794:	681a      	ldr	r2, [r3, #0]
 8007796:	42aa      	cmp	r2, r5
 8007798:	d9fa      	bls.n	8007790 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 800779a:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 800779c:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 800779e:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80077a0:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80077a2:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80077a4:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 80077a6:	6108      	str	r0, [r1, #16]
}
 80077a8:	bc30      	pop	{r4, r5}
	( pxList->uxNumberOfItems )++;
 80077aa:	6002      	str	r2, [r0, #0]
}
 80077ac:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 80077ae:	6904      	ldr	r4, [r0, #16]
 80077b0:	6863      	ldr	r3, [r4, #4]
 80077b2:	e7f2      	b.n	800779a <vListInsert+0x16>

080077b4 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80077b4:	6903      	ldr	r3, [r0, #16]
{
 80077b6:	b410      	push	{r4}

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80077b8:	e9d0 1201 	ldrd	r1, r2, [r0, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80077bc:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80077be:	608a      	str	r2, [r1, #8]
	if( pxList->pxIndex == pxItemToRemove )
 80077c0:	4284      	cmp	r4, r0
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80077c2:	6051      	str	r1, [r2, #4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80077c4:	bf08      	it	eq
 80077c6:	605a      	streq	r2, [r3, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;
 80077c8:	681a      	ldr	r2, [r3, #0]

	return pxList->uxNumberOfItems;
}
 80077ca:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxContainer = NULL;
 80077ce:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 80077d0:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 80077d2:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80077d4:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 80077d6:	6818      	ldr	r0, [r3, #0]
}
 80077d8:	4770      	bx	lr
 80077da:	bf00      	nop

080077dc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80077dc:	b570      	push	{r4, r5, r6, lr}
 80077de:	4604      	mov	r4, r0

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80077e0:	6c00      	ldr	r0, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80077e2:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80077e4:	b920      	cbnz	r0, 80077f0 <prvCopyDataToQueue+0x14>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80077e6:	6825      	ldr	r5, [r4, #0]
 80077e8:	b35d      	cbz	r5, 8007842 <prvCopyDataToQueue+0x66>
 80077ea:	3601      	adds	r6, #1
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80077ec:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 80077ee:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 80077f0:	4615      	mov	r5, r2
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80077f2:	4602      	mov	r2, r0
	else if( xPosition == queueSEND_TO_BACK )
 80077f4:	b985      	cbnz	r5, 8007818 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80077f6:	6860      	ldr	r0, [r4, #4]
 80077f8:	f002 faa6 	bl	8009d48 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80077fc:	6863      	ldr	r3, [r4, #4]
 80077fe:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007800:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007802:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007804:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007806:	6063      	str	r3, [r4, #4]
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007808:	f106 0601 	add.w	r6, r6, #1
 800780c:	bf24      	itt	cs
 800780e:	6823      	ldrcs	r3, [r4, #0]
 8007810:	6063      	strcs	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 8007812:	4628      	mov	r0, r5
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007814:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8007816:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007818:	68e0      	ldr	r0, [r4, #12]
 800781a:	f002 fa95 	bl	8009d48 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800781e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007820:	68e3      	ldr	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007822:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007824:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007826:	428b      	cmp	r3, r1
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007828:	60e3      	str	r3, [r4, #12]
 800782a:	f1c2 0200 	rsb	r2, r2, #0
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800782e:	d202      	bcs.n	8007836 <prvCopyDataToQueue+0x5a>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007830:	68a3      	ldr	r3, [r4, #8]
 8007832:	441a      	add	r2, r3
 8007834:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8007836:	2d02      	cmp	r5, #2
 8007838:	d008      	beq.n	800784c <prvCopyDataToQueue+0x70>
 800783a:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 800783c:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800783e:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8007840:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007842:	68a0      	ldr	r0, [r4, #8]
 8007844:	f001 fb2a 	bl	8008e9c <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007848:	60a5      	str	r5, [r4, #8]
 800784a:	e7ce      	b.n	80077ea <prvCopyDataToQueue+0xe>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800784c:	2e01      	cmp	r6, #1
 800784e:	bf38      	it	cc
 8007850:	2601      	movcc	r6, #1
BaseType_t xReturn = pdFALSE;
 8007852:	2000      	movs	r0, #0
 8007854:	e7ca      	b.n	80077ec <prvCopyDataToQueue+0x10>
 8007856:	bf00      	nop

08007858 <xQueueGenericCreateStatic>:
	{
 8007858:	b530      	push	{r4, r5, lr}
 800785a:	b083      	sub	sp, #12
 800785c:	f89d 5018 	ldrb.w	r5, [sp, #24]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007860:	b940      	cbnz	r0, 8007874 <xQueueGenericCreateStatic+0x1c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007866:	f383 8811 	msr	BASEPRI, r3
 800786a:	f3bf 8f6f 	isb	sy
 800786e:	f3bf 8f4f 	dsb	sy
 8007872:	e7fe      	b.n	8007872 <xQueueGenericCreateStatic+0x1a>
		configASSERT( pxStaticQueue != NULL );
 8007874:	461c      	mov	r4, r3
 8007876:	b1e3      	cbz	r3, 80078b2 <xQueueGenericCreateStatic+0x5a>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007878:	b172      	cbz	r2, 8007898 <xQueueGenericCreateStatic+0x40>
 800787a:	b319      	cbz	r1, 80078c4 <xQueueGenericCreateStatic+0x6c>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800787c:	2350      	movs	r3, #80	; 0x50
 800787e:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007880:	9b01      	ldr	r3, [sp, #4]
 8007882:	2b50      	cmp	r3, #80	; 0x50
 8007884:	d027      	beq.n	80078d6 <xQueueGenericCreateStatic+0x7e>
 8007886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800788a:	f383 8811 	msr	BASEPRI, r3
 800788e:	f3bf 8f6f 	isb	sy
 8007892:	f3bf 8f4f 	dsb	sy
 8007896:	e7fe      	b.n	8007896 <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007898:	2900      	cmp	r1, #0
 800789a:	d146      	bne.n	800792a <xQueueGenericCreateStatic+0xd2>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800789c:	2350      	movs	r3, #80	; 0x50
 800789e:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 80078a0:	9b01      	ldr	r3, [sp, #4]
 80078a2:	2b50      	cmp	r3, #80	; 0x50
 80078a4:	d1ef      	bne.n	8007886 <xQueueGenericCreateStatic+0x2e>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80078a6:	2301      	movs	r3, #1
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80078a8:	9a01      	ldr	r2, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80078aa:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80078ae:	4622      	mov	r2, r4
 80078b0:	e015      	b.n	80078de <xQueueGenericCreateStatic+0x86>
 80078b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078b6:	f383 8811 	msr	BASEPRI, r3
 80078ba:	f3bf 8f6f 	isb	sy
 80078be:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 80078c2:	e7fe      	b.n	80078c2 <xQueueGenericCreateStatic+0x6a>
 80078c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078c8:	f383 8811 	msr	BASEPRI, r3
 80078cc:	f3bf 8f6f 	isb	sy
 80078d0:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80078d4:	e7fe      	b.n	80078d4 <xQueueGenericCreateStatic+0x7c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80078d6:	9b01      	ldr	r3, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80078d8:	2301      	movs	r3, #1
 80078da:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
	pxNewQueue->uxItemSize = uxItemSize;
 80078de:	e9c4 010f 	strd	r0, r1, [r4, #60]	; 0x3c
 80078e2:	6022      	str	r2, [r4, #0]
	taskENTER_CRITICAL();
 80078e4:	f001 ff86 	bl	80097f4 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80078e8:	e9d4 130f 	ldrd	r1, r3, [r4, #60]	; 0x3c
 80078ec:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80078ee:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80078f0:	fb01 f103 	mul.w	r1, r1, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80078f4:	1acb      	subs	r3, r1, r3
 80078f6:	4413      	add	r3, r2
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80078f8:	2000      	movs	r0, #0
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80078fa:	440a      	add	r2, r1
		pxQueue->cRxLock = queueUNLOCKED;
 80078fc:	21ff      	movs	r1, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80078fe:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007900:	e9c4 2302 	strd	r2, r3, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 8007904:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007908:	f104 0010 	add.w	r0, r4, #16
		pxQueue->cTxLock = queueUNLOCKED;
 800790c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007910:	f7ff ff18 	bl	8007744 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007914:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007918:	f7ff ff14 	bl	8007744 <vListInitialise>
	taskEXIT_CRITICAL();
 800791c:	f001 ff8c 	bl	8009838 <vPortExitCritical>
	}
 8007920:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 8007922:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
	}
 8007926:	b003      	add	sp, #12
 8007928:	bd30      	pop	{r4, r5, pc}
 800792a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800792e:	f383 8811 	msr	BASEPRI, r3
 8007932:	f3bf 8f6f 	isb	sy
 8007936:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800793a:	e7fe      	b.n	800793a <xQueueGenericCreateStatic+0xe2>

0800793c <xQueueGenericSend>:
{
 800793c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007940:	b084      	sub	sp, #16
 8007942:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8007944:	2800      	cmp	r0, #0
 8007946:	f000 80ac 	beq.w	8007aa2 <xQueueGenericSend+0x166>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800794a:	4688      	mov	r8, r1
 800794c:	461f      	mov	r7, r3
 800794e:	4604      	mov	r4, r0
 8007950:	2900      	cmp	r1, #0
 8007952:	f000 8099 	beq.w	8007a88 <xQueueGenericSend+0x14c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007956:	2f02      	cmp	r7, #2
 8007958:	d10b      	bne.n	8007972 <xQueueGenericSend+0x36>
 800795a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800795c:	2b01      	cmp	r3, #1
 800795e:	d008      	beq.n	8007972 <xQueueGenericSend+0x36>
 8007960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007964:	f383 8811 	msr	BASEPRI, r3
 8007968:	f3bf 8f6f 	isb	sy
 800796c:	f3bf 8f4f 	dsb	sy
 8007970:	e7fe      	b.n	8007970 <xQueueGenericSend+0x34>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007972:	f001 fa83 	bl	8008e7c <xTaskGetSchedulerState>
 8007976:	4682      	mov	sl, r0
 8007978:	2800      	cmp	r0, #0
 800797a:	f000 809b 	beq.w	8007ab4 <xQueueGenericSend+0x178>
 800797e:	f04f 0a00 	mov.w	sl, #0
					portYIELD_WITHIN_API();
 8007982:	f8df 92c0 	ldr.w	r9, [pc, #704]	; 8007c44 <xQueueGenericSend+0x308>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007986:	f104 0624 	add.w	r6, r4, #36	; 0x24
		taskENTER_CRITICAL();
 800798a:	f001 ff33 	bl	80097f4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800798e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007990:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007992:	429a      	cmp	r2, r3
 8007994:	f0c0 80f4 	bcc.w	8007b80 <xQueueGenericSend+0x244>
 8007998:	2f02      	cmp	r7, #2
 800799a:	f000 80f1 	beq.w	8007b80 <xQueueGenericSend+0x244>
				if( xTicksToWait == ( TickType_t ) 0 )
 800799e:	9d01      	ldr	r5, [sp, #4]
 80079a0:	2d00      	cmp	r5, #0
 80079a2:	f000 814a 	beq.w	8007c3a <xQueueGenericSend+0x2fe>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80079a6:	ad02      	add	r5, sp, #8
				else if( xEntryTimeSet == pdFALSE )
 80079a8:	f1ba 0f00 	cmp.w	sl, #0
 80079ac:	f000 80e4 	beq.w	8007b78 <xQueueGenericSend+0x23c>
		taskEXIT_CRITICAL();
 80079b0:	f001 ff42 	bl	8009838 <vPortExitCritical>
		vTaskSuspendAll();
 80079b4:	f001 f81c 	bl	80089f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80079b8:	f001 ff1c 	bl	80097f4 <vPortEnterCritical>
 80079bc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80079c0:	2bff      	cmp	r3, #255	; 0xff
 80079c2:	bf04      	itt	eq
 80079c4:	2300      	moveq	r3, #0
 80079c6:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 80079ca:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80079ce:	2bff      	cmp	r3, #255	; 0xff
 80079d0:	bf04      	itt	eq
 80079d2:	2300      	moveq	r3, #0
 80079d4:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 80079d8:	f001 ff2e 	bl	8009838 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80079dc:	4628      	mov	r0, r5
 80079de:	a901      	add	r1, sp, #4
 80079e0:	f001 f9dc 	bl	8008d9c <xTaskCheckForTimeOut>
 80079e4:	2800      	cmp	r0, #0
 80079e6:	f040 80e8 	bne.w	8007bba <xQueueGenericSend+0x27e>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80079ea:	f001 ff03 	bl	80097f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80079ee:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80079f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80079f2:	429a      	cmp	r2, r3
 80079f4:	d06b      	beq.n	8007ace <xQueueGenericSend+0x192>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80079f6:	f001 ff1f 	bl	8009838 <vPortExitCritical>
	taskENTER_CRITICAL();
 80079fa:	f001 fefb 	bl	80097f4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80079fe:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8007a02:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007a04:	2d00      	cmp	r5, #0
 8007a06:	dc05      	bgt.n	8007a14 <xQueueGenericSend+0xd8>
 8007a08:	e012      	b.n	8007a30 <xQueueGenericSend+0xf4>
			--cTxLock;
 8007a0a:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007a0c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007a10:	b25d      	sxtb	r5, r3
 8007a12:	d00d      	beq.n	8007a30 <xQueueGenericSend+0xf4>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a14:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a16:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a18:	b153      	cbz	r3, 8007a30 <xQueueGenericSend+0xf4>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a1a:	f001 f96b 	bl	8008cf4 <xTaskRemoveFromEventList>
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	d0f3      	beq.n	8007a0a <xQueueGenericSend+0xce>
						vTaskMissedYield();
 8007a22:	f001 fa0b 	bl	8008e3c <vTaskMissedYield>
			--cTxLock;
 8007a26:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007a28:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007a2c:	b25d      	sxtb	r5, r3
 8007a2e:	d1f1      	bne.n	8007a14 <xQueueGenericSend+0xd8>
		pxQueue->cTxLock = queueUNLOCKED;
 8007a30:	23ff      	movs	r3, #255	; 0xff
 8007a32:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8007a36:	f001 feff 	bl	8009838 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007a3a:	f001 fedb 	bl	80097f4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8007a3e:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8007a42:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a44:	2d00      	cmp	r5, #0
 8007a46:	dd15      	ble.n	8007a74 <xQueueGenericSend+0x138>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a48:	f104 0a10 	add.w	sl, r4, #16
 8007a4c:	e004      	b.n	8007a58 <xQueueGenericSend+0x11c>
				--cRxLock;
 8007a4e:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a50:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007a54:	b25d      	sxtb	r5, r3
 8007a56:	d00d      	beq.n	8007a74 <xQueueGenericSend+0x138>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a58:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a5a:	4650      	mov	r0, sl
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a5c:	b153      	cbz	r3, 8007a74 <xQueueGenericSend+0x138>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a5e:	f001 f949 	bl	8008cf4 <xTaskRemoveFromEventList>
 8007a62:	2800      	cmp	r0, #0
 8007a64:	d0f3      	beq.n	8007a4e <xQueueGenericSend+0x112>
					vTaskMissedYield();
 8007a66:	f001 f9e9 	bl	8008e3c <vTaskMissedYield>
				--cRxLock;
 8007a6a:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a6c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007a70:	b25d      	sxtb	r5, r3
 8007a72:	d1f1      	bne.n	8007a58 <xQueueGenericSend+0x11c>
		pxQueue->cRxLock = queueUNLOCKED;
 8007a74:	23ff      	movs	r3, #255	; 0xff
 8007a76:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8007a7a:	f001 fedd 	bl	8009838 <vPortExitCritical>
				( void ) xTaskResumeAll();
 8007a7e:	f000 ffbf 	bl	8008a00 <xTaskResumeAll>
 8007a82:	f04f 0a01 	mov.w	sl, #1
 8007a86:	e780      	b.n	800798a <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a88:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	f43f af63 	beq.w	8007956 <xQueueGenericSend+0x1a>
 8007a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a94:	f383 8811 	msr	BASEPRI, r3
 8007a98:	f3bf 8f6f 	isb	sy
 8007a9c:	f3bf 8f4f 	dsb	sy
 8007aa0:	e7fe      	b.n	8007aa0 <xQueueGenericSend+0x164>
 8007aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aa6:	f383 8811 	msr	BASEPRI, r3
 8007aaa:	f3bf 8f6f 	isb	sy
 8007aae:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8007ab2:	e7fe      	b.n	8007ab2 <xQueueGenericSend+0x176>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ab4:	9b01      	ldr	r3, [sp, #4]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	f43f af63 	beq.w	8007982 <xQueueGenericSend+0x46>
 8007abc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ac0:	f383 8811 	msr	BASEPRI, r3
 8007ac4:	f3bf 8f6f 	isb	sy
 8007ac8:	f3bf 8f4f 	dsb	sy
 8007acc:	e7fe      	b.n	8007acc <xQueueGenericSend+0x190>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007ace:	f104 0a10 	add.w	sl, r4, #16
	taskEXIT_CRITICAL();
 8007ad2:	f001 feb1 	bl	8009838 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007ad6:	9901      	ldr	r1, [sp, #4]
 8007ad8:	4650      	mov	r0, sl
 8007ada:	f001 f873 	bl	8008bc4 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8007ade:	f001 fe89 	bl	80097f4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8007ae2:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8007ae6:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007ae8:	2d00      	cmp	r5, #0
 8007aea:	dc05      	bgt.n	8007af8 <xQueueGenericSend+0x1bc>
 8007aec:	e012      	b.n	8007b14 <xQueueGenericSend+0x1d8>
			--cTxLock;
 8007aee:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007af0:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007af4:	b25d      	sxtb	r5, r3
 8007af6:	d00d      	beq.n	8007b14 <xQueueGenericSend+0x1d8>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007af8:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007afa:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007afc:	b153      	cbz	r3, 8007b14 <xQueueGenericSend+0x1d8>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007afe:	f001 f8f9 	bl	8008cf4 <xTaskRemoveFromEventList>
 8007b02:	2800      	cmp	r0, #0
 8007b04:	d0f3      	beq.n	8007aee <xQueueGenericSend+0x1b2>
						vTaskMissedYield();
 8007b06:	f001 f999 	bl	8008e3c <vTaskMissedYield>
			--cTxLock;
 8007b0a:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007b0c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007b10:	b25d      	sxtb	r5, r3
 8007b12:	d1f1      	bne.n	8007af8 <xQueueGenericSend+0x1bc>
		pxQueue->cTxLock = queueUNLOCKED;
 8007b14:	23ff      	movs	r3, #255	; 0xff
 8007b16:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8007b1a:	f001 fe8d 	bl	8009838 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007b1e:	f001 fe69 	bl	80097f4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8007b22:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8007b26:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007b28:	2d00      	cmp	r5, #0
 8007b2a:	dc05      	bgt.n	8007b38 <xQueueGenericSend+0x1fc>
 8007b2c:	e012      	b.n	8007b54 <xQueueGenericSend+0x218>
				--cRxLock;
 8007b2e:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007b30:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007b34:	b25d      	sxtb	r5, r3
 8007b36:	d00d      	beq.n	8007b54 <xQueueGenericSend+0x218>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b38:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b3a:	4650      	mov	r0, sl
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b3c:	b153      	cbz	r3, 8007b54 <xQueueGenericSend+0x218>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b3e:	f001 f8d9 	bl	8008cf4 <xTaskRemoveFromEventList>
 8007b42:	2800      	cmp	r0, #0
 8007b44:	d0f3      	beq.n	8007b2e <xQueueGenericSend+0x1f2>
					vTaskMissedYield();
 8007b46:	f001 f979 	bl	8008e3c <vTaskMissedYield>
				--cRxLock;
 8007b4a:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007b4c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007b50:	b25d      	sxtb	r5, r3
 8007b52:	d1f1      	bne.n	8007b38 <xQueueGenericSend+0x1fc>
		pxQueue->cRxLock = queueUNLOCKED;
 8007b54:	23ff      	movs	r3, #255	; 0xff
 8007b56:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8007b5a:	f001 fe6d 	bl	8009838 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 8007b5e:	f000 ff4f 	bl	8008a00 <xTaskResumeAll>
 8007b62:	2800      	cmp	r0, #0
 8007b64:	d18d      	bne.n	8007a82 <xQueueGenericSend+0x146>
					portYIELD_WITHIN_API();
 8007b66:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007b6a:	f8c9 3000 	str.w	r3, [r9]
 8007b6e:	f3bf 8f4f 	dsb	sy
 8007b72:	f3bf 8f6f 	isb	sy
 8007b76:	e784      	b.n	8007a82 <xQueueGenericSend+0x146>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b78:	4628      	mov	r0, r5
 8007b7a:	f001 f903 	bl	8008d84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b7e:	e717      	b.n	80079b0 <xQueueGenericSend+0x74>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007b80:	463a      	mov	r2, r7
 8007b82:	4641      	mov	r1, r8
 8007b84:	4620      	mov	r0, r4
 8007b86:	f7ff fe29 	bl	80077dc <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007b8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b8c:	b973      	cbnz	r3, 8007bac <xQueueGenericSend+0x270>
					else if( xYieldRequired != pdFALSE )
 8007b8e:	b138      	cbz	r0, 8007ba0 <xQueueGenericSend+0x264>
						queueYIELD_IF_USING_PREEMPTION();
 8007b90:	4b2c      	ldr	r3, [pc, #176]	; (8007c44 <xQueueGenericSend+0x308>)
 8007b92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b96:	601a      	str	r2, [r3, #0]
 8007b98:	f3bf 8f4f 	dsb	sy
 8007b9c:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8007ba0:	f001 fe4a 	bl	8009838 <vPortExitCritical>
				return pdPASS;
 8007ba4:	2001      	movs	r0, #1
}
 8007ba6:	b004      	add	sp, #16
 8007ba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007bac:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007bb0:	f001 f8a0 	bl	8008cf4 <xTaskRemoveFromEventList>
 8007bb4:	2800      	cmp	r0, #0
 8007bb6:	d0f3      	beq.n	8007ba0 <xQueueGenericSend+0x264>
 8007bb8:	e7ea      	b.n	8007b90 <xQueueGenericSend+0x254>
	taskENTER_CRITICAL();
 8007bba:	f001 fe1b 	bl	80097f4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8007bbe:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8007bc2:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007bc4:	2d00      	cmp	r5, #0
 8007bc6:	dd11      	ble.n	8007bec <xQueueGenericSend+0x2b0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007bc8:	f104 0624 	add.w	r6, r4, #36	; 0x24
 8007bcc:	e004      	b.n	8007bd8 <xQueueGenericSend+0x29c>
			--cTxLock;
 8007bce:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007bd0:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007bd4:	b25d      	sxtb	r5, r3
 8007bd6:	d009      	beq.n	8007bec <xQueueGenericSend+0x2b0>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007bd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007bda:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007bdc:	b133      	cbz	r3, 8007bec <xQueueGenericSend+0x2b0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007bde:	f001 f889 	bl	8008cf4 <xTaskRemoveFromEventList>
 8007be2:	2800      	cmp	r0, #0
 8007be4:	d0f3      	beq.n	8007bce <xQueueGenericSend+0x292>
						vTaskMissedYield();
 8007be6:	f001 f929 	bl	8008e3c <vTaskMissedYield>
 8007bea:	e7f0      	b.n	8007bce <xQueueGenericSend+0x292>
		pxQueue->cTxLock = queueUNLOCKED;
 8007bec:	23ff      	movs	r3, #255	; 0xff
 8007bee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8007bf2:	f001 fe21 	bl	8009838 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007bf6:	f001 fdfd 	bl	80097f4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8007bfa:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8007bfe:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007c00:	2d00      	cmp	r5, #0
 8007c02:	dd11      	ble.n	8007c28 <xQueueGenericSend+0x2ec>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c04:	f104 0610 	add.w	r6, r4, #16
 8007c08:	e004      	b.n	8007c14 <xQueueGenericSend+0x2d8>
				--cRxLock;
 8007c0a:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007c0c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007c10:	b25d      	sxtb	r5, r3
 8007c12:	d009      	beq.n	8007c28 <xQueueGenericSend+0x2ec>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007c14:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c16:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007c18:	b133      	cbz	r3, 8007c28 <xQueueGenericSend+0x2ec>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c1a:	f001 f86b 	bl	8008cf4 <xTaskRemoveFromEventList>
 8007c1e:	2800      	cmp	r0, #0
 8007c20:	d0f3      	beq.n	8007c0a <xQueueGenericSend+0x2ce>
					vTaskMissedYield();
 8007c22:	f001 f90b 	bl	8008e3c <vTaskMissedYield>
 8007c26:	e7f0      	b.n	8007c0a <xQueueGenericSend+0x2ce>
		pxQueue->cRxLock = queueUNLOCKED;
 8007c28:	23ff      	movs	r3, #255	; 0xff
 8007c2a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8007c2e:	f001 fe03 	bl	8009838 <vPortExitCritical>
			( void ) xTaskResumeAll();
 8007c32:	f000 fee5 	bl	8008a00 <xTaskResumeAll>
			return errQUEUE_FULL;
 8007c36:	2000      	movs	r0, #0
 8007c38:	e7b5      	b.n	8007ba6 <xQueueGenericSend+0x26a>
					taskEXIT_CRITICAL();
 8007c3a:	f001 fdfd 	bl	8009838 <vPortExitCritical>
					return errQUEUE_FULL;
 8007c3e:	4628      	mov	r0, r5
 8007c40:	e7b1      	b.n	8007ba6 <xQueueGenericSend+0x26a>
 8007c42:	bf00      	nop
 8007c44:	e000ed04 	.word	0xe000ed04

08007c48 <xQueueGenericSendFromISR>:
{
 8007c48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8007c4c:	2800      	cmp	r0, #0
 8007c4e:	d035      	beq.n	8007cbc <xQueueGenericSendFromISR+0x74>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c50:	4689      	mov	r9, r1
 8007c52:	4690      	mov	r8, r2
 8007c54:	461f      	mov	r7, r3
 8007c56:	4604      	mov	r4, r0
 8007c58:	b321      	cbz	r1, 8007ca4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007c5a:	2f02      	cmp	r7, #2
 8007c5c:	d10b      	bne.n	8007c76 <xQueueGenericSendFromISR+0x2e>
 8007c5e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007c60:	2b01      	cmp	r3, #1
 8007c62:	d008      	beq.n	8007c76 <xQueueGenericSendFromISR+0x2e>
 8007c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c68:	f383 8811 	msr	BASEPRI, r3
 8007c6c:	f3bf 8f6f 	isb	sy
 8007c70:	f3bf 8f4f 	dsb	sy
 8007c74:	e7fe      	b.n	8007c74 <xQueueGenericSendFromISR+0x2c>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007c76:	f001 fef5 	bl	8009a64 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007c7a:	f3ef 8611 	mrs	r6, BASEPRI
 8007c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c82:	f383 8811 	msr	BASEPRI, r3
 8007c86:	f3bf 8f6f 	isb	sy
 8007c8a:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007c8e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007c90:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d31b      	bcc.n	8007cce <xQueueGenericSendFromISR+0x86>
 8007c96:	2f02      	cmp	r7, #2
 8007c98:	d019      	beq.n	8007cce <xQueueGenericSendFromISR+0x86>
			xReturn = errQUEUE_FULL;
 8007c9a:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007c9c:	f386 8811 	msr	BASEPRI, r6
}
 8007ca0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ca4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d0d7      	beq.n	8007c5a <xQueueGenericSendFromISR+0x12>
	__asm volatile
 8007caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cae:	f383 8811 	msr	BASEPRI, r3
 8007cb2:	f3bf 8f6f 	isb	sy
 8007cb6:	f3bf 8f4f 	dsb	sy
 8007cba:	e7fe      	b.n	8007cba <xQueueGenericSendFromISR+0x72>
 8007cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cc0:	f383 8811 	msr	BASEPRI, r3
 8007cc4:	f3bf 8f6f 	isb	sy
 8007cc8:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8007ccc:	e7fe      	b.n	8007ccc <xQueueGenericSendFromISR+0x84>
			const int8_t cTxLock = pxQueue->cTxLock;
 8007cce:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cd2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007cd4:	463a      	mov	r2, r7
 8007cd6:	4649      	mov	r1, r9
			const int8_t cTxLock = pxQueue->cTxLock;
 8007cd8:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007cda:	4620      	mov	r0, r4
 8007cdc:	f7ff fd7e 	bl	80077dc <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8007ce0:	1c6b      	adds	r3, r5, #1
 8007ce2:	d008      	beq.n	8007cf6 <xQueueGenericSendFromISR+0xae>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007ce4:	1c6b      	adds	r3, r5, #1
 8007ce6:	b25b      	sxtb	r3, r3
 8007ce8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 8007cec:	2001      	movs	r0, #1
	__asm volatile
 8007cee:	f386 8811 	msr	BASEPRI, r6
}
 8007cf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007cf6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d0f7      	beq.n	8007cec <xQueueGenericSendFromISR+0xa4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007cfc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007d00:	f000 fff8 	bl	8008cf4 <xTaskRemoveFromEventList>
 8007d04:	2800      	cmp	r0, #0
 8007d06:	d0f1      	beq.n	8007cec <xQueueGenericSendFromISR+0xa4>
							if( pxHigherPriorityTaskWoken != NULL )
 8007d08:	f1b8 0f00 	cmp.w	r8, #0
 8007d0c:	d0ee      	beq.n	8007cec <xQueueGenericSendFromISR+0xa4>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007d0e:	2001      	movs	r0, #1
 8007d10:	f8c8 0000 	str.w	r0, [r8]
 8007d14:	e7c2      	b.n	8007c9c <xQueueGenericSendFromISR+0x54>
 8007d16:	bf00      	nop

08007d18 <xQueueReceive>:
{
 8007d18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007d1c:	b085      	sub	sp, #20
 8007d1e:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8007d20:	2800      	cmp	r0, #0
 8007d22:	f000 80f5 	beq.w	8007f10 <xQueueReceive+0x1f8>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d26:	460e      	mov	r6, r1
 8007d28:	4604      	mov	r4, r0
 8007d2a:	2900      	cmp	r1, #0
 8007d2c:	f000 808a 	beq.w	8007e44 <xQueueReceive+0x12c>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d30:	f001 f8a4 	bl	8008e7c <xTaskGetSchedulerState>
 8007d34:	2800      	cmp	r0, #0
 8007d36:	d079      	beq.n	8007e2c <xQueueReceive+0x114>
		taskENTER_CRITICAL();
 8007d38:	f001 fd5c 	bl	80097f4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d3c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d3e:	2d00      	cmp	r5, #0
 8007d40:	f040 8148 	bne.w	8007fd4 <xQueueReceive+0x2bc>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007d44:	9b01      	ldr	r3, [sp, #4]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	f000 80dc 	beq.w	8007f04 <xQueueReceive+0x1ec>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d4c:	a802      	add	r0, sp, #8
 8007d4e:	f001 f819 	bl	8008d84 <vTaskInternalSetTimeOutState>
					portYIELD_WITHIN_API();
 8007d52:	f8df 82c8 	ldr.w	r8, [pc, #712]	; 800801c <xQueueReceive+0x304>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d56:	f104 0724 	add.w	r7, r4, #36	; 0x24
		taskEXIT_CRITICAL();
 8007d5a:	f001 fd6d 	bl	8009838 <vPortExitCritical>
		vTaskSuspendAll();
 8007d5e:	f000 fe47 	bl	80089f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007d62:	f001 fd47 	bl	80097f4 <vPortEnterCritical>
 8007d66:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007d6a:	2bff      	cmp	r3, #255	; 0xff
 8007d6c:	bf04      	itt	eq
 8007d6e:	2300      	moveq	r3, #0
 8007d70:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8007d74:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007d78:	2bff      	cmp	r3, #255	; 0xff
 8007d7a:	bf04      	itt	eq
 8007d7c:	2300      	moveq	r3, #0
 8007d7e:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8007d82:	f001 fd59 	bl	8009838 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007d86:	a901      	add	r1, sp, #4
 8007d88:	a802      	add	r0, sp, #8
 8007d8a:	f001 f807 	bl	8008d9c <xTaskCheckForTimeOut>
 8007d8e:	2800      	cmp	r0, #0
 8007d90:	d165      	bne.n	8007e5e <xQueueReceive+0x146>
	taskENTER_CRITICAL();
 8007d92:	f001 fd2f 	bl	80097f4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007d96:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	f000 80c2 	beq.w	8007f22 <xQueueReceive+0x20a>
	taskEXIT_CRITICAL();
 8007d9e:	f001 fd4b 	bl	8009838 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007da2:	f001 fd27 	bl	80097f4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8007da6:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8007daa:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007dac:	2d00      	cmp	r5, #0
 8007dae:	dc05      	bgt.n	8007dbc <xQueueReceive+0xa4>
 8007db0:	e012      	b.n	8007dd8 <xQueueReceive+0xc0>
			--cTxLock;
 8007db2:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007db4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007db8:	b25d      	sxtb	r5, r3
 8007dba:	d00d      	beq.n	8007dd8 <xQueueReceive+0xc0>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007dbc:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007dbe:	4638      	mov	r0, r7
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007dc0:	b153      	cbz	r3, 8007dd8 <xQueueReceive+0xc0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007dc2:	f000 ff97 	bl	8008cf4 <xTaskRemoveFromEventList>
 8007dc6:	2800      	cmp	r0, #0
 8007dc8:	d0f3      	beq.n	8007db2 <xQueueReceive+0x9a>
						vTaskMissedYield();
 8007dca:	f001 f837 	bl	8008e3c <vTaskMissedYield>
			--cTxLock;
 8007dce:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007dd0:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007dd4:	b25d      	sxtb	r5, r3
 8007dd6:	d1f1      	bne.n	8007dbc <xQueueReceive+0xa4>
		pxQueue->cTxLock = queueUNLOCKED;
 8007dd8:	23ff      	movs	r3, #255	; 0xff
 8007dda:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8007dde:	f001 fd2b 	bl	8009838 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007de2:	f001 fd07 	bl	80097f4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8007de6:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8007dea:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007dec:	2d00      	cmp	r5, #0
 8007dee:	dd15      	ble.n	8007e1c <xQueueReceive+0x104>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007df0:	f104 0910 	add.w	r9, r4, #16
 8007df4:	e004      	b.n	8007e00 <xQueueReceive+0xe8>
				--cRxLock;
 8007df6:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007df8:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007dfc:	b25d      	sxtb	r5, r3
 8007dfe:	d00d      	beq.n	8007e1c <xQueueReceive+0x104>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e00:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e02:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e04:	b153      	cbz	r3, 8007e1c <xQueueReceive+0x104>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e06:	f000 ff75 	bl	8008cf4 <xTaskRemoveFromEventList>
 8007e0a:	2800      	cmp	r0, #0
 8007e0c:	d0f3      	beq.n	8007df6 <xQueueReceive+0xde>
					vTaskMissedYield();
 8007e0e:	f001 f815 	bl	8008e3c <vTaskMissedYield>
				--cRxLock;
 8007e12:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e14:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007e18:	b25d      	sxtb	r5, r3
 8007e1a:	d1f1      	bne.n	8007e00 <xQueueReceive+0xe8>
		pxQueue->cRxLock = queueUNLOCKED;
 8007e1c:	23ff      	movs	r3, #255	; 0xff
 8007e1e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8007e22:	f001 fd09 	bl	8009838 <vPortExitCritical>
				( void ) xTaskResumeAll();
 8007e26:	f000 fdeb 	bl	8008a00 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8007e2a:	e062      	b.n	8007ef2 <xQueueReceive+0x1da>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e2c:	9b01      	ldr	r3, [sp, #4]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d082      	beq.n	8007d38 <xQueueReceive+0x20>
	__asm volatile
 8007e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e36:	f383 8811 	msr	BASEPRI, r3
 8007e3a:	f3bf 8f6f 	isb	sy
 8007e3e:	f3bf 8f4f 	dsb	sy
 8007e42:	e7fe      	b.n	8007e42 <xQueueReceive+0x12a>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e44:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	f43f af72 	beq.w	8007d30 <xQueueReceive+0x18>
 8007e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e50:	f383 8811 	msr	BASEPRI, r3
 8007e54:	f3bf 8f6f 	isb	sy
 8007e58:	f3bf 8f4f 	dsb	sy
 8007e5c:	e7fe      	b.n	8007e5c <xQueueReceive+0x144>
	taskENTER_CRITICAL();
 8007e5e:	f001 fcc9 	bl	80097f4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8007e62:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8007e66:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007e68:	2d00      	cmp	r5, #0
 8007e6a:	dc05      	bgt.n	8007e78 <xQueueReceive+0x160>
 8007e6c:	e012      	b.n	8007e94 <xQueueReceive+0x17c>
			--cTxLock;
 8007e6e:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007e70:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007e74:	b25d      	sxtb	r5, r3
 8007e76:	d00d      	beq.n	8007e94 <xQueueReceive+0x17c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e78:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e7a:	4638      	mov	r0, r7
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e7c:	b153      	cbz	r3, 8007e94 <xQueueReceive+0x17c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e7e:	f000 ff39 	bl	8008cf4 <xTaskRemoveFromEventList>
 8007e82:	2800      	cmp	r0, #0
 8007e84:	d0f3      	beq.n	8007e6e <xQueueReceive+0x156>
						vTaskMissedYield();
 8007e86:	f000 ffd9 	bl	8008e3c <vTaskMissedYield>
			--cTxLock;
 8007e8a:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007e8c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007e90:	b25d      	sxtb	r5, r3
 8007e92:	d1f1      	bne.n	8007e78 <xQueueReceive+0x160>
		pxQueue->cTxLock = queueUNLOCKED;
 8007e94:	23ff      	movs	r3, #255	; 0xff
 8007e96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8007e9a:	f001 fccd 	bl	8009838 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007e9e:	f001 fca9 	bl	80097f4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8007ea2:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8007ea6:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007ea8:	2d00      	cmp	r5, #0
 8007eaa:	dd15      	ble.n	8007ed8 <xQueueReceive+0x1c0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007eac:	f104 0910 	add.w	r9, r4, #16
 8007eb0:	e004      	b.n	8007ebc <xQueueReceive+0x1a4>
				--cRxLock;
 8007eb2:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007eb4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007eb8:	b25d      	sxtb	r5, r3
 8007eba:	d00d      	beq.n	8007ed8 <xQueueReceive+0x1c0>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ebc:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ebe:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ec0:	b153      	cbz	r3, 8007ed8 <xQueueReceive+0x1c0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ec2:	f000 ff17 	bl	8008cf4 <xTaskRemoveFromEventList>
 8007ec6:	2800      	cmp	r0, #0
 8007ec8:	d0f3      	beq.n	8007eb2 <xQueueReceive+0x19a>
					vTaskMissedYield();
 8007eca:	f000 ffb7 	bl	8008e3c <vTaskMissedYield>
				--cRxLock;
 8007ece:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007ed0:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007ed4:	b25d      	sxtb	r5, r3
 8007ed6:	d1f1      	bne.n	8007ebc <xQueueReceive+0x1a4>
		pxQueue->cRxLock = queueUNLOCKED;
 8007ed8:	23ff      	movs	r3, #255	; 0xff
 8007eda:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8007ede:	f001 fcab 	bl	8009838 <vPortExitCritical>
			( void ) xTaskResumeAll();
 8007ee2:	f000 fd8d 	bl	8008a00 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8007ee6:	f001 fc85 	bl	80097f4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007eea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007eec:	b153      	cbz	r3, 8007f04 <xQueueReceive+0x1ec>
	taskEXIT_CRITICAL();
 8007eee:	f001 fca3 	bl	8009838 <vPortExitCritical>
		taskENTER_CRITICAL();
 8007ef2:	f001 fc7f 	bl	80097f4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ef6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007ef8:	2d00      	cmp	r5, #0
 8007efa:	d16b      	bne.n	8007fd4 <xQueueReceive+0x2bc>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007efc:	9b01      	ldr	r3, [sp, #4]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	f47f af2b 	bne.w	8007d5a <xQueueReceive+0x42>
					taskEXIT_CRITICAL();
 8007f04:	f001 fc98 	bl	8009838 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8007f08:	2000      	movs	r0, #0
}
 8007f0a:	b005      	add	sp, #20
 8007f0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f14:	f383 8811 	msr	BASEPRI, r3
 8007f18:	f3bf 8f6f 	isb	sy
 8007f1c:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8007f20:	e7fe      	b.n	8007f20 <xQueueReceive+0x208>
	taskEXIT_CRITICAL();
 8007f22:	f001 fc89 	bl	8009838 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007f26:	9901      	ldr	r1, [sp, #4]
 8007f28:	4638      	mov	r0, r7
 8007f2a:	f000 fe4b 	bl	8008bc4 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8007f2e:	f001 fc61 	bl	80097f4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8007f32:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8007f36:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007f38:	2d00      	cmp	r5, #0
 8007f3a:	dc05      	bgt.n	8007f48 <xQueueReceive+0x230>
 8007f3c:	e012      	b.n	8007f64 <xQueueReceive+0x24c>
			--cTxLock;
 8007f3e:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007f40:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007f44:	b25d      	sxtb	r5, r3
 8007f46:	d00d      	beq.n	8007f64 <xQueueReceive+0x24c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f48:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f4a:	4638      	mov	r0, r7
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f4c:	b153      	cbz	r3, 8007f64 <xQueueReceive+0x24c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f4e:	f000 fed1 	bl	8008cf4 <xTaskRemoveFromEventList>
 8007f52:	2800      	cmp	r0, #0
 8007f54:	d0f3      	beq.n	8007f3e <xQueueReceive+0x226>
						vTaskMissedYield();
 8007f56:	f000 ff71 	bl	8008e3c <vTaskMissedYield>
			--cTxLock;
 8007f5a:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007f5c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007f60:	b25d      	sxtb	r5, r3
 8007f62:	d1f1      	bne.n	8007f48 <xQueueReceive+0x230>
		pxQueue->cTxLock = queueUNLOCKED;
 8007f64:	23ff      	movs	r3, #255	; 0xff
 8007f66:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8007f6a:	f001 fc65 	bl	8009838 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007f6e:	f001 fc41 	bl	80097f4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8007f72:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8007f76:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007f78:	2d00      	cmp	r5, #0
 8007f7a:	dd15      	ble.n	8007fa8 <xQueueReceive+0x290>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f7c:	f104 0910 	add.w	r9, r4, #16
 8007f80:	e004      	b.n	8007f8c <xQueueReceive+0x274>
				--cRxLock;
 8007f82:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007f84:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007f88:	b25d      	sxtb	r5, r3
 8007f8a:	d00d      	beq.n	8007fa8 <xQueueReceive+0x290>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f8c:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f8e:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f90:	b153      	cbz	r3, 8007fa8 <xQueueReceive+0x290>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f92:	f000 feaf 	bl	8008cf4 <xTaskRemoveFromEventList>
 8007f96:	2800      	cmp	r0, #0
 8007f98:	d0f3      	beq.n	8007f82 <xQueueReceive+0x26a>
					vTaskMissedYield();
 8007f9a:	f000 ff4f 	bl	8008e3c <vTaskMissedYield>
				--cRxLock;
 8007f9e:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007fa0:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007fa4:	b25d      	sxtb	r5, r3
 8007fa6:	d1f1      	bne.n	8007f8c <xQueueReceive+0x274>
		pxQueue->cRxLock = queueUNLOCKED;
 8007fa8:	23ff      	movs	r3, #255	; 0xff
 8007faa:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8007fae:	f001 fc43 	bl	8009838 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 8007fb2:	f000 fd25 	bl	8008a00 <xTaskResumeAll>
 8007fb6:	2800      	cmp	r0, #0
 8007fb8:	d19b      	bne.n	8007ef2 <xQueueReceive+0x1da>
					portYIELD_WITHIN_API();
 8007fba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007fbe:	f8c8 3000 	str.w	r3, [r8]
 8007fc2:	f3bf 8f4f 	dsb	sy
 8007fc6:	f3bf 8f6f 	isb	sy
		taskENTER_CRITICAL();
 8007fca:	f001 fc13 	bl	80097f4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007fce:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007fd0:	2d00      	cmp	r5, #0
 8007fd2:	d093      	beq.n	8007efc <xQueueReceive+0x1e4>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007fd4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007fd6:	b152      	cbz	r2, 8007fee <xQueueReceive+0x2d6>
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007fd8:	e9d4 0302 	ldrd	r0, r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007fdc:	1899      	adds	r1, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007fde:	4281      	cmp	r1, r0
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007fe0:	60e1      	str	r1, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007fe2:	bf24      	itt	cs
 8007fe4:	6821      	ldrcs	r1, [r4, #0]
 8007fe6:	60e1      	strcs	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007fe8:	4630      	mov	r0, r6
 8007fea:	f001 fead 	bl	8009d48 <memcpy>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007fee:	3d01      	subs	r5, #1
 8007ff0:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ff2:	6923      	ldr	r3, [r4, #16]
 8007ff4:	b91b      	cbnz	r3, 8007ffe <xQueueReceive+0x2e6>
				taskEXIT_CRITICAL();
 8007ff6:	f001 fc1f 	bl	8009838 <vPortExitCritical>
				return pdPASS;
 8007ffa:	2001      	movs	r0, #1
 8007ffc:	e785      	b.n	8007f0a <xQueueReceive+0x1f2>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ffe:	f104 0010 	add.w	r0, r4, #16
 8008002:	f000 fe77 	bl	8008cf4 <xTaskRemoveFromEventList>
 8008006:	2800      	cmp	r0, #0
 8008008:	d0f5      	beq.n	8007ff6 <xQueueReceive+0x2de>
						queueYIELD_IF_USING_PREEMPTION();
 800800a:	4b04      	ldr	r3, [pc, #16]	; (800801c <xQueueReceive+0x304>)
 800800c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008010:	601a      	str	r2, [r3, #0]
 8008012:	f3bf 8f4f 	dsb	sy
 8008016:	f3bf 8f6f 	isb	sy
 800801a:	e7ec      	b.n	8007ff6 <xQueueReceive+0x2de>
 800801c:	e000ed04 	.word	0xe000ed04

08008020 <vQueueAddToRegistry>:

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008020:	4b1b      	ldr	r3, [pc, #108]	; (8008090 <vQueueAddToRegistry+0x70>)
 8008022:	681a      	ldr	r2, [r3, #0]
 8008024:	b1ba      	cbz	r2, 8008056 <vQueueAddToRegistry+0x36>
 8008026:	689a      	ldr	r2, [r3, #8]
 8008028:	b1f2      	cbz	r2, 8008068 <vQueueAddToRegistry+0x48>
 800802a:	691a      	ldr	r2, [r3, #16]
 800802c:	b1f2      	cbz	r2, 800806c <vQueueAddToRegistry+0x4c>
 800802e:	699a      	ldr	r2, [r3, #24]
 8008030:	b1f2      	cbz	r2, 8008070 <vQueueAddToRegistry+0x50>
 8008032:	6a1a      	ldr	r2, [r3, #32]
 8008034:	b1f2      	cbz	r2, 8008074 <vQueueAddToRegistry+0x54>
 8008036:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008038:	b1f2      	cbz	r2, 8008078 <vQueueAddToRegistry+0x58>
 800803a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800803c:	b1f2      	cbz	r2, 800807c <vQueueAddToRegistry+0x5c>
 800803e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008040:	b1f2      	cbz	r2, 8008080 <vQueueAddToRegistry+0x60>
 8008042:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008044:	b1f2      	cbz	r2, 8008084 <vQueueAddToRegistry+0x64>
 8008046:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008048:	b1f2      	cbz	r2, 8008088 <vQueueAddToRegistry+0x68>
 800804a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800804c:	b112      	cbz	r2, 8008054 <vQueueAddToRegistry+0x34>
 800804e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008050:	b1e2      	cbz	r2, 800808c <vQueueAddToRegistry+0x6c>
 8008052:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008054:	220a      	movs	r2, #10
	{
 8008056:	b410      	push	{r4}
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008058:	eb03 04c2 	add.w	r4, r3, r2, lsl #3
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800805c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008060:	6060      	str	r0, [r4, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008062:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008066:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008068:	2201      	movs	r2, #1
 800806a:	e7f4      	b.n	8008056 <vQueueAddToRegistry+0x36>
 800806c:	2202      	movs	r2, #2
 800806e:	e7f2      	b.n	8008056 <vQueueAddToRegistry+0x36>
 8008070:	2203      	movs	r2, #3
 8008072:	e7f0      	b.n	8008056 <vQueueAddToRegistry+0x36>
 8008074:	2204      	movs	r2, #4
 8008076:	e7ee      	b.n	8008056 <vQueueAddToRegistry+0x36>
 8008078:	2205      	movs	r2, #5
 800807a:	e7ec      	b.n	8008056 <vQueueAddToRegistry+0x36>
 800807c:	2206      	movs	r2, #6
 800807e:	e7ea      	b.n	8008056 <vQueueAddToRegistry+0x36>
 8008080:	2207      	movs	r2, #7
 8008082:	e7e8      	b.n	8008056 <vQueueAddToRegistry+0x36>
 8008084:	2208      	movs	r2, #8
 8008086:	e7e6      	b.n	8008056 <vQueueAddToRegistry+0x36>
 8008088:	2209      	movs	r2, #9
 800808a:	e7e4      	b.n	8008056 <vQueueAddToRegistry+0x36>
 800808c:	220b      	movs	r2, #11
 800808e:	e7e2      	b.n	8008056 <vQueueAddToRegistry+0x36>
 8008090:	20009c44 	.word	0x20009c44

08008094 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008094:	b570      	push	{r4, r5, r6, lr}
 8008096:	4604      	mov	r4, r0
 8008098:	460e      	mov	r6, r1
 800809a:	4615      	mov	r5, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800809c:	f001 fbaa 	bl	80097f4 <vPortEnterCritical>
 80080a0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80080a4:	2bff      	cmp	r3, #255	; 0xff
 80080a6:	bf04      	itt	eq
 80080a8:	2300      	moveq	r3, #0
 80080aa:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 80080ae:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80080b2:	2bff      	cmp	r3, #255	; 0xff
 80080b4:	bf04      	itt	eq
 80080b6:	2300      	moveq	r3, #0
 80080b8:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 80080bc:	f001 fbbc 	bl	8009838 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80080c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d045      	beq.n	8008152 <vQueueWaitForMessageRestricted+0xbe>
	taskENTER_CRITICAL();
 80080c6:	f001 fb95 	bl	80097f4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80080ca:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 80080ce:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80080d0:	2d00      	cmp	r5, #0
 80080d2:	dd15      	ble.n	8008100 <vQueueWaitForMessageRestricted+0x6c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80080d4:	f104 0624 	add.w	r6, r4, #36	; 0x24
 80080d8:	e004      	b.n	80080e4 <vQueueWaitForMessageRestricted+0x50>
			--cTxLock;
 80080da:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80080dc:	f013 0fff 	tst.w	r3, #255	; 0xff
 80080e0:	b25d      	sxtb	r5, r3
 80080e2:	d00d      	beq.n	8008100 <vQueueWaitForMessageRestricted+0x6c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80080e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80080e6:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80080e8:	b153      	cbz	r3, 8008100 <vQueueWaitForMessageRestricted+0x6c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80080ea:	f000 fe03 	bl	8008cf4 <xTaskRemoveFromEventList>
 80080ee:	2800      	cmp	r0, #0
 80080f0:	d0f3      	beq.n	80080da <vQueueWaitForMessageRestricted+0x46>
						vTaskMissedYield();
 80080f2:	f000 fea3 	bl	8008e3c <vTaskMissedYield>
			--cTxLock;
 80080f6:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80080f8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80080fc:	b25d      	sxtb	r5, r3
 80080fe:	d1f1      	bne.n	80080e4 <vQueueWaitForMessageRestricted+0x50>
		pxQueue->cTxLock = queueUNLOCKED;
 8008100:	23ff      	movs	r3, #255	; 0xff
 8008102:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8008106:	f001 fb97 	bl	8009838 <vPortExitCritical>
	taskENTER_CRITICAL();
 800810a:	f001 fb73 	bl	80097f4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800810e:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8008112:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008114:	2d00      	cmp	r5, #0
 8008116:	dd15      	ble.n	8008144 <vQueueWaitForMessageRestricted+0xb0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008118:	f104 0610 	add.w	r6, r4, #16
 800811c:	e004      	b.n	8008128 <vQueueWaitForMessageRestricted+0x94>
				--cRxLock;
 800811e:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008120:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008124:	b25d      	sxtb	r5, r3
 8008126:	d00d      	beq.n	8008144 <vQueueWaitForMessageRestricted+0xb0>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008128:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800812a:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800812c:	b153      	cbz	r3, 8008144 <vQueueWaitForMessageRestricted+0xb0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800812e:	f000 fde1 	bl	8008cf4 <xTaskRemoveFromEventList>
 8008132:	2800      	cmp	r0, #0
 8008134:	d0f3      	beq.n	800811e <vQueueWaitForMessageRestricted+0x8a>
					vTaskMissedYield();
 8008136:	f000 fe81 	bl	8008e3c <vTaskMissedYield>
				--cRxLock;
 800813a:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800813c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008140:	b25d      	sxtb	r5, r3
 8008142:	d1f1      	bne.n	8008128 <vQueueWaitForMessageRestricted+0x94>
		pxQueue->cRxLock = queueUNLOCKED;
 8008144:	23ff      	movs	r3, #255	; 0xff
 8008146:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
	}
 800814a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 800814e:	f001 bb73 	b.w	8009838 <vPortExitCritical>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008152:	462a      	mov	r2, r5
 8008154:	4631      	mov	r1, r6
 8008156:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800815a:	f000 fd7b 	bl	8008c54 <vTaskPlaceOnEventListRestricted>
 800815e:	e7b2      	b.n	80080c6 <vQueueWaitForMessageRestricted+0x32>

08008160 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008164:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008166:	f001 fb45 	bl	80097f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800816a:	4a34      	ldr	r2, [pc, #208]	; (800823c <prvAddNewTaskToReadyList+0xdc>)
		if( pxCurrentTCB == NULL )
 800816c:	4e34      	ldr	r6, [pc, #208]	; (8008240 <prvAddNewTaskToReadyList+0xe0>)
		uxCurrentNumberOfTasks++;
 800816e:	6813      	ldr	r3, [r2, #0]
 8008170:	3301      	adds	r3, #1
 8008172:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008174:	6833      	ldr	r3, [r6, #0]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d032      	beq.n	80081e0 <prvAddNewTaskToReadyList+0x80>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800817a:	4d32      	ldr	r5, [pc, #200]	; (8008244 <prvAddNewTaskToReadyList+0xe4>)
 800817c:	682b      	ldr	r3, [r5, #0]
 800817e:	b33b      	cbz	r3, 80081d0 <prvAddNewTaskToReadyList+0x70>
 8008180:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8008182:	4f31      	ldr	r7, [pc, #196]	; (8008248 <prvAddNewTaskToReadyList+0xe8>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008184:	4931      	ldr	r1, [pc, #196]	; (800824c <prvAddNewTaskToReadyList+0xec>)
		uxTaskNumber++;
 8008186:	4a32      	ldr	r2, [pc, #200]	; (8008250 <prvAddNewTaskToReadyList+0xf0>)
		prvAddTaskToReadyList( pxNewTCB );
 8008188:	f8d1 c000 	ldr.w	ip, [r1]
		uxTaskNumber++;
 800818c:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800818e:	4584      	cmp	ip, r0
		uxTaskNumber++;
 8008190:	f103 0301 	add.w	r3, r3, #1
		prvAddTaskToReadyList( pxNewTCB );
 8008194:	bf38      	it	cc
 8008196:	6008      	strcc	r0, [r1, #0]
 8008198:	eb00 0080 	add.w	r0, r0, r0, lsl #2
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800819c:	64e3      	str	r3, [r4, #76]	; 0x4c
		prvAddTaskToReadyList( pxNewTCB );
 800819e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 80081a2:	1d21      	adds	r1, r4, #4
		uxTaskNumber++;
 80081a4:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80081a6:	f7ff fadd 	bl	8007764 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80081aa:	f001 fb45 	bl	8009838 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80081ae:	682b      	ldr	r3, [r5, #0]
 80081b0:	b163      	cbz	r3, 80081cc <prvAddNewTaskToReadyList+0x6c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80081b2:	6832      	ldr	r2, [r6, #0]
 80081b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80081b6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80081b8:	429a      	cmp	r2, r3
 80081ba:	d207      	bcs.n	80081cc <prvAddNewTaskToReadyList+0x6c>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80081bc:	4b25      	ldr	r3, [pc, #148]	; (8008254 <prvAddNewTaskToReadyList+0xf4>)
 80081be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081c2:	601a      	str	r2, [r3, #0]
 80081c4:	f3bf 8f4f 	dsb	sy
 80081c8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80081cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80081d0:	6833      	ldr	r3, [r6, #0]
 80081d2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80081d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081d6:	4f1c      	ldr	r7, [pc, #112]	; (8008248 <prvAddNewTaskToReadyList+0xe8>)
 80081d8:	4283      	cmp	r3, r0
					pxCurrentTCB = pxNewTCB;
 80081da:	bf98      	it	ls
 80081dc:	6034      	strls	r4, [r6, #0]
 80081de:	e7d1      	b.n	8008184 <prvAddNewTaskToReadyList+0x24>
			pxCurrentTCB = pxNewTCB;
 80081e0:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80081e2:	6813      	ldr	r3, [r2, #0]
 80081e4:	2b01      	cmp	r3, #1
 80081e6:	d003      	beq.n	80081f0 <prvAddNewTaskToReadyList+0x90>
 80081e8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80081ea:	4f17      	ldr	r7, [pc, #92]	; (8008248 <prvAddNewTaskToReadyList+0xe8>)
 80081ec:	4d15      	ldr	r5, [pc, #84]	; (8008244 <prvAddNewTaskToReadyList+0xe4>)
 80081ee:	e7c9      	b.n	8008184 <prvAddNewTaskToReadyList+0x24>
 80081f0:	4f15      	ldr	r7, [pc, #84]	; (8008248 <prvAddNewTaskToReadyList+0xe8>)
 80081f2:	463d      	mov	r5, r7
 80081f4:	f507 688c 	add.w	r8, r7, #1120	; 0x460
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80081f8:	4628      	mov	r0, r5
 80081fa:	3514      	adds	r5, #20
 80081fc:	f7ff faa2 	bl	8007744 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008200:	45a8      	cmp	r8, r5
 8008202:	d1f9      	bne.n	80081f8 <prvAddNewTaskToReadyList+0x98>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008204:	f8df 9064 	ldr.w	r9, [pc, #100]	; 800826c <prvAddNewTaskToReadyList+0x10c>
	vListInitialise( &xDelayedTaskList2 );
 8008208:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8008270 <prvAddNewTaskToReadyList+0x110>
 800820c:	4d0d      	ldr	r5, [pc, #52]	; (8008244 <prvAddNewTaskToReadyList+0xe4>)
	vListInitialise( &xDelayedTaskList1 );
 800820e:	4648      	mov	r0, r9
 8008210:	f7ff fa98 	bl	8007744 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008214:	4640      	mov	r0, r8
 8008216:	f7ff fa95 	bl	8007744 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800821a:	480f      	ldr	r0, [pc, #60]	; (8008258 <prvAddNewTaskToReadyList+0xf8>)
 800821c:	f7ff fa92 	bl	8007744 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008220:	480e      	ldr	r0, [pc, #56]	; (800825c <prvAddNewTaskToReadyList+0xfc>)
 8008222:	f7ff fa8f 	bl	8007744 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008226:	480e      	ldr	r0, [pc, #56]	; (8008260 <prvAddNewTaskToReadyList+0x100>)
 8008228:	f7ff fa8c 	bl	8007744 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800822c:	4a0d      	ldr	r2, [pc, #52]	; (8008264 <prvAddNewTaskToReadyList+0x104>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800822e:	4b0e      	ldr	r3, [pc, #56]	; (8008268 <prvAddNewTaskToReadyList+0x108>)
	pxDelayedTaskList = &xDelayedTaskList1;
 8008230:	f8c2 9000 	str.w	r9, [r2]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008234:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8008236:	f8c3 8000 	str.w	r8, [r3]
}
 800823a:	e7a3      	b.n	8008184 <prvAddNewTaskToReadyList+0x24>
 800823c:	200016b8 	.word	0x200016b8
 8008240:	20001248 	.word	0x20001248
 8008244:	20001714 	.word	0x20001714
 8008248:	20001254 	.word	0x20001254
 800824c:	200016c8 	.word	0x200016c8
 8008250:	200016c4 	.word	0x200016c4
 8008254:	e000ed04 	.word	0xe000ed04
 8008258:	20001700 	.word	0x20001700
 800825c:	2000172c 	.word	0x2000172c
 8008260:	20001718 	.word	0x20001718
 8008264:	2000124c 	.word	0x2000124c
 8008268:	20001250 	.word	0x20001250
 800826c:	200016cc 	.word	0x200016cc
 8008270:	200016e0 	.word	0x200016e0

08008274 <prvInitialiseNewTask.isra.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8008274:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008278:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800827a:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 800827e:	465a      	mov	r2, fp
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8008280:	4680      	mov	r8, r0
 8008282:	460d      	mov	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008284:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8008286:	21a5      	movs	r1, #165	; 0xa5
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8008288:	4699      	mov	r9, r3
 800828a:	e9dd 6a0a 	ldrd	r6, sl, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800828e:	f001 fd69 	bl	8009d64 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008292:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008294:	f1ab 0b04 	sub.w	fp, fp, #4
 8008298:	449b      	add	fp, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800829a:	f02b 0b07 	bic.w	fp, fp, #7
	if( pcName != NULL )
 800829e:	2d00      	cmp	r5, #0
 80082a0:	d038      	beq.n	8008314 <prvInitialiseNewTask.isra.0+0xa0>
 80082a2:	1e6a      	subs	r2, r5, #1
 80082a4:	f105 0117 	add.w	r1, r5, #23
 80082a8:	f104 0533 	add.w	r5, r4, #51	; 0x33
 80082ac:	e001      	b.n	80082b2 <prvInitialiseNewTask.isra.0+0x3e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80082ae:	428a      	cmp	r2, r1
 80082b0:	d006      	beq.n	80082c0 <prvInitialiseNewTask.isra.0+0x4c>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80082b2:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 80082b6:	f805 3f01 	strb.w	r3, [r5, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 80082ba:	7817      	ldrb	r7, [r2, #0]
 80082bc:	2f00      	cmp	r7, #0
 80082be:	d1f6      	bne.n	80082ae <prvInitialiseNewTask.isra.0+0x3a>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80082c0:	2300      	movs	r3, #0
 80082c2:	f884 304b 	strb.w	r3, [r4, #75]	; 0x4b
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80082c6:	2e37      	cmp	r6, #55	; 0x37
 80082c8:	bf28      	it	cs
 80082ca:	2637      	movcs	r6, #55	; 0x37
		pxNewTCB->uxMutexesHeld = 0;
 80082cc:	2500      	movs	r5, #0
 80082ce:	e9c4 6515 	strd	r6, r5, [r4, #84]	; 0x54
	pxNewTCB->uxPriority = uxPriority;
 80082d2:	62e6      	str	r6, [r4, #44]	; 0x2c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80082d4:	1d20      	adds	r0, r4, #4
 80082d6:	f7ff fa41 	bl	800775c <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082da:	f1c6 0638 	rsb	r6, r6, #56	; 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80082de:	f104 0018 	add.w	r0, r4, #24
 80082e2:	f7ff fa3b 	bl	800775c <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 80082e6:	6665      	str	r5, [r4, #100]	; 0x64
		pxNewTCB->ulRunTimeCounter = 0UL;
 80082e8:	e9c4 5517 	strd	r5, r5, [r4, #92]	; 0x5c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082ec:	61a6      	str	r6, [r4, #24]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80082ee:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
		pxNewTCB->ucDelayAborted = pdFALSE;
 80082f2:	f884 506a 	strb.w	r5, [r4, #106]	; 0x6a
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80082f6:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80082f8:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80082fa:	464a      	mov	r2, r9
 80082fc:	4641      	mov	r1, r8
 80082fe:	4658      	mov	r0, fp
 8008300:	f001 fa4e 	bl	80097a0 <pxPortInitialiseStack>
 8008304:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8008306:	f1ba 0f00 	cmp.w	sl, #0
 800830a:	d001      	beq.n	8008310 <prvInitialiseNewTask.isra.0+0x9c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800830c:	f8ca 4000 	str.w	r4, [sl]
}
 8008310:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008314:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
 8008318:	e7d5      	b.n	80082c6 <prvInitialiseNewTask.isra.0+0x52>
 800831a:	bf00      	nop

0800831c <prvIdleTask>:
{
 800831c:	4d23      	ldr	r5, [pc, #140]	; (80083ac <prvIdleTask+0x90>)
 800831e:	f8df a094 	ldr.w	sl, [pc, #148]	; 80083b4 <prvIdleTask+0x98>
 8008322:	4e23      	ldr	r6, [pc, #140]	; (80083b0 <prvIdleTask+0x94>)
 8008324:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80083b8 <prvIdleTask+0x9c>
				taskYIELD();
 8008328:	f8df 8090 	ldr.w	r8, [pc, #144]	; 80083bc <prvIdleTask+0xa0>
{
 800832c:	b580      	push	{r7, lr}
				taskYIELD();
 800832e:	f04f 5780 	mov.w	r7, #268435456	; 0x10000000
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008332:	682b      	ldr	r3, [r5, #0]
 8008334:	b343      	cbz	r3, 8008388 <prvIdleTask+0x6c>
		{
			taskENTER_CRITICAL();
 8008336:	f001 fa5d 	bl	80097f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800833a:	f8da 300c 	ldr.w	r3, [sl, #12]
 800833e:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008340:	1d20      	adds	r0, r4, #4
 8008342:	f7ff fa37 	bl	80077b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008346:	6833      	ldr	r3, [r6, #0]
 8008348:	3b01      	subs	r3, #1
 800834a:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 800834c:	682b      	ldr	r3, [r5, #0]
 800834e:	3b01      	subs	r3, #1
 8008350:	602b      	str	r3, [r5, #0]
			}
			taskEXIT_CRITICAL();
 8008352:	f001 fa71 	bl	8009838 <vPortExitCritical>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008356:	f894 3069 	ldrb.w	r3, [r4, #105]	; 0x69
 800835a:	b163      	cbz	r3, 8008376 <prvIdleTask+0x5a>
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
				vPortFree( pxTCB );
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800835c:	2b01      	cmp	r3, #1
 800835e:	d020      	beq.n	80083a2 <prvIdleTask+0x86>
			}
			else
			{
				/* Neither the stack nor the TCB were allocated dynamically, so
				nothing needs to be freed. */
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008360:	2b02      	cmp	r3, #2
 8008362:	d0e6      	beq.n	8008332 <prvIdleTask+0x16>
 8008364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008368:	f383 8811 	msr	BASEPRI, r3
 800836c:	f3bf 8f6f 	isb	sy
 8008370:	f3bf 8f4f 	dsb	sy
 8008374:	e7fe      	b.n	8008374 <prvIdleTask+0x58>
				vPortFree( pxTCB->pxStack );
 8008376:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8008378:	f001 fc5e 	bl	8009c38 <vPortFree>
				vPortFree( pxTCB );
 800837c:	4620      	mov	r0, r4
 800837e:	f001 fc5b 	bl	8009c38 <vPortFree>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008382:	682b      	ldr	r3, [r5, #0]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d1d6      	bne.n	8008336 <prvIdleTask+0x1a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008388:	f8d9 3000 	ldr.w	r3, [r9]
 800838c:	2b01      	cmp	r3, #1
 800838e:	d905      	bls.n	800839c <prvIdleTask+0x80>
				taskYIELD();
 8008390:	f8c8 7000 	str.w	r7, [r8]
 8008394:	f3bf 8f4f 	dsb	sy
 8008398:	f3bf 8f6f 	isb	sy
			vApplicationIdleHook();
 800839c:	f7f9 fbbc 	bl	8001b18 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80083a0:	e7c7      	b.n	8008332 <prvIdleTask+0x16>
				vPortFree( pxTCB );
 80083a2:	4620      	mov	r0, r4
 80083a4:	f001 fc48 	bl	8009c38 <vPortFree>
 80083a8:	e7c3      	b.n	8008332 <prvIdleTask+0x16>
 80083aa:	bf00      	nop
 80083ac:	200016bc 	.word	0x200016bc
 80083b0:	200016b8 	.word	0x200016b8
 80083b4:	2000172c 	.word	0x2000172c
 80083b8:	20001254 	.word	0x20001254
 80083bc:	e000ed04 	.word	0xe000ed04

080083c0 <xTaskIncrementTick.part.0>:
BaseType_t xTaskIncrementTick( void )
 80083c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80083c4:	4b47      	ldr	r3, [pc, #284]	; (80084e4 <xTaskIncrementTick.part.0+0x124>)
 80083c6:	681e      	ldr	r6, [r3, #0]
 80083c8:	3601      	adds	r6, #1
BaseType_t xTaskIncrementTick( void )
 80083ca:	b083      	sub	sp, #12
		xTickCount = xConstTickCount;
 80083cc:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80083ce:	2e00      	cmp	r6, #0
 80083d0:	d041      	beq.n	8008456 <xTaskIncrementTick.part.0+0x96>
 80083d2:	4d45      	ldr	r5, [pc, #276]	; (80084e8 <xTaskIncrementTick.part.0+0x128>)
		if( xConstTickCount >= xNextTaskUnblockTime )
 80083d4:	682b      	ldr	r3, [r5, #0]
 80083d6:	429e      	cmp	r6, r3
 80083d8:	d34a      	bcc.n	8008470 <xTaskIncrementTick.part.0+0xb0>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80083da:	f8df a110 	ldr.w	sl, [pc, #272]	; 80084ec <xTaskIncrementTick.part.0+0x12c>
 80083de:	f8da 3000 	ldr.w	r3, [sl]
 80083e2:	681c      	ldr	r4, [r3, #0]
 80083e4:	2c00      	cmp	r4, #0
 80083e6:	d074      	beq.n	80084d2 <xTaskIncrementTick.part.0+0x112>
 80083e8:	f8df 8110 	ldr.w	r8, [pc, #272]	; 80084fc <xTaskIncrementTick.part.0+0x13c>
 80083ec:	f8df 9110 	ldr.w	r9, [pc, #272]	; 8008500 <xTaskIncrementTick.part.0+0x140>
					prvAddTaskToReadyList( pxTCB );
 80083f0:	f8df b110 	ldr.w	fp, [pc, #272]	; 8008504 <xTaskIncrementTick.part.0+0x144>
BaseType_t xSwitchRequired = pdFALSE;
 80083f4:	2400      	movs	r4, #0
 80083f6:	e023      	b.n	8008440 <xTaskIncrementTick.part.0+0x80>
 80083f8:	9101      	str	r1, [sp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80083fa:	f7ff f9db 	bl	80077b4 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80083fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008400:	9901      	ldr	r1, [sp, #4]
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008402:	f107 0018 	add.w	r0, r7, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008406:	b113      	cbz	r3, 800840e <xTaskIncrementTick.part.0+0x4e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008408:	f7ff f9d4 	bl	80077b4 <uxListRemove>
 800840c:	9901      	ldr	r1, [sp, #4]
					prvAddTaskToReadyList( pxTCB );
 800840e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008410:	f8db 2000 	ldr.w	r2, [fp]
 8008414:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8008418:	4293      	cmp	r3, r2
 800841a:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 800841e:	bf88      	it	hi
 8008420:	f8cb 3000 	strhi.w	r3, [fp]
 8008424:	f7ff f99e 	bl	8007764 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008428:	f8d9 2000 	ldr.w	r2, [r9]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800842c:	f8da 3000 	ldr.w	r3, [sl]
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008430:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008432:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008434:	681b      	ldr	r3, [r3, #0]
							xSwitchRequired = pdTRUE;
 8008436:	4291      	cmp	r1, r2
 8008438:	bf28      	it	cs
 800843a:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800843c:	2b00      	cmp	r3, #0
 800843e:	d04c      	beq.n	80084da <xTaskIncrementTick.part.0+0x11a>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008440:	f8da 3000 	ldr.w	r3, [sl]
 8008444:	68db      	ldr	r3, [r3, #12]
 8008446:	68df      	ldr	r7, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008448:	687b      	ldr	r3, [r7, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800844a:	1d39      	adds	r1, r7, #4
					if( xConstTickCount < xItemValue )
 800844c:	429e      	cmp	r6, r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800844e:	4608      	mov	r0, r1
					if( xConstTickCount < xItemValue )
 8008450:	d2d2      	bcs.n	80083f8 <xTaskIncrementTick.part.0+0x38>
						xNextTaskUnblockTime = xItemValue;
 8008452:	602b      	str	r3, [r5, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008454:	e011      	b.n	800847a <xTaskIncrementTick.part.0+0xba>
			taskSWITCH_DELAYED_LISTS();
 8008456:	4b25      	ldr	r3, [pc, #148]	; (80084ec <xTaskIncrementTick.part.0+0x12c>)
 8008458:	681a      	ldr	r2, [r3, #0]
 800845a:	6812      	ldr	r2, [r2, #0]
 800845c:	b30a      	cbz	r2, 80084a2 <xTaskIncrementTick.part.0+0xe2>
 800845e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008462:	f383 8811 	msr	BASEPRI, r3
 8008466:	f3bf 8f6f 	isb	sy
 800846a:	f3bf 8f4f 	dsb	sy
 800846e:	e7fe      	b.n	800846e <xTaskIncrementTick.part.0+0xae>
 8008470:	f8df 8088 	ldr.w	r8, [pc, #136]	; 80084fc <xTaskIncrementTick.part.0+0x13c>
 8008474:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8008500 <xTaskIncrementTick.part.0+0x140>
BaseType_t xSwitchRequired = pdFALSE;
 8008478:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800847a:	f8d9 3000 	ldr.w	r3, [r9]
			if( xYieldPending != pdFALSE )
 800847e:	491c      	ldr	r1, [pc, #112]	; (80084f0 <xTaskIncrementTick.part.0+0x130>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008482:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008486:	009b      	lsls	r3, r3, #2
 8008488:	f858 2003 	ldr.w	r2, [r8, r3]
			if( xYieldPending != pdFALSE )
 800848c:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 800848e:	2a02      	cmp	r2, #2
 8008490:	bf28      	it	cs
 8008492:	2401      	movcs	r4, #1
				xSwitchRequired = pdTRUE;
 8008494:	2b00      	cmp	r3, #0
}
 8008496:	bf0c      	ite	eq
 8008498:	4620      	moveq	r0, r4
 800849a:	2001      	movne	r0, #1
 800849c:	b003      	add	sp, #12
 800849e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 80084a2:	4a14      	ldr	r2, [pc, #80]	; (80084f4 <xTaskIncrementTick.part.0+0x134>)
 80084a4:	6818      	ldr	r0, [r3, #0]
 80084a6:	4914      	ldr	r1, [pc, #80]	; (80084f8 <xTaskIncrementTick.part.0+0x138>)
 80084a8:	6814      	ldr	r4, [r2, #0]
 80084aa:	601c      	str	r4, [r3, #0]
 80084ac:	6010      	str	r0, [r2, #0]
 80084ae:	680a      	ldr	r2, [r1, #0]
 80084b0:	3201      	adds	r2, #1
 80084b2:	600a      	str	r2, [r1, #0]

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80084b4:	681a      	ldr	r2, [r3, #0]
 80084b6:	6812      	ldr	r2, [r2, #0]
 80084b8:	b922      	cbnz	r2, 80084c4 <xTaskIncrementTick.part.0+0x104>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80084ba:	4d0b      	ldr	r5, [pc, #44]	; (80084e8 <xTaskIncrementTick.part.0+0x128>)
 80084bc:	f04f 33ff 	mov.w	r3, #4294967295
 80084c0:	602b      	str	r3, [r5, #0]
 80084c2:	e787      	b.n	80083d4 <xTaskIncrementTick.part.0+0x14>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084c4:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80084c6:	4d08      	ldr	r5, [pc, #32]	; (80084e8 <xTaskIncrementTick.part.0+0x128>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084c8:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80084ca:	68db      	ldr	r3, [r3, #12]
 80084cc:	685b      	ldr	r3, [r3, #4]
 80084ce:	602b      	str	r3, [r5, #0]
	}
}
 80084d0:	e780      	b.n	80083d4 <xTaskIncrementTick.part.0+0x14>
 80084d2:	f8df 8028 	ldr.w	r8, [pc, #40]	; 80084fc <xTaskIncrementTick.part.0+0x13c>
 80084d6:	f8df 9028 	ldr.w	r9, [pc, #40]	; 8008500 <xTaskIncrementTick.part.0+0x140>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084da:	f04f 33ff 	mov.w	r3, #4294967295
 80084de:	602b      	str	r3, [r5, #0]
					break;
 80084e0:	e7cb      	b.n	800847a <xTaskIncrementTick.part.0+0xba>
 80084e2:	bf00      	nop
 80084e4:	20001740 	.word	0x20001740
 80084e8:	200016f4 	.word	0x200016f4
 80084ec:	2000124c 	.word	0x2000124c
 80084f0:	20001744 	.word	0x20001744
 80084f4:	20001250 	.word	0x20001250
 80084f8:	200016f8 	.word	0x200016f8
 80084fc:	20001254 	.word	0x20001254
 8008500:	20001248 	.word	0x20001248
 8008504:	200016c8 	.word	0x200016c8

08008508 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 8008508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		--uxSchedulerSuspended;
 800850c:	4d40      	ldr	r5, [pc, #256]	; (8008610 <xTaskResumeAll.part.0+0x108>)
BaseType_t xTaskResumeAll( void )
 800850e:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 8008510:	f001 f970 	bl	80097f4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8008514:	682b      	ldr	r3, [r5, #0]
 8008516:	3b01      	subs	r3, #1
 8008518:	602b      	str	r3, [r5, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800851a:	682b      	ldr	r3, [r5, #0]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d15f      	bne.n	80085e0 <xTaskResumeAll.part.0+0xd8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008520:	4b3c      	ldr	r3, [pc, #240]	; (8008614 <xTaskResumeAll.part.0+0x10c>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d05b      	beq.n	80085e0 <xTaskResumeAll.part.0+0xd8>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008528:	4e3b      	ldr	r6, [pc, #236]	; (8008618 <xTaskResumeAll.part.0+0x110>)
 800852a:	6833      	ldr	r3, [r6, #0]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d06c      	beq.n	800860a <xTaskResumeAll.part.0+0x102>
 8008530:	4f3a      	ldr	r7, [pc, #232]	; (800861c <xTaskResumeAll.part.0+0x114>)
 8008532:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 8008630 <xTaskResumeAll.part.0+0x128>
 8008536:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 8008634 <xTaskResumeAll.part.0+0x12c>
 800853a:	f8df a0fc 	ldr.w	sl, [pc, #252]	; 8008638 <xTaskResumeAll.part.0+0x130>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800853e:	68f3      	ldr	r3, [r6, #12]
 8008540:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008542:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008546:	f104 0018 	add.w	r0, r4, #24
 800854a:	f7ff f933 	bl	80077b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800854e:	4658      	mov	r0, fp
 8008550:	f7ff f930 	bl	80077b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008554:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008556:	683a      	ldr	r2, [r7, #0]
 8008558:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 800855c:	4293      	cmp	r3, r2
 800855e:	4659      	mov	r1, fp
 8008560:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8008564:	bf88      	it	hi
 8008566:	603b      	strhi	r3, [r7, #0]
 8008568:	f7ff f8fc 	bl	8007764 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800856c:	f8d8 3000 	ldr.w	r3, [r8]
 8008570:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008574:	429a      	cmp	r2, r3
 8008576:	d33b      	bcc.n	80085f0 <xTaskResumeAll.part.0+0xe8>
						xYieldPending = pdTRUE;
 8008578:	2301      	movs	r3, #1
 800857a:	f8ca 3000 	str.w	r3, [sl]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800857e:	6833      	ldr	r3, [r6, #0]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d1dc      	bne.n	800853e <xTaskResumeAll.part.0+0x36>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008584:	4b26      	ldr	r3, [pc, #152]	; (8008620 <xTaskResumeAll.part.0+0x118>)
 8008586:	681a      	ldr	r2, [r3, #0]
 8008588:	6812      	ldr	r2, [r2, #0]
 800858a:	2a00      	cmp	r2, #0
 800858c:	d038      	beq.n	8008600 <xTaskResumeAll.part.0+0xf8>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800858e:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008590:	4b24      	ldr	r3, [pc, #144]	; (8008624 <xTaskResumeAll.part.0+0x11c>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008592:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008594:	68d2      	ldr	r2, [r2, #12]
 8008596:	6852      	ldr	r2, [r2, #4]
 8008598:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800859a:	4e23      	ldr	r6, [pc, #140]	; (8008628 <xTaskResumeAll.part.0+0x120>)
 800859c:	6834      	ldr	r4, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 800859e:	b194      	cbz	r4, 80085c6 <xTaskResumeAll.part.0+0xbe>
								xYieldPending = pdTRUE;
 80085a0:	2701      	movs	r7, #1
 80085a2:	e006      	b.n	80085b2 <xTaskResumeAll.part.0+0xaa>
 80085a4:	f7ff ff0c 	bl	80083c0 <xTaskIncrementTick.part.0>
							if( xTaskIncrementTick() != pdFALSE )
 80085a8:	b108      	cbz	r0, 80085ae <xTaskResumeAll.part.0+0xa6>
								xYieldPending = pdTRUE;
 80085aa:	f8ca 7000 	str.w	r7, [sl]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80085ae:	3c01      	subs	r4, #1
 80085b0:	d008      	beq.n	80085c4 <xTaskResumeAll.part.0+0xbc>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085b2:	682b      	ldr	r3, [r5, #0]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d0f5      	beq.n	80085a4 <xTaskResumeAll.part.0+0x9c>
		++xPendedTicks;
 80085b8:	6833      	ldr	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80085ba:	3c01      	subs	r4, #1
		++xPendedTicks;
 80085bc:	f103 0301 	add.w	r3, r3, #1
 80085c0:	6033      	str	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80085c2:	d1f6      	bne.n	80085b2 <xTaskResumeAll.part.0+0xaa>
						xPendedTicks = 0;
 80085c4:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 80085c6:	f8da 3000 	ldr.w	r3, [sl]
 80085ca:	b14b      	cbz	r3, 80085e0 <xTaskResumeAll.part.0+0xd8>
					taskYIELD_IF_USING_PREEMPTION();
 80085cc:	4b17      	ldr	r3, [pc, #92]	; (800862c <xTaskResumeAll.part.0+0x124>)
 80085ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80085d2:	601a      	str	r2, [r3, #0]
 80085d4:	f3bf 8f4f 	dsb	sy
 80085d8:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80085dc:	2001      	movs	r0, #1
 80085de:	e000      	b.n	80085e2 <xTaskResumeAll.part.0+0xda>
BaseType_t xAlreadyYielded = pdFALSE;
 80085e0:	2000      	movs	r0, #0
 80085e2:	9001      	str	r0, [sp, #4]
	taskEXIT_CRITICAL();
 80085e4:	f001 f928 	bl	8009838 <vPortExitCritical>
}
 80085e8:	9801      	ldr	r0, [sp, #4]
 80085ea:	b003      	add	sp, #12
 80085ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80085f0:	6833      	ldr	r3, [r6, #0]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d1a3      	bne.n	800853e <xTaskResumeAll.part.0+0x36>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80085f6:	4b0a      	ldr	r3, [pc, #40]	; (8008620 <xTaskResumeAll.part.0+0x118>)
 80085f8:	681a      	ldr	r2, [r3, #0]
 80085fa:	6812      	ldr	r2, [r2, #0]
 80085fc:	2a00      	cmp	r2, #0
 80085fe:	d1c6      	bne.n	800858e <xTaskResumeAll.part.0+0x86>
		xNextTaskUnblockTime = portMAX_DELAY;
 8008600:	4b08      	ldr	r3, [pc, #32]	; (8008624 <xTaskResumeAll.part.0+0x11c>)
 8008602:	f04f 32ff 	mov.w	r2, #4294967295
 8008606:	601a      	str	r2, [r3, #0]
 8008608:	e7c7      	b.n	800859a <xTaskResumeAll.part.0+0x92>
 800860a:	f8df a02c 	ldr.w	sl, [pc, #44]	; 8008638 <xTaskResumeAll.part.0+0x130>
 800860e:	e7c4      	b.n	800859a <xTaskResumeAll.part.0+0x92>
 8008610:	200016c0 	.word	0x200016c0
 8008614:	200016b8 	.word	0x200016b8
 8008618:	20001700 	.word	0x20001700
 800861c:	200016c8 	.word	0x200016c8
 8008620:	2000124c 	.word	0x2000124c
 8008624:	200016f4 	.word	0x200016f4
 8008628:	200016fc 	.word	0x200016fc
 800862c:	e000ed04 	.word	0xe000ed04
 8008630:	20001254 	.word	0x20001254
 8008634:	20001248 	.word	0x20001248
 8008638:	20001744 	.word	0x20001744

0800863c <xTaskCreateStatic>:
	{
 800863c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800863e:	b087      	sub	sp, #28
 8008640:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	; 0x30
 8008644:	9c0e      	ldr	r4, [sp, #56]	; 0x38
		configASSERT( puxStackBuffer != NULL );
 8008646:	b1bd      	cbz	r5, 8008678 <xTaskCreateStatic+0x3c>
		configASSERT( pxTaskBuffer != NULL );
 8008648:	b16c      	cbz	r4, 8008666 <xTaskCreateStatic+0x2a>
			volatile size_t xSize = sizeof( StaticTask_t );
 800864a:	276c      	movs	r7, #108	; 0x6c
 800864c:	9705      	str	r7, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800864e:	9f05      	ldr	r7, [sp, #20]
 8008650:	2f6c      	cmp	r7, #108	; 0x6c
 8008652:	d01a      	beq.n	800868a <xTaskCreateStatic+0x4e>
 8008654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008658:	f383 8811 	msr	BASEPRI, r3
 800865c:	f3bf 8f6f 	isb	sy
 8008660:	f3bf 8f4f 	dsb	sy
 8008664:	e7fe      	b.n	8008664 <xTaskCreateStatic+0x28>
 8008666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800866a:	f383 8811 	msr	BASEPRI, r3
 800866e:	f3bf 8f6f 	isb	sy
 8008672:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8008676:	e7fe      	b.n	8008676 <xTaskCreateStatic+0x3a>
 8008678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800867c:	f383 8811 	msr	BASEPRI, r3
 8008680:	f3bf 8f6f 	isb	sy
 8008684:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8008688:	e7fe      	b.n	8008688 <xTaskCreateStatic+0x4c>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800868a:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800868c:	2702      	movs	r7, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800868e:	ad04      	add	r5, sp, #16
 8008690:	9402      	str	r4, [sp, #8]
 8008692:	9600      	str	r6, [sp, #0]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008694:	f884 7069 	strb.w	r7, [r4, #105]	; 0x69
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008698:	9501      	str	r5, [sp, #4]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800869a:	9d05      	ldr	r5, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800869c:	f7ff fdea 	bl	8008274 <prvInitialiseNewTask.isra.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80086a0:	4620      	mov	r0, r4
 80086a2:	f7ff fd5d 	bl	8008160 <prvAddNewTaskToReadyList>
	}
 80086a6:	9804      	ldr	r0, [sp, #16]
 80086a8:	b007      	add	sp, #28
 80086aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080086ac <xTaskCreate>:
	{
 80086ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80086b0:	4607      	mov	r7, r0
 80086b2:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80086b4:	0090      	lsls	r0, r2, #2
	{
 80086b6:	4615      	mov	r5, r2
 80086b8:	4688      	mov	r8, r1
 80086ba:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80086bc:	f001 fa00 	bl	8009ac0 <pvPortMalloc>
			if( pxStack != NULL )
 80086c0:	b1e0      	cbz	r0, 80086fc <xTaskCreate+0x50>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80086c2:	4604      	mov	r4, r0
 80086c4:	206c      	movs	r0, #108	; 0x6c
 80086c6:	f001 f9fb 	bl	8009ac0 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80086ca:	4606      	mov	r6, r0
 80086cc:	b1d8      	cbz	r0, 8008706 <xTaskCreate+0x5a>
					pxNewTCB->pxStack = pxStack;
 80086ce:	6304      	str	r4, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80086d0:	f04f 0c00 	mov.w	ip, #0
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80086d4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80086d6:	f886 c069 	strb.w	ip, [r6, #105]	; 0x69
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80086da:	9401      	str	r4, [sp, #4]
 80086dc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80086de:	9602      	str	r6, [sp, #8]
 80086e0:	464b      	mov	r3, r9
 80086e2:	462a      	mov	r2, r5
 80086e4:	4641      	mov	r1, r8
 80086e6:	4638      	mov	r0, r7
 80086e8:	9400      	str	r4, [sp, #0]
 80086ea:	f7ff fdc3 	bl	8008274 <prvInitialiseNewTask.isra.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80086ee:	4630      	mov	r0, r6
 80086f0:	f7ff fd36 	bl	8008160 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80086f4:	2001      	movs	r0, #1
	}
 80086f6:	b005      	add	sp, #20
 80086f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80086fc:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8008700:	b005      	add	sp, #20
 8008702:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8008706:	4620      	mov	r0, r4
 8008708:	f001 fa96 	bl	8009c38 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800870c:	f04f 30ff 	mov.w	r0, #4294967295
 8008710:	e7f1      	b.n	80086f6 <xTaskCreate+0x4a>
 8008712:	bf00      	nop

08008714 <vTaskDelayUntil>:
		configASSERT( pxPreviousWakeTime );
 8008714:	b338      	cbz	r0, 8008766 <vTaskDelayUntil+0x52>
		configASSERT( ( xTimeIncrement > 0U ) );
 8008716:	b941      	cbnz	r1, 800872a <vTaskDelayUntil+0x16>
 8008718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800871c:	f383 8811 	msr	BASEPRI, r3
 8008720:	f3bf 8f6f 	isb	sy
 8008724:	f3bf 8f4f 	dsb	sy
 8008728:	e7fe      	b.n	8008728 <vTaskDelayUntil+0x14>
	{
 800872a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		configASSERT( uxSchedulerSuspended == 0 );
 800872e:	4f31      	ldr	r7, [pc, #196]	; (80087f4 <vTaskDelayUntil+0xe0>)
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	bb0b      	cbnz	r3, 8008778 <vTaskDelayUntil+0x64>
	++uxSchedulerSuspended;
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	3301      	adds	r3, #1
 8008738:	603b      	str	r3, [r7, #0]
			const TickType_t xConstTickCount = xTickCount;
 800873a:	4d2f      	ldr	r5, [pc, #188]	; (80087f8 <vTaskDelayUntil+0xe4>)
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800873c:	6802      	ldr	r2, [r0, #0]
			const TickType_t xConstTickCount = xTickCount;
 800873e:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8008740:	1854      	adds	r4, r2, r1
 8008742:	bf2c      	ite	cs
 8008744:	2101      	movcs	r1, #1
 8008746:	2100      	movcc	r1, #0
			if( xConstTickCount < *pxPreviousWakeTime )
 8008748:	429a      	cmp	r2, r3
			*pxPreviousWakeTime = xTimeToWake;
 800874a:	6004      	str	r4, [r0, #0]
			if( xConstTickCount < *pxPreviousWakeTime )
 800874c:	d92a      	bls.n	80087a4 <vTaskDelayUntil+0x90>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800874e:	bb51      	cbnz	r1, 80087a6 <vTaskDelayUntil+0x92>
	configASSERT( uxSchedulerSuspended );
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	b9d3      	cbnz	r3, 800878a <vTaskDelayUntil+0x76>
 8008754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008758:	f383 8811 	msr	BASEPRI, r3
 800875c:	f3bf 8f6f 	isb	sy
 8008760:	f3bf 8f4f 	dsb	sy
 8008764:	e7fe      	b.n	8008764 <vTaskDelayUntil+0x50>
 8008766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800876a:	f383 8811 	msr	BASEPRI, r3
 800876e:	f3bf 8f6f 	isb	sy
 8008772:	f3bf 8f4f 	dsb	sy
		configASSERT( pxPreviousWakeTime );
 8008776:	e7fe      	b.n	8008776 <vTaskDelayUntil+0x62>
 8008778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800877c:	f383 8811 	msr	BASEPRI, r3
 8008780:	f3bf 8f6f 	isb	sy
 8008784:	f3bf 8f4f 	dsb	sy
		configASSERT( uxSchedulerSuspended == 0 );
 8008788:	e7fe      	b.n	8008788 <vTaskDelayUntil+0x74>
 800878a:	f7ff febd 	bl	8008508 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 800878e:	b938      	cbnz	r0, 80087a0 <vTaskDelayUntil+0x8c>
			portYIELD_WITHIN_API();
 8008790:	4b1a      	ldr	r3, [pc, #104]	; (80087fc <vTaskDelayUntil+0xe8>)
 8008792:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008796:	601a      	str	r2, [r3, #0]
 8008798:	f3bf 8f4f 	dsb	sy
 800879c:	f3bf 8f6f 	isb	sy
	}
 80087a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80087a4:	b909      	cbnz	r1, 80087aa <vTaskDelayUntil+0x96>
 80087a6:	42a3      	cmp	r3, r4
 80087a8:	d2d2      	bcs.n	8008750 <vTaskDelayUntil+0x3c>
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 80087aa:	4e15      	ldr	r6, [pc, #84]	; (8008800 <vTaskDelayUntil+0xec>)
const TickType_t xConstTickCount = xTickCount;
 80087ac:	f8d5 8000 	ldr.w	r8, [r5]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 80087b0:	6832      	ldr	r2, [r6, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087b2:	6830      	ldr	r0, [r6, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 80087b4:	2100      	movs	r1, #0
 80087b6:	eba8 0503 	sub.w	r5, r8, r3
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087ba:	3004      	adds	r0, #4
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 80087bc:	f882 106a 	strb.w	r1, [r2, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087c0:	f7fe fff8 	bl	80077b4 <uxListRemove>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 80087c4:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80087c6:	6833      	ldr	r3, [r6, #0]

			if( xTimeToWake < xConstTickCount )
 80087c8:	45a0      	cmp	r8, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80087ca:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80087cc:	d906      	bls.n	80087dc <vTaskDelayUntil+0xc8>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80087ce:	4b0d      	ldr	r3, [pc, #52]	; (8008804 <vTaskDelayUntil+0xf0>)
 80087d0:	6818      	ldr	r0, [r3, #0]
 80087d2:	6831      	ldr	r1, [r6, #0]
 80087d4:	3104      	adds	r1, #4
 80087d6:	f7fe ffd5 	bl	8007784 <vListInsert>
 80087da:	e7b9      	b.n	8008750 <vTaskDelayUntil+0x3c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80087dc:	4b0a      	ldr	r3, [pc, #40]	; (8008808 <vTaskDelayUntil+0xf4>)
 80087de:	6818      	ldr	r0, [r3, #0]
 80087e0:	6831      	ldr	r1, [r6, #0]
 80087e2:	3104      	adds	r1, #4
 80087e4:	f7fe ffce 	bl	8007784 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 80087e8:	4b08      	ldr	r3, [pc, #32]	; (800880c <vTaskDelayUntil+0xf8>)
 80087ea:	681a      	ldr	r2, [r3, #0]
 80087ec:	4294      	cmp	r4, r2
				{
					xNextTaskUnblockTime = xTimeToWake;
 80087ee:	bf38      	it	cc
 80087f0:	601c      	strcc	r4, [r3, #0]
 80087f2:	e7ad      	b.n	8008750 <vTaskDelayUntil+0x3c>
 80087f4:	200016c0 	.word	0x200016c0
 80087f8:	20001740 	.word	0x20001740
 80087fc:	e000ed04 	.word	0xe000ed04
 8008800:	20001248 	.word	0x20001248
 8008804:	20001250 	.word	0x20001250
 8008808:	2000124c 	.word	0x2000124c
 800880c:	200016f4 	.word	0x200016f4

08008810 <vTaskResume>:
		configASSERT( xTaskToResume );
 8008810:	b198      	cbz	r0, 800883a <vTaskResume+0x2a>
	{
 8008812:	b530      	push	{r4, r5, lr}
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8008814:	4d21      	ldr	r5, [pc, #132]	; (800889c <vTaskResume+0x8c>)
 8008816:	682b      	ldr	r3, [r5, #0]
 8008818:	4283      	cmp	r3, r0
	{
 800881a:	b083      	sub	sp, #12
 800881c:	4604      	mov	r4, r0
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800881e:	d00a      	beq.n	8008836 <vTaskResume+0x26>
			taskENTER_CRITICAL();
 8008820:	f000 ffe8 	bl	80097f4 <vPortEnterCritical>
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008824:	4b1e      	ldr	r3, [pc, #120]	; (80088a0 <vTaskResume+0x90>)
 8008826:	6962      	ldr	r2, [r4, #20]
 8008828:	429a      	cmp	r2, r3
 800882a:	d00f      	beq.n	800884c <vTaskResume+0x3c>
	}
 800882c:	b003      	add	sp, #12
 800882e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
			taskEXIT_CRITICAL();
 8008832:	f001 b801 	b.w	8009838 <vPortExitCritical>
	}
 8008836:	b003      	add	sp, #12
 8008838:	bd30      	pop	{r4, r5, pc}
 800883a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800883e:	f383 8811 	msr	BASEPRI, r3
 8008842:	f3bf 8f6f 	isb	sy
 8008846:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToResume );
 800884a:	e7fe      	b.n	800884a <vTaskResume+0x3a>
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800884c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800884e:	4a15      	ldr	r2, [pc, #84]	; (80088a4 <vTaskResume+0x94>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d0eb      	beq.n	800882c <vTaskResume+0x1c>
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8008854:	2b00      	cmp	r3, #0
 8008856:	d1e9      	bne.n	800882c <vTaskResume+0x1c>
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8008858:	1d21      	adds	r1, r4, #4
 800885a:	4608      	mov	r0, r1
 800885c:	9101      	str	r1, [sp, #4]
 800885e:	f7fe ffa9 	bl	80077b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008862:	4a11      	ldr	r2, [pc, #68]	; (80088a8 <vTaskResume+0x98>)
 8008864:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008866:	6810      	ldr	r0, [r2, #0]
 8008868:	9901      	ldr	r1, [sp, #4]
 800886a:	4283      	cmp	r3, r0
 800886c:	480f      	ldr	r0, [pc, #60]	; (80088ac <vTaskResume+0x9c>)
 800886e:	bf88      	it	hi
 8008870:	6013      	strhi	r3, [r2, #0]
 8008872:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008876:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800887a:	f7fe ff73 	bl	8007764 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800887e:	682b      	ldr	r3, [r5, #0]
 8008880:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008884:	429a      	cmp	r2, r3
 8008886:	d3d1      	bcc.n	800882c <vTaskResume+0x1c>
						taskYIELD_IF_USING_PREEMPTION();
 8008888:	4b09      	ldr	r3, [pc, #36]	; (80088b0 <vTaskResume+0xa0>)
 800888a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800888e:	601a      	str	r2, [r3, #0]
 8008890:	f3bf 8f4f 	dsb	sy
 8008894:	f3bf 8f6f 	isb	sy
 8008898:	e7c8      	b.n	800882c <vTaskResume+0x1c>
 800889a:	bf00      	nop
 800889c:	20001248 	.word	0x20001248
 80088a0:	20001718 	.word	0x20001718
 80088a4:	20001700 	.word	0x20001700
 80088a8:	200016c8 	.word	0x200016c8
 80088ac:	20001254 	.word	0x20001254
 80088b0:	e000ed04 	.word	0xe000ed04

080088b4 <vTaskStartScheduler>:
{
 80088b4:	b570      	push	{r4, r5, r6, lr}
 80088b6:	b084      	sub	sp, #16
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80088b8:	2300      	movs	r3, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80088ba:	4668      	mov	r0, sp
 80088bc:	aa02      	add	r2, sp, #8
 80088be:	a901      	add	r1, sp, #4
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80088c0:	e9cd 3300 	strd	r3, r3, [sp]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80088c4:	f7fe ff20 	bl	8007708 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80088c8:	9801      	ldr	r0, [sp, #4]
		configASSERT( puxStackBuffer != NULL );
 80088ca:	b1c8      	cbz	r0, 8008900 <vTaskStartScheduler+0x4c>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80088cc:	9c00      	ldr	r4, [sp, #0]
		configASSERT( pxTaskBuffer != NULL );
 80088ce:	b174      	cbz	r4, 80088ee <vTaskStartScheduler+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 80088d0:	236c      	movs	r3, #108	; 0x6c
 80088d2:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( TCB_t ) );
 80088d4:	9b03      	ldr	r3, [sp, #12]
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80088d6:	9d02      	ldr	r5, [sp, #8]
			configASSERT( xSize == sizeof( TCB_t ) );
 80088d8:	2b6c      	cmp	r3, #108	; 0x6c
 80088da:	d01a      	beq.n	8008912 <vTaskStartScheduler+0x5e>
 80088dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088e0:	f383 8811 	msr	BASEPRI, r3
 80088e4:	f3bf 8f6f 	isb	sy
 80088e8:	f3bf 8f4f 	dsb	sy
 80088ec:	e7fe      	b.n	80088ec <vTaskStartScheduler+0x38>
 80088ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088f2:	f383 8811 	msr	BASEPRI, r3
 80088f6:	f3bf 8f6f 	isb	sy
 80088fa:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 80088fe:	e7fe      	b.n	80088fe <vTaskStartScheduler+0x4a>
 8008900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008904:	f383 8811 	msr	BASEPRI, r3
 8008908:	f3bf 8f6f 	isb	sy
 800890c:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8008910:	e7fe      	b.n	8008910 <vTaskStartScheduler+0x5c>
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008912:	00ad      	lsls	r5, r5, #2
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008914:	2302      	movs	r3, #2
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008916:	462a      	mov	r2, r5
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008918:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800891c:	21a5      	movs	r1, #165	; 0xa5
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800891e:	6320      	str	r0, [r4, #48]	; 0x30
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008920:	9b03      	ldr	r3, [sp, #12]
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008922:	f001 fa1f 	bl	8009d64 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008926:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008928:	4a2c      	ldr	r2, [pc, #176]	; (80089dc <vTaskStartScheduler+0x128>)
 800892a:	3d04      	subs	r5, #4
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800892c:	4621      	mov	r1, r4
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800892e:	441d      	add	r5, r3
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008930:	2349      	movs	r3, #73	; 0x49
 8008932:	f801 3f34 	strb.w	r3, [r1, #52]!
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008936:	f025 0607 	bic.w	r6, r5, #7
			if( pcName[ x ] == ( char ) 0x00 )
 800893a:	f102 0017 	add.w	r0, r2, #23
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800893e:	4290      	cmp	r0, r2
 8008940:	d005      	beq.n	800894e <vTaskStartScheduler+0x9a>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008942:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8008946:	f801 3f01 	strb.w	r3, [r1, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 800894a:	2b00      	cmp	r3, #0
 800894c:	d1f7      	bne.n	800893e <vTaskStartScheduler+0x8a>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800894e:	2500      	movs	r5, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008950:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 8008952:	e9c4 5515 	strd	r5, r5, [r4, #84]	; 0x54
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008956:	f884 504b 	strb.w	r5, [r4, #75]	; 0x4b
	pxNewTCB->uxPriority = uxPriority;
 800895a:	62e5      	str	r5, [r4, #44]	; 0x2c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800895c:	f7fe fefe 	bl	800775c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008960:	f104 0018 	add.w	r0, r4, #24
 8008964:	f7fe fefa 	bl	800775c <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008968:	2338      	movs	r3, #56	; 0x38
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800896a:	491d      	ldr	r1, [pc, #116]	; (80089e0 <vTaskStartScheduler+0x12c>)
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800896c:	61a3      	str	r3, [r4, #24]
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800896e:	462a      	mov	r2, r5
		pxNewTCB->ulNotifiedValue = 0;
 8008970:	6665      	str	r5, [r4, #100]	; 0x64
		pxNewTCB->ulRunTimeCounter = 0UL;
 8008972:	e9c4 5517 	strd	r5, r5, [r4, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008976:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
		pxNewTCB->ucDelayAborted = pdFALSE;
 800897a:	f884 506a 	strb.w	r5, [r4, #106]	; 0x6a
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800897e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008980:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008982:	4630      	mov	r0, r6
 8008984:	f000 ff0c 	bl	80097a0 <pxPortInitialiseStack>
 8008988:	6020      	str	r0, [r4, #0]
			prvAddNewTaskToReadyList( pxNewTCB );
 800898a:	4620      	mov	r0, r4
 800898c:	f7ff fbe8 	bl	8008160 <prvAddNewTaskToReadyList>
			xReturn = xTimerCreateTimerTask();
 8008990:	f000 fdd0 	bl	8009534 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8008994:	2801      	cmp	r0, #1
 8008996:	d003      	beq.n	80089a0 <vTaskStartScheduler+0xec>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008998:	3001      	adds	r0, #1
 800899a:	d016      	beq.n	80089ca <vTaskStartScheduler+0x116>
}
 800899c:	b004      	add	sp, #16
 800899e:	bd70      	pop	{r4, r5, r6, pc}
 80089a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089a4:	f383 8811 	msr	BASEPRI, r3
 80089a8:	f3bf 8f6f 	isb	sy
 80089ac:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 80089b0:	490c      	ldr	r1, [pc, #48]	; (80089e4 <vTaskStartScheduler+0x130>)
		xSchedulerRunning = pdTRUE;
 80089b2:	4a0d      	ldr	r2, [pc, #52]	; (80089e8 <vTaskStartScheduler+0x134>)
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80089b4:	4b0d      	ldr	r3, [pc, #52]	; (80089ec <vTaskStartScheduler+0x138>)
		xNextTaskUnblockTime = portMAX_DELAY;
 80089b6:	f04f 34ff 	mov.w	r4, #4294967295
 80089ba:	600c      	str	r4, [r1, #0]
		xSchedulerRunning = pdTRUE;
 80089bc:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80089be:	601d      	str	r5, [r3, #0]
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 80089c0:	f7f9 f8a6 	bl	8001b10 <configureTimerForRunTimeStats>
		if( xPortStartScheduler() != pdFALSE )
 80089c4:	f000 ffb2 	bl	800992c <xPortStartScheduler>
 80089c8:	e7e8      	b.n	800899c <vTaskStartScheduler+0xe8>
 80089ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089ce:	f383 8811 	msr	BASEPRI, r3
 80089d2:	f3bf 8f6f 	isb	sy
 80089d6:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80089da:	e7fe      	b.n	80089da <vTaskStartScheduler+0x126>
 80089dc:	0800b470 	.word	0x0800b470
 80089e0:	0800831d 	.word	0x0800831d
 80089e4:	200016f4 	.word	0x200016f4
 80089e8:	20001714 	.word	0x20001714
 80089ec:	20001740 	.word	0x20001740

080089f0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80089f0:	4a02      	ldr	r2, [pc, #8]	; (80089fc <vTaskSuspendAll+0xc>)
 80089f2:	6813      	ldr	r3, [r2, #0]
 80089f4:	3301      	adds	r3, #1
 80089f6:	6013      	str	r3, [r2, #0]
}
 80089f8:	4770      	bx	lr
 80089fa:	bf00      	nop
 80089fc:	200016c0 	.word	0x200016c0

08008a00 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 8008a00:	4b06      	ldr	r3, [pc, #24]	; (8008a1c <xTaskResumeAll+0x1c>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	b943      	cbnz	r3, 8008a18 <xTaskResumeAll+0x18>
 8008a06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a0a:	f383 8811 	msr	BASEPRI, r3
 8008a0e:	f3bf 8f6f 	isb	sy
 8008a12:	f3bf 8f4f 	dsb	sy
 8008a16:	e7fe      	b.n	8008a16 <xTaskResumeAll+0x16>
 8008a18:	f7ff bd76 	b.w	8008508 <xTaskResumeAll.part.0>
 8008a1c:	200016c0 	.word	0x200016c0

08008a20 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8008a20:	4b01      	ldr	r3, [pc, #4]	; (8008a28 <xTaskGetTickCount+0x8>)
 8008a22:	6818      	ldr	r0, [r3, #0]
}
 8008a24:	4770      	bx	lr
 8008a26:	bf00      	nop
 8008a28:	20001740 	.word	0x20001740

08008a2c <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a2c:	4b05      	ldr	r3, [pc, #20]	; (8008a44 <xTaskIncrementTick+0x18>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	b90b      	cbnz	r3, 8008a36 <xTaskIncrementTick+0xa>
 8008a32:	f7ff bcc5 	b.w	80083c0 <xTaskIncrementTick.part.0>
		++xPendedTicks;
 8008a36:	4a04      	ldr	r2, [pc, #16]	; (8008a48 <xTaskIncrementTick+0x1c>)
 8008a38:	6813      	ldr	r3, [r2, #0]
 8008a3a:	3301      	adds	r3, #1
 8008a3c:	6013      	str	r3, [r2, #0]
}
 8008a3e:	2000      	movs	r0, #0
 8008a40:	4770      	bx	lr
 8008a42:	bf00      	nop
 8008a44:	200016c0 	.word	0x200016c0
 8008a48:	200016fc 	.word	0x200016fc

08008a4c <vTaskSwitchContext>:
{
 8008a4c:	b538      	push	{r3, r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008a4e:	4b20      	ldr	r3, [pc, #128]	; (8008ad0 <vTaskSwitchContext+0x84>)
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	b11b      	cbz	r3, 8008a5c <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8008a54:	4b1f      	ldr	r3, [pc, #124]	; (8008ad4 <vTaskSwitchContext+0x88>)
 8008a56:	2201      	movs	r2, #1
 8008a58:	601a      	str	r2, [r3, #0]
}
 8008a5a:	bd38      	pop	{r3, r4, r5, pc}
		xYieldPending = pdFALSE;
 8008a5c:	4a1d      	ldr	r2, [pc, #116]	; (8008ad4 <vTaskSwitchContext+0x88>)
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8008a5e:	4c1e      	ldr	r4, [pc, #120]	; (8008ad8 <vTaskSwitchContext+0x8c>)
		xYieldPending = pdFALSE;
 8008a60:	6013      	str	r3, [r2, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8008a62:	f7f9 f857 	bl	8001b14 <getRunTimeCounterValue>
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8008a66:	491d      	ldr	r1, [pc, #116]	; (8008adc <vTaskSwitchContext+0x90>)
 8008a68:	680d      	ldr	r5, [r1, #0]
 8008a6a:	42a8      	cmp	r0, r5
 8008a6c:	d904      	bls.n	8008a78 <vTaskSwitchContext+0x2c>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8008a6e:	6822      	ldr	r2, [r4, #0]
 8008a70:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8008a72:	1b5b      	subs	r3, r3, r5
 8008a74:	4403      	add	r3, r0
 8008a76:	6613      	str	r3, [r2, #96]	; 0x60
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a78:	4d19      	ldr	r5, [pc, #100]	; (8008ae0 <vTaskSwitchContext+0x94>)
			ulTaskSwitchedInTime = ulTotalRunTime;
 8008a7a:	6008      	str	r0, [r1, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a7c:	682b      	ldr	r3, [r5, #0]
 8008a7e:	4a19      	ldr	r2, [pc, #100]	; (8008ae4 <vTaskSwitchContext+0x98>)
 8008a80:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8008a84:	0080      	lsls	r0, r0, #2
 8008a86:	0099      	lsls	r1, r3, #2
 8008a88:	5810      	ldr	r0, [r2, r0]
 8008a8a:	b940      	cbnz	r0, 8008a9e <vTaskSwitchContext+0x52>
 8008a8c:	b1bb      	cbz	r3, 8008abe <vTaskSwitchContext+0x72>
 8008a8e:	3b01      	subs	r3, #1
 8008a90:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8008a94:	0099      	lsls	r1, r3, #2
 8008a96:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8008a9a:	2800      	cmp	r0, #0
 8008a9c:	d0f6      	beq.n	8008a8c <vTaskSwitchContext+0x40>
 8008a9e:	4419      	add	r1, r3
 8008aa0:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8008aa4:	4602      	mov	r2, r0
 8008aa6:	6841      	ldr	r1, [r0, #4]
 8008aa8:	6849      	ldr	r1, [r1, #4]
 8008aaa:	6041      	str	r1, [r0, #4]
 8008aac:	3208      	adds	r2, #8
 8008aae:	4291      	cmp	r1, r2
 8008ab0:	bf04      	itt	eq
 8008ab2:	6849      	ldreq	r1, [r1, #4]
 8008ab4:	6041      	streq	r1, [r0, #4]
 8008ab6:	68ca      	ldr	r2, [r1, #12]
 8008ab8:	6022      	str	r2, [r4, #0]
 8008aba:	602b      	str	r3, [r5, #0]
}
 8008abc:	bd38      	pop	{r3, r4, r5, pc}
 8008abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ac2:	f383 8811 	msr	BASEPRI, r3
 8008ac6:	f3bf 8f6f 	isb	sy
 8008aca:	f3bf 8f4f 	dsb	sy
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ace:	e7fe      	b.n	8008ace <vTaskSwitchContext+0x82>
 8008ad0:	200016c0 	.word	0x200016c0
 8008ad4:	20001744 	.word	0x20001744
 8008ad8:	20001248 	.word	0x20001248
 8008adc:	200016b4 	.word	0x200016b4
 8008ae0:	200016c8 	.word	0x200016c8
 8008ae4:	20001254 	.word	0x20001254

08008ae8 <vTaskSuspend>:
	{
 8008ae8:	b570      	push	{r4, r5, r6, lr}
 8008aea:	4604      	mov	r4, r0
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8008aec:	4d2d      	ldr	r5, [pc, #180]	; (8008ba4 <vTaskSuspend+0xbc>)
		taskENTER_CRITICAL();
 8008aee:	f000 fe81 	bl	80097f4 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8008af2:	2c00      	cmp	r4, #0
 8008af4:	d03a      	beq.n	8008b6c <vTaskSuspend+0x84>
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008af6:	1d26      	adds	r6, r4, #4
 8008af8:	4630      	mov	r0, r6
 8008afa:	f7fe fe5b 	bl	80077b4 <uxListRemove>
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008afe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008b00:	b11b      	cbz	r3, 8008b0a <vTaskSuspend+0x22>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008b02:	f104 0018 	add.w	r0, r4, #24
 8008b06:	f7fe fe55 	bl	80077b4 <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8008b0a:	4631      	mov	r1, r6
 8008b0c:	4826      	ldr	r0, [pc, #152]	; (8008ba8 <vTaskSuspend+0xc0>)
		if( xSchedulerRunning != pdFALSE )
 8008b0e:	4e27      	ldr	r6, [pc, #156]	; (8008bac <vTaskSuspend+0xc4>)
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8008b10:	f7fe fe28 	bl	8007764 <vListInsertEnd>
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8008b14:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
 8008b18:	2b01      	cmp	r3, #1
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008b1a:	bf04      	itt	eq
 8008b1c:	2300      	moveq	r3, #0
 8008b1e:	f884 3068 	strbeq.w	r3, [r4, #104]	; 0x68
		taskEXIT_CRITICAL();
 8008b22:	f000 fe89 	bl	8009838 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 8008b26:	6833      	ldr	r3, [r6, #0]
 8008b28:	b98b      	cbnz	r3, 8008b4e <vTaskSuspend+0x66>
		if( pxTCB == pxCurrentTCB )
 8008b2a:	682b      	ldr	r3, [r5, #0]
 8008b2c:	42a3      	cmp	r3, r4
 8008b2e:	d000      	beq.n	8008b32 <vTaskSuspend+0x4a>
	}
 8008b30:	bd70      	pop	{r4, r5, r6, pc}
			if( xSchedulerRunning != pdFALSE )
 8008b32:	6833      	ldr	r3, [r6, #0]
 8008b34:	b30b      	cbz	r3, 8008b7a <vTaskSuspend+0x92>
				configASSERT( uxSchedulerSuspended == 0 );
 8008b36:	4b1e      	ldr	r3, [pc, #120]	; (8008bb0 <vTaskSuspend+0xc8>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	b333      	cbz	r3, 8008b8a <vTaskSuspend+0xa2>
 8008b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b40:	f383 8811 	msr	BASEPRI, r3
 8008b44:	f3bf 8f6f 	isb	sy
 8008b48:	f3bf 8f4f 	dsb	sy
 8008b4c:	e7fe      	b.n	8008b4c <vTaskSuspend+0x64>
			taskENTER_CRITICAL();
 8008b4e:	f000 fe51 	bl	80097f4 <vPortEnterCritical>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b52:	4b18      	ldr	r3, [pc, #96]	; (8008bb4 <vTaskSuspend+0xcc>)
 8008b54:	681a      	ldr	r2, [r3, #0]
 8008b56:	6812      	ldr	r2, [r2, #0]
 8008b58:	b152      	cbz	r2, 8008b70 <vTaskSuspend+0x88>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b5a:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008b5c:	4b16      	ldr	r3, [pc, #88]	; (8008bb8 <vTaskSuspend+0xd0>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b5e:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008b60:	68d2      	ldr	r2, [r2, #12]
 8008b62:	6852      	ldr	r2, [r2, #4]
 8008b64:	601a      	str	r2, [r3, #0]
			taskEXIT_CRITICAL();
 8008b66:	f000 fe67 	bl	8009838 <vPortExitCritical>
 8008b6a:	e7de      	b.n	8008b2a <vTaskSuspend+0x42>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8008b6c:	682c      	ldr	r4, [r5, #0]
 8008b6e:	e7c2      	b.n	8008af6 <vTaskSuspend+0xe>
		xNextTaskUnblockTime = portMAX_DELAY;
 8008b70:	4b11      	ldr	r3, [pc, #68]	; (8008bb8 <vTaskSuspend+0xd0>)
 8008b72:	f04f 32ff 	mov.w	r2, #4294967295
 8008b76:	601a      	str	r2, [r3, #0]
 8008b78:	e7f5      	b.n	8008b66 <vTaskSuspend+0x7e>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8008b7a:	490b      	ldr	r1, [pc, #44]	; (8008ba8 <vTaskSuspend+0xc0>)
 8008b7c:	4a0f      	ldr	r2, [pc, #60]	; (8008bbc <vTaskSuspend+0xd4>)
 8008b7e:	6809      	ldr	r1, [r1, #0]
 8008b80:	6812      	ldr	r2, [r2, #0]
 8008b82:	4291      	cmp	r1, r2
 8008b84:	d10a      	bne.n	8008b9c <vTaskSuspend+0xb4>
					pxCurrentTCB = NULL;
 8008b86:	602b      	str	r3, [r5, #0]
	}
 8008b88:	bd70      	pop	{r4, r5, r6, pc}
				portYIELD_WITHIN_API();
 8008b8a:	4b0d      	ldr	r3, [pc, #52]	; (8008bc0 <vTaskSuspend+0xd8>)
 8008b8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b90:	601a      	str	r2, [r3, #0]
 8008b92:	f3bf 8f4f 	dsb	sy
 8008b96:	f3bf 8f6f 	isb	sy
	}
 8008b9a:	bd70      	pop	{r4, r5, r6, pc}
 8008b9c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					vTaskSwitchContext();
 8008ba0:	f7ff bf54 	b.w	8008a4c <vTaskSwitchContext>
 8008ba4:	20001248 	.word	0x20001248
 8008ba8:	20001718 	.word	0x20001718
 8008bac:	20001714 	.word	0x20001714
 8008bb0:	200016c0 	.word	0x200016c0
 8008bb4:	2000124c 	.word	0x2000124c
 8008bb8:	200016f4 	.word	0x200016f4
 8008bbc:	200016b8 	.word	0x200016b8
 8008bc0:	e000ed04 	.word	0xe000ed04

08008bc4 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8008bc4:	b1f0      	cbz	r0, 8008c04 <vTaskPlaceOnEventList+0x40>
{
 8008bc6:	b570      	push	{r4, r5, r6, lr}
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008bc8:	4d1c      	ldr	r5, [pc, #112]	; (8008c3c <vTaskPlaceOnEventList+0x78>)
 8008bca:	460c      	mov	r4, r1
 8008bcc:	6829      	ldr	r1, [r5, #0]
 8008bce:	3118      	adds	r1, #24
 8008bd0:	f7fe fdd8 	bl	8007784 <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 8008bd4:	4b1a      	ldr	r3, [pc, #104]	; (8008c40 <vTaskPlaceOnEventList+0x7c>)
 8008bd6:	681e      	ldr	r6, [r3, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8008bd8:	682b      	ldr	r3, [r5, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008bda:	6828      	ldr	r0, [r5, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8008bdc:	2200      	movs	r2, #0
 8008bde:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008be2:	3004      	adds	r0, #4
 8008be4:	f7fe fde6 	bl	80077b4 <uxListRemove>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008be8:	1c63      	adds	r3, r4, #1
 8008bea:	d014      	beq.n	8008c16 <vTaskPlaceOnEventList+0x52>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008bec:	682b      	ldr	r3, [r5, #0]
 8008bee:	19a4      	adds	r4, r4, r6
 8008bf0:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008bf2:	d317      	bcc.n	8008c24 <vTaskPlaceOnEventList+0x60>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008bf4:	4b13      	ldr	r3, [pc, #76]	; (8008c44 <vTaskPlaceOnEventList+0x80>)
 8008bf6:	6818      	ldr	r0, [r3, #0]
 8008bf8:	6829      	ldr	r1, [r5, #0]
}
 8008bfa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008bfe:	3104      	adds	r1, #4
 8008c00:	f7fe bdc0 	b.w	8007784 <vListInsert>
 8008c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c08:	f383 8811 	msr	BASEPRI, r3
 8008c0c:	f3bf 8f6f 	isb	sy
 8008c10:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 8008c14:	e7fe      	b.n	8008c14 <vTaskPlaceOnEventList+0x50>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c16:	6829      	ldr	r1, [r5, #0]
 8008c18:	480b      	ldr	r0, [pc, #44]	; (8008c48 <vTaskPlaceOnEventList+0x84>)
}
 8008c1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c1e:	3104      	adds	r1, #4
 8008c20:	f7fe bda0 	b.w	8007764 <vListInsertEnd>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c24:	4b09      	ldr	r3, [pc, #36]	; (8008c4c <vTaskPlaceOnEventList+0x88>)
 8008c26:	6818      	ldr	r0, [r3, #0]
 8008c28:	6829      	ldr	r1, [r5, #0]
 8008c2a:	3104      	adds	r1, #4
 8008c2c:	f7fe fdaa 	bl	8007784 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008c30:	4b07      	ldr	r3, [pc, #28]	; (8008c50 <vTaskPlaceOnEventList+0x8c>)
 8008c32:	681a      	ldr	r2, [r3, #0]
 8008c34:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8008c36:	bf38      	it	cc
 8008c38:	601c      	strcc	r4, [r3, #0]
}
 8008c3a:	bd70      	pop	{r4, r5, r6, pc}
 8008c3c:	20001248 	.word	0x20001248
 8008c40:	20001740 	.word	0x20001740
 8008c44:	20001250 	.word	0x20001250
 8008c48:	20001718 	.word	0x20001718
 8008c4c:	2000124c 	.word	0x2000124c
 8008c50:	200016f4 	.word	0x200016f4

08008c54 <vTaskPlaceOnEventListRestricted>:
	{
 8008c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( pxEventList );
 8008c56:	b360      	cbz	r0, 8008cb2 <vTaskPlaceOnEventListRestricted+0x5e>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008c58:	4d20      	ldr	r5, [pc, #128]	; (8008cdc <vTaskPlaceOnEventListRestricted+0x88>)
 8008c5a:	460c      	mov	r4, r1
 8008c5c:	6829      	ldr	r1, [r5, #0]
 8008c5e:	4616      	mov	r6, r2
 8008c60:	3118      	adds	r1, #24
 8008c62:	f7fe fd7f 	bl	8007764 <vListInsertEnd>
const TickType_t xConstTickCount = xTickCount;
 8008c66:	4b1e      	ldr	r3, [pc, #120]	; (8008ce0 <vTaskPlaceOnEventListRestricted+0x8c>)
		if( xWaitIndefinitely != pdFALSE )
 8008c68:	b99e      	cbnz	r6, 8008c92 <vTaskPlaceOnEventListRestricted+0x3e>
const TickType_t xConstTickCount = xTickCount;
 8008c6a:	681f      	ldr	r7, [r3, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8008c6c:	682b      	ldr	r3, [r5, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c6e:	6828      	ldr	r0, [r5, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8008c70:	f883 606a 	strb.w	r6, [r3, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c74:	3004      	adds	r0, #4
 8008c76:	f7fe fd9d 	bl	80077b4 <uxListRemove>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008c7a:	682b      	ldr	r3, [r5, #0]
 8008c7c:	19e4      	adds	r4, r4, r7
 8008c7e:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008c80:	d320      	bcc.n	8008cc4 <vTaskPlaceOnEventListRestricted+0x70>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c82:	4b18      	ldr	r3, [pc, #96]	; (8008ce4 <vTaskPlaceOnEventListRestricted+0x90>)
 8008c84:	6818      	ldr	r0, [r3, #0]
 8008c86:	6829      	ldr	r1, [r5, #0]
	}
 8008c88:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c8c:	3104      	adds	r1, #4
 8008c8e:	f7fe bd79 	b.w	8007784 <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 8008c92:	681b      	ldr	r3, [r3, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8008c94:	682b      	ldr	r3, [r5, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c96:	6828      	ldr	r0, [r5, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8008c98:	2200      	movs	r2, #0
 8008c9a:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c9e:	3004      	adds	r0, #4
 8008ca0:	f7fe fd88 	bl	80077b4 <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008ca4:	6829      	ldr	r1, [r5, #0]
 8008ca6:	4810      	ldr	r0, [pc, #64]	; (8008ce8 <vTaskPlaceOnEventListRestricted+0x94>)
	}
 8008ca8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008cac:	3104      	adds	r1, #4
 8008cae:	f7fe bd59 	b.w	8007764 <vListInsertEnd>
 8008cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cb6:	f383 8811 	msr	BASEPRI, r3
 8008cba:	f3bf 8f6f 	isb	sy
 8008cbe:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 8008cc2:	e7fe      	b.n	8008cc2 <vTaskPlaceOnEventListRestricted+0x6e>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008cc4:	4b09      	ldr	r3, [pc, #36]	; (8008cec <vTaskPlaceOnEventListRestricted+0x98>)
 8008cc6:	6818      	ldr	r0, [r3, #0]
 8008cc8:	6829      	ldr	r1, [r5, #0]
 8008cca:	3104      	adds	r1, #4
 8008ccc:	f7fe fd5a 	bl	8007784 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008cd0:	4b07      	ldr	r3, [pc, #28]	; (8008cf0 <vTaskPlaceOnEventListRestricted+0x9c>)
 8008cd2:	681a      	ldr	r2, [r3, #0]
 8008cd4:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8008cd6:	bf38      	it	cc
 8008cd8:	601c      	strcc	r4, [r3, #0]
	}
 8008cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cdc:	20001248 	.word	0x20001248
 8008ce0:	20001740 	.word	0x20001740
 8008ce4:	20001250 	.word	0x20001250
 8008ce8:	20001718 	.word	0x20001718
 8008cec:	2000124c 	.word	0x2000124c
 8008cf0:	200016f4 	.word	0x200016f4

08008cf4 <xTaskRemoveFromEventList>:
{
 8008cf4:	b510      	push	{r4, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cf6:	68c3      	ldr	r3, [r0, #12]
 8008cf8:	68dc      	ldr	r4, [r3, #12]
{
 8008cfa:	b082      	sub	sp, #8
	configASSERT( pxUnblockedTCB );
 8008cfc:	2c00      	cmp	r4, #0
 8008cfe:	d02c      	beq.n	8008d5a <xTaskRemoveFromEventList+0x66>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008d00:	f104 0118 	add.w	r1, r4, #24
 8008d04:	4608      	mov	r0, r1
 8008d06:	9101      	str	r1, [sp, #4]
 8008d08:	f7fe fd54 	bl	80077b4 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d0c:	4b17      	ldr	r3, [pc, #92]	; (8008d6c <xTaskRemoveFromEventList+0x78>)
 8008d0e:	9901      	ldr	r1, [sp, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	b173      	cbz	r3, 8008d32 <xTaskRemoveFromEventList+0x3e>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008d14:	4816      	ldr	r0, [pc, #88]	; (8008d70 <xTaskRemoveFromEventList+0x7c>)
 8008d16:	f7fe fd25 	bl	8007764 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008d1a:	4b16      	ldr	r3, [pc, #88]	; (8008d74 <xTaskRemoveFromEventList+0x80>)
 8008d1c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d22:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8008d24:	bf85      	ittet	hi
 8008d26:	4b14      	ldrhi	r3, [pc, #80]	; (8008d78 <xTaskRemoveFromEventList+0x84>)
 8008d28:	2001      	movhi	r0, #1
		xReturn = pdFALSE;
 8008d2a:	2000      	movls	r0, #0
		xYieldPending = pdTRUE;
 8008d2c:	6018      	strhi	r0, [r3, #0]
}
 8008d2e:	b002      	add	sp, #8
 8008d30:	bd10      	pop	{r4, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008d32:	1d21      	adds	r1, r4, #4
 8008d34:	4608      	mov	r0, r1
 8008d36:	9101      	str	r1, [sp, #4]
 8008d38:	f7fe fd3c 	bl	80077b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008d3c:	4a0f      	ldr	r2, [pc, #60]	; (8008d7c <xTaskRemoveFromEventList+0x88>)
 8008d3e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008d40:	6810      	ldr	r0, [r2, #0]
 8008d42:	9901      	ldr	r1, [sp, #4]
 8008d44:	4283      	cmp	r3, r0
 8008d46:	480e      	ldr	r0, [pc, #56]	; (8008d80 <xTaskRemoveFromEventList+0x8c>)
 8008d48:	bf88      	it	hi
 8008d4a:	6013      	strhi	r3, [r2, #0]
 8008d4c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008d50:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8008d54:	f7fe fd06 	bl	8007764 <vListInsertEnd>
 8008d58:	e7df      	b.n	8008d1a <xTaskRemoveFromEventList+0x26>
 8008d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d5e:	f383 8811 	msr	BASEPRI, r3
 8008d62:	f3bf 8f6f 	isb	sy
 8008d66:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 8008d6a:	e7fe      	b.n	8008d6a <xTaskRemoveFromEventList+0x76>
 8008d6c:	200016c0 	.word	0x200016c0
 8008d70:	20001700 	.word	0x20001700
 8008d74:	20001248 	.word	0x20001248
 8008d78:	20001744 	.word	0x20001744
 8008d7c:	200016c8 	.word	0x200016c8
 8008d80:	20001254 	.word	0x20001254

08008d84 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008d84:	4a03      	ldr	r2, [pc, #12]	; (8008d94 <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008d86:	4b04      	ldr	r3, [pc, #16]	; (8008d98 <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008d88:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	e9c0 2300 	strd	r2, r3, [r0]
}
 8008d90:	4770      	bx	lr
 8008d92:	bf00      	nop
 8008d94:	200016f8 	.word	0x200016f8
 8008d98:	20001740 	.word	0x20001740

08008d9c <xTaskCheckForTimeOut>:
{
 8008d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8008d9e:	b318      	cbz	r0, 8008de8 <xTaskCheckForTimeOut+0x4c>
	configASSERT( pxTicksToWait );
 8008da0:	460e      	mov	r6, r1
 8008da2:	b1c1      	cbz	r1, 8008dd6 <xTaskCheckForTimeOut+0x3a>
	taskENTER_CRITICAL();
 8008da4:	4605      	mov	r5, r0
 8008da6:	f000 fd25 	bl	80097f4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8008daa:	f8df c08c 	ldr.w	ip, [pc, #140]	; 8008e38 <xTaskCheckForTimeOut+0x9c>
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 8008dae:	4b20      	ldr	r3, [pc, #128]	; (8008e30 <xTaskCheckForTimeOut+0x94>)
		const TickType_t xConstTickCount = xTickCount;
 8008db0:	f8dc 1000 	ldr.w	r1, [ip]
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 8008db4:	681a      	ldr	r2, [r3, #0]
 8008db6:	f892 406a 	ldrb.w	r4, [r2, #106]	; 0x6a
 8008dba:	b9f4      	cbnz	r4, 8008dfa <xTaskCheckForTimeOut+0x5e>
			if( *pxTicksToWait == portMAX_DELAY )
 8008dbc:	6833      	ldr	r3, [r6, #0]
 8008dbe:	1c5a      	adds	r2, r3, #1
 8008dc0:	d020      	beq.n	8008e04 <xTaskCheckForTimeOut+0x68>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008dc2:	4c1c      	ldr	r4, [pc, #112]	; (8008e34 <xTaskCheckForTimeOut+0x98>)
 8008dc4:	e9d5 0200 	ldrd	r0, r2, [r5]
 8008dc8:	6827      	ldr	r7, [r4, #0]
 8008dca:	42b8      	cmp	r0, r7
 8008dcc:	d01e      	beq.n	8008e0c <xTaskCheckForTimeOut+0x70>
 8008dce:	428a      	cmp	r2, r1
 8008dd0:	d81c      	bhi.n	8008e0c <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
 8008dd2:	2401      	movs	r4, #1
 8008dd4:	e016      	b.n	8008e04 <xTaskCheckForTimeOut+0x68>
 8008dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dda:	f383 8811 	msr	BASEPRI, r3
 8008dde:	f3bf 8f6f 	isb	sy
 8008de2:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 8008de6:	e7fe      	b.n	8008de6 <xTaskCheckForTimeOut+0x4a>
 8008de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dec:	f383 8811 	msr	BASEPRI, r3
 8008df0:	f3bf 8f6f 	isb	sy
 8008df4:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 8008df8:	e7fe      	b.n	8008df8 <xTaskCheckForTimeOut+0x5c>
				pxCurrentTCB->ucDelayAborted = pdFALSE;
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
				xReturn = pdTRUE;
 8008e02:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8008e04:	f000 fd18 	bl	8009838 <vPortExitCritical>
}
 8008e08:	4620      	mov	r0, r4
 8008e0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008e0c:	1a8f      	subs	r7, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008e0e:	42bb      	cmp	r3, r7
 8008e10:	d909      	bls.n	8008e26 <xTaskCheckForTimeOut+0x8a>
			*pxTicksToWait -= xElapsedTime;
 8008e12:	1a5b      	subs	r3, r3, r1
 8008e14:	4413      	add	r3, r2
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008e16:	6821      	ldr	r1, [r4, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008e18:	f8dc 2000 	ldr.w	r2, [ip]
			*pxTicksToWait -= xElapsedTime;
 8008e1c:	6033      	str	r3, [r6, #0]
			xReturn = pdFALSE;
 8008e1e:	2400      	movs	r4, #0
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008e20:	e9c5 1200 	strd	r1, r2, [r5]
			xReturn = pdFALSE;
 8008e24:	e7ee      	b.n	8008e04 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait = 0;
 8008e26:	2300      	movs	r3, #0
 8008e28:	6033      	str	r3, [r6, #0]
			xReturn = pdTRUE;
 8008e2a:	2401      	movs	r4, #1
 8008e2c:	e7ea      	b.n	8008e04 <xTaskCheckForTimeOut+0x68>
 8008e2e:	bf00      	nop
 8008e30:	20001248 	.word	0x20001248
 8008e34:	200016f8 	.word	0x200016f8
 8008e38:	20001740 	.word	0x20001740

08008e3c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8008e3c:	4b01      	ldr	r3, [pc, #4]	; (8008e44 <vTaskMissedYield+0x8>)
 8008e3e:	2201      	movs	r2, #1
 8008e40:	601a      	str	r2, [r3, #0]
}
 8008e42:	4770      	bx	lr
 8008e44:	20001744 	.word	0x20001744

08008e48 <uxTaskGetStackHighWaterMark>:
		pxTCB = prvGetTCBFromHandle( xTask );
 8008e48:	b168      	cbz	r0, 8008e66 <uxTaskGetStackHighWaterMark+0x1e>
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8008e4a:	6b03      	ldr	r3, [r0, #48]	; 0x30
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8008e4c:	781a      	ldrb	r2, [r3, #0]
 8008e4e:	2aa5      	cmp	r2, #165	; 0xa5
 8008e50:	d10f      	bne.n	8008e72 <uxTaskGetStackHighWaterMark+0x2a>
 8008e52:	f1c3 0101 	rsb	r1, r3, #1
			ulCount++;
 8008e56:	18c8      	adds	r0, r1, r3
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8008e58:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8008e5c:	2aa5      	cmp	r2, #165	; 0xa5
 8008e5e:	d0fa      	beq.n	8008e56 <uxTaskGetStackHighWaterMark+0xe>
 8008e60:	f3c0 008f 	ubfx	r0, r0, #2, #16
 8008e64:	4770      	bx	lr
		pxTCB = prvGetTCBFromHandle( xTask );
 8008e66:	4b04      	ldr	r3, [pc, #16]	; (8008e78 <uxTaskGetStackHighWaterMark+0x30>)
 8008e68:	6818      	ldr	r0, [r3, #0]
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8008e6a:	6b03      	ldr	r3, [r0, #48]	; 0x30
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8008e6c:	781a      	ldrb	r2, [r3, #0]
 8008e6e:	2aa5      	cmp	r2, #165	; 0xa5
 8008e70:	d0ef      	beq.n	8008e52 <uxTaskGetStackHighWaterMark+0xa>
 8008e72:	2000      	movs	r0, #0
	}
 8008e74:	4770      	bx	lr
 8008e76:	bf00      	nop
 8008e78:	20001248 	.word	0x20001248

08008e7c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8008e7c:	4b05      	ldr	r3, [pc, #20]	; (8008e94 <xTaskGetSchedulerState+0x18>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	b133      	cbz	r3, 8008e90 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e82:	4b05      	ldr	r3, [pc, #20]	; (8008e98 <xTaskGetSchedulerState+0x1c>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8008e88:	bf0c      	ite	eq
 8008e8a:	2002      	moveq	r0, #2
 8008e8c:	2000      	movne	r0, #0
 8008e8e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008e90:	2001      	movs	r0, #1
	}
 8008e92:	4770      	bx	lr
 8008e94:	20001714 	.word	0x20001714
 8008e98:	200016c0 	.word	0x200016c0

08008e9c <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8008e9c:	b1d0      	cbz	r0, 8008ed4 <xTaskPriorityDisinherit+0x38>
	{
 8008e9e:	b530      	push	{r4, r5, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 8008ea0:	4b1e      	ldr	r3, [pc, #120]	; (8008f1c <xTaskPriorityDisinherit+0x80>)
 8008ea2:	681c      	ldr	r4, [r3, #0]
 8008ea4:	4284      	cmp	r4, r0
	{
 8008ea6:	b083      	sub	sp, #12
			configASSERT( pxTCB == pxCurrentTCB );
 8008ea8:	d008      	beq.n	8008ebc <xTaskPriorityDisinherit+0x20>
 8008eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eae:	f383 8811 	msr	BASEPRI, r3
 8008eb2:	f3bf 8f6f 	isb	sy
 8008eb6:	f3bf 8f4f 	dsb	sy
 8008eba:	e7fe      	b.n	8008eba <xTaskPriorityDisinherit+0x1e>
			configASSERT( pxTCB->uxMutexesHeld );
 8008ebc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008ebe:	b15b      	cbz	r3, 8008ed8 <xTaskPriorityDisinherit+0x3c>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008ec0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8008ec2:	6d62      	ldr	r2, [r4, #84]	; 0x54
			( pxTCB->uxMutexesHeld )--;
 8008ec4:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008ec6:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8008ec8:	65a3      	str	r3, [r4, #88]	; 0x58
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008eca:	d000      	beq.n	8008ece <xTaskPriorityDisinherit+0x32>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008ecc:	b16b      	cbz	r3, 8008eea <xTaskPriorityDisinherit+0x4e>
	BaseType_t xReturn = pdFALSE;
 8008ece:	2000      	movs	r0, #0
	}
 8008ed0:	b003      	add	sp, #12
 8008ed2:	bd30      	pop	{r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
 8008ed4:	2000      	movs	r0, #0
	}
 8008ed6:	4770      	bx	lr
 8008ed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008edc:	f383 8811 	msr	BASEPRI, r3
 8008ee0:	f3bf 8f6f 	isb	sy
 8008ee4:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 8008ee8:	e7fe      	b.n	8008ee8 <xTaskPriorityDisinherit+0x4c>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008eea:	1d21      	adds	r1, r4, #4
 8008eec:	4608      	mov	r0, r1
 8008eee:	9101      	str	r1, [sp, #4]
 8008ef0:	f7fe fc60 	bl	80077b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008ef4:	4a0a      	ldr	r2, [pc, #40]	; (8008f20 <xTaskPriorityDisinherit+0x84>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008ef6:	6d63      	ldr	r3, [r4, #84]	; 0x54
					prvAddTaskToReadyList( pxTCB );
 8008ef8:	6810      	ldr	r0, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008efa:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8008efc:	4283      	cmp	r3, r0
 8008efe:	4809      	ldr	r0, [pc, #36]	; (8008f24 <xTaskPriorityDisinherit+0x88>)
 8008f00:	bf88      	it	hi
 8008f02:	6013      	strhi	r3, [r2, #0]
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f04:	f1c3 0538 	rsb	r5, r3, #56	; 0x38
					prvAddTaskToReadyList( pxTCB );
 8008f08:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008f0c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8008f10:	9901      	ldr	r1, [sp, #4]
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f12:	61a5      	str	r5, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8008f14:	f7fe fc26 	bl	8007764 <vListInsertEnd>
					xReturn = pdTRUE;
 8008f18:	2001      	movs	r0, #1
		return xReturn;
 8008f1a:	e7d9      	b.n	8008ed0 <xTaskPriorityDisinherit+0x34>
 8008f1c:	20001248 	.word	0x20001248
 8008f20:	200016c8 	.word	0x200016c8
 8008f24:	20001254 	.word	0x20001254

08008f28 <ulTaskNotifyTake>:
	{
 8008f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8008f2a:	4c29      	ldr	r4, [pc, #164]	; (8008fd0 <ulTaskNotifyTake+0xa8>)
	{
 8008f2c:	4606      	mov	r6, r0
 8008f2e:	460d      	mov	r5, r1
		taskENTER_CRITICAL();
 8008f30:	f000 fc60 	bl	80097f4 <vPortEnterCritical>
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8008f34:	6823      	ldr	r3, [r4, #0]
 8008f36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008f38:	b923      	cbnz	r3, 8008f44 <ulTaskNotifyTake+0x1c>
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8008f3a:	6822      	ldr	r2, [r4, #0]
 8008f3c:	2101      	movs	r1, #1
 8008f3e:	f882 1068 	strb.w	r1, [r2, #104]	; 0x68
				if( xTicksToWait > ( TickType_t ) 0 )
 8008f42:	b9ad      	cbnz	r5, 8008f70 <ulTaskNotifyTake+0x48>
		taskEXIT_CRITICAL();
 8008f44:	f000 fc78 	bl	8009838 <vPortExitCritical>
		taskENTER_CRITICAL();
 8008f48:	f000 fc54 	bl	80097f4 <vPortEnterCritical>
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8008f4c:	6823      	ldr	r3, [r4, #0]
 8008f4e:	6e5d      	ldr	r5, [r3, #100]	; 0x64
			if( ulReturn != 0UL )
 8008f50:	b11d      	cbz	r5, 8008f5a <ulTaskNotifyTake+0x32>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8008f52:	6823      	ldr	r3, [r4, #0]
				if( xClearCountOnExit != pdFALSE )
 8008f54:	b14e      	cbz	r6, 8008f6a <ulTaskNotifyTake+0x42>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8008f56:	2200      	movs	r2, #0
 8008f58:	665a      	str	r2, [r3, #100]	; 0x64
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008f5a:	6823      	ldr	r3, [r4, #0]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
		taskEXIT_CRITICAL();
 8008f62:	f000 fc69 	bl	8009838 <vPortExitCritical>
	}
 8008f66:	4628      	mov	r0, r5
 8008f68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8008f6a:	1e6a      	subs	r2, r5, #1
 8008f6c:	665a      	str	r2, [r3, #100]	; 0x64
 8008f6e:	e7f4      	b.n	8008f5a <ulTaskNotifyTake+0x32>
const TickType_t xConstTickCount = xTickCount;
 8008f70:	4a18      	ldr	r2, [pc, #96]	; (8008fd4 <ulTaskNotifyTake+0xac>)
 8008f72:	6817      	ldr	r7, [r2, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8008f74:	6822      	ldr	r2, [r4, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008f76:	6820      	ldr	r0, [r4, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8008f78:	f882 306a 	strb.w	r3, [r2, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008f7c:	3004      	adds	r0, #4
 8008f7e:	f7fe fc19 	bl	80077b4 <uxListRemove>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008f82:	1c6b      	adds	r3, r5, #1
 8008f84:	d012      	beq.n	8008fac <ulTaskNotifyTake+0x84>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008f86:	6823      	ldr	r3, [r4, #0]
 8008f88:	19ed      	adds	r5, r5, r7
 8008f8a:	605d      	str	r5, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008f8c:	d314      	bcc.n	8008fb8 <ulTaskNotifyTake+0x90>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008f8e:	4b12      	ldr	r3, [pc, #72]	; (8008fd8 <ulTaskNotifyTake+0xb0>)
 8008f90:	6818      	ldr	r0, [r3, #0]
 8008f92:	6821      	ldr	r1, [r4, #0]
 8008f94:	3104      	adds	r1, #4
 8008f96:	f7fe fbf5 	bl	8007784 <vListInsert>
					portYIELD_WITHIN_API();
 8008f9a:	4b10      	ldr	r3, [pc, #64]	; (8008fdc <ulTaskNotifyTake+0xb4>)
 8008f9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fa0:	601a      	str	r2, [r3, #0]
 8008fa2:	f3bf 8f4f 	dsb	sy
 8008fa6:	f3bf 8f6f 	isb	sy
 8008faa:	e7cb      	b.n	8008f44 <ulTaskNotifyTake+0x1c>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008fac:	6821      	ldr	r1, [r4, #0]
 8008fae:	480c      	ldr	r0, [pc, #48]	; (8008fe0 <ulTaskNotifyTake+0xb8>)
 8008fb0:	3104      	adds	r1, #4
 8008fb2:	f7fe fbd7 	bl	8007764 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008fb6:	e7f0      	b.n	8008f9a <ulTaskNotifyTake+0x72>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008fb8:	4b0a      	ldr	r3, [pc, #40]	; (8008fe4 <ulTaskNotifyTake+0xbc>)
 8008fba:	6818      	ldr	r0, [r3, #0]
 8008fbc:	6821      	ldr	r1, [r4, #0]
 8008fbe:	3104      	adds	r1, #4
 8008fc0:	f7fe fbe0 	bl	8007784 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008fc4:	4b08      	ldr	r3, [pc, #32]	; (8008fe8 <ulTaskNotifyTake+0xc0>)
 8008fc6:	681a      	ldr	r2, [r3, #0]
 8008fc8:	4295      	cmp	r5, r2
					xNextTaskUnblockTime = xTimeToWake;
 8008fca:	bf38      	it	cc
 8008fcc:	601d      	strcc	r5, [r3, #0]
 8008fce:	e7e4      	b.n	8008f9a <ulTaskNotifyTake+0x72>
 8008fd0:	20001248 	.word	0x20001248
 8008fd4:	20001740 	.word	0x20001740
 8008fd8:	20001250 	.word	0x20001250
 8008fdc:	e000ed04 	.word	0xe000ed04
 8008fe0:	20001718 	.word	0x20001718
 8008fe4:	2000124c 	.word	0x2000124c
 8008fe8:	200016f4 	.word	0x200016f4

08008fec <xTaskGenericNotify>:
		configASSERT( xTaskToNotify );
 8008fec:	b1b8      	cbz	r0, 800901e <xTaskGenericNotify+0x32>
	{
 8008fee:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ff0:	461f      	mov	r7, r3
 8008ff2:	b083      	sub	sp, #12
 8008ff4:	460d      	mov	r5, r1
 8008ff6:	4616      	mov	r6, r2
 8008ff8:	4604      	mov	r4, r0
		taskENTER_CRITICAL();
 8008ffa:	f000 fbfb 	bl	80097f4 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 8008ffe:	b10f      	cbz	r7, 8009004 <xTaskGenericNotify+0x18>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009000:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009002:	603b      	str	r3, [r7, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009004:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009008:	2202      	movs	r2, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800900a:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800900c:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
			switch( eAction )
 8009010:	2e04      	cmp	r6, #4
 8009012:	d84f      	bhi.n	80090b4 <xTaskGenericNotify+0xc8>
 8009014:	e8df f006 	tbb	[pc, r6]
 8009018:	3b350c0f 	.word	0x3b350c0f
 800901c:	39          	.byte	0x39
 800901d:	00          	.byte	0x00
 800901e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009022:	f383 8811 	msr	BASEPRI, r3
 8009026:	f3bf 8f6f 	isb	sy
 800902a:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToNotify );
 800902e:	e7fe      	b.n	800902e <xTaskGenericNotify+0x42>
					pxTCB->ulNotifiedValue |= ulValue;
 8009030:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009032:	4315      	orrs	r5, r2
 8009034:	6665      	str	r5, [r4, #100]	; 0x64
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009036:	2b01      	cmp	r3, #1
 8009038:	d005      	beq.n	8009046 <xTaskGenericNotify+0x5a>
					taskYIELD_IF_USING_PREEMPTION();
 800903a:	2401      	movs	r4, #1
		taskEXIT_CRITICAL();
 800903c:	f000 fbfc 	bl	8009838 <vPortExitCritical>
	}
 8009040:	4620      	mov	r0, r4
 8009042:	b003      	add	sp, #12
 8009044:	bdf0      	pop	{r4, r5, r6, r7, pc}
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009046:	1d21      	adds	r1, r4, #4
 8009048:	4608      	mov	r0, r1
 800904a:	9101      	str	r1, [sp, #4]
 800904c:	f7fe fbb2 	bl	80077b4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8009050:	4a1e      	ldr	r2, [pc, #120]	; (80090cc <xTaskGenericNotify+0xe0>)
 8009052:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009054:	6810      	ldr	r0, [r2, #0]
 8009056:	9901      	ldr	r1, [sp, #4]
 8009058:	4283      	cmp	r3, r0
 800905a:	481d      	ldr	r0, [pc, #116]	; (80090d0 <xTaskGenericNotify+0xe4>)
 800905c:	bf88      	it	hi
 800905e:	6013      	strhi	r3, [r2, #0]
 8009060:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009064:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8009068:	f7fe fb7c 	bl	8007764 <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800906c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800906e:	b183      	cbz	r3, 8009092 <xTaskGenericNotify+0xa6>
 8009070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009074:	f383 8811 	msr	BASEPRI, r3
 8009078:	f3bf 8f6f 	isb	sy
 800907c:	f3bf 8f4f 	dsb	sy
 8009080:	e7fe      	b.n	8009080 <xTaskGenericNotify+0x94>
					( pxTCB->ulNotifiedValue )++;
 8009082:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009084:	3201      	adds	r2, #1
 8009086:	6662      	str	r2, [r4, #100]	; 0x64
					break;
 8009088:	e7d5      	b.n	8009036 <xTaskGenericNotify+0x4a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800908a:	2b02      	cmp	r3, #2
 800908c:	d010      	beq.n	80090b0 <xTaskGenericNotify+0xc4>
						pxTCB->ulNotifiedValue = ulValue;
 800908e:	6665      	str	r5, [r4, #100]	; 0x64
 8009090:	e7d1      	b.n	8009036 <xTaskGenericNotify+0x4a>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009092:	4b10      	ldr	r3, [pc, #64]	; (80090d4 <xTaskGenericNotify+0xe8>)
 8009094:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800909a:	429a      	cmp	r2, r3
 800909c:	d9cd      	bls.n	800903a <xTaskGenericNotify+0x4e>
					taskYIELD_IF_USING_PREEMPTION();
 800909e:	4b0e      	ldr	r3, [pc, #56]	; (80090d8 <xTaskGenericNotify+0xec>)
 80090a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090a4:	601a      	str	r2, [r3, #0]
 80090a6:	f3bf 8f4f 	dsb	sy
 80090aa:	f3bf 8f6f 	isb	sy
 80090ae:	e7c4      	b.n	800903a <xTaskGenericNotify+0x4e>
						xReturn = pdFAIL;
 80090b0:	2400      	movs	r4, #0
 80090b2:	e7c3      	b.n	800903c <xTaskGenericNotify+0x50>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80090b4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80090b6:	3201      	adds	r2, #1
 80090b8:	d0bd      	beq.n	8009036 <xTaskGenericNotify+0x4a>
 80090ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090be:	f383 8811 	msr	BASEPRI, r3
 80090c2:	f3bf 8f6f 	isb	sy
 80090c6:	f3bf 8f4f 	dsb	sy
 80090ca:	e7fe      	b.n	80090ca <xTaskGenericNotify+0xde>
 80090cc:	200016c8 	.word	0x200016c8
 80090d0:	20001254 	.word	0x20001254
 80090d4:	20001248 	.word	0x20001248
 80090d8:	e000ed04 	.word	0xe000ed04

080090dc <xTaskGenericNotifyFromISR>:
	{
 80090dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80090e0:	b083      	sub	sp, #12
 80090e2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
		configASSERT( xTaskToNotify );
 80090e4:	b318      	cbz	r0, 800912e <xTaskGenericNotifyFromISR+0x52>
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80090e6:	460d      	mov	r5, r1
 80090e8:	4690      	mov	r8, r2
 80090ea:	4699      	mov	r9, r3
 80090ec:	4604      	mov	r4, r0
 80090ee:	f000 fcb9 	bl	8009a64 <vPortValidateInterruptPriority>
	__asm volatile
 80090f2:	f3ef 8611 	mrs	r6, BASEPRI
 80090f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090fa:	f383 8811 	msr	BASEPRI, r3
 80090fe:	f3bf 8f6f 	isb	sy
 8009102:	f3bf 8f4f 	dsb	sy
			if( pulPreviousNotificationValue != NULL )
 8009106:	f1b9 0f00 	cmp.w	r9, #0
 800910a:	d002      	beq.n	8009112 <xTaskGenericNotifyFromISR+0x36>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800910c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800910e:	f8c9 3000 	str.w	r3, [r9]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009112:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009116:	2202      	movs	r2, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009118:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800911a:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
			switch( eAction )
 800911e:	f1b8 0f04 	cmp.w	r8, #4
 8009122:	d856      	bhi.n	80091d2 <xTaskGenericNotifyFromISR+0xf6>
 8009124:	e8df f008 	tbb	[pc, r8]
 8009128:	28220c0f 	.word	0x28220c0f
 800912c:	26          	.byte	0x26
 800912d:	00          	.byte	0x00
	__asm volatile
 800912e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009132:	f383 8811 	msr	BASEPRI, r3
 8009136:	f3bf 8f6f 	isb	sy
 800913a:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToNotify );
 800913e:	e7fe      	b.n	800913e <xTaskGenericNotifyFromISR+0x62>
					pxTCB->ulNotifiedValue |= ulValue;
 8009140:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009142:	4315      	orrs	r5, r2
 8009144:	6665      	str	r5, [r4, #100]	; 0x64
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009146:	2b01      	cmp	r3, #1
 8009148:	d005      	beq.n	8009156 <xTaskGenericNotifyFromISR+0x7a>
 800914a:	2001      	movs	r0, #1
	__asm volatile
 800914c:	f386 8811 	msr	BASEPRI, r6
	}
 8009150:	b003      	add	sp, #12
 8009152:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009156:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009158:	b183      	cbz	r3, 800917c <xTaskGenericNotifyFromISR+0xa0>
	__asm volatile
 800915a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800915e:	f383 8811 	msr	BASEPRI, r3
 8009162:	f3bf 8f6f 	isb	sy
 8009166:	f3bf 8f4f 	dsb	sy
 800916a:	e7fe      	b.n	800916a <xTaskGenericNotifyFromISR+0x8e>
					( pxTCB->ulNotifiedValue )++;
 800916c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800916e:	3201      	adds	r2, #1
 8009170:	6662      	str	r2, [r4, #100]	; 0x64
					break;
 8009172:	e7e8      	b.n	8009146 <xTaskGenericNotifyFromISR+0x6a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009174:	2b02      	cmp	r3, #2
 8009176:	d02a      	beq.n	80091ce <xTaskGenericNotifyFromISR+0xf2>
						pxTCB->ulNotifiedValue = ulValue;
 8009178:	6665      	str	r5, [r4, #100]	; 0x64
 800917a:	e7e4      	b.n	8009146 <xTaskGenericNotifyFromISR+0x6a>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800917c:	4b1b      	ldr	r3, [pc, #108]	; (80091ec <xTaskGenericNotifyFromISR+0x110>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	b9fb      	cbnz	r3, 80091c2 <xTaskGenericNotifyFromISR+0xe6>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009182:	1d21      	adds	r1, r4, #4
 8009184:	4608      	mov	r0, r1
 8009186:	9101      	str	r1, [sp, #4]
 8009188:	f7fe fb14 	bl	80077b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800918c:	4a18      	ldr	r2, [pc, #96]	; (80091f0 <xTaskGenericNotifyFromISR+0x114>)
 800918e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009190:	6810      	ldr	r0, [r2, #0]
 8009192:	9901      	ldr	r1, [sp, #4]
 8009194:	4283      	cmp	r3, r0
 8009196:	4817      	ldr	r0, [pc, #92]	; (80091f4 <xTaskGenericNotifyFromISR+0x118>)
 8009198:	bf88      	it	hi
 800919a:	6013      	strhi	r3, [r2, #0]
 800919c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80091a0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80091a4:	f7fe fade 	bl	8007764 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80091a8:	4b13      	ldr	r3, [pc, #76]	; (80091f8 <xTaskGenericNotifyFromISR+0x11c>)
 80091aa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091b0:	429a      	cmp	r2, r3
 80091b2:	d9ca      	bls.n	800914a <xTaskGenericNotifyFromISR+0x6e>
					if( pxHigherPriorityTaskWoken != NULL )
 80091b4:	b10f      	cbz	r7, 80091ba <xTaskGenericNotifyFromISR+0xde>
						*pxHigherPriorityTaskWoken = pdTRUE;
 80091b6:	2301      	movs	r3, #1
 80091b8:	603b      	str	r3, [r7, #0]
					xYieldPending = pdTRUE;
 80091ba:	4b10      	ldr	r3, [pc, #64]	; (80091fc <xTaskGenericNotifyFromISR+0x120>)
 80091bc:	2001      	movs	r0, #1
 80091be:	6018      	str	r0, [r3, #0]
 80091c0:	e7c4      	b.n	800914c <xTaskGenericNotifyFromISR+0x70>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80091c2:	480f      	ldr	r0, [pc, #60]	; (8009200 <xTaskGenericNotifyFromISR+0x124>)
 80091c4:	f104 0118 	add.w	r1, r4, #24
 80091c8:	f7fe facc 	bl	8007764 <vListInsertEnd>
 80091cc:	e7ec      	b.n	80091a8 <xTaskGenericNotifyFromISR+0xcc>
						xReturn = pdFAIL;
 80091ce:	2000      	movs	r0, #0
 80091d0:	e7bc      	b.n	800914c <xTaskGenericNotifyFromISR+0x70>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80091d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80091d4:	3201      	adds	r2, #1
 80091d6:	d0b6      	beq.n	8009146 <xTaskGenericNotifyFromISR+0x6a>
 80091d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091dc:	f383 8811 	msr	BASEPRI, r3
 80091e0:	f3bf 8f6f 	isb	sy
 80091e4:	f3bf 8f4f 	dsb	sy
 80091e8:	e7fe      	b.n	80091e8 <xTaskGenericNotifyFromISR+0x10c>
 80091ea:	bf00      	nop
 80091ec:	200016c0 	.word	0x200016c0
 80091f0:	200016c8 	.word	0x200016c8
 80091f4:	20001254 	.word	0x20001254
 80091f8:	20001248 	.word	0x20001248
 80091fc:	20001744 	.word	0x20001744
 8009200:	20001700 	.word	0x20001700

08009204 <prvSwitchTimerLists>:
	}
}
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009204:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009208:	4e22      	ldr	r6, [pc, #136]	; (8009294 <prvSwitchTimerLists+0x90>)
	if( xTimerQueue != NULL )
 800920a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800929c <prvSwitchTimerLists+0x98>
{
 800920e:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 8009210:	f04f 0800 	mov.w	r8, #0

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009214:	e00d      	b.n	8009232 <prvSwitchTimerLists+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009216:	68db      	ldr	r3, [r3, #12]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009218:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800921a:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800921c:	1d25      	adds	r5, r4, #4
 800921e:	4628      	mov	r0, r5
 8009220:	f7fe fac8 	bl	80077b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009224:	6a23      	ldr	r3, [r4, #32]
 8009226:	4620      	mov	r0, r4
 8009228:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800922a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800922e:	075b      	lsls	r3, r3, #29
 8009230:	d40a      	bmi.n	8009248 <prvSwitchTimerLists+0x44>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009232:	6833      	ldr	r3, [r6, #0]
 8009234:	681a      	ldr	r2, [r3, #0]
 8009236:	2a00      	cmp	r2, #0
 8009238:	d1ed      	bne.n	8009216 <prvSwitchTimerLists+0x12>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
 800923a:	4a17      	ldr	r2, [pc, #92]	; (8009298 <prvSwitchTimerLists+0x94>)
 800923c:	6811      	ldr	r1, [r2, #0]
 800923e:	6031      	str	r1, [r6, #0]
	pxOverflowTimerList = pxTemp;
 8009240:	6013      	str	r3, [r2, #0]
}
 8009242:	b005      	add	sp, #20
 8009244:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009248:	69a3      	ldr	r3, [r4, #24]
 800924a:	443b      	add	r3, r7
			if( xReloadTime > xNextExpireTime )
 800924c:	429f      	cmp	r7, r3
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800924e:	4629      	mov	r1, r5
			if( xReloadTime > xNextExpireTime )
 8009250:	d205      	bcs.n	800925e <prvSwitchTimerLists+0x5a>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009252:	6830      	ldr	r0, [r6, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009254:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009256:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009258:	f7fe fa94 	bl	8007784 <vListInsert>
 800925c:	e7e9      	b.n	8009232 <prvSwitchTimerLists+0x2e>
	if( xTimerQueue != NULL )
 800925e:	f8d9 3000 	ldr.w	r3, [r9]
 8009262:	b16b      	cbz	r3, 8009280 <prvSwitchTimerLists+0x7c>
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009264:	e9cd 8700 	strd	r8, r7, [sp]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009268:	9402      	str	r4, [sp, #8]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800926a:	f7ff fe07 	bl	8008e7c <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800926e:	2300      	movs	r3, #0
 8009270:	f8d9 0000 	ldr.w	r0, [r9]
 8009274:	461a      	mov	r2, r3
 8009276:	4669      	mov	r1, sp
 8009278:	f7fe fb60 	bl	800793c <xQueueGenericSend>
				configASSERT( xResult );
 800927c:	2800      	cmp	r0, #0
 800927e:	d1d8      	bne.n	8009232 <prvSwitchTimerLists+0x2e>
 8009280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009284:	f383 8811 	msr	BASEPRI, r3
 8009288:	f3bf 8f6f 	isb	sy
 800928c:	f3bf 8f4f 	dsb	sy
 8009290:	e7fe      	b.n	8009290 <prvSwitchTimerLists+0x8c>
 8009292:	bf00      	nop
 8009294:	20001748 	.word	0x20001748
 8009298:	2000174c 	.word	0x2000174c
 800929c:	2000186c 	.word	0x2000186c

080092a0 <prvTimerTask>:
{
 80092a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092a4:	4e9e      	ldr	r6, [pc, #632]	; (8009520 <prvTimerTask+0x280>)
 80092a6:	4d9f      	ldr	r5, [pc, #636]	; (8009524 <prvTimerTask+0x284>)
 80092a8:	4c9f      	ldr	r4, [pc, #636]	; (8009528 <prvTimerTask+0x288>)
 80092aa:	b08b      	sub	sp, #44	; 0x2c
 80092ac:	f04f 0800 	mov.w	r8, #0
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80092b0:	6833      	ldr	r3, [r6, #0]
 80092b2:	f8d3 a000 	ldr.w	sl, [r3]
 80092b6:	f1ba 0f00 	cmp.w	sl, #0
 80092ba:	f000 80ad 	beq.w	8009418 <prvTimerTask+0x178>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80092be:	68db      	ldr	r3, [r3, #12]
 80092c0:	f8d3 a000 	ldr.w	sl, [r3]
	vTaskSuspendAll();
 80092c4:	f7ff fb94 	bl	80089f0 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 80092c8:	f7ff fbaa 	bl	8008a20 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 80092cc:	682a      	ldr	r2, [r5, #0]
 80092ce:	4290      	cmp	r0, r2
	xTimeNow = xTaskGetTickCount();
 80092d0:	4681      	mov	r9, r0
	if( xTimeNow < xLastTime )
 80092d2:	f0c0 80b2 	bcc.w	800943a <prvTimerTask+0x19a>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80092d6:	4550      	cmp	r0, sl
	xLastTime = xTimeNow;
 80092d8:	6028      	str	r0, [r5, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80092da:	f080 80b8 	bcs.w	800944e <prvTimerTask+0x1ae>
 80092de:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80092e0:	6820      	ldr	r0, [r4, #0]
 80092e2:	ebaa 0109 	sub.w	r1, sl, r9
 80092e6:	f7fe fed5 	bl	8008094 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80092ea:	f7ff fb89 	bl	8008a00 <xTaskResumeAll>
 80092ee:	b938      	cbnz	r0, 8009300 <prvTimerTask+0x60>
					portYIELD_WITHIN_API();
 80092f0:	4b8e      	ldr	r3, [pc, #568]	; (800952c <prvTimerTask+0x28c>)
 80092f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092f6:	601a      	str	r2, [r3, #0]
 80092f8:	f3bf 8f4f 	dsb	sy
 80092fc:	f3bf 8f6f 	isb	sy
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009300:	6820      	ldr	r0, [r4, #0]
 8009302:	2200      	movs	r2, #0
 8009304:	a902      	add	r1, sp, #8
 8009306:	f7fe fd07 	bl	8007d18 <xQueueReceive>
 800930a:	2800      	cmp	r0, #0
 800930c:	d0d0      	beq.n	80092b0 <prvTimerTask+0x10>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800930e:	9b02      	ldr	r3, [sp, #8]
 8009310:	2b00      	cmp	r3, #0
 8009312:	db78      	blt.n	8009406 <prvTimerTask+0x166>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009314:	9f04      	ldr	r7, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009316:	697b      	ldr	r3, [r7, #20]
 8009318:	b113      	cbz	r3, 8009320 <prvTimerTask+0x80>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800931a:	1d38      	adds	r0, r7, #4
 800931c:	f7fe fa4a 	bl	80077b4 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8009320:	f7ff fb7e 	bl	8008a20 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8009324:	682b      	ldr	r3, [r5, #0]
 8009326:	4298      	cmp	r0, r3
	xTimeNow = xTaskGetTickCount();
 8009328:	4681      	mov	r9, r0
	if( xTimeNow < xLastTime )
 800932a:	f0c0 808d 	bcc.w	8009448 <prvTimerTask+0x1a8>
	xLastTime = xTimeNow;
 800932e:	9b02      	ldr	r3, [sp, #8]
 8009330:	f8c5 9000 	str.w	r9, [r5]
			switch( xMessage.xMessageID )
 8009334:	2b09      	cmp	r3, #9
 8009336:	d8e3      	bhi.n	8009300 <prvTimerTask+0x60>
 8009338:	e8df f003 	tbb	[pc, r3]
 800933c:	55050505 	.word	0x55050505
 8009340:	05055c3e 	.word	0x05055c3e
 8009344:	3e55      	.short	0x3e55
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009346:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800934a:	9b03      	ldr	r3, [sp, #12]
 800934c:	69ba      	ldr	r2, [r7, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800934e:	613f      	str	r7, [r7, #16]
 8009350:	1898      	adds	r0, r3, r2
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009352:	f041 0101 	orr.w	r1, r1, #1
 8009356:	f887 1028 	strb.w	r1, [r7, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800935a:	bf2c      	ite	cs
 800935c:	2101      	movcs	r1, #1
 800935e:	2100      	movcc	r1, #0
	if( xNextExpiryTime <= xTimeNow )
 8009360:	4548      	cmp	r0, r9
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009362:	6078      	str	r0, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 8009364:	f200 808e 	bhi.w	8009484 <prvTimerTask+0x1e4>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009368:	eba9 0303 	sub.w	r3, r9, r3
 800936c:	429a      	cmp	r2, r3
 800936e:	f200 8097 	bhi.w	80094a0 <prvTimerTask+0x200>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009372:	6a3b      	ldr	r3, [r7, #32]
 8009374:	4638      	mov	r0, r7
 8009376:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009378:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800937c:	075b      	lsls	r3, r3, #29
 800937e:	d5bf      	bpl.n	8009300 <prvTimerTask+0x60>
	if( xTimerQueue != NULL )
 8009380:	6823      	ldr	r3, [r4, #0]
 8009382:	b183      	cbz	r3, 80093a6 <prvTimerTask+0x106>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009384:	69ba      	ldr	r2, [r7, #24]
 8009386:	9b03      	ldr	r3, [sp, #12]
		xMessage.xMessageID = xCommandID;
 8009388:	f8cd 8018 	str.w	r8, [sp, #24]
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800938c:	4413      	add	r3, r2
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800938e:	e9cd 3707 	strd	r3, r7, [sp, #28]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009392:	f7ff fd73 	bl	8008e7c <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009396:	2300      	movs	r3, #0
 8009398:	6820      	ldr	r0, [r4, #0]
 800939a:	461a      	mov	r2, r3
 800939c:	a906      	add	r1, sp, #24
 800939e:	f7fe facd 	bl	800793c <xQueueGenericSend>
							configASSERT( xResult );
 80093a2:	2800      	cmp	r0, #0
 80093a4:	d1ac      	bne.n	8009300 <prvTimerTask+0x60>
 80093a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093aa:	f383 8811 	msr	BASEPRI, r3
 80093ae:	f3bf 8f6f 	isb	sy
 80093b2:	f3bf 8f4f 	dsb	sy
 80093b6:	e7fe      	b.n	80093b6 <prvTimerTask+0x116>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80093b8:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80093bc:	9b03      	ldr	r3, [sp, #12]
 80093be:	61bb      	str	r3, [r7, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80093c0:	f042 0201 	orr.w	r2, r2, #1
 80093c4:	f887 2028 	strb.w	r2, [r7, #40]	; 0x28
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	f000 809a 	beq.w	8009502 <prvTimerTask+0x262>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80093ce:	444b      	add	r3, r9
	if( xNextExpiryTime <= xTimeNow )
 80093d0:	454b      	cmp	r3, r9
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80093d2:	607b      	str	r3, [r7, #4]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80093d4:	bf96      	itet	ls
 80093d6:	4b56      	ldrls	r3, [pc, #344]	; (8009530 <prvTimerTask+0x290>)
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80093d8:	6830      	ldrhi	r0, [r6, #0]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80093da:	6818      	ldrls	r0, [r3, #0]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80093dc:	613f      	str	r7, [r7, #16]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80093de:	1d39      	adds	r1, r7, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80093e0:	f7fe f9d0 	bl	8007784 <vListInsert>
 80093e4:	e78c      	b.n	8009300 <prvTimerTask+0x60>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80093e6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80093ea:	f023 0301 	bic.w	r3, r3, #1
 80093ee:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
					break;
 80093f2:	e785      	b.n	8009300 <prvTimerTask+0x60>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80093f4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80093f8:	079a      	lsls	r2, r3, #30
 80093fa:	d54d      	bpl.n	8009498 <prvTimerTask+0x1f8>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80093fc:	f023 0301 	bic.w	r3, r3, #1
 8009400:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8009404:	e77c      	b.n	8009300 <prvTimerTask+0x60>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009406:	9b03      	ldr	r3, [sp, #12]
 8009408:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800940c:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800940e:	9b02      	ldr	r3, [sp, #8]
 8009410:	2b00      	cmp	r3, #0
 8009412:	f6ff af75 	blt.w	8009300 <prvTimerTask+0x60>
 8009416:	e77d      	b.n	8009314 <prvTimerTask+0x74>
	vTaskSuspendAll();
 8009418:	f7ff faea 	bl	80089f0 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 800941c:	f7ff fb00 	bl	8008a20 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8009420:	682a      	ldr	r2, [r5, #0]
 8009422:	4282      	cmp	r2, r0
	xTimeNow = xTaskGetTickCount();
 8009424:	4681      	mov	r9, r0
	if( xTimeNow < xLastTime )
 8009426:	d808      	bhi.n	800943a <prvTimerTask+0x19a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009428:	4b41      	ldr	r3, [pc, #260]	; (8009530 <prvTimerTask+0x290>)
	xLastTime = xTimeNow;
 800942a:	f8c5 9000 	str.w	r9, [r5]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800942e:	681a      	ldr	r2, [r3, #0]
 8009430:	6812      	ldr	r2, [r2, #0]
 8009432:	fab2 f282 	clz	r2, r2
 8009436:	0952      	lsrs	r2, r2, #5
 8009438:	e752      	b.n	80092e0 <prvTimerTask+0x40>
		prvSwitchTimerLists();
 800943a:	f7ff fee3 	bl	8009204 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 800943e:	f8c5 9000 	str.w	r9, [r5]
			( void ) xTaskResumeAll();
 8009442:	f7ff fadd 	bl	8008a00 <xTaskResumeAll>
 8009446:	e75b      	b.n	8009300 <prvTimerTask+0x60>
		prvSwitchTimerLists();
 8009448:	f7ff fedc 	bl	8009204 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800944c:	e76f      	b.n	800932e <prvTimerTask+0x8e>
				( void ) xTaskResumeAll();
 800944e:	f7ff fad7 	bl	8008a00 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009452:	6832      	ldr	r2, [r6, #0]
 8009454:	68d2      	ldr	r2, [r2, #12]
 8009456:	f8d2 b00c 	ldr.w	fp, [r2, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800945a:	f10b 0104 	add.w	r1, fp, #4
 800945e:	4608      	mov	r0, r1
 8009460:	9101      	str	r1, [sp, #4]
 8009462:	f7fe f9a7 	bl	80077b4 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009466:	f89b 0028 	ldrb.w	r0, [fp, #40]	; 0x28
 800946a:	9901      	ldr	r1, [sp, #4]
 800946c:	f010 0f04 	tst.w	r0, #4
 8009470:	d11c      	bne.n	80094ac <prvTimerTask+0x20c>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009472:	f020 0001 	bic.w	r0, r0, #1
 8009476:	f88b 0028 	strb.w	r0, [fp, #40]	; 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800947a:	f8db 3020 	ldr.w	r3, [fp, #32]
 800947e:	4658      	mov	r0, fp
 8009480:	4798      	blx	r3
}
 8009482:	e73d      	b.n	8009300 <prvTimerTask+0x60>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009484:	454b      	cmp	r3, r9
 8009486:	d902      	bls.n	800948e <prvTimerTask+0x1ee>
 8009488:	2900      	cmp	r1, #0
 800948a:	f43f af72 	beq.w	8009372 <prvTimerTask+0xd2>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800948e:	6830      	ldr	r0, [r6, #0]
 8009490:	1d39      	adds	r1, r7, #4
 8009492:	f7fe f977 	bl	8007784 <vListInsert>
	return xProcessTimerNow;
 8009496:	e733      	b.n	8009300 <prvTimerTask+0x60>
							vPortFree( pxTimer );
 8009498:	4638      	mov	r0, r7
 800949a:	f000 fbcd 	bl	8009c38 <vPortFree>
 800949e:	e72f      	b.n	8009300 <prvTimerTask+0x60>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80094a0:	4b23      	ldr	r3, [pc, #140]	; (8009530 <prvTimerTask+0x290>)
 80094a2:	1d39      	adds	r1, r7, #4
 80094a4:	6818      	ldr	r0, [r3, #0]
 80094a6:	f7fe f96d 	bl	8007784 <vListInsert>
	return xProcessTimerNow;
 80094aa:	e729      	b.n	8009300 <prvTimerTask+0x60>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80094ac:	f8db 0018 	ldr.w	r0, [fp, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80094b0:	f8cb b010 	str.w	fp, [fp, #16]
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80094b4:	eb0a 0300 	add.w	r3, sl, r0
	if( xNextExpiryTime <= xTimeNow )
 80094b8:	4599      	cmp	r9, r3
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80094ba:	f8cb 3004 	str.w	r3, [fp, #4]
	if( xNextExpiryTime <= xTimeNow )
 80094be:	d203      	bcs.n	80094c8 <prvTimerTask+0x228>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80094c0:	6830      	ldr	r0, [r6, #0]
 80094c2:	f7fe f95f 	bl	8007784 <vListInsert>
	return xProcessTimerNow;
 80094c6:	e7d8      	b.n	800947a <prvTimerTask+0x1da>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094c8:	eba9 030a 	sub.w	r3, r9, sl
 80094cc:	4298      	cmp	r0, r3
 80094ce:	d821      	bhi.n	8009514 <prvTimerTask+0x274>
	if( xTimerQueue != NULL )
 80094d0:	6823      	ldr	r3, [r4, #0]
 80094d2:	b16b      	cbz	r3, 80094f0 <prvTimerTask+0x250>
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80094d4:	e9cd 8a06 	strd	r8, sl, [sp, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80094d8:	f8cd b020 	str.w	fp, [sp, #32]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80094dc:	f7ff fcce 	bl	8008e7c <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80094e0:	2300      	movs	r3, #0
 80094e2:	6820      	ldr	r0, [r4, #0]
 80094e4:	461a      	mov	r2, r3
 80094e6:	a906      	add	r1, sp, #24
 80094e8:	f7fe fa28 	bl	800793c <xQueueGenericSend>
			configASSERT( xResult );
 80094ec:	2800      	cmp	r0, #0
 80094ee:	d1c4      	bne.n	800947a <prvTimerTask+0x1da>
 80094f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094f4:	f383 8811 	msr	BASEPRI, r3
 80094f8:	f3bf 8f6f 	isb	sy
 80094fc:	f3bf 8f4f 	dsb	sy
 8009500:	e7fe      	b.n	8009500 <prvTimerTask+0x260>
 8009502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009506:	f383 8811 	msr	BASEPRI, r3
 800950a:	f3bf 8f6f 	isb	sy
 800950e:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009512:	e7fe      	b.n	8009512 <prvTimerTask+0x272>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009514:	4b06      	ldr	r3, [pc, #24]	; (8009530 <prvTimerTask+0x290>)
 8009516:	6818      	ldr	r0, [r3, #0]
 8009518:	f7fe f934 	bl	8007784 <vListInsert>
	return xProcessTimerNow;
 800951c:	e7ad      	b.n	800947a <prvTimerTask+0x1da>
 800951e:	bf00      	nop
 8009520:	20001748 	.word	0x20001748
 8009524:	20001818 	.word	0x20001818
 8009528:	2000186c 	.word	0x2000186c
 800952c:	e000ed04 	.word	0xe000ed04
 8009530:	2000174c 	.word	0x2000174c

08009534 <xTimerCreateTimerTask>:
{
 8009534:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 8009536:	4c23      	ldr	r4, [pc, #140]	; (80095c4 <xTimerCreateTimerTask+0x90>)
{
 8009538:	b089      	sub	sp, #36	; 0x24
	taskENTER_CRITICAL();
 800953a:	f000 f95b 	bl	80097f4 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 800953e:	6827      	ldr	r7, [r4, #0]
 8009540:	b337      	cbz	r7, 8009590 <xTimerCreateTimerTask+0x5c>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009542:	f000 f979 	bl	8009838 <vPortExitCritical>
	if( xTimerQueue != NULL )
 8009546:	6823      	ldr	r3, [r4, #0]
 8009548:	b1cb      	cbz	r3, 800957e <xTimerCreateTimerTask+0x4a>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800954a:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800954c:	aa07      	add	r2, sp, #28
 800954e:	a906      	add	r1, sp, #24
 8009550:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009552:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009556:	f7fe f8e5 	bl	8007724 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800955a:	e9dd 3105 	ldrd	r3, r1, [sp, #20]
 800955e:	2202      	movs	r2, #2
 8009560:	e9cd 2100 	strd	r2, r1, [sp]
 8009564:	9302      	str	r3, [sp, #8]
 8009566:	9a07      	ldr	r2, [sp, #28]
 8009568:	4917      	ldr	r1, [pc, #92]	; (80095c8 <xTimerCreateTimerTask+0x94>)
 800956a:	4818      	ldr	r0, [pc, #96]	; (80095cc <xTimerCreateTimerTask+0x98>)
 800956c:	4623      	mov	r3, r4
 800956e:	f7ff f865 	bl	800863c <xTaskCreateStatic>
 8009572:	4b17      	ldr	r3, [pc, #92]	; (80095d0 <xTimerCreateTimerTask+0x9c>)
 8009574:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8009576:	b110      	cbz	r0, 800957e <xTimerCreateTimerTask+0x4a>
}
 8009578:	2001      	movs	r0, #1
 800957a:	b009      	add	sp, #36	; 0x24
 800957c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800957e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009582:	f383 8811 	msr	BASEPRI, r3
 8009586:	f3bf 8f6f 	isb	sy
 800958a:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 800958e:	e7fe      	b.n	800958e <xTimerCreateTimerTask+0x5a>
			vListInitialise( &xActiveTimerList1 );
 8009590:	4e10      	ldr	r6, [pc, #64]	; (80095d4 <xTimerCreateTimerTask+0xa0>)
			vListInitialise( &xActiveTimerList2 );
 8009592:	4d11      	ldr	r5, [pc, #68]	; (80095d8 <xTimerCreateTimerTask+0xa4>)
			vListInitialise( &xActiveTimerList1 );
 8009594:	4630      	mov	r0, r6
 8009596:	f7fe f8d5 	bl	8007744 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800959a:	4628      	mov	r0, r5
 800959c:	f7fe f8d2 	bl	8007744 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80095a0:	4a0e      	ldr	r2, [pc, #56]	; (80095dc <xTimerCreateTimerTask+0xa8>)
			pxOverflowTimerList = &xActiveTimerList2;
 80095a2:	490f      	ldr	r1, [pc, #60]	; (80095e0 <xTimerCreateTimerTask+0xac>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80095a4:	9700      	str	r7, [sp, #0]
 80095a6:	4b0f      	ldr	r3, [pc, #60]	; (80095e4 <xTimerCreateTimerTask+0xb0>)
			pxCurrentTimerList = &xActiveTimerList1;
 80095a8:	6016      	str	r6, [r2, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80095aa:	600d      	str	r5, [r1, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80095ac:	4a0e      	ldr	r2, [pc, #56]	; (80095e8 <xTimerCreateTimerTask+0xb4>)
 80095ae:	2110      	movs	r1, #16
 80095b0:	200a      	movs	r0, #10
 80095b2:	f7fe f951 	bl	8007858 <xQueueGenericCreateStatic>
 80095b6:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 80095b8:	2800      	cmp	r0, #0
 80095ba:	d0c2      	beq.n	8009542 <xTimerCreateTimerTask+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80095bc:	490b      	ldr	r1, [pc, #44]	; (80095ec <xTimerCreateTimerTask+0xb8>)
 80095be:	f7fe fd2f 	bl	8008020 <vQueueAddToRegistry>
 80095c2:	e7be      	b.n	8009542 <xTimerCreateTimerTask+0xe>
 80095c4:	2000186c 	.word	0x2000186c
 80095c8:	0800b480 	.word	0x0800b480
 80095cc:	080092a1 	.word	0x080092a1
 80095d0:	20001870 	.word	0x20001870
 80095d4:	200017f0 	.word	0x200017f0
 80095d8:	20001804 	.word	0x20001804
 80095dc:	20001748 	.word	0x20001748
 80095e0:	2000174c 	.word	0x2000174c
 80095e4:	2000181c 	.word	0x2000181c
 80095e8:	20001750 	.word	0x20001750
 80095ec:	0800b478 	.word	0x0800b478

080095f0 <xTimerCreate>:
	{
 80095f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095f4:	4607      	mov	r7, r0
 80095f6:	b085      	sub	sp, #20
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80095f8:	202c      	movs	r0, #44	; 0x2c
	{
 80095fa:	4688      	mov	r8, r1
 80095fc:	4616      	mov	r6, r2
 80095fe:	461d      	mov	r5, r3
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8009600:	f000 fa5e 	bl	8009ac0 <pvPortMalloc>
		if( pxNewTimer != NULL )
 8009604:	4604      	mov	r4, r0
 8009606:	b1e8      	cbz	r0, 8009644 <xTimerCreate+0x54>
			pxNewTimer->ucStatus = 0x00;
 8009608:	2300      	movs	r3, #0
 800960a:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800960e:	f1b8 0f00 	cmp.w	r8, #0
 8009612:	d01b      	beq.n	800964c <xTimerCreate+0x5c>
		if( xTimerQueue == NULL )
 8009614:	f8df 909c 	ldr.w	r9, [pc, #156]	; 80096b4 <xTimerCreate+0xc4>
	taskENTER_CRITICAL();
 8009618:	f000 f8ec 	bl	80097f4 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 800961c:	f8d9 3000 	ldr.w	r3, [r9]
 8009620:	b1eb      	cbz	r3, 800965e <xTimerCreate+0x6e>
	taskEXIT_CRITICAL();
 8009622:	f000 f909 	bl	8009838 <vPortExitCritical>
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8009626:	9b0e      	ldr	r3, [sp, #56]	; 0x38
		pxNewTimer->pcTimerName = pcTimerName;
 8009628:	6027      	str	r7, [r4, #0]
		pxNewTimer->pvTimerID = pvTimerID;
 800962a:	e9c4 8506 	strd	r8, r5, [r4, #24]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800962e:	6223      	str	r3, [r4, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8009630:	1d20      	adds	r0, r4, #4
 8009632:	f7fe f893 	bl	800775c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8009636:	b12e      	cbz	r6, 8009644 <xTimerCreate+0x54>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8009638:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800963c:	f043 0304 	orr.w	r3, r3, #4
 8009640:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	}
 8009644:	4620      	mov	r0, r4
 8009646:	b005      	add	sp, #20
 8009648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800964c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009650:	f383 8811 	msr	BASEPRI, r3
 8009654:	f3bf 8f6f 	isb	sy
 8009658:	f3bf 8f4f 	dsb	sy
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800965c:	e7fe      	b.n	800965c <xTimerCreate+0x6c>
			vListInitialise( &xActiveTimerList1 );
 800965e:	f8df b058 	ldr.w	fp, [pc, #88]	; 80096b8 <xTimerCreate+0xc8>
			vListInitialise( &xActiveTimerList2 );
 8009662:	f8df a058 	ldr.w	sl, [pc, #88]	; 80096bc <xTimerCreate+0xcc>
 8009666:	9303      	str	r3, [sp, #12]
			vListInitialise( &xActiveTimerList1 );
 8009668:	4658      	mov	r0, fp
 800966a:	f7fe f86b 	bl	8007744 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800966e:	4650      	mov	r0, sl
 8009670:	f7fe f868 	bl	8007744 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009674:	4a0a      	ldr	r2, [pc, #40]	; (80096a0 <xTimerCreate+0xb0>)
			pxOverflowTimerList = &xActiveTimerList2;
 8009676:	490b      	ldr	r1, [pc, #44]	; (80096a4 <xTimerCreate+0xb4>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009678:	9b03      	ldr	r3, [sp, #12]
 800967a:	9300      	str	r3, [sp, #0]
 800967c:	200a      	movs	r0, #10
			pxCurrentTimerList = &xActiveTimerList1;
 800967e:	f8c2 b000 	str.w	fp, [r2]
			pxOverflowTimerList = &xActiveTimerList2;
 8009682:	f8c1 a000 	str.w	sl, [r1]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009686:	4b08      	ldr	r3, [pc, #32]	; (80096a8 <xTimerCreate+0xb8>)
 8009688:	4a08      	ldr	r2, [pc, #32]	; (80096ac <xTimerCreate+0xbc>)
 800968a:	2110      	movs	r1, #16
 800968c:	f7fe f8e4 	bl	8007858 <xQueueGenericCreateStatic>
 8009690:	f8c9 0000 	str.w	r0, [r9]
				if( xTimerQueue != NULL )
 8009694:	2800      	cmp	r0, #0
 8009696:	d0c4      	beq.n	8009622 <xTimerCreate+0x32>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009698:	4905      	ldr	r1, [pc, #20]	; (80096b0 <xTimerCreate+0xc0>)
 800969a:	f7fe fcc1 	bl	8008020 <vQueueAddToRegistry>
 800969e:	e7c0      	b.n	8009622 <xTimerCreate+0x32>
 80096a0:	20001748 	.word	0x20001748
 80096a4:	2000174c 	.word	0x2000174c
 80096a8:	2000181c 	.word	0x2000181c
 80096ac:	20001750 	.word	0x20001750
 80096b0:	0800b478 	.word	0x0800b478
 80096b4:	2000186c 	.word	0x2000186c
 80096b8:	200017f0 	.word	0x200017f0
 80096bc:	20001804 	.word	0x20001804

080096c0 <xTimerGenericCommand>:
	configASSERT( xTimer );
 80096c0:	b1b0      	cbz	r0, 80096f0 <xTimerGenericCommand+0x30>
{
 80096c2:	b570      	push	{r4, r5, r6, lr}
	if( xTimerQueue != NULL )
 80096c4:	4d16      	ldr	r5, [pc, #88]	; (8009720 <xTimerGenericCommand+0x60>)
 80096c6:	4604      	mov	r4, r0
 80096c8:	6828      	ldr	r0, [r5, #0]
{
 80096ca:	b084      	sub	sp, #16
	if( xTimerQueue != NULL )
 80096cc:	b170      	cbz	r0, 80096ec <xTimerGenericCommand+0x2c>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80096ce:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80096d0:	e9cd 1200 	strd	r1, r2, [sp]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80096d4:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80096d6:	dc14      	bgt.n	8009702 <xTimerGenericCommand+0x42>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80096d8:	f7ff fbd0 	bl	8008e7c <xTaskGetSchedulerState>
 80096dc:	2802      	cmp	r0, #2
 80096de:	d017      	beq.n	8009710 <xTimerGenericCommand+0x50>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80096e0:	2300      	movs	r3, #0
 80096e2:	6828      	ldr	r0, [r5, #0]
 80096e4:	461a      	mov	r2, r3
 80096e6:	4669      	mov	r1, sp
 80096e8:	f7fe f928 	bl	800793c <xQueueGenericSend>
}
 80096ec:	b004      	add	sp, #16
 80096ee:	bd70      	pop	{r4, r5, r6, pc}
 80096f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096f4:	f383 8811 	msr	BASEPRI, r3
 80096f8:	f3bf 8f6f 	isb	sy
 80096fc:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 8009700:	e7fe      	b.n	8009700 <xTimerGenericCommand+0x40>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009702:	461a      	mov	r2, r3
 8009704:	4669      	mov	r1, sp
 8009706:	2300      	movs	r3, #0
 8009708:	f7fe fa9e 	bl	8007c48 <xQueueGenericSendFromISR>
}
 800970c:	b004      	add	sp, #16
 800970e:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009710:	6828      	ldr	r0, [r5, #0]
 8009712:	9a08      	ldr	r2, [sp, #32]
 8009714:	2300      	movs	r3, #0
 8009716:	4669      	mov	r1, sp
 8009718:	f7fe f910 	bl	800793c <xQueueGenericSend>
 800971c:	e7e6      	b.n	80096ec <xTimerGenericCommand+0x2c>
 800971e:	bf00      	nop
 8009720:	2000186c 	.word	0x2000186c

08009724 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009724:	4808      	ldr	r0, [pc, #32]	; (8009748 <prvPortStartFirstTask+0x24>)
 8009726:	6800      	ldr	r0, [r0, #0]
 8009728:	6800      	ldr	r0, [r0, #0]
 800972a:	f380 8808 	msr	MSP, r0
 800972e:	f04f 0000 	mov.w	r0, #0
 8009732:	f380 8814 	msr	CONTROL, r0
 8009736:	b662      	cpsie	i
 8009738:	b661      	cpsie	f
 800973a:	f3bf 8f4f 	dsb	sy
 800973e:	f3bf 8f6f 	isb	sy
 8009742:	df00      	svc	0
 8009744:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009746:	0000      	.short	0x0000
 8009748:	e000ed08 	.word	0xe000ed08

0800974c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800974c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800975c <vPortEnableVFP+0x10>
 8009750:	6801      	ldr	r1, [r0, #0]
 8009752:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009756:	6001      	str	r1, [r0, #0]
 8009758:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800975a:	0000      	.short	0x0000
 800975c:	e000ed88 	.word	0xe000ed88

08009760 <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 8009760:	4b0e      	ldr	r3, [pc, #56]	; (800979c <prvTaskExitError+0x3c>)
 8009762:	681b      	ldr	r3, [r3, #0]
{
 8009764:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8009766:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 8009768:	3301      	adds	r3, #1
volatile uint32_t ulDummy = 0;
 800976a:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 800976c:	d008      	beq.n	8009780 <prvTaskExitError+0x20>
 800976e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009772:	f383 8811 	msr	BASEPRI, r3
 8009776:	f3bf 8f6f 	isb	sy
 800977a:	f3bf 8f4f 	dsb	sy
 800977e:	e7fe      	b.n	800977e <prvTaskExitError+0x1e>
 8009780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009784:	f383 8811 	msr	BASEPRI, r3
 8009788:	f3bf 8f6f 	isb	sy
 800978c:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8009790:	9b01      	ldr	r3, [sp, #4]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d0fc      	beq.n	8009790 <prvTaskExitError+0x30>
}
 8009796:	b002      	add	sp, #8
 8009798:	4770      	bx	lr
 800979a:	bf00      	nop
 800979c:	20000008 	.word	0x20000008

080097a0 <pxPortInitialiseStack>:
{
 80097a0:	b430      	push	{r4, r5}
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80097a2:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80097a6:	4c09      	ldr	r4, [pc, #36]	; (80097cc <pxPortInitialiseStack+0x2c>)
 80097a8:	f840 4c0c 	str.w	r4, [r0, #-12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80097ac:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80097b0:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80097b4:	f840 5c04 	str.w	r5, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80097b8:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80097bc:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80097c0:	f840 3c24 	str.w	r3, [r0, #-36]
}
 80097c4:	bc30      	pop	{r4, r5}
 80097c6:	3844      	subs	r0, #68	; 0x44
 80097c8:	4770      	bx	lr
 80097ca:	bf00      	nop
 80097cc:	08009761 	.word	0x08009761

080097d0 <SVC_Handler>:
	__asm volatile (
 80097d0:	4b07      	ldr	r3, [pc, #28]	; (80097f0 <pxCurrentTCBConst2>)
 80097d2:	6819      	ldr	r1, [r3, #0]
 80097d4:	6808      	ldr	r0, [r1, #0]
 80097d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097da:	f380 8809 	msr	PSP, r0
 80097de:	f3bf 8f6f 	isb	sy
 80097e2:	f04f 0000 	mov.w	r0, #0
 80097e6:	f380 8811 	msr	BASEPRI, r0
 80097ea:	4770      	bx	lr
 80097ec:	f3af 8000 	nop.w

080097f0 <pxCurrentTCBConst2>:
 80097f0:	20001248 	.word	0x20001248

080097f4 <vPortEnterCritical>:
 80097f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097f8:	f383 8811 	msr	BASEPRI, r3
 80097fc:	f3bf 8f6f 	isb	sy
 8009800:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8009804:	4a0a      	ldr	r2, [pc, #40]	; (8009830 <vPortEnterCritical+0x3c>)
 8009806:	6813      	ldr	r3, [r2, #0]
 8009808:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800980a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800980c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800980e:	d000      	beq.n	8009812 <vPortEnterCritical+0x1e>
}
 8009810:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009812:	4b08      	ldr	r3, [pc, #32]	; (8009834 <vPortEnterCritical+0x40>)
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f013 0fff 	tst.w	r3, #255	; 0xff
 800981a:	d0f9      	beq.n	8009810 <vPortEnterCritical+0x1c>
 800981c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009820:	f383 8811 	msr	BASEPRI, r3
 8009824:	f3bf 8f6f 	isb	sy
 8009828:	f3bf 8f4f 	dsb	sy
 800982c:	e7fe      	b.n	800982c <vPortEnterCritical+0x38>
 800982e:	bf00      	nop
 8009830:	20000008 	.word	0x20000008
 8009834:	e000ed04 	.word	0xe000ed04

08009838 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8009838:	4a08      	ldr	r2, [pc, #32]	; (800985c <vPortExitCritical+0x24>)
 800983a:	6813      	ldr	r3, [r2, #0]
 800983c:	b943      	cbnz	r3, 8009850 <vPortExitCritical+0x18>
 800983e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009842:	f383 8811 	msr	BASEPRI, r3
 8009846:	f3bf 8f6f 	isb	sy
 800984a:	f3bf 8f4f 	dsb	sy
 800984e:	e7fe      	b.n	800984e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8009850:	3b01      	subs	r3, #1
 8009852:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009854:	b90b      	cbnz	r3, 800985a <vPortExitCritical+0x22>
	__asm volatile
 8009856:	f383 8811 	msr	BASEPRI, r3
}
 800985a:	4770      	bx	lr
 800985c:	20000008 	.word	0x20000008

08009860 <PendSV_Handler>:
	__asm volatile
 8009860:	f3ef 8009 	mrs	r0, PSP
 8009864:	f3bf 8f6f 	isb	sy
 8009868:	4b15      	ldr	r3, [pc, #84]	; (80098c0 <pxCurrentTCBConst>)
 800986a:	681a      	ldr	r2, [r3, #0]
 800986c:	f01e 0f10 	tst.w	lr, #16
 8009870:	bf08      	it	eq
 8009872:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009876:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800987a:	6010      	str	r0, [r2, #0]
 800987c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009880:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009884:	f380 8811 	msr	BASEPRI, r0
 8009888:	f3bf 8f4f 	dsb	sy
 800988c:	f3bf 8f6f 	isb	sy
 8009890:	f7ff f8dc 	bl	8008a4c <vTaskSwitchContext>
 8009894:	f04f 0000 	mov.w	r0, #0
 8009898:	f380 8811 	msr	BASEPRI, r0
 800989c:	bc09      	pop	{r0, r3}
 800989e:	6819      	ldr	r1, [r3, #0]
 80098a0:	6808      	ldr	r0, [r1, #0]
 80098a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098a6:	f01e 0f10 	tst.w	lr, #16
 80098aa:	bf08      	it	eq
 80098ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80098b0:	f380 8809 	msr	PSP, r0
 80098b4:	f3bf 8f6f 	isb	sy
 80098b8:	4770      	bx	lr
 80098ba:	bf00      	nop
 80098bc:	f3af 8000 	nop.w

080098c0 <pxCurrentTCBConst>:
 80098c0:	20001248 	.word	0x20001248

080098c4 <xPortSysTickHandler>:
{
 80098c4:	b508      	push	{r3, lr}
	__asm volatile
 80098c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ca:	f383 8811 	msr	BASEPRI, r3
 80098ce:	f3bf 8f6f 	isb	sy
 80098d2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 80098d6:	f7ff f8a9 	bl	8008a2c <xTaskIncrementTick>
 80098da:	b118      	cbz	r0, 80098e4 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80098dc:	4b03      	ldr	r3, [pc, #12]	; (80098ec <xPortSysTickHandler+0x28>)
 80098de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098e2:	601a      	str	r2, [r3, #0]
	__asm volatile
 80098e4:	2300      	movs	r3, #0
 80098e6:	f383 8811 	msr	BASEPRI, r3
}
 80098ea:	bd08      	pop	{r3, pc}
 80098ec:	e000ed04 	.word	0xe000ed04

080098f0 <vPortSetupTimerInterrupt>:
{
 80098f0:	b430      	push	{r4, r5}
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80098f2:	4a09      	ldr	r2, [pc, #36]	; (8009918 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80098f4:	4d09      	ldr	r5, [pc, #36]	; (800991c <vPortSetupTimerInterrupt+0x2c>)
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80098f6:	4b0a      	ldr	r3, [pc, #40]	; (8009920 <vPortSetupTimerInterrupt+0x30>)
 80098f8:	4c0a      	ldr	r4, [pc, #40]	; (8009924 <vPortSetupTimerInterrupt+0x34>)
 80098fa:	480b      	ldr	r0, [pc, #44]	; (8009928 <vPortSetupTimerInterrupt+0x38>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80098fc:	2100      	movs	r1, #0
 80098fe:	6011      	str	r1, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009900:	6029      	str	r1, [r5, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	fba4 1303 	umull	r1, r3, r4, r3
 8009908:	099b      	lsrs	r3, r3, #6
 800990a:	3b01      	subs	r3, #1
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800990c:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800990e:	6003      	str	r3, [r0, #0]
}
 8009910:	bc30      	pop	{r4, r5}
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009912:	6011      	str	r1, [r2, #0]
}
 8009914:	4770      	bx	lr
 8009916:	bf00      	nop
 8009918:	e000e010 	.word	0xe000e010
 800991c:	e000e018 	.word	0xe000e018
 8009920:	20000000 	.word	0x20000000
 8009924:	10624dd3 	.word	0x10624dd3
 8009928:	e000e014 	.word	0xe000e014

0800992c <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800992c:	4b44      	ldr	r3, [pc, #272]	; (8009a40 <xPortStartScheduler+0x114>)
 800992e:	4a45      	ldr	r2, [pc, #276]	; (8009a44 <xPortStartScheduler+0x118>)
 8009930:	6819      	ldr	r1, [r3, #0]
 8009932:	4291      	cmp	r1, r2
 8009934:	d040      	beq.n	80099b8 <xPortStartScheduler+0x8c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009936:	681a      	ldr	r2, [r3, #0]
 8009938:	4b43      	ldr	r3, [pc, #268]	; (8009a48 <xPortStartScheduler+0x11c>)
 800993a:	429a      	cmp	r2, r3
 800993c:	d033      	beq.n	80099a6 <xPortStartScheduler+0x7a>
{
 800993e:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009940:	4b42      	ldr	r3, [pc, #264]	; (8009a4c <xPortStartScheduler+0x120>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009942:	4c43      	ldr	r4, [pc, #268]	; (8009a50 <xPortStartScheduler+0x124>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009944:	781a      	ldrb	r2, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009946:	4943      	ldr	r1, [pc, #268]	; (8009a54 <xPortStartScheduler+0x128>)
{
 8009948:	b085      	sub	sp, #20
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800994a:	b2d2      	uxtb	r2, r2
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800994c:	20ff      	movs	r0, #255	; 0xff
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800994e:	9202      	str	r2, [sp, #8]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009950:	7018      	strb	r0, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009952:	781b      	ldrb	r3, [r3, #0]
 8009954:	b2db      	uxtb	r3, r3
 8009956:	f88d 3007 	strb.w	r3, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800995a:	f89d 3007 	ldrb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800995e:	f89d 2007 	ldrb.w	r2, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009962:	f003 0350 	and.w	r3, r3, #80	; 0x50
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009966:	2007      	movs	r0, #7
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009968:	7023      	strb	r3, [r4, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800996a:	0614      	lsls	r4, r2, #24
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800996c:	6008      	str	r0, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800996e:	bf48      	it	mi
 8009970:	2206      	movmi	r2, #6
 8009972:	d50f      	bpl.n	8009994 <xPortStartScheduler+0x68>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009974:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009978:	005b      	lsls	r3, r3, #1
 800997a:	b2db      	uxtb	r3, r3
 800997c:	f88d 3007 	strb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009980:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8009984:	0600      	lsls	r0, r0, #24
 8009986:	4613      	mov	r3, r2
 8009988:	f102 32ff 	add.w	r2, r2, #4294967295
 800998c:	d4f2      	bmi.n	8009974 <xPortStartScheduler+0x48>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800998e:	2b03      	cmp	r3, #3
 8009990:	d01b      	beq.n	80099ca <xPortStartScheduler+0x9e>
 8009992:	600b      	str	r3, [r1, #0]
	__asm volatile
 8009994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009998:	f383 8811 	msr	BASEPRI, r3
 800999c:	f3bf 8f6f 	isb	sy
 80099a0:	f3bf 8f4f 	dsb	sy
 80099a4:	e7fe      	b.n	80099a4 <xPortStartScheduler+0x78>
 80099a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099aa:	f383 8811 	msr	BASEPRI, r3
 80099ae:	f3bf 8f6f 	isb	sy
 80099b2:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80099b6:	e7fe      	b.n	80099b6 <xPortStartScheduler+0x8a>
 80099b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099bc:	f383 8811 	msr	BASEPRI, r3
 80099c0:	f3bf 8f6f 	isb	sy
 80099c4:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80099c8:	e7fe      	b.n	80099c8 <xPortStartScheduler+0x9c>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80099ca:	9a02      	ldr	r2, [sp, #8]
 80099cc:	481f      	ldr	r0, [pc, #124]	; (8009a4c <xPortStartScheduler+0x120>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80099ce:	4b22      	ldr	r3, [pc, #136]	; (8009a58 <xPortStartScheduler+0x12c>)
	uxCriticalNesting = 0;
 80099d0:	4c22      	ldr	r4, [pc, #136]	; (8009a5c <xPortStartScheduler+0x130>)
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80099d2:	b2d2      	uxtb	r2, r2
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80099d4:	f44f 7540 	mov.w	r5, #768	; 0x300
 80099d8:	600d      	str	r5, [r1, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80099da:	7002      	strb	r2, [r0, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80099dc:	681a      	ldr	r2, [r3, #0]
 80099de:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80099e2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80099e4:	681a      	ldr	r2, [r3, #0]
 80099e6:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 80099ea:	601a      	str	r2, [r3, #0]
	uxCriticalNesting = 0;
 80099ec:	2500      	movs	r5, #0
	vPortSetupTimerInterrupt();
 80099ee:	f7ff ff7f 	bl	80098f0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80099f2:	6025      	str	r5, [r4, #0]
	vPortEnableVFP();
 80099f4:	f7ff feaa 	bl	800974c <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80099f8:	4a19      	ldr	r2, [pc, #100]	; (8009a60 <xPortStartScheduler+0x134>)
 80099fa:	6813      	ldr	r3, [r2, #0]
 80099fc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009a00:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8009a02:	f7ff fe8f 	bl	8009724 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8009a06:	f7ff f821 	bl	8008a4c <vTaskSwitchContext>
	configASSERT( uxCriticalNesting == ~0UL );
 8009a0a:	6823      	ldr	r3, [r4, #0]
volatile uint32_t ulDummy = 0;
 8009a0c:	9503      	str	r5, [sp, #12]
	configASSERT( uxCriticalNesting == ~0UL );
 8009a0e:	3301      	adds	r3, #1
 8009a10:	d008      	beq.n	8009a24 <xPortStartScheduler+0xf8>
 8009a12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a16:	f383 8811 	msr	BASEPRI, r3
 8009a1a:	f3bf 8f6f 	isb	sy
 8009a1e:	f3bf 8f4f 	dsb	sy
 8009a22:	e7fe      	b.n	8009a22 <xPortStartScheduler+0xf6>
 8009a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a28:	f383 8811 	msr	BASEPRI, r3
 8009a2c:	f3bf 8f6f 	isb	sy
 8009a30:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8009a34:	9b03      	ldr	r3, [sp, #12]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d0fc      	beq.n	8009a34 <xPortStartScheduler+0x108>
}
 8009a3a:	2000      	movs	r0, #0
 8009a3c:	b005      	add	sp, #20
 8009a3e:	bd30      	pop	{r4, r5, pc}
 8009a40:	e000ed00 	.word	0xe000ed00
 8009a44:	410fc271 	.word	0x410fc271
 8009a48:	410fc270 	.word	0x410fc270
 8009a4c:	e000e400 	.word	0xe000e400
 8009a50:	20001874 	.word	0x20001874
 8009a54:	20001878 	.word	0x20001878
 8009a58:	e000ed20 	.word	0xe000ed20
 8009a5c:	20000008 	.word	0x20000008
 8009a60:	e000ef34 	.word	0xe000ef34

08009a64 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009a64:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009a68:	2b0f      	cmp	r3, #15
 8009a6a:	d90e      	bls.n	8009a8a <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009a6c:	4910      	ldr	r1, [pc, #64]	; (8009ab0 <vPortValidateInterruptPriority+0x4c>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009a6e:	4a11      	ldr	r2, [pc, #68]	; (8009ab4 <vPortValidateInterruptPriority+0x50>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009a70:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009a72:	7812      	ldrb	r2, [r2, #0]
 8009a74:	429a      	cmp	r2, r3
 8009a76:	d908      	bls.n	8009a8a <vPortValidateInterruptPriority+0x26>
 8009a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a7c:	f383 8811 	msr	BASEPRI, r3
 8009a80:	f3bf 8f6f 	isb	sy
 8009a84:	f3bf 8f4f 	dsb	sy
 8009a88:	e7fe      	b.n	8009a88 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009a8a:	4b0b      	ldr	r3, [pc, #44]	; (8009ab8 <vPortValidateInterruptPriority+0x54>)
 8009a8c:	4a0b      	ldr	r2, [pc, #44]	; (8009abc <vPortValidateInterruptPriority+0x58>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	6812      	ldr	r2, [r2, #0]
 8009a92:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009a96:	4293      	cmp	r3, r2
 8009a98:	d908      	bls.n	8009aac <vPortValidateInterruptPriority+0x48>
 8009a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a9e:	f383 8811 	msr	BASEPRI, r3
 8009aa2:	f3bf 8f6f 	isb	sy
 8009aa6:	f3bf 8f4f 	dsb	sy
 8009aaa:	e7fe      	b.n	8009aaa <vPortValidateInterruptPriority+0x46>
	}
 8009aac:	4770      	bx	lr
 8009aae:	bf00      	nop
 8009ab0:	e000e3f0 	.word	0xe000e3f0
 8009ab4:	20001874 	.word	0x20001874
 8009ab8:	e000ed0c 	.word	0xe000ed0c
 8009abc:	20001878 	.word	0x20001878

08009ac0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ac4:	4606      	mov	r6, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 8009ac6:	f7fe ff93 	bl	80089f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009aca:	4854      	ldr	r0, [pc, #336]	; (8009c1c <pvPortMalloc+0x15c>)
 8009acc:	6803      	ldr	r3, [r0, #0]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d03c      	beq.n	8009b4c <pvPortMalloc+0x8c>
 8009ad2:	4a53      	ldr	r2, [pc, #332]	; (8009c20 <pvPortMalloc+0x160>)
 8009ad4:	6815      	ldr	r5, [r2, #0]

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009ad6:	422e      	tst	r6, r5
 8009ad8:	d130      	bne.n	8009b3c <pvPortMalloc+0x7c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009ada:	b37e      	cbz	r6, 8009b3c <pvPortMalloc+0x7c>
			{
				xWantedSize += xHeapStructSize;
 8009adc:	f106 0408 	add.w	r4, r6, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009ae0:	0776      	lsls	r6, r6, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009ae2:	bf1c      	itt	ne
 8009ae4:	f024 0407 	bicne.w	r4, r4, #7
 8009ae8:	3408      	addne	r4, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009aea:	b33c      	cbz	r4, 8009b3c <pvPortMalloc+0x7c>
 8009aec:	f8df c13c 	ldr.w	ip, [pc, #316]	; 8009c2c <pvPortMalloc+0x16c>
 8009af0:	f8dc 7000 	ldr.w	r7, [ip]
 8009af4:	42a7      	cmp	r7, r4
 8009af6:	d321      	bcc.n	8009b3c <pvPortMalloc+0x7c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 8009af8:	4a4a      	ldr	r2, [pc, #296]	; (8009c24 <pvPortMalloc+0x164>)
 8009afa:	6811      	ldr	r1, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009afc:	e003      	b.n	8009b06 <pvPortMalloc+0x46>
 8009afe:	680e      	ldr	r6, [r1, #0]
 8009b00:	b126      	cbz	r6, 8009b0c <pvPortMalloc+0x4c>
 8009b02:	460a      	mov	r2, r1
 8009b04:	4631      	mov	r1, r6
 8009b06:	6848      	ldr	r0, [r1, #4]
 8009b08:	42a0      	cmp	r0, r4
 8009b0a:	d3f8      	bcc.n	8009afe <pvPortMalloc+0x3e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009b0c:	4299      	cmp	r1, r3
 8009b0e:	d015      	beq.n	8009b3c <pvPortMalloc+0x7c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009b10:	460e      	mov	r6, r1
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009b12:	eba0 0e04 	sub.w	lr, r0, r4
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009b16:	f856 8b08 	ldr.w	r8, [r6], #8
 8009b1a:	f8c2 8000 	str.w	r8, [r2]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009b1e:	f1be 0f10 	cmp.w	lr, #16
 8009b22:	d950      	bls.n	8009bc6 <pvPortMalloc+0x106>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009b24:	190a      	adds	r2, r1, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009b26:	0750      	lsls	r0, r2, #29
 8009b28:	d034      	beq.n	8009b94 <pvPortMalloc+0xd4>
 8009b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b2e:	f383 8811 	msr	BASEPRI, r3
 8009b32:	f3bf 8f6f 	isb	sy
 8009b36:	f3bf 8f4f 	dsb	sy
 8009b3a:	e7fe      	b.n	8009b3a <pvPortMalloc+0x7a>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009b3c:	f7fe ff60 	bl	8008a00 <xTaskResumeAll>
	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8009b40:	2600      	movs	r6, #0
 8009b42:	f7f7 ffeb 	bl	8001b1c <vApplicationMallocFailedHook>
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
}
 8009b46:	4630      	mov	r0, r6
 8009b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009b4c:	4b36      	ldr	r3, [pc, #216]	; (8009c28 <pvPortMalloc+0x168>)

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009b4e:	4c35      	ldr	r4, [pc, #212]	; (8009c24 <pvPortMalloc+0x164>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009b50:	4d36      	ldr	r5, [pc, #216]	; (8009c2c <pvPortMalloc+0x16c>)
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009b52:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8009c30 <pvPortMalloc+0x170>
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009b56:	075f      	lsls	r7, r3, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009b58:	bf14      	ite	ne
 8009b5a:	1dda      	addne	r2, r3, #7
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009b5c:	461a      	moveq	r2, r3
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009b5e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
	uxAddress -= xHeapStructSize;
 8009b62:	f1a3 0308 	sub.w	r3, r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009b66:	f023 0307 	bic.w	r3, r3, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009b6a:	bf18      	it	ne
 8009b6c:	f022 0207 	bicne.w	r2, r2, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009b70:	6022      	str	r2, [r4, #0]
 8009b72:	4611      	mov	r1, r2

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009b74:	4f2a      	ldr	r7, [pc, #168]	; (8009c20 <pvPortMalloc+0x160>)
	pxEnd = ( void * ) uxAddress;
 8009b76:	6003      	str	r3, [r0, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009b78:	1a9a      	subs	r2, r3, r2
	xStart.xBlockSize = ( size_t ) 0;
 8009b7a:	2000      	movs	r0, #0
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009b7c:	602a      	str	r2, [r5, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009b7e:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
	xStart.xBlockSize = ( size_t ) 0;
 8009b82:	6060      	str	r0, [r4, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009b84:	f8cc 2000 	str.w	r2, [ip]
	pxEnd->pxNextFreeBlock = NULL;
 8009b88:	e9c3 0000 	strd	r0, r0, [r3]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009b8c:	603d      	str	r5, [r7, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009b8e:	e9c1 3200 	strd	r3, r2, [r1]
}
 8009b92:	e7a0      	b.n	8009ad6 <pvPortMalloc+0x16>
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009b94:	4823      	ldr	r0, [pc, #140]	; (8009c24 <pvPortMalloc+0x164>)
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009b96:	f8c2 e004 	str.w	lr, [r2, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009b9a:	604c      	str	r4, [r1, #4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009b9c:	4686      	mov	lr, r0
 8009b9e:	6800      	ldr	r0, [r0, #0]
 8009ba0:	4282      	cmp	r2, r0
 8009ba2:	d8fb      	bhi.n	8009b9c <pvPortMalloc+0xdc>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009ba4:	f8de 4004 	ldr.w	r4, [lr, #4]
 8009ba8:	eb0e 0804 	add.w	r8, lr, r4
 8009bac:	4542      	cmp	r2, r8
 8009bae:	d027      	beq.n	8009c00 <pvPortMalloc+0x140>
 8009bb0:	6854      	ldr	r4, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009bb2:	eb02 0804 	add.w	r8, r2, r4
 8009bb6:	4540      	cmp	r0, r8
 8009bb8:	d028      	beq.n	8009c0c <pvPortMalloc+0x14c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009bba:	6010      	str	r0, [r2, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009bbc:	4596      	cmp	lr, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009bbe:	6848      	ldr	r0, [r1, #4]
 8009bc0:	bf18      	it	ne
 8009bc2:	f8ce 2000 	strne.w	r2, [lr]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009bc6:	4c1a      	ldr	r4, [pc, #104]	; (8009c30 <pvPortMalloc+0x170>)
 8009bc8:	6822      	ldr	r2, [r4, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009bca:	1a3f      	subs	r7, r7, r0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009bcc:	4297      	cmp	r7, r2
					xNumberOfSuccessfulAllocations++;
 8009bce:	4a19      	ldr	r2, [pc, #100]	; (8009c34 <pvPortMalloc+0x174>)
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009bd0:	bf38      	it	cc
 8009bd2:	6027      	strcc	r7, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 8009bd4:	6813      	ldr	r3, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009bd6:	f8cc 7000 	str.w	r7, [ip]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009bda:	4328      	orrs	r0, r5
					pxBlock->pxNextFreeBlock = NULL;
 8009bdc:	2400      	movs	r4, #0
					xNumberOfSuccessfulAllocations++;
 8009bde:	3301      	adds	r3, #1
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009be0:	6048      	str	r0, [r1, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009be2:	600c      	str	r4, [r1, #0]
					xNumberOfSuccessfulAllocations++;
 8009be4:	6013      	str	r3, [r2, #0]
	( void ) xTaskResumeAll();
 8009be6:	f7fe ff0b 	bl	8008a00 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009bea:	0773      	lsls	r3, r6, #29
 8009bec:	d0ab      	beq.n	8009b46 <pvPortMalloc+0x86>
 8009bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bf2:	f383 8811 	msr	BASEPRI, r3
 8009bf6:	f3bf 8f6f 	isb	sy
 8009bfa:	f3bf 8f4f 	dsb	sy
 8009bfe:	e7fe      	b.n	8009bfe <pvPortMalloc+0x13e>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009c00:	6852      	ldr	r2, [r2, #4]
 8009c02:	4414      	add	r4, r2
 8009c04:	f8ce 4004 	str.w	r4, [lr, #4]
		pxBlockToInsert = pxIterator;
 8009c08:	4672      	mov	r2, lr
 8009c0a:	e7d2      	b.n	8009bb2 <pvPortMalloc+0xf2>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009c0c:	4298      	cmp	r0, r3
 8009c0e:	d0d4      	beq.n	8009bba <pvPortMalloc+0xfa>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009c10:	e9d0 0300 	ldrd	r0, r3, [r0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009c14:	441c      	add	r4, r3
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009c16:	6010      	str	r0, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009c18:	6054      	str	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009c1a:	e7cf      	b.n	8009bbc <pvPortMalloc+0xfc>
 8009c1c:	2000187c 	.word	0x2000187c
 8009c20:	20009880 	.word	0x20009880
 8009c24:	20009894 	.word	0x20009894
 8009c28:	20001880 	.word	0x20001880
 8009c2c:	20009884 	.word	0x20009884
 8009c30:	20009888 	.word	0x20009888
 8009c34:	2000988c 	.word	0x2000988c

08009c38 <vPortFree>:
	if( pv != NULL )
 8009c38:	b1e0      	cbz	r0, 8009c74 <vPortFree+0x3c>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009c3a:	4a29      	ldr	r2, [pc, #164]	; (8009ce0 <vPortFree+0xa8>)
{
 8009c3c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009c3e:	6812      	ldr	r2, [r2, #0]
 8009c40:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8009c44:	4213      	tst	r3, r2
 8009c46:	4604      	mov	r4, r0
 8009c48:	d00b      	beq.n	8009c62 <vPortFree+0x2a>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009c4a:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8009c4e:	b191      	cbz	r1, 8009c76 <vPortFree+0x3e>
 8009c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c54:	f383 8811 	msr	BASEPRI, r3
 8009c58:	f3bf 8f6f 	isb	sy
 8009c5c:	f3bf 8f4f 	dsb	sy
 8009c60:	e7fe      	b.n	8009c60 <vPortFree+0x28>
 8009c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c66:	f383 8811 	msr	BASEPRI, r3
 8009c6a:	f3bf 8f6f 	isb	sy
 8009c6e:	f3bf 8f4f 	dsb	sy
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009c72:	e7fe      	b.n	8009c72 <vPortFree+0x3a>
 8009c74:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009c76:	ea23 0302 	bic.w	r3, r3, r2
 8009c7a:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8009c7e:	f7fe feb7 	bl	80089f0 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009c82:	4918      	ldr	r1, [pc, #96]	; (8009ce4 <vPortFree+0xac>)
 8009c84:	f854 0c04 	ldr.w	r0, [r4, #-4]
 8009c88:	680b      	ldr	r3, [r1, #0]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009c8a:	4a17      	ldr	r2, [pc, #92]	; (8009ce8 <vPortFree+0xb0>)
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009c8c:	4403      	add	r3, r0
 8009c8e:	600b      	str	r3, [r1, #0]
		puc -= xHeapStructSize;
 8009c90:	f1a4 0308 	sub.w	r3, r4, #8
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009c94:	4611      	mov	r1, r2
 8009c96:	6812      	ldr	r2, [r2, #0]
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d8fb      	bhi.n	8009c94 <vPortFree+0x5c>
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009c9c:	684c      	ldr	r4, [r1, #4]
 8009c9e:	190d      	adds	r5, r1, r4
 8009ca0:	42ab      	cmp	r3, r5
 8009ca2:	d00e      	beq.n	8009cc2 <vPortFree+0x8a>
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009ca4:	181c      	adds	r4, r3, r0
 8009ca6:	42a2      	cmp	r2, r4
 8009ca8:	d00f      	beq.n	8009cca <vPortFree+0x92>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009caa:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulFrees++;
 8009cac:	4a0f      	ldr	r2, [pc, #60]	; (8009cec <vPortFree+0xb4>)
	if( pxIterator != pxBlockToInsert )
 8009cae:	4299      	cmp	r1, r3
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009cb0:	bf18      	it	ne
 8009cb2:	600b      	strne	r3, [r1, #0]
					xNumberOfSuccessfulFrees++;
 8009cb4:	6813      	ldr	r3, [r2, #0]
 8009cb6:	3301      	adds	r3, #1
 8009cb8:	6013      	str	r3, [r2, #0]
}
 8009cba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				( void ) xTaskResumeAll();
 8009cbe:	f7fe be9f 	b.w	8008a00 <xTaskResumeAll>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009cc2:	4420      	add	r0, r4
 8009cc4:	6048      	str	r0, [r1, #4]
		pxBlockToInsert = pxIterator;
 8009cc6:	460b      	mov	r3, r1
 8009cc8:	e7ec      	b.n	8009ca4 <vPortFree+0x6c>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009cca:	4c09      	ldr	r4, [pc, #36]	; (8009cf0 <vPortFree+0xb8>)
 8009ccc:	6824      	ldr	r4, [r4, #0]
 8009cce:	42a2      	cmp	r2, r4
 8009cd0:	d0eb      	beq.n	8009caa <vPortFree+0x72>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009cd2:	e9d2 2400 	ldrd	r2, r4, [r2]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009cd6:	4420      	add	r0, r4
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009cd8:	601a      	str	r2, [r3, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009cda:	6058      	str	r0, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009cdc:	e7e6      	b.n	8009cac <vPortFree+0x74>
 8009cde:	bf00      	nop
 8009ce0:	20009880 	.word	0x20009880
 8009ce4:	20009884 	.word	0x20009884
 8009ce8:	20009894 	.word	0x20009894
 8009cec:	20009890 	.word	0x20009890
 8009cf0:	2000187c 	.word	0x2000187c

08009cf4 <__errno>:
 8009cf4:	4b01      	ldr	r3, [pc, #4]	; (8009cfc <__errno+0x8>)
 8009cf6:	6818      	ldr	r0, [r3, #0]
 8009cf8:	4770      	bx	lr
 8009cfa:	bf00      	nop
 8009cfc:	2000000c 	.word	0x2000000c

08009d00 <__libc_init_array>:
 8009d00:	b570      	push	{r4, r5, r6, lr}
 8009d02:	4d0d      	ldr	r5, [pc, #52]	; (8009d38 <__libc_init_array+0x38>)
 8009d04:	4c0d      	ldr	r4, [pc, #52]	; (8009d3c <__libc_init_array+0x3c>)
 8009d06:	1b64      	subs	r4, r4, r5
 8009d08:	10a4      	asrs	r4, r4, #2
 8009d0a:	2600      	movs	r6, #0
 8009d0c:	42a6      	cmp	r6, r4
 8009d0e:	d109      	bne.n	8009d24 <__libc_init_array+0x24>
 8009d10:	4d0b      	ldr	r5, [pc, #44]	; (8009d40 <__libc_init_array+0x40>)
 8009d12:	4c0c      	ldr	r4, [pc, #48]	; (8009d44 <__libc_init_array+0x44>)
 8009d14:	f000 fffa 	bl	800ad0c <_init>
 8009d18:	1b64      	subs	r4, r4, r5
 8009d1a:	10a4      	asrs	r4, r4, #2
 8009d1c:	2600      	movs	r6, #0
 8009d1e:	42a6      	cmp	r6, r4
 8009d20:	d105      	bne.n	8009d2e <__libc_init_array+0x2e>
 8009d22:	bd70      	pop	{r4, r5, r6, pc}
 8009d24:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d28:	4798      	blx	r3
 8009d2a:	3601      	adds	r6, #1
 8009d2c:	e7ee      	b.n	8009d0c <__libc_init_array+0xc>
 8009d2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d32:	4798      	blx	r3
 8009d34:	3601      	adds	r6, #1
 8009d36:	e7f2      	b.n	8009d1e <__libc_init_array+0x1e>
 8009d38:	0800b528 	.word	0x0800b528
 8009d3c:	0800b528 	.word	0x0800b528
 8009d40:	0800b528 	.word	0x0800b528
 8009d44:	0800b52c 	.word	0x0800b52c

08009d48 <memcpy>:
 8009d48:	440a      	add	r2, r1
 8009d4a:	4291      	cmp	r1, r2
 8009d4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009d50:	d100      	bne.n	8009d54 <memcpy+0xc>
 8009d52:	4770      	bx	lr
 8009d54:	b510      	push	{r4, lr}
 8009d56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d5e:	4291      	cmp	r1, r2
 8009d60:	d1f9      	bne.n	8009d56 <memcpy+0xe>
 8009d62:	bd10      	pop	{r4, pc}

08009d64 <memset>:
 8009d64:	4402      	add	r2, r0
 8009d66:	4603      	mov	r3, r0
 8009d68:	4293      	cmp	r3, r2
 8009d6a:	d100      	bne.n	8009d6e <memset+0xa>
 8009d6c:	4770      	bx	lr
 8009d6e:	f803 1b01 	strb.w	r1, [r3], #1
 8009d72:	e7f9      	b.n	8009d68 <memset+0x4>

08009d74 <iprintf>:
 8009d74:	b40f      	push	{r0, r1, r2, r3}
 8009d76:	4b0a      	ldr	r3, [pc, #40]	; (8009da0 <iprintf+0x2c>)
 8009d78:	b513      	push	{r0, r1, r4, lr}
 8009d7a:	681c      	ldr	r4, [r3, #0]
 8009d7c:	b124      	cbz	r4, 8009d88 <iprintf+0x14>
 8009d7e:	69a3      	ldr	r3, [r4, #24]
 8009d80:	b913      	cbnz	r3, 8009d88 <iprintf+0x14>
 8009d82:	4620      	mov	r0, r4
 8009d84:	f000 fa5e 	bl	800a244 <__sinit>
 8009d88:	ab05      	add	r3, sp, #20
 8009d8a:	9a04      	ldr	r2, [sp, #16]
 8009d8c:	68a1      	ldr	r1, [r4, #8]
 8009d8e:	9301      	str	r3, [sp, #4]
 8009d90:	4620      	mov	r0, r4
 8009d92:	f000 fc2f 	bl	800a5f4 <_vfiprintf_r>
 8009d96:	b002      	add	sp, #8
 8009d98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d9c:	b004      	add	sp, #16
 8009d9e:	4770      	bx	lr
 8009da0:	2000000c 	.word	0x2000000c

08009da4 <_puts_r>:
 8009da4:	b570      	push	{r4, r5, r6, lr}
 8009da6:	460e      	mov	r6, r1
 8009da8:	4605      	mov	r5, r0
 8009daa:	b118      	cbz	r0, 8009db4 <_puts_r+0x10>
 8009dac:	6983      	ldr	r3, [r0, #24]
 8009dae:	b90b      	cbnz	r3, 8009db4 <_puts_r+0x10>
 8009db0:	f000 fa48 	bl	800a244 <__sinit>
 8009db4:	69ab      	ldr	r3, [r5, #24]
 8009db6:	68ac      	ldr	r4, [r5, #8]
 8009db8:	b913      	cbnz	r3, 8009dc0 <_puts_r+0x1c>
 8009dba:	4628      	mov	r0, r5
 8009dbc:	f000 fa42 	bl	800a244 <__sinit>
 8009dc0:	4b2c      	ldr	r3, [pc, #176]	; (8009e74 <_puts_r+0xd0>)
 8009dc2:	429c      	cmp	r4, r3
 8009dc4:	d120      	bne.n	8009e08 <_puts_r+0x64>
 8009dc6:	686c      	ldr	r4, [r5, #4]
 8009dc8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009dca:	07db      	lsls	r3, r3, #31
 8009dcc:	d405      	bmi.n	8009dda <_puts_r+0x36>
 8009dce:	89a3      	ldrh	r3, [r4, #12]
 8009dd0:	0598      	lsls	r0, r3, #22
 8009dd2:	d402      	bmi.n	8009dda <_puts_r+0x36>
 8009dd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009dd6:	f000 fad3 	bl	800a380 <__retarget_lock_acquire_recursive>
 8009dda:	89a3      	ldrh	r3, [r4, #12]
 8009ddc:	0719      	lsls	r1, r3, #28
 8009dde:	d51d      	bpl.n	8009e1c <_puts_r+0x78>
 8009de0:	6923      	ldr	r3, [r4, #16]
 8009de2:	b1db      	cbz	r3, 8009e1c <_puts_r+0x78>
 8009de4:	3e01      	subs	r6, #1
 8009de6:	68a3      	ldr	r3, [r4, #8]
 8009de8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009dec:	3b01      	subs	r3, #1
 8009dee:	60a3      	str	r3, [r4, #8]
 8009df0:	bb39      	cbnz	r1, 8009e42 <_puts_r+0x9e>
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	da38      	bge.n	8009e68 <_puts_r+0xc4>
 8009df6:	4622      	mov	r2, r4
 8009df8:	210a      	movs	r1, #10
 8009dfa:	4628      	mov	r0, r5
 8009dfc:	f000 f848 	bl	8009e90 <__swbuf_r>
 8009e00:	3001      	adds	r0, #1
 8009e02:	d011      	beq.n	8009e28 <_puts_r+0x84>
 8009e04:	250a      	movs	r5, #10
 8009e06:	e011      	b.n	8009e2c <_puts_r+0x88>
 8009e08:	4b1b      	ldr	r3, [pc, #108]	; (8009e78 <_puts_r+0xd4>)
 8009e0a:	429c      	cmp	r4, r3
 8009e0c:	d101      	bne.n	8009e12 <_puts_r+0x6e>
 8009e0e:	68ac      	ldr	r4, [r5, #8]
 8009e10:	e7da      	b.n	8009dc8 <_puts_r+0x24>
 8009e12:	4b1a      	ldr	r3, [pc, #104]	; (8009e7c <_puts_r+0xd8>)
 8009e14:	429c      	cmp	r4, r3
 8009e16:	bf08      	it	eq
 8009e18:	68ec      	ldreq	r4, [r5, #12]
 8009e1a:	e7d5      	b.n	8009dc8 <_puts_r+0x24>
 8009e1c:	4621      	mov	r1, r4
 8009e1e:	4628      	mov	r0, r5
 8009e20:	f000 f888 	bl	8009f34 <__swsetup_r>
 8009e24:	2800      	cmp	r0, #0
 8009e26:	d0dd      	beq.n	8009de4 <_puts_r+0x40>
 8009e28:	f04f 35ff 	mov.w	r5, #4294967295
 8009e2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e2e:	07da      	lsls	r2, r3, #31
 8009e30:	d405      	bmi.n	8009e3e <_puts_r+0x9a>
 8009e32:	89a3      	ldrh	r3, [r4, #12]
 8009e34:	059b      	lsls	r3, r3, #22
 8009e36:	d402      	bmi.n	8009e3e <_puts_r+0x9a>
 8009e38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e3a:	f000 faa2 	bl	800a382 <__retarget_lock_release_recursive>
 8009e3e:	4628      	mov	r0, r5
 8009e40:	bd70      	pop	{r4, r5, r6, pc}
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	da04      	bge.n	8009e50 <_puts_r+0xac>
 8009e46:	69a2      	ldr	r2, [r4, #24]
 8009e48:	429a      	cmp	r2, r3
 8009e4a:	dc06      	bgt.n	8009e5a <_puts_r+0xb6>
 8009e4c:	290a      	cmp	r1, #10
 8009e4e:	d004      	beq.n	8009e5a <_puts_r+0xb6>
 8009e50:	6823      	ldr	r3, [r4, #0]
 8009e52:	1c5a      	adds	r2, r3, #1
 8009e54:	6022      	str	r2, [r4, #0]
 8009e56:	7019      	strb	r1, [r3, #0]
 8009e58:	e7c5      	b.n	8009de6 <_puts_r+0x42>
 8009e5a:	4622      	mov	r2, r4
 8009e5c:	4628      	mov	r0, r5
 8009e5e:	f000 f817 	bl	8009e90 <__swbuf_r>
 8009e62:	3001      	adds	r0, #1
 8009e64:	d1bf      	bne.n	8009de6 <_puts_r+0x42>
 8009e66:	e7df      	b.n	8009e28 <_puts_r+0x84>
 8009e68:	6823      	ldr	r3, [r4, #0]
 8009e6a:	250a      	movs	r5, #10
 8009e6c:	1c5a      	adds	r2, r3, #1
 8009e6e:	6022      	str	r2, [r4, #0]
 8009e70:	701d      	strb	r5, [r3, #0]
 8009e72:	e7db      	b.n	8009e2c <_puts_r+0x88>
 8009e74:	0800b4ac 	.word	0x0800b4ac
 8009e78:	0800b4cc 	.word	0x0800b4cc
 8009e7c:	0800b48c 	.word	0x0800b48c

08009e80 <puts>:
 8009e80:	4b02      	ldr	r3, [pc, #8]	; (8009e8c <puts+0xc>)
 8009e82:	4601      	mov	r1, r0
 8009e84:	6818      	ldr	r0, [r3, #0]
 8009e86:	f7ff bf8d 	b.w	8009da4 <_puts_r>
 8009e8a:	bf00      	nop
 8009e8c:	2000000c 	.word	0x2000000c

08009e90 <__swbuf_r>:
 8009e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e92:	460e      	mov	r6, r1
 8009e94:	4614      	mov	r4, r2
 8009e96:	4605      	mov	r5, r0
 8009e98:	b118      	cbz	r0, 8009ea2 <__swbuf_r+0x12>
 8009e9a:	6983      	ldr	r3, [r0, #24]
 8009e9c:	b90b      	cbnz	r3, 8009ea2 <__swbuf_r+0x12>
 8009e9e:	f000 f9d1 	bl	800a244 <__sinit>
 8009ea2:	4b21      	ldr	r3, [pc, #132]	; (8009f28 <__swbuf_r+0x98>)
 8009ea4:	429c      	cmp	r4, r3
 8009ea6:	d12b      	bne.n	8009f00 <__swbuf_r+0x70>
 8009ea8:	686c      	ldr	r4, [r5, #4]
 8009eaa:	69a3      	ldr	r3, [r4, #24]
 8009eac:	60a3      	str	r3, [r4, #8]
 8009eae:	89a3      	ldrh	r3, [r4, #12]
 8009eb0:	071a      	lsls	r2, r3, #28
 8009eb2:	d52f      	bpl.n	8009f14 <__swbuf_r+0x84>
 8009eb4:	6923      	ldr	r3, [r4, #16]
 8009eb6:	b36b      	cbz	r3, 8009f14 <__swbuf_r+0x84>
 8009eb8:	6923      	ldr	r3, [r4, #16]
 8009eba:	6820      	ldr	r0, [r4, #0]
 8009ebc:	1ac0      	subs	r0, r0, r3
 8009ebe:	6963      	ldr	r3, [r4, #20]
 8009ec0:	b2f6      	uxtb	r6, r6
 8009ec2:	4283      	cmp	r3, r0
 8009ec4:	4637      	mov	r7, r6
 8009ec6:	dc04      	bgt.n	8009ed2 <__swbuf_r+0x42>
 8009ec8:	4621      	mov	r1, r4
 8009eca:	4628      	mov	r0, r5
 8009ecc:	f000 f926 	bl	800a11c <_fflush_r>
 8009ed0:	bb30      	cbnz	r0, 8009f20 <__swbuf_r+0x90>
 8009ed2:	68a3      	ldr	r3, [r4, #8]
 8009ed4:	3b01      	subs	r3, #1
 8009ed6:	60a3      	str	r3, [r4, #8]
 8009ed8:	6823      	ldr	r3, [r4, #0]
 8009eda:	1c5a      	adds	r2, r3, #1
 8009edc:	6022      	str	r2, [r4, #0]
 8009ede:	701e      	strb	r6, [r3, #0]
 8009ee0:	6963      	ldr	r3, [r4, #20]
 8009ee2:	3001      	adds	r0, #1
 8009ee4:	4283      	cmp	r3, r0
 8009ee6:	d004      	beq.n	8009ef2 <__swbuf_r+0x62>
 8009ee8:	89a3      	ldrh	r3, [r4, #12]
 8009eea:	07db      	lsls	r3, r3, #31
 8009eec:	d506      	bpl.n	8009efc <__swbuf_r+0x6c>
 8009eee:	2e0a      	cmp	r6, #10
 8009ef0:	d104      	bne.n	8009efc <__swbuf_r+0x6c>
 8009ef2:	4621      	mov	r1, r4
 8009ef4:	4628      	mov	r0, r5
 8009ef6:	f000 f911 	bl	800a11c <_fflush_r>
 8009efa:	b988      	cbnz	r0, 8009f20 <__swbuf_r+0x90>
 8009efc:	4638      	mov	r0, r7
 8009efe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f00:	4b0a      	ldr	r3, [pc, #40]	; (8009f2c <__swbuf_r+0x9c>)
 8009f02:	429c      	cmp	r4, r3
 8009f04:	d101      	bne.n	8009f0a <__swbuf_r+0x7a>
 8009f06:	68ac      	ldr	r4, [r5, #8]
 8009f08:	e7cf      	b.n	8009eaa <__swbuf_r+0x1a>
 8009f0a:	4b09      	ldr	r3, [pc, #36]	; (8009f30 <__swbuf_r+0xa0>)
 8009f0c:	429c      	cmp	r4, r3
 8009f0e:	bf08      	it	eq
 8009f10:	68ec      	ldreq	r4, [r5, #12]
 8009f12:	e7ca      	b.n	8009eaa <__swbuf_r+0x1a>
 8009f14:	4621      	mov	r1, r4
 8009f16:	4628      	mov	r0, r5
 8009f18:	f000 f80c 	bl	8009f34 <__swsetup_r>
 8009f1c:	2800      	cmp	r0, #0
 8009f1e:	d0cb      	beq.n	8009eb8 <__swbuf_r+0x28>
 8009f20:	f04f 37ff 	mov.w	r7, #4294967295
 8009f24:	e7ea      	b.n	8009efc <__swbuf_r+0x6c>
 8009f26:	bf00      	nop
 8009f28:	0800b4ac 	.word	0x0800b4ac
 8009f2c:	0800b4cc 	.word	0x0800b4cc
 8009f30:	0800b48c 	.word	0x0800b48c

08009f34 <__swsetup_r>:
 8009f34:	4b32      	ldr	r3, [pc, #200]	; (800a000 <__swsetup_r+0xcc>)
 8009f36:	b570      	push	{r4, r5, r6, lr}
 8009f38:	681d      	ldr	r5, [r3, #0]
 8009f3a:	4606      	mov	r6, r0
 8009f3c:	460c      	mov	r4, r1
 8009f3e:	b125      	cbz	r5, 8009f4a <__swsetup_r+0x16>
 8009f40:	69ab      	ldr	r3, [r5, #24]
 8009f42:	b913      	cbnz	r3, 8009f4a <__swsetup_r+0x16>
 8009f44:	4628      	mov	r0, r5
 8009f46:	f000 f97d 	bl	800a244 <__sinit>
 8009f4a:	4b2e      	ldr	r3, [pc, #184]	; (800a004 <__swsetup_r+0xd0>)
 8009f4c:	429c      	cmp	r4, r3
 8009f4e:	d10f      	bne.n	8009f70 <__swsetup_r+0x3c>
 8009f50:	686c      	ldr	r4, [r5, #4]
 8009f52:	89a3      	ldrh	r3, [r4, #12]
 8009f54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f58:	0719      	lsls	r1, r3, #28
 8009f5a:	d42c      	bmi.n	8009fb6 <__swsetup_r+0x82>
 8009f5c:	06dd      	lsls	r5, r3, #27
 8009f5e:	d411      	bmi.n	8009f84 <__swsetup_r+0x50>
 8009f60:	2309      	movs	r3, #9
 8009f62:	6033      	str	r3, [r6, #0]
 8009f64:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009f68:	81a3      	strh	r3, [r4, #12]
 8009f6a:	f04f 30ff 	mov.w	r0, #4294967295
 8009f6e:	e03e      	b.n	8009fee <__swsetup_r+0xba>
 8009f70:	4b25      	ldr	r3, [pc, #148]	; (800a008 <__swsetup_r+0xd4>)
 8009f72:	429c      	cmp	r4, r3
 8009f74:	d101      	bne.n	8009f7a <__swsetup_r+0x46>
 8009f76:	68ac      	ldr	r4, [r5, #8]
 8009f78:	e7eb      	b.n	8009f52 <__swsetup_r+0x1e>
 8009f7a:	4b24      	ldr	r3, [pc, #144]	; (800a00c <__swsetup_r+0xd8>)
 8009f7c:	429c      	cmp	r4, r3
 8009f7e:	bf08      	it	eq
 8009f80:	68ec      	ldreq	r4, [r5, #12]
 8009f82:	e7e6      	b.n	8009f52 <__swsetup_r+0x1e>
 8009f84:	0758      	lsls	r0, r3, #29
 8009f86:	d512      	bpl.n	8009fae <__swsetup_r+0x7a>
 8009f88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f8a:	b141      	cbz	r1, 8009f9e <__swsetup_r+0x6a>
 8009f8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f90:	4299      	cmp	r1, r3
 8009f92:	d002      	beq.n	8009f9a <__swsetup_r+0x66>
 8009f94:	4630      	mov	r0, r6
 8009f96:	f000 fa59 	bl	800a44c <_free_r>
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	6363      	str	r3, [r4, #52]	; 0x34
 8009f9e:	89a3      	ldrh	r3, [r4, #12]
 8009fa0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009fa4:	81a3      	strh	r3, [r4, #12]
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	6063      	str	r3, [r4, #4]
 8009faa:	6923      	ldr	r3, [r4, #16]
 8009fac:	6023      	str	r3, [r4, #0]
 8009fae:	89a3      	ldrh	r3, [r4, #12]
 8009fb0:	f043 0308 	orr.w	r3, r3, #8
 8009fb4:	81a3      	strh	r3, [r4, #12]
 8009fb6:	6923      	ldr	r3, [r4, #16]
 8009fb8:	b94b      	cbnz	r3, 8009fce <__swsetup_r+0x9a>
 8009fba:	89a3      	ldrh	r3, [r4, #12]
 8009fbc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009fc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009fc4:	d003      	beq.n	8009fce <__swsetup_r+0x9a>
 8009fc6:	4621      	mov	r1, r4
 8009fc8:	4630      	mov	r0, r6
 8009fca:	f000 f9ff 	bl	800a3cc <__smakebuf_r>
 8009fce:	89a0      	ldrh	r0, [r4, #12]
 8009fd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009fd4:	f010 0301 	ands.w	r3, r0, #1
 8009fd8:	d00a      	beq.n	8009ff0 <__swsetup_r+0xbc>
 8009fda:	2300      	movs	r3, #0
 8009fdc:	60a3      	str	r3, [r4, #8]
 8009fde:	6963      	ldr	r3, [r4, #20]
 8009fe0:	425b      	negs	r3, r3
 8009fe2:	61a3      	str	r3, [r4, #24]
 8009fe4:	6923      	ldr	r3, [r4, #16]
 8009fe6:	b943      	cbnz	r3, 8009ffa <__swsetup_r+0xc6>
 8009fe8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009fec:	d1ba      	bne.n	8009f64 <__swsetup_r+0x30>
 8009fee:	bd70      	pop	{r4, r5, r6, pc}
 8009ff0:	0781      	lsls	r1, r0, #30
 8009ff2:	bf58      	it	pl
 8009ff4:	6963      	ldrpl	r3, [r4, #20]
 8009ff6:	60a3      	str	r3, [r4, #8]
 8009ff8:	e7f4      	b.n	8009fe4 <__swsetup_r+0xb0>
 8009ffa:	2000      	movs	r0, #0
 8009ffc:	e7f7      	b.n	8009fee <__swsetup_r+0xba>
 8009ffe:	bf00      	nop
 800a000:	2000000c 	.word	0x2000000c
 800a004:	0800b4ac 	.word	0x0800b4ac
 800a008:	0800b4cc 	.word	0x0800b4cc
 800a00c:	0800b48c 	.word	0x0800b48c

0800a010 <__sflush_r>:
 800a010:	898a      	ldrh	r2, [r1, #12]
 800a012:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a016:	4605      	mov	r5, r0
 800a018:	0710      	lsls	r0, r2, #28
 800a01a:	460c      	mov	r4, r1
 800a01c:	d458      	bmi.n	800a0d0 <__sflush_r+0xc0>
 800a01e:	684b      	ldr	r3, [r1, #4]
 800a020:	2b00      	cmp	r3, #0
 800a022:	dc05      	bgt.n	800a030 <__sflush_r+0x20>
 800a024:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a026:	2b00      	cmp	r3, #0
 800a028:	dc02      	bgt.n	800a030 <__sflush_r+0x20>
 800a02a:	2000      	movs	r0, #0
 800a02c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a030:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a032:	2e00      	cmp	r6, #0
 800a034:	d0f9      	beq.n	800a02a <__sflush_r+0x1a>
 800a036:	2300      	movs	r3, #0
 800a038:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a03c:	682f      	ldr	r7, [r5, #0]
 800a03e:	602b      	str	r3, [r5, #0]
 800a040:	d032      	beq.n	800a0a8 <__sflush_r+0x98>
 800a042:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a044:	89a3      	ldrh	r3, [r4, #12]
 800a046:	075a      	lsls	r2, r3, #29
 800a048:	d505      	bpl.n	800a056 <__sflush_r+0x46>
 800a04a:	6863      	ldr	r3, [r4, #4]
 800a04c:	1ac0      	subs	r0, r0, r3
 800a04e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a050:	b10b      	cbz	r3, 800a056 <__sflush_r+0x46>
 800a052:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a054:	1ac0      	subs	r0, r0, r3
 800a056:	2300      	movs	r3, #0
 800a058:	4602      	mov	r2, r0
 800a05a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a05c:	6a21      	ldr	r1, [r4, #32]
 800a05e:	4628      	mov	r0, r5
 800a060:	47b0      	blx	r6
 800a062:	1c43      	adds	r3, r0, #1
 800a064:	89a3      	ldrh	r3, [r4, #12]
 800a066:	d106      	bne.n	800a076 <__sflush_r+0x66>
 800a068:	6829      	ldr	r1, [r5, #0]
 800a06a:	291d      	cmp	r1, #29
 800a06c:	d82c      	bhi.n	800a0c8 <__sflush_r+0xb8>
 800a06e:	4a2a      	ldr	r2, [pc, #168]	; (800a118 <__sflush_r+0x108>)
 800a070:	40ca      	lsrs	r2, r1
 800a072:	07d6      	lsls	r6, r2, #31
 800a074:	d528      	bpl.n	800a0c8 <__sflush_r+0xb8>
 800a076:	2200      	movs	r2, #0
 800a078:	6062      	str	r2, [r4, #4]
 800a07a:	04d9      	lsls	r1, r3, #19
 800a07c:	6922      	ldr	r2, [r4, #16]
 800a07e:	6022      	str	r2, [r4, #0]
 800a080:	d504      	bpl.n	800a08c <__sflush_r+0x7c>
 800a082:	1c42      	adds	r2, r0, #1
 800a084:	d101      	bne.n	800a08a <__sflush_r+0x7a>
 800a086:	682b      	ldr	r3, [r5, #0]
 800a088:	b903      	cbnz	r3, 800a08c <__sflush_r+0x7c>
 800a08a:	6560      	str	r0, [r4, #84]	; 0x54
 800a08c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a08e:	602f      	str	r7, [r5, #0]
 800a090:	2900      	cmp	r1, #0
 800a092:	d0ca      	beq.n	800a02a <__sflush_r+0x1a>
 800a094:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a098:	4299      	cmp	r1, r3
 800a09a:	d002      	beq.n	800a0a2 <__sflush_r+0x92>
 800a09c:	4628      	mov	r0, r5
 800a09e:	f000 f9d5 	bl	800a44c <_free_r>
 800a0a2:	2000      	movs	r0, #0
 800a0a4:	6360      	str	r0, [r4, #52]	; 0x34
 800a0a6:	e7c1      	b.n	800a02c <__sflush_r+0x1c>
 800a0a8:	6a21      	ldr	r1, [r4, #32]
 800a0aa:	2301      	movs	r3, #1
 800a0ac:	4628      	mov	r0, r5
 800a0ae:	47b0      	blx	r6
 800a0b0:	1c41      	adds	r1, r0, #1
 800a0b2:	d1c7      	bne.n	800a044 <__sflush_r+0x34>
 800a0b4:	682b      	ldr	r3, [r5, #0]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d0c4      	beq.n	800a044 <__sflush_r+0x34>
 800a0ba:	2b1d      	cmp	r3, #29
 800a0bc:	d001      	beq.n	800a0c2 <__sflush_r+0xb2>
 800a0be:	2b16      	cmp	r3, #22
 800a0c0:	d101      	bne.n	800a0c6 <__sflush_r+0xb6>
 800a0c2:	602f      	str	r7, [r5, #0]
 800a0c4:	e7b1      	b.n	800a02a <__sflush_r+0x1a>
 800a0c6:	89a3      	ldrh	r3, [r4, #12]
 800a0c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0cc:	81a3      	strh	r3, [r4, #12]
 800a0ce:	e7ad      	b.n	800a02c <__sflush_r+0x1c>
 800a0d0:	690f      	ldr	r7, [r1, #16]
 800a0d2:	2f00      	cmp	r7, #0
 800a0d4:	d0a9      	beq.n	800a02a <__sflush_r+0x1a>
 800a0d6:	0793      	lsls	r3, r2, #30
 800a0d8:	680e      	ldr	r6, [r1, #0]
 800a0da:	bf08      	it	eq
 800a0dc:	694b      	ldreq	r3, [r1, #20]
 800a0de:	600f      	str	r7, [r1, #0]
 800a0e0:	bf18      	it	ne
 800a0e2:	2300      	movne	r3, #0
 800a0e4:	eba6 0807 	sub.w	r8, r6, r7
 800a0e8:	608b      	str	r3, [r1, #8]
 800a0ea:	f1b8 0f00 	cmp.w	r8, #0
 800a0ee:	dd9c      	ble.n	800a02a <__sflush_r+0x1a>
 800a0f0:	6a21      	ldr	r1, [r4, #32]
 800a0f2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a0f4:	4643      	mov	r3, r8
 800a0f6:	463a      	mov	r2, r7
 800a0f8:	4628      	mov	r0, r5
 800a0fa:	47b0      	blx	r6
 800a0fc:	2800      	cmp	r0, #0
 800a0fe:	dc06      	bgt.n	800a10e <__sflush_r+0xfe>
 800a100:	89a3      	ldrh	r3, [r4, #12]
 800a102:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a106:	81a3      	strh	r3, [r4, #12]
 800a108:	f04f 30ff 	mov.w	r0, #4294967295
 800a10c:	e78e      	b.n	800a02c <__sflush_r+0x1c>
 800a10e:	4407      	add	r7, r0
 800a110:	eba8 0800 	sub.w	r8, r8, r0
 800a114:	e7e9      	b.n	800a0ea <__sflush_r+0xda>
 800a116:	bf00      	nop
 800a118:	20400001 	.word	0x20400001

0800a11c <_fflush_r>:
 800a11c:	b538      	push	{r3, r4, r5, lr}
 800a11e:	690b      	ldr	r3, [r1, #16]
 800a120:	4605      	mov	r5, r0
 800a122:	460c      	mov	r4, r1
 800a124:	b913      	cbnz	r3, 800a12c <_fflush_r+0x10>
 800a126:	2500      	movs	r5, #0
 800a128:	4628      	mov	r0, r5
 800a12a:	bd38      	pop	{r3, r4, r5, pc}
 800a12c:	b118      	cbz	r0, 800a136 <_fflush_r+0x1a>
 800a12e:	6983      	ldr	r3, [r0, #24]
 800a130:	b90b      	cbnz	r3, 800a136 <_fflush_r+0x1a>
 800a132:	f000 f887 	bl	800a244 <__sinit>
 800a136:	4b14      	ldr	r3, [pc, #80]	; (800a188 <_fflush_r+0x6c>)
 800a138:	429c      	cmp	r4, r3
 800a13a:	d11b      	bne.n	800a174 <_fflush_r+0x58>
 800a13c:	686c      	ldr	r4, [r5, #4]
 800a13e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d0ef      	beq.n	800a126 <_fflush_r+0xa>
 800a146:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a148:	07d0      	lsls	r0, r2, #31
 800a14a:	d404      	bmi.n	800a156 <_fflush_r+0x3a>
 800a14c:	0599      	lsls	r1, r3, #22
 800a14e:	d402      	bmi.n	800a156 <_fflush_r+0x3a>
 800a150:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a152:	f000 f915 	bl	800a380 <__retarget_lock_acquire_recursive>
 800a156:	4628      	mov	r0, r5
 800a158:	4621      	mov	r1, r4
 800a15a:	f7ff ff59 	bl	800a010 <__sflush_r>
 800a15e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a160:	07da      	lsls	r2, r3, #31
 800a162:	4605      	mov	r5, r0
 800a164:	d4e0      	bmi.n	800a128 <_fflush_r+0xc>
 800a166:	89a3      	ldrh	r3, [r4, #12]
 800a168:	059b      	lsls	r3, r3, #22
 800a16a:	d4dd      	bmi.n	800a128 <_fflush_r+0xc>
 800a16c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a16e:	f000 f908 	bl	800a382 <__retarget_lock_release_recursive>
 800a172:	e7d9      	b.n	800a128 <_fflush_r+0xc>
 800a174:	4b05      	ldr	r3, [pc, #20]	; (800a18c <_fflush_r+0x70>)
 800a176:	429c      	cmp	r4, r3
 800a178:	d101      	bne.n	800a17e <_fflush_r+0x62>
 800a17a:	68ac      	ldr	r4, [r5, #8]
 800a17c:	e7df      	b.n	800a13e <_fflush_r+0x22>
 800a17e:	4b04      	ldr	r3, [pc, #16]	; (800a190 <_fflush_r+0x74>)
 800a180:	429c      	cmp	r4, r3
 800a182:	bf08      	it	eq
 800a184:	68ec      	ldreq	r4, [r5, #12]
 800a186:	e7da      	b.n	800a13e <_fflush_r+0x22>
 800a188:	0800b4ac 	.word	0x0800b4ac
 800a18c:	0800b4cc 	.word	0x0800b4cc
 800a190:	0800b48c 	.word	0x0800b48c

0800a194 <std>:
 800a194:	2300      	movs	r3, #0
 800a196:	b510      	push	{r4, lr}
 800a198:	4604      	mov	r4, r0
 800a19a:	e9c0 3300 	strd	r3, r3, [r0]
 800a19e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a1a2:	6083      	str	r3, [r0, #8]
 800a1a4:	8181      	strh	r1, [r0, #12]
 800a1a6:	6643      	str	r3, [r0, #100]	; 0x64
 800a1a8:	81c2      	strh	r2, [r0, #14]
 800a1aa:	6183      	str	r3, [r0, #24]
 800a1ac:	4619      	mov	r1, r3
 800a1ae:	2208      	movs	r2, #8
 800a1b0:	305c      	adds	r0, #92	; 0x5c
 800a1b2:	f7ff fdd7 	bl	8009d64 <memset>
 800a1b6:	4b05      	ldr	r3, [pc, #20]	; (800a1cc <std+0x38>)
 800a1b8:	6263      	str	r3, [r4, #36]	; 0x24
 800a1ba:	4b05      	ldr	r3, [pc, #20]	; (800a1d0 <std+0x3c>)
 800a1bc:	62a3      	str	r3, [r4, #40]	; 0x28
 800a1be:	4b05      	ldr	r3, [pc, #20]	; (800a1d4 <std+0x40>)
 800a1c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a1c2:	4b05      	ldr	r3, [pc, #20]	; (800a1d8 <std+0x44>)
 800a1c4:	6224      	str	r4, [r4, #32]
 800a1c6:	6323      	str	r3, [r4, #48]	; 0x30
 800a1c8:	bd10      	pop	{r4, pc}
 800a1ca:	bf00      	nop
 800a1cc:	0800ab9d 	.word	0x0800ab9d
 800a1d0:	0800abbf 	.word	0x0800abbf
 800a1d4:	0800abf7 	.word	0x0800abf7
 800a1d8:	0800ac1b 	.word	0x0800ac1b

0800a1dc <_cleanup_r>:
 800a1dc:	4901      	ldr	r1, [pc, #4]	; (800a1e4 <_cleanup_r+0x8>)
 800a1de:	f000 b8af 	b.w	800a340 <_fwalk_reent>
 800a1e2:	bf00      	nop
 800a1e4:	0800a11d 	.word	0x0800a11d

0800a1e8 <__sfmoreglue>:
 800a1e8:	b570      	push	{r4, r5, r6, lr}
 800a1ea:	1e4a      	subs	r2, r1, #1
 800a1ec:	2568      	movs	r5, #104	; 0x68
 800a1ee:	4355      	muls	r5, r2
 800a1f0:	460e      	mov	r6, r1
 800a1f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a1f6:	f000 f979 	bl	800a4ec <_malloc_r>
 800a1fa:	4604      	mov	r4, r0
 800a1fc:	b140      	cbz	r0, 800a210 <__sfmoreglue+0x28>
 800a1fe:	2100      	movs	r1, #0
 800a200:	e9c0 1600 	strd	r1, r6, [r0]
 800a204:	300c      	adds	r0, #12
 800a206:	60a0      	str	r0, [r4, #8]
 800a208:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a20c:	f7ff fdaa 	bl	8009d64 <memset>
 800a210:	4620      	mov	r0, r4
 800a212:	bd70      	pop	{r4, r5, r6, pc}

0800a214 <__sfp_lock_acquire>:
 800a214:	4801      	ldr	r0, [pc, #4]	; (800a21c <__sfp_lock_acquire+0x8>)
 800a216:	f000 b8b3 	b.w	800a380 <__retarget_lock_acquire_recursive>
 800a21a:	bf00      	nop
 800a21c:	20009cac 	.word	0x20009cac

0800a220 <__sfp_lock_release>:
 800a220:	4801      	ldr	r0, [pc, #4]	; (800a228 <__sfp_lock_release+0x8>)
 800a222:	f000 b8ae 	b.w	800a382 <__retarget_lock_release_recursive>
 800a226:	bf00      	nop
 800a228:	20009cac 	.word	0x20009cac

0800a22c <__sinit_lock_acquire>:
 800a22c:	4801      	ldr	r0, [pc, #4]	; (800a234 <__sinit_lock_acquire+0x8>)
 800a22e:	f000 b8a7 	b.w	800a380 <__retarget_lock_acquire_recursive>
 800a232:	bf00      	nop
 800a234:	20009ca7 	.word	0x20009ca7

0800a238 <__sinit_lock_release>:
 800a238:	4801      	ldr	r0, [pc, #4]	; (800a240 <__sinit_lock_release+0x8>)
 800a23a:	f000 b8a2 	b.w	800a382 <__retarget_lock_release_recursive>
 800a23e:	bf00      	nop
 800a240:	20009ca7 	.word	0x20009ca7

0800a244 <__sinit>:
 800a244:	b510      	push	{r4, lr}
 800a246:	4604      	mov	r4, r0
 800a248:	f7ff fff0 	bl	800a22c <__sinit_lock_acquire>
 800a24c:	69a3      	ldr	r3, [r4, #24]
 800a24e:	b11b      	cbz	r3, 800a258 <__sinit+0x14>
 800a250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a254:	f7ff bff0 	b.w	800a238 <__sinit_lock_release>
 800a258:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a25c:	6523      	str	r3, [r4, #80]	; 0x50
 800a25e:	4b13      	ldr	r3, [pc, #76]	; (800a2ac <__sinit+0x68>)
 800a260:	4a13      	ldr	r2, [pc, #76]	; (800a2b0 <__sinit+0x6c>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	62a2      	str	r2, [r4, #40]	; 0x28
 800a266:	42a3      	cmp	r3, r4
 800a268:	bf04      	itt	eq
 800a26a:	2301      	moveq	r3, #1
 800a26c:	61a3      	streq	r3, [r4, #24]
 800a26e:	4620      	mov	r0, r4
 800a270:	f000 f820 	bl	800a2b4 <__sfp>
 800a274:	6060      	str	r0, [r4, #4]
 800a276:	4620      	mov	r0, r4
 800a278:	f000 f81c 	bl	800a2b4 <__sfp>
 800a27c:	60a0      	str	r0, [r4, #8]
 800a27e:	4620      	mov	r0, r4
 800a280:	f000 f818 	bl	800a2b4 <__sfp>
 800a284:	2200      	movs	r2, #0
 800a286:	60e0      	str	r0, [r4, #12]
 800a288:	2104      	movs	r1, #4
 800a28a:	6860      	ldr	r0, [r4, #4]
 800a28c:	f7ff ff82 	bl	800a194 <std>
 800a290:	68a0      	ldr	r0, [r4, #8]
 800a292:	2201      	movs	r2, #1
 800a294:	2109      	movs	r1, #9
 800a296:	f7ff ff7d 	bl	800a194 <std>
 800a29a:	68e0      	ldr	r0, [r4, #12]
 800a29c:	2202      	movs	r2, #2
 800a29e:	2112      	movs	r1, #18
 800a2a0:	f7ff ff78 	bl	800a194 <std>
 800a2a4:	2301      	movs	r3, #1
 800a2a6:	61a3      	str	r3, [r4, #24]
 800a2a8:	e7d2      	b.n	800a250 <__sinit+0xc>
 800a2aa:	bf00      	nop
 800a2ac:	0800b488 	.word	0x0800b488
 800a2b0:	0800a1dd 	.word	0x0800a1dd

0800a2b4 <__sfp>:
 800a2b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2b6:	4607      	mov	r7, r0
 800a2b8:	f7ff ffac 	bl	800a214 <__sfp_lock_acquire>
 800a2bc:	4b1e      	ldr	r3, [pc, #120]	; (800a338 <__sfp+0x84>)
 800a2be:	681e      	ldr	r6, [r3, #0]
 800a2c0:	69b3      	ldr	r3, [r6, #24]
 800a2c2:	b913      	cbnz	r3, 800a2ca <__sfp+0x16>
 800a2c4:	4630      	mov	r0, r6
 800a2c6:	f7ff ffbd 	bl	800a244 <__sinit>
 800a2ca:	3648      	adds	r6, #72	; 0x48
 800a2cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a2d0:	3b01      	subs	r3, #1
 800a2d2:	d503      	bpl.n	800a2dc <__sfp+0x28>
 800a2d4:	6833      	ldr	r3, [r6, #0]
 800a2d6:	b30b      	cbz	r3, 800a31c <__sfp+0x68>
 800a2d8:	6836      	ldr	r6, [r6, #0]
 800a2da:	e7f7      	b.n	800a2cc <__sfp+0x18>
 800a2dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a2e0:	b9d5      	cbnz	r5, 800a318 <__sfp+0x64>
 800a2e2:	4b16      	ldr	r3, [pc, #88]	; (800a33c <__sfp+0x88>)
 800a2e4:	60e3      	str	r3, [r4, #12]
 800a2e6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a2ea:	6665      	str	r5, [r4, #100]	; 0x64
 800a2ec:	f000 f847 	bl	800a37e <__retarget_lock_init_recursive>
 800a2f0:	f7ff ff96 	bl	800a220 <__sfp_lock_release>
 800a2f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a2f8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a2fc:	6025      	str	r5, [r4, #0]
 800a2fe:	61a5      	str	r5, [r4, #24]
 800a300:	2208      	movs	r2, #8
 800a302:	4629      	mov	r1, r5
 800a304:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a308:	f7ff fd2c 	bl	8009d64 <memset>
 800a30c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a310:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a314:	4620      	mov	r0, r4
 800a316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a318:	3468      	adds	r4, #104	; 0x68
 800a31a:	e7d9      	b.n	800a2d0 <__sfp+0x1c>
 800a31c:	2104      	movs	r1, #4
 800a31e:	4638      	mov	r0, r7
 800a320:	f7ff ff62 	bl	800a1e8 <__sfmoreglue>
 800a324:	4604      	mov	r4, r0
 800a326:	6030      	str	r0, [r6, #0]
 800a328:	2800      	cmp	r0, #0
 800a32a:	d1d5      	bne.n	800a2d8 <__sfp+0x24>
 800a32c:	f7ff ff78 	bl	800a220 <__sfp_lock_release>
 800a330:	230c      	movs	r3, #12
 800a332:	603b      	str	r3, [r7, #0]
 800a334:	e7ee      	b.n	800a314 <__sfp+0x60>
 800a336:	bf00      	nop
 800a338:	0800b488 	.word	0x0800b488
 800a33c:	ffff0001 	.word	0xffff0001

0800a340 <_fwalk_reent>:
 800a340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a344:	4606      	mov	r6, r0
 800a346:	4688      	mov	r8, r1
 800a348:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a34c:	2700      	movs	r7, #0
 800a34e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a352:	f1b9 0901 	subs.w	r9, r9, #1
 800a356:	d505      	bpl.n	800a364 <_fwalk_reent+0x24>
 800a358:	6824      	ldr	r4, [r4, #0]
 800a35a:	2c00      	cmp	r4, #0
 800a35c:	d1f7      	bne.n	800a34e <_fwalk_reent+0xe>
 800a35e:	4638      	mov	r0, r7
 800a360:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a364:	89ab      	ldrh	r3, [r5, #12]
 800a366:	2b01      	cmp	r3, #1
 800a368:	d907      	bls.n	800a37a <_fwalk_reent+0x3a>
 800a36a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a36e:	3301      	adds	r3, #1
 800a370:	d003      	beq.n	800a37a <_fwalk_reent+0x3a>
 800a372:	4629      	mov	r1, r5
 800a374:	4630      	mov	r0, r6
 800a376:	47c0      	blx	r8
 800a378:	4307      	orrs	r7, r0
 800a37a:	3568      	adds	r5, #104	; 0x68
 800a37c:	e7e9      	b.n	800a352 <_fwalk_reent+0x12>

0800a37e <__retarget_lock_init_recursive>:
 800a37e:	4770      	bx	lr

0800a380 <__retarget_lock_acquire_recursive>:
 800a380:	4770      	bx	lr

0800a382 <__retarget_lock_release_recursive>:
 800a382:	4770      	bx	lr

0800a384 <__swhatbuf_r>:
 800a384:	b570      	push	{r4, r5, r6, lr}
 800a386:	460e      	mov	r6, r1
 800a388:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a38c:	2900      	cmp	r1, #0
 800a38e:	b096      	sub	sp, #88	; 0x58
 800a390:	4614      	mov	r4, r2
 800a392:	461d      	mov	r5, r3
 800a394:	da07      	bge.n	800a3a6 <__swhatbuf_r+0x22>
 800a396:	2300      	movs	r3, #0
 800a398:	602b      	str	r3, [r5, #0]
 800a39a:	89b3      	ldrh	r3, [r6, #12]
 800a39c:	061a      	lsls	r2, r3, #24
 800a39e:	d410      	bmi.n	800a3c2 <__swhatbuf_r+0x3e>
 800a3a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a3a4:	e00e      	b.n	800a3c4 <__swhatbuf_r+0x40>
 800a3a6:	466a      	mov	r2, sp
 800a3a8:	f000 fc5e 	bl	800ac68 <_fstat_r>
 800a3ac:	2800      	cmp	r0, #0
 800a3ae:	dbf2      	blt.n	800a396 <__swhatbuf_r+0x12>
 800a3b0:	9a01      	ldr	r2, [sp, #4]
 800a3b2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a3b6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a3ba:	425a      	negs	r2, r3
 800a3bc:	415a      	adcs	r2, r3
 800a3be:	602a      	str	r2, [r5, #0]
 800a3c0:	e7ee      	b.n	800a3a0 <__swhatbuf_r+0x1c>
 800a3c2:	2340      	movs	r3, #64	; 0x40
 800a3c4:	2000      	movs	r0, #0
 800a3c6:	6023      	str	r3, [r4, #0]
 800a3c8:	b016      	add	sp, #88	; 0x58
 800a3ca:	bd70      	pop	{r4, r5, r6, pc}

0800a3cc <__smakebuf_r>:
 800a3cc:	898b      	ldrh	r3, [r1, #12]
 800a3ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a3d0:	079d      	lsls	r5, r3, #30
 800a3d2:	4606      	mov	r6, r0
 800a3d4:	460c      	mov	r4, r1
 800a3d6:	d507      	bpl.n	800a3e8 <__smakebuf_r+0x1c>
 800a3d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a3dc:	6023      	str	r3, [r4, #0]
 800a3de:	6123      	str	r3, [r4, #16]
 800a3e0:	2301      	movs	r3, #1
 800a3e2:	6163      	str	r3, [r4, #20]
 800a3e4:	b002      	add	sp, #8
 800a3e6:	bd70      	pop	{r4, r5, r6, pc}
 800a3e8:	ab01      	add	r3, sp, #4
 800a3ea:	466a      	mov	r2, sp
 800a3ec:	f7ff ffca 	bl	800a384 <__swhatbuf_r>
 800a3f0:	9900      	ldr	r1, [sp, #0]
 800a3f2:	4605      	mov	r5, r0
 800a3f4:	4630      	mov	r0, r6
 800a3f6:	f000 f879 	bl	800a4ec <_malloc_r>
 800a3fa:	b948      	cbnz	r0, 800a410 <__smakebuf_r+0x44>
 800a3fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a400:	059a      	lsls	r2, r3, #22
 800a402:	d4ef      	bmi.n	800a3e4 <__smakebuf_r+0x18>
 800a404:	f023 0303 	bic.w	r3, r3, #3
 800a408:	f043 0302 	orr.w	r3, r3, #2
 800a40c:	81a3      	strh	r3, [r4, #12]
 800a40e:	e7e3      	b.n	800a3d8 <__smakebuf_r+0xc>
 800a410:	4b0d      	ldr	r3, [pc, #52]	; (800a448 <__smakebuf_r+0x7c>)
 800a412:	62b3      	str	r3, [r6, #40]	; 0x28
 800a414:	89a3      	ldrh	r3, [r4, #12]
 800a416:	6020      	str	r0, [r4, #0]
 800a418:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a41c:	81a3      	strh	r3, [r4, #12]
 800a41e:	9b00      	ldr	r3, [sp, #0]
 800a420:	6163      	str	r3, [r4, #20]
 800a422:	9b01      	ldr	r3, [sp, #4]
 800a424:	6120      	str	r0, [r4, #16]
 800a426:	b15b      	cbz	r3, 800a440 <__smakebuf_r+0x74>
 800a428:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a42c:	4630      	mov	r0, r6
 800a42e:	f000 fc2d 	bl	800ac8c <_isatty_r>
 800a432:	b128      	cbz	r0, 800a440 <__smakebuf_r+0x74>
 800a434:	89a3      	ldrh	r3, [r4, #12]
 800a436:	f023 0303 	bic.w	r3, r3, #3
 800a43a:	f043 0301 	orr.w	r3, r3, #1
 800a43e:	81a3      	strh	r3, [r4, #12]
 800a440:	89a0      	ldrh	r0, [r4, #12]
 800a442:	4305      	orrs	r5, r0
 800a444:	81a5      	strh	r5, [r4, #12]
 800a446:	e7cd      	b.n	800a3e4 <__smakebuf_r+0x18>
 800a448:	0800a1dd 	.word	0x0800a1dd

0800a44c <_free_r>:
 800a44c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a44e:	2900      	cmp	r1, #0
 800a450:	d048      	beq.n	800a4e4 <_free_r+0x98>
 800a452:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a456:	9001      	str	r0, [sp, #4]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	f1a1 0404 	sub.w	r4, r1, #4
 800a45e:	bfb8      	it	lt
 800a460:	18e4      	addlt	r4, r4, r3
 800a462:	f000 fc35 	bl	800acd0 <__malloc_lock>
 800a466:	4a20      	ldr	r2, [pc, #128]	; (800a4e8 <_free_r+0x9c>)
 800a468:	9801      	ldr	r0, [sp, #4]
 800a46a:	6813      	ldr	r3, [r2, #0]
 800a46c:	4615      	mov	r5, r2
 800a46e:	b933      	cbnz	r3, 800a47e <_free_r+0x32>
 800a470:	6063      	str	r3, [r4, #4]
 800a472:	6014      	str	r4, [r2, #0]
 800a474:	b003      	add	sp, #12
 800a476:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a47a:	f000 bc2f 	b.w	800acdc <__malloc_unlock>
 800a47e:	42a3      	cmp	r3, r4
 800a480:	d90b      	bls.n	800a49a <_free_r+0x4e>
 800a482:	6821      	ldr	r1, [r4, #0]
 800a484:	1862      	adds	r2, r4, r1
 800a486:	4293      	cmp	r3, r2
 800a488:	bf04      	itt	eq
 800a48a:	681a      	ldreq	r2, [r3, #0]
 800a48c:	685b      	ldreq	r3, [r3, #4]
 800a48e:	6063      	str	r3, [r4, #4]
 800a490:	bf04      	itt	eq
 800a492:	1852      	addeq	r2, r2, r1
 800a494:	6022      	streq	r2, [r4, #0]
 800a496:	602c      	str	r4, [r5, #0]
 800a498:	e7ec      	b.n	800a474 <_free_r+0x28>
 800a49a:	461a      	mov	r2, r3
 800a49c:	685b      	ldr	r3, [r3, #4]
 800a49e:	b10b      	cbz	r3, 800a4a4 <_free_r+0x58>
 800a4a0:	42a3      	cmp	r3, r4
 800a4a2:	d9fa      	bls.n	800a49a <_free_r+0x4e>
 800a4a4:	6811      	ldr	r1, [r2, #0]
 800a4a6:	1855      	adds	r5, r2, r1
 800a4a8:	42a5      	cmp	r5, r4
 800a4aa:	d10b      	bne.n	800a4c4 <_free_r+0x78>
 800a4ac:	6824      	ldr	r4, [r4, #0]
 800a4ae:	4421      	add	r1, r4
 800a4b0:	1854      	adds	r4, r2, r1
 800a4b2:	42a3      	cmp	r3, r4
 800a4b4:	6011      	str	r1, [r2, #0]
 800a4b6:	d1dd      	bne.n	800a474 <_free_r+0x28>
 800a4b8:	681c      	ldr	r4, [r3, #0]
 800a4ba:	685b      	ldr	r3, [r3, #4]
 800a4bc:	6053      	str	r3, [r2, #4]
 800a4be:	4421      	add	r1, r4
 800a4c0:	6011      	str	r1, [r2, #0]
 800a4c2:	e7d7      	b.n	800a474 <_free_r+0x28>
 800a4c4:	d902      	bls.n	800a4cc <_free_r+0x80>
 800a4c6:	230c      	movs	r3, #12
 800a4c8:	6003      	str	r3, [r0, #0]
 800a4ca:	e7d3      	b.n	800a474 <_free_r+0x28>
 800a4cc:	6825      	ldr	r5, [r4, #0]
 800a4ce:	1961      	adds	r1, r4, r5
 800a4d0:	428b      	cmp	r3, r1
 800a4d2:	bf04      	itt	eq
 800a4d4:	6819      	ldreq	r1, [r3, #0]
 800a4d6:	685b      	ldreq	r3, [r3, #4]
 800a4d8:	6063      	str	r3, [r4, #4]
 800a4da:	bf04      	itt	eq
 800a4dc:	1949      	addeq	r1, r1, r5
 800a4de:	6021      	streq	r1, [r4, #0]
 800a4e0:	6054      	str	r4, [r2, #4]
 800a4e2:	e7c7      	b.n	800a474 <_free_r+0x28>
 800a4e4:	b003      	add	sp, #12
 800a4e6:	bd30      	pop	{r4, r5, pc}
 800a4e8:	2000989c 	.word	0x2000989c

0800a4ec <_malloc_r>:
 800a4ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4ee:	1ccd      	adds	r5, r1, #3
 800a4f0:	f025 0503 	bic.w	r5, r5, #3
 800a4f4:	3508      	adds	r5, #8
 800a4f6:	2d0c      	cmp	r5, #12
 800a4f8:	bf38      	it	cc
 800a4fa:	250c      	movcc	r5, #12
 800a4fc:	2d00      	cmp	r5, #0
 800a4fe:	4606      	mov	r6, r0
 800a500:	db01      	blt.n	800a506 <_malloc_r+0x1a>
 800a502:	42a9      	cmp	r1, r5
 800a504:	d903      	bls.n	800a50e <_malloc_r+0x22>
 800a506:	230c      	movs	r3, #12
 800a508:	6033      	str	r3, [r6, #0]
 800a50a:	2000      	movs	r0, #0
 800a50c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a50e:	f000 fbdf 	bl	800acd0 <__malloc_lock>
 800a512:	4921      	ldr	r1, [pc, #132]	; (800a598 <_malloc_r+0xac>)
 800a514:	680a      	ldr	r2, [r1, #0]
 800a516:	4614      	mov	r4, r2
 800a518:	b99c      	cbnz	r4, 800a542 <_malloc_r+0x56>
 800a51a:	4f20      	ldr	r7, [pc, #128]	; (800a59c <_malloc_r+0xb0>)
 800a51c:	683b      	ldr	r3, [r7, #0]
 800a51e:	b923      	cbnz	r3, 800a52a <_malloc_r+0x3e>
 800a520:	4621      	mov	r1, r4
 800a522:	4630      	mov	r0, r6
 800a524:	f000 fb2a 	bl	800ab7c <_sbrk_r>
 800a528:	6038      	str	r0, [r7, #0]
 800a52a:	4629      	mov	r1, r5
 800a52c:	4630      	mov	r0, r6
 800a52e:	f000 fb25 	bl	800ab7c <_sbrk_r>
 800a532:	1c43      	adds	r3, r0, #1
 800a534:	d123      	bne.n	800a57e <_malloc_r+0x92>
 800a536:	230c      	movs	r3, #12
 800a538:	6033      	str	r3, [r6, #0]
 800a53a:	4630      	mov	r0, r6
 800a53c:	f000 fbce 	bl	800acdc <__malloc_unlock>
 800a540:	e7e3      	b.n	800a50a <_malloc_r+0x1e>
 800a542:	6823      	ldr	r3, [r4, #0]
 800a544:	1b5b      	subs	r3, r3, r5
 800a546:	d417      	bmi.n	800a578 <_malloc_r+0x8c>
 800a548:	2b0b      	cmp	r3, #11
 800a54a:	d903      	bls.n	800a554 <_malloc_r+0x68>
 800a54c:	6023      	str	r3, [r4, #0]
 800a54e:	441c      	add	r4, r3
 800a550:	6025      	str	r5, [r4, #0]
 800a552:	e004      	b.n	800a55e <_malloc_r+0x72>
 800a554:	6863      	ldr	r3, [r4, #4]
 800a556:	42a2      	cmp	r2, r4
 800a558:	bf0c      	ite	eq
 800a55a:	600b      	streq	r3, [r1, #0]
 800a55c:	6053      	strne	r3, [r2, #4]
 800a55e:	4630      	mov	r0, r6
 800a560:	f000 fbbc 	bl	800acdc <__malloc_unlock>
 800a564:	f104 000b 	add.w	r0, r4, #11
 800a568:	1d23      	adds	r3, r4, #4
 800a56a:	f020 0007 	bic.w	r0, r0, #7
 800a56e:	1ac2      	subs	r2, r0, r3
 800a570:	d0cc      	beq.n	800a50c <_malloc_r+0x20>
 800a572:	1a1b      	subs	r3, r3, r0
 800a574:	50a3      	str	r3, [r4, r2]
 800a576:	e7c9      	b.n	800a50c <_malloc_r+0x20>
 800a578:	4622      	mov	r2, r4
 800a57a:	6864      	ldr	r4, [r4, #4]
 800a57c:	e7cc      	b.n	800a518 <_malloc_r+0x2c>
 800a57e:	1cc4      	adds	r4, r0, #3
 800a580:	f024 0403 	bic.w	r4, r4, #3
 800a584:	42a0      	cmp	r0, r4
 800a586:	d0e3      	beq.n	800a550 <_malloc_r+0x64>
 800a588:	1a21      	subs	r1, r4, r0
 800a58a:	4630      	mov	r0, r6
 800a58c:	f000 faf6 	bl	800ab7c <_sbrk_r>
 800a590:	3001      	adds	r0, #1
 800a592:	d1dd      	bne.n	800a550 <_malloc_r+0x64>
 800a594:	e7cf      	b.n	800a536 <_malloc_r+0x4a>
 800a596:	bf00      	nop
 800a598:	2000989c 	.word	0x2000989c
 800a59c:	200098a0 	.word	0x200098a0

0800a5a0 <__sfputc_r>:
 800a5a0:	6893      	ldr	r3, [r2, #8]
 800a5a2:	3b01      	subs	r3, #1
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	b410      	push	{r4}
 800a5a8:	6093      	str	r3, [r2, #8]
 800a5aa:	da08      	bge.n	800a5be <__sfputc_r+0x1e>
 800a5ac:	6994      	ldr	r4, [r2, #24]
 800a5ae:	42a3      	cmp	r3, r4
 800a5b0:	db01      	blt.n	800a5b6 <__sfputc_r+0x16>
 800a5b2:	290a      	cmp	r1, #10
 800a5b4:	d103      	bne.n	800a5be <__sfputc_r+0x1e>
 800a5b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a5ba:	f7ff bc69 	b.w	8009e90 <__swbuf_r>
 800a5be:	6813      	ldr	r3, [r2, #0]
 800a5c0:	1c58      	adds	r0, r3, #1
 800a5c2:	6010      	str	r0, [r2, #0]
 800a5c4:	7019      	strb	r1, [r3, #0]
 800a5c6:	4608      	mov	r0, r1
 800a5c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a5cc:	4770      	bx	lr

0800a5ce <__sfputs_r>:
 800a5ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5d0:	4606      	mov	r6, r0
 800a5d2:	460f      	mov	r7, r1
 800a5d4:	4614      	mov	r4, r2
 800a5d6:	18d5      	adds	r5, r2, r3
 800a5d8:	42ac      	cmp	r4, r5
 800a5da:	d101      	bne.n	800a5e0 <__sfputs_r+0x12>
 800a5dc:	2000      	movs	r0, #0
 800a5de:	e007      	b.n	800a5f0 <__sfputs_r+0x22>
 800a5e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5e4:	463a      	mov	r2, r7
 800a5e6:	4630      	mov	r0, r6
 800a5e8:	f7ff ffda 	bl	800a5a0 <__sfputc_r>
 800a5ec:	1c43      	adds	r3, r0, #1
 800a5ee:	d1f3      	bne.n	800a5d8 <__sfputs_r+0xa>
 800a5f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a5f4 <_vfiprintf_r>:
 800a5f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5f8:	460d      	mov	r5, r1
 800a5fa:	b09d      	sub	sp, #116	; 0x74
 800a5fc:	4614      	mov	r4, r2
 800a5fe:	4698      	mov	r8, r3
 800a600:	4606      	mov	r6, r0
 800a602:	b118      	cbz	r0, 800a60c <_vfiprintf_r+0x18>
 800a604:	6983      	ldr	r3, [r0, #24]
 800a606:	b90b      	cbnz	r3, 800a60c <_vfiprintf_r+0x18>
 800a608:	f7ff fe1c 	bl	800a244 <__sinit>
 800a60c:	4b89      	ldr	r3, [pc, #548]	; (800a834 <_vfiprintf_r+0x240>)
 800a60e:	429d      	cmp	r5, r3
 800a610:	d11b      	bne.n	800a64a <_vfiprintf_r+0x56>
 800a612:	6875      	ldr	r5, [r6, #4]
 800a614:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a616:	07d9      	lsls	r1, r3, #31
 800a618:	d405      	bmi.n	800a626 <_vfiprintf_r+0x32>
 800a61a:	89ab      	ldrh	r3, [r5, #12]
 800a61c:	059a      	lsls	r2, r3, #22
 800a61e:	d402      	bmi.n	800a626 <_vfiprintf_r+0x32>
 800a620:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a622:	f7ff fead 	bl	800a380 <__retarget_lock_acquire_recursive>
 800a626:	89ab      	ldrh	r3, [r5, #12]
 800a628:	071b      	lsls	r3, r3, #28
 800a62a:	d501      	bpl.n	800a630 <_vfiprintf_r+0x3c>
 800a62c:	692b      	ldr	r3, [r5, #16]
 800a62e:	b9eb      	cbnz	r3, 800a66c <_vfiprintf_r+0x78>
 800a630:	4629      	mov	r1, r5
 800a632:	4630      	mov	r0, r6
 800a634:	f7ff fc7e 	bl	8009f34 <__swsetup_r>
 800a638:	b1c0      	cbz	r0, 800a66c <_vfiprintf_r+0x78>
 800a63a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a63c:	07dc      	lsls	r4, r3, #31
 800a63e:	d50e      	bpl.n	800a65e <_vfiprintf_r+0x6a>
 800a640:	f04f 30ff 	mov.w	r0, #4294967295
 800a644:	b01d      	add	sp, #116	; 0x74
 800a646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a64a:	4b7b      	ldr	r3, [pc, #492]	; (800a838 <_vfiprintf_r+0x244>)
 800a64c:	429d      	cmp	r5, r3
 800a64e:	d101      	bne.n	800a654 <_vfiprintf_r+0x60>
 800a650:	68b5      	ldr	r5, [r6, #8]
 800a652:	e7df      	b.n	800a614 <_vfiprintf_r+0x20>
 800a654:	4b79      	ldr	r3, [pc, #484]	; (800a83c <_vfiprintf_r+0x248>)
 800a656:	429d      	cmp	r5, r3
 800a658:	bf08      	it	eq
 800a65a:	68f5      	ldreq	r5, [r6, #12]
 800a65c:	e7da      	b.n	800a614 <_vfiprintf_r+0x20>
 800a65e:	89ab      	ldrh	r3, [r5, #12]
 800a660:	0598      	lsls	r0, r3, #22
 800a662:	d4ed      	bmi.n	800a640 <_vfiprintf_r+0x4c>
 800a664:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a666:	f7ff fe8c 	bl	800a382 <__retarget_lock_release_recursive>
 800a66a:	e7e9      	b.n	800a640 <_vfiprintf_r+0x4c>
 800a66c:	2300      	movs	r3, #0
 800a66e:	9309      	str	r3, [sp, #36]	; 0x24
 800a670:	2320      	movs	r3, #32
 800a672:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a676:	f8cd 800c 	str.w	r8, [sp, #12]
 800a67a:	2330      	movs	r3, #48	; 0x30
 800a67c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a840 <_vfiprintf_r+0x24c>
 800a680:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a684:	f04f 0901 	mov.w	r9, #1
 800a688:	4623      	mov	r3, r4
 800a68a:	469a      	mov	sl, r3
 800a68c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a690:	b10a      	cbz	r2, 800a696 <_vfiprintf_r+0xa2>
 800a692:	2a25      	cmp	r2, #37	; 0x25
 800a694:	d1f9      	bne.n	800a68a <_vfiprintf_r+0x96>
 800a696:	ebba 0b04 	subs.w	fp, sl, r4
 800a69a:	d00b      	beq.n	800a6b4 <_vfiprintf_r+0xc0>
 800a69c:	465b      	mov	r3, fp
 800a69e:	4622      	mov	r2, r4
 800a6a0:	4629      	mov	r1, r5
 800a6a2:	4630      	mov	r0, r6
 800a6a4:	f7ff ff93 	bl	800a5ce <__sfputs_r>
 800a6a8:	3001      	adds	r0, #1
 800a6aa:	f000 80aa 	beq.w	800a802 <_vfiprintf_r+0x20e>
 800a6ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6b0:	445a      	add	r2, fp
 800a6b2:	9209      	str	r2, [sp, #36]	; 0x24
 800a6b4:	f89a 3000 	ldrb.w	r3, [sl]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	f000 80a2 	beq.w	800a802 <_vfiprintf_r+0x20e>
 800a6be:	2300      	movs	r3, #0
 800a6c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a6c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6c8:	f10a 0a01 	add.w	sl, sl, #1
 800a6cc:	9304      	str	r3, [sp, #16]
 800a6ce:	9307      	str	r3, [sp, #28]
 800a6d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a6d4:	931a      	str	r3, [sp, #104]	; 0x68
 800a6d6:	4654      	mov	r4, sl
 800a6d8:	2205      	movs	r2, #5
 800a6da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6de:	4858      	ldr	r0, [pc, #352]	; (800a840 <_vfiprintf_r+0x24c>)
 800a6e0:	f7f5 fd7e 	bl	80001e0 <memchr>
 800a6e4:	9a04      	ldr	r2, [sp, #16]
 800a6e6:	b9d8      	cbnz	r0, 800a720 <_vfiprintf_r+0x12c>
 800a6e8:	06d1      	lsls	r1, r2, #27
 800a6ea:	bf44      	itt	mi
 800a6ec:	2320      	movmi	r3, #32
 800a6ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a6f2:	0713      	lsls	r3, r2, #28
 800a6f4:	bf44      	itt	mi
 800a6f6:	232b      	movmi	r3, #43	; 0x2b
 800a6f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a6fc:	f89a 3000 	ldrb.w	r3, [sl]
 800a700:	2b2a      	cmp	r3, #42	; 0x2a
 800a702:	d015      	beq.n	800a730 <_vfiprintf_r+0x13c>
 800a704:	9a07      	ldr	r2, [sp, #28]
 800a706:	4654      	mov	r4, sl
 800a708:	2000      	movs	r0, #0
 800a70a:	f04f 0c0a 	mov.w	ip, #10
 800a70e:	4621      	mov	r1, r4
 800a710:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a714:	3b30      	subs	r3, #48	; 0x30
 800a716:	2b09      	cmp	r3, #9
 800a718:	d94e      	bls.n	800a7b8 <_vfiprintf_r+0x1c4>
 800a71a:	b1b0      	cbz	r0, 800a74a <_vfiprintf_r+0x156>
 800a71c:	9207      	str	r2, [sp, #28]
 800a71e:	e014      	b.n	800a74a <_vfiprintf_r+0x156>
 800a720:	eba0 0308 	sub.w	r3, r0, r8
 800a724:	fa09 f303 	lsl.w	r3, r9, r3
 800a728:	4313      	orrs	r3, r2
 800a72a:	9304      	str	r3, [sp, #16]
 800a72c:	46a2      	mov	sl, r4
 800a72e:	e7d2      	b.n	800a6d6 <_vfiprintf_r+0xe2>
 800a730:	9b03      	ldr	r3, [sp, #12]
 800a732:	1d19      	adds	r1, r3, #4
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	9103      	str	r1, [sp, #12]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	bfbb      	ittet	lt
 800a73c:	425b      	neglt	r3, r3
 800a73e:	f042 0202 	orrlt.w	r2, r2, #2
 800a742:	9307      	strge	r3, [sp, #28]
 800a744:	9307      	strlt	r3, [sp, #28]
 800a746:	bfb8      	it	lt
 800a748:	9204      	strlt	r2, [sp, #16]
 800a74a:	7823      	ldrb	r3, [r4, #0]
 800a74c:	2b2e      	cmp	r3, #46	; 0x2e
 800a74e:	d10c      	bne.n	800a76a <_vfiprintf_r+0x176>
 800a750:	7863      	ldrb	r3, [r4, #1]
 800a752:	2b2a      	cmp	r3, #42	; 0x2a
 800a754:	d135      	bne.n	800a7c2 <_vfiprintf_r+0x1ce>
 800a756:	9b03      	ldr	r3, [sp, #12]
 800a758:	1d1a      	adds	r2, r3, #4
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	9203      	str	r2, [sp, #12]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	bfb8      	it	lt
 800a762:	f04f 33ff 	movlt.w	r3, #4294967295
 800a766:	3402      	adds	r4, #2
 800a768:	9305      	str	r3, [sp, #20]
 800a76a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a850 <_vfiprintf_r+0x25c>
 800a76e:	7821      	ldrb	r1, [r4, #0]
 800a770:	2203      	movs	r2, #3
 800a772:	4650      	mov	r0, sl
 800a774:	f7f5 fd34 	bl	80001e0 <memchr>
 800a778:	b140      	cbz	r0, 800a78c <_vfiprintf_r+0x198>
 800a77a:	2340      	movs	r3, #64	; 0x40
 800a77c:	eba0 000a 	sub.w	r0, r0, sl
 800a780:	fa03 f000 	lsl.w	r0, r3, r0
 800a784:	9b04      	ldr	r3, [sp, #16]
 800a786:	4303      	orrs	r3, r0
 800a788:	3401      	adds	r4, #1
 800a78a:	9304      	str	r3, [sp, #16]
 800a78c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a790:	482c      	ldr	r0, [pc, #176]	; (800a844 <_vfiprintf_r+0x250>)
 800a792:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a796:	2206      	movs	r2, #6
 800a798:	f7f5 fd22 	bl	80001e0 <memchr>
 800a79c:	2800      	cmp	r0, #0
 800a79e:	d03f      	beq.n	800a820 <_vfiprintf_r+0x22c>
 800a7a0:	4b29      	ldr	r3, [pc, #164]	; (800a848 <_vfiprintf_r+0x254>)
 800a7a2:	bb1b      	cbnz	r3, 800a7ec <_vfiprintf_r+0x1f8>
 800a7a4:	9b03      	ldr	r3, [sp, #12]
 800a7a6:	3307      	adds	r3, #7
 800a7a8:	f023 0307 	bic.w	r3, r3, #7
 800a7ac:	3308      	adds	r3, #8
 800a7ae:	9303      	str	r3, [sp, #12]
 800a7b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7b2:	443b      	add	r3, r7
 800a7b4:	9309      	str	r3, [sp, #36]	; 0x24
 800a7b6:	e767      	b.n	800a688 <_vfiprintf_r+0x94>
 800a7b8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a7bc:	460c      	mov	r4, r1
 800a7be:	2001      	movs	r0, #1
 800a7c0:	e7a5      	b.n	800a70e <_vfiprintf_r+0x11a>
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	3401      	adds	r4, #1
 800a7c6:	9305      	str	r3, [sp, #20]
 800a7c8:	4619      	mov	r1, r3
 800a7ca:	f04f 0c0a 	mov.w	ip, #10
 800a7ce:	4620      	mov	r0, r4
 800a7d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7d4:	3a30      	subs	r2, #48	; 0x30
 800a7d6:	2a09      	cmp	r2, #9
 800a7d8:	d903      	bls.n	800a7e2 <_vfiprintf_r+0x1ee>
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d0c5      	beq.n	800a76a <_vfiprintf_r+0x176>
 800a7de:	9105      	str	r1, [sp, #20]
 800a7e0:	e7c3      	b.n	800a76a <_vfiprintf_r+0x176>
 800a7e2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7e6:	4604      	mov	r4, r0
 800a7e8:	2301      	movs	r3, #1
 800a7ea:	e7f0      	b.n	800a7ce <_vfiprintf_r+0x1da>
 800a7ec:	ab03      	add	r3, sp, #12
 800a7ee:	9300      	str	r3, [sp, #0]
 800a7f0:	462a      	mov	r2, r5
 800a7f2:	4b16      	ldr	r3, [pc, #88]	; (800a84c <_vfiprintf_r+0x258>)
 800a7f4:	a904      	add	r1, sp, #16
 800a7f6:	4630      	mov	r0, r6
 800a7f8:	f3af 8000 	nop.w
 800a7fc:	4607      	mov	r7, r0
 800a7fe:	1c78      	adds	r0, r7, #1
 800a800:	d1d6      	bne.n	800a7b0 <_vfiprintf_r+0x1bc>
 800a802:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a804:	07d9      	lsls	r1, r3, #31
 800a806:	d405      	bmi.n	800a814 <_vfiprintf_r+0x220>
 800a808:	89ab      	ldrh	r3, [r5, #12]
 800a80a:	059a      	lsls	r2, r3, #22
 800a80c:	d402      	bmi.n	800a814 <_vfiprintf_r+0x220>
 800a80e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a810:	f7ff fdb7 	bl	800a382 <__retarget_lock_release_recursive>
 800a814:	89ab      	ldrh	r3, [r5, #12]
 800a816:	065b      	lsls	r3, r3, #25
 800a818:	f53f af12 	bmi.w	800a640 <_vfiprintf_r+0x4c>
 800a81c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a81e:	e711      	b.n	800a644 <_vfiprintf_r+0x50>
 800a820:	ab03      	add	r3, sp, #12
 800a822:	9300      	str	r3, [sp, #0]
 800a824:	462a      	mov	r2, r5
 800a826:	4b09      	ldr	r3, [pc, #36]	; (800a84c <_vfiprintf_r+0x258>)
 800a828:	a904      	add	r1, sp, #16
 800a82a:	4630      	mov	r0, r6
 800a82c:	f000 f880 	bl	800a930 <_printf_i>
 800a830:	e7e4      	b.n	800a7fc <_vfiprintf_r+0x208>
 800a832:	bf00      	nop
 800a834:	0800b4ac 	.word	0x0800b4ac
 800a838:	0800b4cc 	.word	0x0800b4cc
 800a83c:	0800b48c 	.word	0x0800b48c
 800a840:	0800b4ec 	.word	0x0800b4ec
 800a844:	0800b4f6 	.word	0x0800b4f6
 800a848:	00000000 	.word	0x00000000
 800a84c:	0800a5cf 	.word	0x0800a5cf
 800a850:	0800b4f2 	.word	0x0800b4f2

0800a854 <_printf_common>:
 800a854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a858:	4616      	mov	r6, r2
 800a85a:	4699      	mov	r9, r3
 800a85c:	688a      	ldr	r2, [r1, #8]
 800a85e:	690b      	ldr	r3, [r1, #16]
 800a860:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a864:	4293      	cmp	r3, r2
 800a866:	bfb8      	it	lt
 800a868:	4613      	movlt	r3, r2
 800a86a:	6033      	str	r3, [r6, #0]
 800a86c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a870:	4607      	mov	r7, r0
 800a872:	460c      	mov	r4, r1
 800a874:	b10a      	cbz	r2, 800a87a <_printf_common+0x26>
 800a876:	3301      	adds	r3, #1
 800a878:	6033      	str	r3, [r6, #0]
 800a87a:	6823      	ldr	r3, [r4, #0]
 800a87c:	0699      	lsls	r1, r3, #26
 800a87e:	bf42      	ittt	mi
 800a880:	6833      	ldrmi	r3, [r6, #0]
 800a882:	3302      	addmi	r3, #2
 800a884:	6033      	strmi	r3, [r6, #0]
 800a886:	6825      	ldr	r5, [r4, #0]
 800a888:	f015 0506 	ands.w	r5, r5, #6
 800a88c:	d106      	bne.n	800a89c <_printf_common+0x48>
 800a88e:	f104 0a19 	add.w	sl, r4, #25
 800a892:	68e3      	ldr	r3, [r4, #12]
 800a894:	6832      	ldr	r2, [r6, #0]
 800a896:	1a9b      	subs	r3, r3, r2
 800a898:	42ab      	cmp	r3, r5
 800a89a:	dc26      	bgt.n	800a8ea <_printf_common+0x96>
 800a89c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a8a0:	1e13      	subs	r3, r2, #0
 800a8a2:	6822      	ldr	r2, [r4, #0]
 800a8a4:	bf18      	it	ne
 800a8a6:	2301      	movne	r3, #1
 800a8a8:	0692      	lsls	r2, r2, #26
 800a8aa:	d42b      	bmi.n	800a904 <_printf_common+0xb0>
 800a8ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a8b0:	4649      	mov	r1, r9
 800a8b2:	4638      	mov	r0, r7
 800a8b4:	47c0      	blx	r8
 800a8b6:	3001      	adds	r0, #1
 800a8b8:	d01e      	beq.n	800a8f8 <_printf_common+0xa4>
 800a8ba:	6823      	ldr	r3, [r4, #0]
 800a8bc:	68e5      	ldr	r5, [r4, #12]
 800a8be:	6832      	ldr	r2, [r6, #0]
 800a8c0:	f003 0306 	and.w	r3, r3, #6
 800a8c4:	2b04      	cmp	r3, #4
 800a8c6:	bf08      	it	eq
 800a8c8:	1aad      	subeq	r5, r5, r2
 800a8ca:	68a3      	ldr	r3, [r4, #8]
 800a8cc:	6922      	ldr	r2, [r4, #16]
 800a8ce:	bf0c      	ite	eq
 800a8d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a8d4:	2500      	movne	r5, #0
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	bfc4      	itt	gt
 800a8da:	1a9b      	subgt	r3, r3, r2
 800a8dc:	18ed      	addgt	r5, r5, r3
 800a8de:	2600      	movs	r6, #0
 800a8e0:	341a      	adds	r4, #26
 800a8e2:	42b5      	cmp	r5, r6
 800a8e4:	d11a      	bne.n	800a91c <_printf_common+0xc8>
 800a8e6:	2000      	movs	r0, #0
 800a8e8:	e008      	b.n	800a8fc <_printf_common+0xa8>
 800a8ea:	2301      	movs	r3, #1
 800a8ec:	4652      	mov	r2, sl
 800a8ee:	4649      	mov	r1, r9
 800a8f0:	4638      	mov	r0, r7
 800a8f2:	47c0      	blx	r8
 800a8f4:	3001      	adds	r0, #1
 800a8f6:	d103      	bne.n	800a900 <_printf_common+0xac>
 800a8f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a8fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a900:	3501      	adds	r5, #1
 800a902:	e7c6      	b.n	800a892 <_printf_common+0x3e>
 800a904:	18e1      	adds	r1, r4, r3
 800a906:	1c5a      	adds	r2, r3, #1
 800a908:	2030      	movs	r0, #48	; 0x30
 800a90a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a90e:	4422      	add	r2, r4
 800a910:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a914:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a918:	3302      	adds	r3, #2
 800a91a:	e7c7      	b.n	800a8ac <_printf_common+0x58>
 800a91c:	2301      	movs	r3, #1
 800a91e:	4622      	mov	r2, r4
 800a920:	4649      	mov	r1, r9
 800a922:	4638      	mov	r0, r7
 800a924:	47c0      	blx	r8
 800a926:	3001      	adds	r0, #1
 800a928:	d0e6      	beq.n	800a8f8 <_printf_common+0xa4>
 800a92a:	3601      	adds	r6, #1
 800a92c:	e7d9      	b.n	800a8e2 <_printf_common+0x8e>
	...

0800a930 <_printf_i>:
 800a930:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a934:	460c      	mov	r4, r1
 800a936:	4691      	mov	r9, r2
 800a938:	7e27      	ldrb	r7, [r4, #24]
 800a93a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a93c:	2f78      	cmp	r7, #120	; 0x78
 800a93e:	4680      	mov	r8, r0
 800a940:	469a      	mov	sl, r3
 800a942:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a946:	d807      	bhi.n	800a958 <_printf_i+0x28>
 800a948:	2f62      	cmp	r7, #98	; 0x62
 800a94a:	d80a      	bhi.n	800a962 <_printf_i+0x32>
 800a94c:	2f00      	cmp	r7, #0
 800a94e:	f000 80d8 	beq.w	800ab02 <_printf_i+0x1d2>
 800a952:	2f58      	cmp	r7, #88	; 0x58
 800a954:	f000 80a3 	beq.w	800aa9e <_printf_i+0x16e>
 800a958:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a95c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a960:	e03a      	b.n	800a9d8 <_printf_i+0xa8>
 800a962:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a966:	2b15      	cmp	r3, #21
 800a968:	d8f6      	bhi.n	800a958 <_printf_i+0x28>
 800a96a:	a001      	add	r0, pc, #4	; (adr r0, 800a970 <_printf_i+0x40>)
 800a96c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a970:	0800a9c9 	.word	0x0800a9c9
 800a974:	0800a9dd 	.word	0x0800a9dd
 800a978:	0800a959 	.word	0x0800a959
 800a97c:	0800a959 	.word	0x0800a959
 800a980:	0800a959 	.word	0x0800a959
 800a984:	0800a959 	.word	0x0800a959
 800a988:	0800a9dd 	.word	0x0800a9dd
 800a98c:	0800a959 	.word	0x0800a959
 800a990:	0800a959 	.word	0x0800a959
 800a994:	0800a959 	.word	0x0800a959
 800a998:	0800a959 	.word	0x0800a959
 800a99c:	0800aae9 	.word	0x0800aae9
 800a9a0:	0800aa0d 	.word	0x0800aa0d
 800a9a4:	0800aacb 	.word	0x0800aacb
 800a9a8:	0800a959 	.word	0x0800a959
 800a9ac:	0800a959 	.word	0x0800a959
 800a9b0:	0800ab0b 	.word	0x0800ab0b
 800a9b4:	0800a959 	.word	0x0800a959
 800a9b8:	0800aa0d 	.word	0x0800aa0d
 800a9bc:	0800a959 	.word	0x0800a959
 800a9c0:	0800a959 	.word	0x0800a959
 800a9c4:	0800aad3 	.word	0x0800aad3
 800a9c8:	680b      	ldr	r3, [r1, #0]
 800a9ca:	1d1a      	adds	r2, r3, #4
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	600a      	str	r2, [r1, #0]
 800a9d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a9d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a9d8:	2301      	movs	r3, #1
 800a9da:	e0a3      	b.n	800ab24 <_printf_i+0x1f4>
 800a9dc:	6825      	ldr	r5, [r4, #0]
 800a9de:	6808      	ldr	r0, [r1, #0]
 800a9e0:	062e      	lsls	r6, r5, #24
 800a9e2:	f100 0304 	add.w	r3, r0, #4
 800a9e6:	d50a      	bpl.n	800a9fe <_printf_i+0xce>
 800a9e8:	6805      	ldr	r5, [r0, #0]
 800a9ea:	600b      	str	r3, [r1, #0]
 800a9ec:	2d00      	cmp	r5, #0
 800a9ee:	da03      	bge.n	800a9f8 <_printf_i+0xc8>
 800a9f0:	232d      	movs	r3, #45	; 0x2d
 800a9f2:	426d      	negs	r5, r5
 800a9f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a9f8:	485e      	ldr	r0, [pc, #376]	; (800ab74 <_printf_i+0x244>)
 800a9fa:	230a      	movs	r3, #10
 800a9fc:	e019      	b.n	800aa32 <_printf_i+0x102>
 800a9fe:	f015 0f40 	tst.w	r5, #64	; 0x40
 800aa02:	6805      	ldr	r5, [r0, #0]
 800aa04:	600b      	str	r3, [r1, #0]
 800aa06:	bf18      	it	ne
 800aa08:	b22d      	sxthne	r5, r5
 800aa0a:	e7ef      	b.n	800a9ec <_printf_i+0xbc>
 800aa0c:	680b      	ldr	r3, [r1, #0]
 800aa0e:	6825      	ldr	r5, [r4, #0]
 800aa10:	1d18      	adds	r0, r3, #4
 800aa12:	6008      	str	r0, [r1, #0]
 800aa14:	0628      	lsls	r0, r5, #24
 800aa16:	d501      	bpl.n	800aa1c <_printf_i+0xec>
 800aa18:	681d      	ldr	r5, [r3, #0]
 800aa1a:	e002      	b.n	800aa22 <_printf_i+0xf2>
 800aa1c:	0669      	lsls	r1, r5, #25
 800aa1e:	d5fb      	bpl.n	800aa18 <_printf_i+0xe8>
 800aa20:	881d      	ldrh	r5, [r3, #0]
 800aa22:	4854      	ldr	r0, [pc, #336]	; (800ab74 <_printf_i+0x244>)
 800aa24:	2f6f      	cmp	r7, #111	; 0x6f
 800aa26:	bf0c      	ite	eq
 800aa28:	2308      	moveq	r3, #8
 800aa2a:	230a      	movne	r3, #10
 800aa2c:	2100      	movs	r1, #0
 800aa2e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800aa32:	6866      	ldr	r6, [r4, #4]
 800aa34:	60a6      	str	r6, [r4, #8]
 800aa36:	2e00      	cmp	r6, #0
 800aa38:	bfa2      	ittt	ge
 800aa3a:	6821      	ldrge	r1, [r4, #0]
 800aa3c:	f021 0104 	bicge.w	r1, r1, #4
 800aa40:	6021      	strge	r1, [r4, #0]
 800aa42:	b90d      	cbnz	r5, 800aa48 <_printf_i+0x118>
 800aa44:	2e00      	cmp	r6, #0
 800aa46:	d04d      	beq.n	800aae4 <_printf_i+0x1b4>
 800aa48:	4616      	mov	r6, r2
 800aa4a:	fbb5 f1f3 	udiv	r1, r5, r3
 800aa4e:	fb03 5711 	mls	r7, r3, r1, r5
 800aa52:	5dc7      	ldrb	r7, [r0, r7]
 800aa54:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aa58:	462f      	mov	r7, r5
 800aa5a:	42bb      	cmp	r3, r7
 800aa5c:	460d      	mov	r5, r1
 800aa5e:	d9f4      	bls.n	800aa4a <_printf_i+0x11a>
 800aa60:	2b08      	cmp	r3, #8
 800aa62:	d10b      	bne.n	800aa7c <_printf_i+0x14c>
 800aa64:	6823      	ldr	r3, [r4, #0]
 800aa66:	07df      	lsls	r7, r3, #31
 800aa68:	d508      	bpl.n	800aa7c <_printf_i+0x14c>
 800aa6a:	6923      	ldr	r3, [r4, #16]
 800aa6c:	6861      	ldr	r1, [r4, #4]
 800aa6e:	4299      	cmp	r1, r3
 800aa70:	bfde      	ittt	le
 800aa72:	2330      	movle	r3, #48	; 0x30
 800aa74:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aa78:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aa7c:	1b92      	subs	r2, r2, r6
 800aa7e:	6122      	str	r2, [r4, #16]
 800aa80:	f8cd a000 	str.w	sl, [sp]
 800aa84:	464b      	mov	r3, r9
 800aa86:	aa03      	add	r2, sp, #12
 800aa88:	4621      	mov	r1, r4
 800aa8a:	4640      	mov	r0, r8
 800aa8c:	f7ff fee2 	bl	800a854 <_printf_common>
 800aa90:	3001      	adds	r0, #1
 800aa92:	d14c      	bne.n	800ab2e <_printf_i+0x1fe>
 800aa94:	f04f 30ff 	mov.w	r0, #4294967295
 800aa98:	b004      	add	sp, #16
 800aa9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa9e:	4835      	ldr	r0, [pc, #212]	; (800ab74 <_printf_i+0x244>)
 800aaa0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800aaa4:	6823      	ldr	r3, [r4, #0]
 800aaa6:	680e      	ldr	r6, [r1, #0]
 800aaa8:	061f      	lsls	r7, r3, #24
 800aaaa:	f856 5b04 	ldr.w	r5, [r6], #4
 800aaae:	600e      	str	r6, [r1, #0]
 800aab0:	d514      	bpl.n	800aadc <_printf_i+0x1ac>
 800aab2:	07d9      	lsls	r1, r3, #31
 800aab4:	bf44      	itt	mi
 800aab6:	f043 0320 	orrmi.w	r3, r3, #32
 800aaba:	6023      	strmi	r3, [r4, #0]
 800aabc:	b91d      	cbnz	r5, 800aac6 <_printf_i+0x196>
 800aabe:	6823      	ldr	r3, [r4, #0]
 800aac0:	f023 0320 	bic.w	r3, r3, #32
 800aac4:	6023      	str	r3, [r4, #0]
 800aac6:	2310      	movs	r3, #16
 800aac8:	e7b0      	b.n	800aa2c <_printf_i+0xfc>
 800aaca:	6823      	ldr	r3, [r4, #0]
 800aacc:	f043 0320 	orr.w	r3, r3, #32
 800aad0:	6023      	str	r3, [r4, #0]
 800aad2:	2378      	movs	r3, #120	; 0x78
 800aad4:	4828      	ldr	r0, [pc, #160]	; (800ab78 <_printf_i+0x248>)
 800aad6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800aada:	e7e3      	b.n	800aaa4 <_printf_i+0x174>
 800aadc:	065e      	lsls	r6, r3, #25
 800aade:	bf48      	it	mi
 800aae0:	b2ad      	uxthmi	r5, r5
 800aae2:	e7e6      	b.n	800aab2 <_printf_i+0x182>
 800aae4:	4616      	mov	r6, r2
 800aae6:	e7bb      	b.n	800aa60 <_printf_i+0x130>
 800aae8:	680b      	ldr	r3, [r1, #0]
 800aaea:	6826      	ldr	r6, [r4, #0]
 800aaec:	6960      	ldr	r0, [r4, #20]
 800aaee:	1d1d      	adds	r5, r3, #4
 800aaf0:	600d      	str	r5, [r1, #0]
 800aaf2:	0635      	lsls	r5, r6, #24
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	d501      	bpl.n	800aafc <_printf_i+0x1cc>
 800aaf8:	6018      	str	r0, [r3, #0]
 800aafa:	e002      	b.n	800ab02 <_printf_i+0x1d2>
 800aafc:	0671      	lsls	r1, r6, #25
 800aafe:	d5fb      	bpl.n	800aaf8 <_printf_i+0x1c8>
 800ab00:	8018      	strh	r0, [r3, #0]
 800ab02:	2300      	movs	r3, #0
 800ab04:	6123      	str	r3, [r4, #16]
 800ab06:	4616      	mov	r6, r2
 800ab08:	e7ba      	b.n	800aa80 <_printf_i+0x150>
 800ab0a:	680b      	ldr	r3, [r1, #0]
 800ab0c:	1d1a      	adds	r2, r3, #4
 800ab0e:	600a      	str	r2, [r1, #0]
 800ab10:	681e      	ldr	r6, [r3, #0]
 800ab12:	6862      	ldr	r2, [r4, #4]
 800ab14:	2100      	movs	r1, #0
 800ab16:	4630      	mov	r0, r6
 800ab18:	f7f5 fb62 	bl	80001e0 <memchr>
 800ab1c:	b108      	cbz	r0, 800ab22 <_printf_i+0x1f2>
 800ab1e:	1b80      	subs	r0, r0, r6
 800ab20:	6060      	str	r0, [r4, #4]
 800ab22:	6863      	ldr	r3, [r4, #4]
 800ab24:	6123      	str	r3, [r4, #16]
 800ab26:	2300      	movs	r3, #0
 800ab28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab2c:	e7a8      	b.n	800aa80 <_printf_i+0x150>
 800ab2e:	6923      	ldr	r3, [r4, #16]
 800ab30:	4632      	mov	r2, r6
 800ab32:	4649      	mov	r1, r9
 800ab34:	4640      	mov	r0, r8
 800ab36:	47d0      	blx	sl
 800ab38:	3001      	adds	r0, #1
 800ab3a:	d0ab      	beq.n	800aa94 <_printf_i+0x164>
 800ab3c:	6823      	ldr	r3, [r4, #0]
 800ab3e:	079b      	lsls	r3, r3, #30
 800ab40:	d413      	bmi.n	800ab6a <_printf_i+0x23a>
 800ab42:	68e0      	ldr	r0, [r4, #12]
 800ab44:	9b03      	ldr	r3, [sp, #12]
 800ab46:	4298      	cmp	r0, r3
 800ab48:	bfb8      	it	lt
 800ab4a:	4618      	movlt	r0, r3
 800ab4c:	e7a4      	b.n	800aa98 <_printf_i+0x168>
 800ab4e:	2301      	movs	r3, #1
 800ab50:	4632      	mov	r2, r6
 800ab52:	4649      	mov	r1, r9
 800ab54:	4640      	mov	r0, r8
 800ab56:	47d0      	blx	sl
 800ab58:	3001      	adds	r0, #1
 800ab5a:	d09b      	beq.n	800aa94 <_printf_i+0x164>
 800ab5c:	3501      	adds	r5, #1
 800ab5e:	68e3      	ldr	r3, [r4, #12]
 800ab60:	9903      	ldr	r1, [sp, #12]
 800ab62:	1a5b      	subs	r3, r3, r1
 800ab64:	42ab      	cmp	r3, r5
 800ab66:	dcf2      	bgt.n	800ab4e <_printf_i+0x21e>
 800ab68:	e7eb      	b.n	800ab42 <_printf_i+0x212>
 800ab6a:	2500      	movs	r5, #0
 800ab6c:	f104 0619 	add.w	r6, r4, #25
 800ab70:	e7f5      	b.n	800ab5e <_printf_i+0x22e>
 800ab72:	bf00      	nop
 800ab74:	0800b4fd 	.word	0x0800b4fd
 800ab78:	0800b50e 	.word	0x0800b50e

0800ab7c <_sbrk_r>:
 800ab7c:	b538      	push	{r3, r4, r5, lr}
 800ab7e:	4d06      	ldr	r5, [pc, #24]	; (800ab98 <_sbrk_r+0x1c>)
 800ab80:	2300      	movs	r3, #0
 800ab82:	4604      	mov	r4, r0
 800ab84:	4608      	mov	r0, r1
 800ab86:	602b      	str	r3, [r5, #0]
 800ab88:	f7f7 fb5c 	bl	8002244 <_sbrk>
 800ab8c:	1c43      	adds	r3, r0, #1
 800ab8e:	d102      	bne.n	800ab96 <_sbrk_r+0x1a>
 800ab90:	682b      	ldr	r3, [r5, #0]
 800ab92:	b103      	cbz	r3, 800ab96 <_sbrk_r+0x1a>
 800ab94:	6023      	str	r3, [r4, #0]
 800ab96:	bd38      	pop	{r3, r4, r5, pc}
 800ab98:	20009cb0 	.word	0x20009cb0

0800ab9c <__sread>:
 800ab9c:	b510      	push	{r4, lr}
 800ab9e:	460c      	mov	r4, r1
 800aba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aba4:	f000 f8a0 	bl	800ace8 <_read_r>
 800aba8:	2800      	cmp	r0, #0
 800abaa:	bfab      	itete	ge
 800abac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800abae:	89a3      	ldrhlt	r3, [r4, #12]
 800abb0:	181b      	addge	r3, r3, r0
 800abb2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800abb6:	bfac      	ite	ge
 800abb8:	6563      	strge	r3, [r4, #84]	; 0x54
 800abba:	81a3      	strhlt	r3, [r4, #12]
 800abbc:	bd10      	pop	{r4, pc}

0800abbe <__swrite>:
 800abbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abc2:	461f      	mov	r7, r3
 800abc4:	898b      	ldrh	r3, [r1, #12]
 800abc6:	05db      	lsls	r3, r3, #23
 800abc8:	4605      	mov	r5, r0
 800abca:	460c      	mov	r4, r1
 800abcc:	4616      	mov	r6, r2
 800abce:	d505      	bpl.n	800abdc <__swrite+0x1e>
 800abd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abd4:	2302      	movs	r3, #2
 800abd6:	2200      	movs	r2, #0
 800abd8:	f000 f868 	bl	800acac <_lseek_r>
 800abdc:	89a3      	ldrh	r3, [r4, #12]
 800abde:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800abe2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800abe6:	81a3      	strh	r3, [r4, #12]
 800abe8:	4632      	mov	r2, r6
 800abea:	463b      	mov	r3, r7
 800abec:	4628      	mov	r0, r5
 800abee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800abf2:	f000 b817 	b.w	800ac24 <_write_r>

0800abf6 <__sseek>:
 800abf6:	b510      	push	{r4, lr}
 800abf8:	460c      	mov	r4, r1
 800abfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abfe:	f000 f855 	bl	800acac <_lseek_r>
 800ac02:	1c43      	adds	r3, r0, #1
 800ac04:	89a3      	ldrh	r3, [r4, #12]
 800ac06:	bf15      	itete	ne
 800ac08:	6560      	strne	r0, [r4, #84]	; 0x54
 800ac0a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ac0e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ac12:	81a3      	strheq	r3, [r4, #12]
 800ac14:	bf18      	it	ne
 800ac16:	81a3      	strhne	r3, [r4, #12]
 800ac18:	bd10      	pop	{r4, pc}

0800ac1a <__sclose>:
 800ac1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac1e:	f000 b813 	b.w	800ac48 <_close_r>
	...

0800ac24 <_write_r>:
 800ac24:	b538      	push	{r3, r4, r5, lr}
 800ac26:	4d07      	ldr	r5, [pc, #28]	; (800ac44 <_write_r+0x20>)
 800ac28:	4604      	mov	r4, r0
 800ac2a:	4608      	mov	r0, r1
 800ac2c:	4611      	mov	r1, r2
 800ac2e:	2200      	movs	r2, #0
 800ac30:	602a      	str	r2, [r5, #0]
 800ac32:	461a      	mov	r2, r3
 800ac34:	f7f7 f8b6 	bl	8001da4 <_write>
 800ac38:	1c43      	adds	r3, r0, #1
 800ac3a:	d102      	bne.n	800ac42 <_write_r+0x1e>
 800ac3c:	682b      	ldr	r3, [r5, #0]
 800ac3e:	b103      	cbz	r3, 800ac42 <_write_r+0x1e>
 800ac40:	6023      	str	r3, [r4, #0]
 800ac42:	bd38      	pop	{r3, r4, r5, pc}
 800ac44:	20009cb0 	.word	0x20009cb0

0800ac48 <_close_r>:
 800ac48:	b538      	push	{r3, r4, r5, lr}
 800ac4a:	4d06      	ldr	r5, [pc, #24]	; (800ac64 <_close_r+0x1c>)
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	4604      	mov	r4, r0
 800ac50:	4608      	mov	r0, r1
 800ac52:	602b      	str	r3, [r5, #0]
 800ac54:	f7f7 fae8 	bl	8002228 <_close>
 800ac58:	1c43      	adds	r3, r0, #1
 800ac5a:	d102      	bne.n	800ac62 <_close_r+0x1a>
 800ac5c:	682b      	ldr	r3, [r5, #0]
 800ac5e:	b103      	cbz	r3, 800ac62 <_close_r+0x1a>
 800ac60:	6023      	str	r3, [r4, #0]
 800ac62:	bd38      	pop	{r3, r4, r5, pc}
 800ac64:	20009cb0 	.word	0x20009cb0

0800ac68 <_fstat_r>:
 800ac68:	b538      	push	{r3, r4, r5, lr}
 800ac6a:	4d07      	ldr	r5, [pc, #28]	; (800ac88 <_fstat_r+0x20>)
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	4604      	mov	r4, r0
 800ac70:	4608      	mov	r0, r1
 800ac72:	4611      	mov	r1, r2
 800ac74:	602b      	str	r3, [r5, #0]
 800ac76:	f7f7 fadb 	bl	8002230 <_fstat>
 800ac7a:	1c43      	adds	r3, r0, #1
 800ac7c:	d102      	bne.n	800ac84 <_fstat_r+0x1c>
 800ac7e:	682b      	ldr	r3, [r5, #0]
 800ac80:	b103      	cbz	r3, 800ac84 <_fstat_r+0x1c>
 800ac82:	6023      	str	r3, [r4, #0]
 800ac84:	bd38      	pop	{r3, r4, r5, pc}
 800ac86:	bf00      	nop
 800ac88:	20009cb0 	.word	0x20009cb0

0800ac8c <_isatty_r>:
 800ac8c:	b538      	push	{r3, r4, r5, lr}
 800ac8e:	4d06      	ldr	r5, [pc, #24]	; (800aca8 <_isatty_r+0x1c>)
 800ac90:	2300      	movs	r3, #0
 800ac92:	4604      	mov	r4, r0
 800ac94:	4608      	mov	r0, r1
 800ac96:	602b      	str	r3, [r5, #0]
 800ac98:	f7f7 fad0 	bl	800223c <_isatty>
 800ac9c:	1c43      	adds	r3, r0, #1
 800ac9e:	d102      	bne.n	800aca6 <_isatty_r+0x1a>
 800aca0:	682b      	ldr	r3, [r5, #0]
 800aca2:	b103      	cbz	r3, 800aca6 <_isatty_r+0x1a>
 800aca4:	6023      	str	r3, [r4, #0]
 800aca6:	bd38      	pop	{r3, r4, r5, pc}
 800aca8:	20009cb0 	.word	0x20009cb0

0800acac <_lseek_r>:
 800acac:	b538      	push	{r3, r4, r5, lr}
 800acae:	4d07      	ldr	r5, [pc, #28]	; (800accc <_lseek_r+0x20>)
 800acb0:	4604      	mov	r4, r0
 800acb2:	4608      	mov	r0, r1
 800acb4:	4611      	mov	r1, r2
 800acb6:	2200      	movs	r2, #0
 800acb8:	602a      	str	r2, [r5, #0]
 800acba:	461a      	mov	r2, r3
 800acbc:	f7f7 fac0 	bl	8002240 <_lseek>
 800acc0:	1c43      	adds	r3, r0, #1
 800acc2:	d102      	bne.n	800acca <_lseek_r+0x1e>
 800acc4:	682b      	ldr	r3, [r5, #0]
 800acc6:	b103      	cbz	r3, 800acca <_lseek_r+0x1e>
 800acc8:	6023      	str	r3, [r4, #0]
 800acca:	bd38      	pop	{r3, r4, r5, pc}
 800accc:	20009cb0 	.word	0x20009cb0

0800acd0 <__malloc_lock>:
 800acd0:	4801      	ldr	r0, [pc, #4]	; (800acd8 <__malloc_lock+0x8>)
 800acd2:	f7ff bb55 	b.w	800a380 <__retarget_lock_acquire_recursive>
 800acd6:	bf00      	nop
 800acd8:	20009ca8 	.word	0x20009ca8

0800acdc <__malloc_unlock>:
 800acdc:	4801      	ldr	r0, [pc, #4]	; (800ace4 <__malloc_unlock+0x8>)
 800acde:	f7ff bb50 	b.w	800a382 <__retarget_lock_release_recursive>
 800ace2:	bf00      	nop
 800ace4:	20009ca8 	.word	0x20009ca8

0800ace8 <_read_r>:
 800ace8:	b538      	push	{r3, r4, r5, lr}
 800acea:	4d07      	ldr	r5, [pc, #28]	; (800ad08 <_read_r+0x20>)
 800acec:	4604      	mov	r4, r0
 800acee:	4608      	mov	r0, r1
 800acf0:	4611      	mov	r1, r2
 800acf2:	2200      	movs	r2, #0
 800acf4:	602a      	str	r2, [r5, #0]
 800acf6:	461a      	mov	r2, r3
 800acf8:	f7f7 fa88 	bl	800220c <_read>
 800acfc:	1c43      	adds	r3, r0, #1
 800acfe:	d102      	bne.n	800ad06 <_read_r+0x1e>
 800ad00:	682b      	ldr	r3, [r5, #0]
 800ad02:	b103      	cbz	r3, 800ad06 <_read_r+0x1e>
 800ad04:	6023      	str	r3, [r4, #0]
 800ad06:	bd38      	pop	{r3, r4, r5, pc}
 800ad08:	20009cb0 	.word	0x20009cb0

0800ad0c <_init>:
 800ad0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad0e:	bf00      	nop
 800ad10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad12:	bc08      	pop	{r3}
 800ad14:	469e      	mov	lr, r3
 800ad16:	4770      	bx	lr

0800ad18 <_fini>:
 800ad18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad1a:	bf00      	nop
 800ad1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad1e:	bc08      	pop	{r3}
 800ad20:	469e      	mov	lr, r3
 800ad22:	4770      	bx	lr
