Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Mon Oct 15 16:07:29 2018
| Host              : laba01 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file arty_scr1_top_timing_summary_routed.rpt -pb arty_scr1_top_timing_summary_routed.pb -rpx arty_scr1_top_timing_summary_routed.rpx -warn_on_violation
| Design            : arty_scr1_top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.347        0.000                      0                20354        0.011        0.000                      0                20290        2.750        0.000                       0                  7865  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
JTAG_TCK                                                                                             {0.000 50.000}       100.000         10.000          
JTAG_TCK_VIRT                                                                                        {0.000 50.000}       100.000         10.000          
OSC_100                                                                                              {0.000 3.200}        6.400           156.250         
SYS_CLK                                                                                              {0.000 10.000}       20.000          50.000          
SYS_CLK_VIRT                                                                                         {0.000 20.000}       40.000          25.000          
clk_in_p                                                                                             {0.000 3.200}        6.400           156.250         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
JTAG_TCK                                                                                                  47.573        0.000                      0                  177        0.026        0.000                      0                  177       49.725        0.000                       0                   107  
OSC_100                                                                                                                                                                                                                                                2.750        0.000                       0                     1  
SYS_CLK                                                                                                    4.347        0.000                      0                16722        0.011        0.000                      0                16674        9.458        0.000                       0                  7266  
clk_in_p                                                                                                                                                                                                                                               2.750        0.000                       0                     1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.675        0.000                      0                 1050        0.019        0.000                      0                 1050       24.468        0.000                       0                   491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
JTAG_TCK_VIRT                                                                                        JTAG_TCK                                                                                                  94.791        0.000                      0                   26        1.399        0.000                      0                   26  
JTAG_TCK                                                                                             JTAG_TCK_VIRT                                                                                             33.095        0.000                      0                    1       60.653        0.000                      0                    1  
SYS_CLK_VIRT                                                                                         SYS_CLK                                                                                                   14.454        0.000                      0                    1        3.681        0.000                      0                    1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  SYS_CLK                                                                                                   49.438        0.000                      0                    8                                                                        
SYS_CLK                                                                                              SYS_CLK_VIRT                                                                                              10.554        0.000                      0                    1        6.028        0.000                      0                    1  
SYS_CLK                                                                                              dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       19.625        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    JTAG_TCK_VIRT                                                                                        JTAG_TCK                                                                                                  44.435        0.000                      0                  106        2.135        0.000                      0                  106  
**async_default**                                                                                    SYS_CLK                                                                                              SYS_CLK                                                                                                   17.285        0.000                      0                 2179        0.089        0.000                      0                 2179  
**async_default**                                                                                    SYS_CLK_VIRT                                                                                         SYS_CLK                                                                                                   10.323        0.000                      0                    2        5.294        0.000                      0                    2  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       46.217        0.000                      0                  100        0.096        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.573ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        2.000ns  (logic 0.270ns (13.500%)  route 1.730ns (86.500%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 104.692 - 100.000 ) 
    Source Clock Delay      (SCD):    6.325ns = ( 56.325 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.500ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.230ns (routing 1.360ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.939ns (routing 1.238ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552    50.552 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.552 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515    54.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    54.095 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.230    56.325    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y509        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    56.406 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=18, routed)          0.527    56.933    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/Q[0]
    SLICE_X64Y508        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    57.022 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=26, routed)          0.055    57.077    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X64Y508        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100    57.177 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.148    58.325    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.301   100.301 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.301    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.301 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.428   102.729    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.753 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.939   104.692    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[16]/C
                         clock pessimism              1.500   106.192    
                         clock uncertainty           -0.235   105.957    
    SLICE_X65Y507        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059   105.898    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                        105.898    
                         arrival time                         -58.325    
  -------------------------------------------------------------------
                         slack                                 47.573    

Slack (MET) :             47.573ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        2.000ns  (logic 0.270ns (13.500%)  route 1.730ns (86.500%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 104.692 - 100.000 ) 
    Source Clock Delay      (SCD):    6.325ns = ( 56.325 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.500ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.230ns (routing 1.360ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.939ns (routing 1.238ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552    50.552 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.552 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515    54.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    54.095 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.230    56.325    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y509        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    56.406 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=18, routed)          0.527    56.933    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/Q[0]
    SLICE_X64Y508        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    57.022 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=26, routed)          0.055    57.077    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X64Y508        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100    57.177 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.148    58.325    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.301   100.301 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.301    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.301 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.428   102.729    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.753 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.939   104.692    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]/C
                         clock pessimism              1.500   106.192    
                         clock uncertainty           -0.235   105.957    
    SLICE_X65Y507        FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059   105.898    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                        105.898    
                         arrival time                         -58.325    
  -------------------------------------------------------------------
                         slack                                 47.573    

Slack (MET) :             47.573ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        2.000ns  (logic 0.270ns (13.500%)  route 1.730ns (86.500%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 104.692 - 100.000 ) 
    Source Clock Delay      (SCD):    6.325ns = ( 56.325 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.500ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.230ns (routing 1.360ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.939ns (routing 1.238ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552    50.552 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.552 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515    54.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    54.095 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.230    56.325    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y509        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    56.406 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=18, routed)          0.527    56.933    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/Q[0]
    SLICE_X64Y508        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    57.022 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=26, routed)          0.055    57.077    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X64Y508        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100    57.177 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.148    58.325    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.301   100.301 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.301    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.301 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.428   102.729    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.753 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.939   104.692    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[3]/C
                         clock pessimism              1.500   106.192    
                         clock uncertainty           -0.235   105.957    
    SLICE_X65Y507        FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059   105.898    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        105.898    
                         arrival time                         -58.325    
  -------------------------------------------------------------------
                         slack                                 47.573    

Slack (MET) :             47.573ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        2.000ns  (logic 0.270ns (13.500%)  route 1.730ns (86.500%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 104.692 - 100.000 ) 
    Source Clock Delay      (SCD):    6.325ns = ( 56.325 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.500ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.230ns (routing 1.360ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.939ns (routing 1.238ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552    50.552 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.552 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515    54.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    54.095 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.230    56.325    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y509        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    56.406 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=18, routed)          0.527    56.933    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/Q[0]
    SLICE_X64Y508        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    57.022 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=26, routed)          0.055    57.077    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X64Y508        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100    57.177 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.148    58.325    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.301   100.301 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.301    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.301 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.428   102.729    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.753 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.939   104.692    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[4]/C
                         clock pessimism              1.500   106.192    
                         clock uncertainty           -0.235   105.957    
    SLICE_X65Y507        FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059   105.898    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        105.898    
                         arrival time                         -58.325    
  -------------------------------------------------------------------
                         slack                                 47.573    

Slack (MET) :             47.573ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        1.999ns  (logic 0.270ns (13.507%)  route 1.729ns (86.493%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 104.692 - 100.000 ) 
    Source Clock Delay      (SCD):    6.325ns = ( 56.325 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.500ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.230ns (routing 1.360ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.939ns (routing 1.238ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552    50.552 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.552 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515    54.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    54.095 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.230    56.325    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y509        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    56.406 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=18, routed)          0.527    56.933    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/Q[0]
    SLICE_X64Y508        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    57.022 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=26, routed)          0.055    57.077    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X64Y508        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100    57.177 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.147    58.324    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.301   100.301 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.301    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.301 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.428   102.729    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.753 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.939   104.692    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/C
                         clock pessimism              1.500   106.192    
                         clock uncertainty           -0.235   105.957    
    SLICE_X65Y507        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060   105.897    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        105.897    
                         arrival time                         -58.324    
  -------------------------------------------------------------------
                         slack                                 47.573    

Slack (MET) :             47.573ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        1.999ns  (logic 0.270ns (13.507%)  route 1.729ns (86.493%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 104.692 - 100.000 ) 
    Source Clock Delay      (SCD):    6.325ns = ( 56.325 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.500ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.230ns (routing 1.360ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.939ns (routing 1.238ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552    50.552 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.552 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515    54.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    54.095 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.230    56.325    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y509        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    56.406 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=18, routed)          0.527    56.933    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/Q[0]
    SLICE_X64Y508        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    57.022 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=26, routed)          0.055    57.077    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X64Y508        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100    57.177 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.147    58.324    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.301   100.301 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.301    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.301 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.428   102.729    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.753 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.939   104.692    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/C
                         clock pessimism              1.500   106.192    
                         clock uncertainty           -0.235   105.957    
    SLICE_X65Y507        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060   105.897    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        105.897    
                         arrival time                         -58.324    
  -------------------------------------------------------------------
                         slack                                 47.573    

Slack (MET) :             47.573ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        1.999ns  (logic 0.270ns (13.507%)  route 1.729ns (86.493%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 104.692 - 100.000 ) 
    Source Clock Delay      (SCD):    6.325ns = ( 56.325 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.500ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.230ns (routing 1.360ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.939ns (routing 1.238ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552    50.552 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.552 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515    54.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    54.095 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.230    56.325    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y509        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    56.406 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=18, routed)          0.527    56.933    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/Q[0]
    SLICE_X64Y508        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    57.022 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=26, routed)          0.055    57.077    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X64Y508        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100    57.177 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.147    58.324    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.301   100.301 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.301    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.301 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.428   102.729    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.753 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.939   104.692    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]/C
                         clock pessimism              1.500   106.192    
                         clock uncertainty           -0.235   105.957    
    SLICE_X65Y507        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060   105.897    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        105.897    
                         arrival time                         -58.324    
  -------------------------------------------------------------------
                         slack                                 47.573    

Slack (MET) :             47.573ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        1.999ns  (logic 0.270ns (13.507%)  route 1.729ns (86.493%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 104.692 - 100.000 ) 
    Source Clock Delay      (SCD):    6.325ns = ( 56.325 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.500ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.230ns (routing 1.360ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.939ns (routing 1.238ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552    50.552 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.552 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515    54.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    54.095 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.230    56.325    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y509        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    56.406 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=18, routed)          0.527    56.933    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/Q[0]
    SLICE_X64Y508        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    57.022 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=26, routed)          0.055    57.077    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X64Y508        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100    57.177 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.147    58.324    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.301   100.301 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.301    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.301 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.428   102.729    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.753 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.939   104.692    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/C
                         clock pessimism              1.500   106.192    
                         clock uncertainty           -0.235   105.957    
    SLICE_X65Y507        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060   105.897    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        105.897    
                         arrival time                         -58.324    
  -------------------------------------------------------------------
                         slack                                 47.573    

Slack (MET) :             47.576ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        2.000ns  (logic 0.270ns (13.500%)  route 1.730ns (86.500%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 104.696 - 100.000 ) 
    Source Clock Delay      (SCD):    6.325ns = ( 56.325 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.500ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.230ns (routing 1.360ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.943ns (routing 1.238ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552    50.552 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.552 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515    54.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    54.095 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.230    56.325    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y509        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    56.406 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=18, routed)          0.527    56.933    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/Q[0]
    SLICE_X64Y508        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    57.022 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=26, routed)          0.055    57.077    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X64Y508        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100    57.177 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.148    58.325    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X65Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.301   100.301 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.301    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.301 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.428   102.729    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.753 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.943   104.696    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X65Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]/C
                         clock pessimism              1.500   106.196    
                         clock uncertainty           -0.235   105.961    
    SLICE_X65Y509        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060   105.901    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                        105.901    
                         arrival time                         -58.325    
  -------------------------------------------------------------------
                         slack                                 47.576    

Slack (MET) :             47.576ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        2.000ns  (logic 0.270ns (13.500%)  route 1.730ns (86.500%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 104.696 - 100.000 ) 
    Source Clock Delay      (SCD):    6.325ns = ( 56.325 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.500ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.230ns (routing 1.360ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.943ns (routing 1.238ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552    50.552 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.552 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515    54.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    54.095 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.230    56.325    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y509        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    56.406 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=18, routed)          0.527    56.933    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/Q[0]
    SLICE_X64Y508        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    57.022 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=26, routed)          0.055    57.077    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X64Y508        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100    57.177 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.148    58.325    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X65Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.301   100.301 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.301    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.301 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.428   102.729    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   102.753 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.943   104.696    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X65Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/C
                         clock pessimism              1.500   106.196    
                         clock uncertainty           -0.235   105.961    
    SLICE_X65Y509        FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060   105.901    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]
  -------------------------------------------------------------------
                         required time                        105.901    
                         arrival time                         -58.325    
  -------------------------------------------------------------------
                         slack                                 47.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc_synchronizer/sys_rst_sts_core_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/sys_rst_sts_core_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.061ns (32.973%)  route 0.124ns (67.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.305ns
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    1.500ns
  Clock Net Delay (Source):      1.955ns (routing 1.238ns, distribution 0.717ns)
  Clock Net Delay (Destination): 2.210ns (routing 1.360ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.301     0.301 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.301    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.301 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.428     2.729    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.753 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.955     4.708    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X64Y511        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/sys_rst_sts_core_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y511        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.769 r  i_scr1/i_core_top/i_tapc_synchronizer/sys_rst_sts_core_sync_reg[0]/Q
                         net (fo=1, routed)           0.124     4.893    i_scr1/i_core_top/i_tapc_synchronizer/sys_rst_sts_core_sync_reg_n_0_[0]
    SLICE_X64Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/sys_rst_sts_core_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.210     6.305    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X64Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/sys_rst_sts_core_sync_reg[1]/C
                         clock pessimism             -1.500     4.805    
    SLICE_X64Y508        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.867    i_scr1/i_core_top/i_tapc_synchronizer/sys_rst_sts_core_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.867    
                         arrival time                           4.893    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.089ns  (logic 0.059ns (66.292%)  route 0.030ns (33.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.067ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      1.215ns (routing 0.743ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.827ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186     0.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721     1.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.215     3.139    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X61Y511        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y511        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.178 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[18]/Q
                         net (fo=1, routed)           0.024     3.202    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[18]
    SLICE_X61Y511        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     3.222 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.006     3.228    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in[17]
    SLICE_X61Y511        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.307     2.679    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.698 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.369     4.067    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X61Y511        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[17]/C
                         clock pessimism             -0.921     3.145    
    SLICE_X61Y511        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.192    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.089ns  (logic 0.059ns (66.292%)  route 0.030ns (33.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.070ns
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.923ns
  Clock Net Delay (Source):      1.216ns (routing 0.743ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.827ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186     0.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721     1.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.216     3.140    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X63Y511        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y511        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.179 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[7]/Q
                         net (fo=1, routed)           0.024     3.203    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[7]
    SLICE_X63Y511        LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     3.223 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.006     3.229    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in[6]
    SLICE_X63Y511        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.307     2.679    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.698 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.372     4.070    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X63Y511        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[6]/C
                         clock pessimism             -0.923     3.146    
    SLICE_X63Y511        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     3.193    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.052ns
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      1.200ns (routing 0.743ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.827ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186     0.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721     1.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.200     3.124    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X65Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y508        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.163 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[28]/Q
                         net (fo=1, routed)           0.024     3.187    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[28]
    SLICE_X65Y508        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     3.207 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[27]_i_1/O
                         net (fo=1, routed)           0.007     3.214    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[27]_i_1_n_0
    SLICE_X65Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.307     2.679    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.698 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.354     4.052    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X65Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[27]/C
                         clock pessimism             -0.921     3.130    
    SLICE_X65Y508        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     3.177    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/D
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.380%)  route 0.041ns (43.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 54.057 - 50.000 ) 
    Source Clock Delay      (SCD):    3.129ns = ( 53.129 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      1.205ns (routing 0.743ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.827ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186    50.186 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.186 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721    51.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.924 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.205    53.129    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X65Y529        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y529        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    53.168 f  i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/Q
                         net (fo=2, routed)           0.025    53.193    i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg
    SLICE_X65Y529        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014    53.207 r  i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_i_1/O
                         net (fo=1, routed)           0.016    53.223    i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_i_1_n_0
    SLICE_X65Y529        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372    50.372 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.372    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.372 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.307    52.679    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    52.698 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.359    54.057    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X65Y529        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/C  (IS_INVERTED)
                         clock pessimism             -0.921    53.135    
    SLICE_X65Y529        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046    53.181    i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg
  -------------------------------------------------------------------
                         required time                        -53.181    
                         arrival time                          53.223    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.072ns
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.923ns
  Clock Net Delay (Source):      1.218ns (routing 0.743ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.827ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186     0.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721     1.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.218     3.142    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y509        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.181 r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.026     3.207    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg_n_0_[3]
    SLICE_X63Y509        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     3.221 r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.017     3.238    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[2]_i_1_n_0
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.307     2.679    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.698 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.374     4.072    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[2]/C
                         clock pessimism             -0.923     3.148    
    SLICE_X63Y509        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.194    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.062ns (61.386%)  route 0.039ns (38.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      1.197ns (routing 0.743ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.827ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186     0.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721     1.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.197     3.121    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y507        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.160 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/Q
                         net (fo=1, routed)           0.024     3.184    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[15]
    SLICE_X65Y507        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     3.207 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[14]_i_1/O
                         net (fo=1, routed)           0.015     3.222    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[14]_i_1_n_0
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.307     2.679    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.698 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.351     4.049    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X65Y507        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]/C
                         clock pessimism             -0.921     3.127    
    SLICE_X65Y507        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.173    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.903%)  route 0.031ns (30.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.073ns
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.924ns
  Clock Net Delay (Source):      1.218ns (routing 0.743ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.827ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186     0.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721     1.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.218     3.142    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y508        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.181 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.025     3.206    i_scr1/i_core_top/i_tapc/p_1_in_0
    SLICE_X63Y508        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     3.239 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1/O
                         net (fo=1, routed)           0.006     3.245    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1_n_0
    SLICE_X63Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.307     2.679    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.698 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.375     4.073    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
                         clock pessimism             -0.924     3.148    
    SLICE_X63Y508        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.195    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.903%)  route 0.031ns (30.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.072ns
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.923ns
  Clock Net Delay (Source):      1.218ns (routing 0.743ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.827ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186     0.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721     1.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.218     3.142    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y509        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.181 r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.025     3.206    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg_n_0_[1]
    SLICE_X63Y509        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     3.239 r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.006     3.245    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[0]_i_1_n_0
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.307     2.679    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.698 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.374     4.072    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]/C
                         clock pessimism             -0.923     3.148    
    SLICE_X63Y509        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.195    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.062ns (51.240%)  route 0.059ns (48.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Net Delay (Source):      1.224ns (routing 0.743ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.827ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186     0.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721     1.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.224     3.148    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X62Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y509        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     3.186 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/Q
                         net (fo=3, routed)           0.050     3.236    i_scr1/i_core_top/i_tapc/tap_ir_next
    SLICE_X62Y508        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     3.260 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1/O
                         net (fo=1, routed)           0.009     3.269    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1_n_0
    SLICE_X62Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.307     2.679    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.698 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.383     4.081    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X62Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
                         clock pessimism             -0.911     3.170    
    SLICE_X62Y508        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.217    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTAG_TCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { JD[3] }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         100.000     98.710     BUFGCE_X1Y134  JD_IBUF_BUFG[3]_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         100.000     99.450     SLICE_X63Y508  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         100.000     99.450     SLICE_X62Y509  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
Min Period        n/a     FDCE/C    n/a            0.550         100.000     99.450     SLICE_X62Y508  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
Min Period        n/a     FDPE/C    n/a            0.550         100.000     99.450     SLICE_X62Y508  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
Min Period        n/a     FDCE/C    n/a            0.550         100.000     99.450     SLICE_X63Y508  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
Min Period        n/a     FDCE/C    n/a            0.550         100.000     99.450     SLICE_X63Y508  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
Min Period        n/a     FDCE/C    n/a            0.550         100.000     99.450     SLICE_X63Y508  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
Min Period        n/a     FDCE/C    n/a            0.550         100.000     99.450     SLICE_X63Y508  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         100.000     99.450     SLICE_X63Y508  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X63Y510  i_scr1/i_core_top/i_tapc/i_tap_dr_mtap_switch_reg/dr_shift_reg.shift_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X63Y508  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X62Y509  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X63Y508  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X63Y508  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X62Y509  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X62Y509  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X64Y507  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X64Y507  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X64Y507  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X64Y510  i_scr1/i_core_top/i_tapc/i_tap_dr_mtap_switch_reg/dout_parallel_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X64Y510  i_scr1/i_core_top/i_tapc/i_tap_dr_mtap_switch_reg/dout_parallel_reg[0]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         50.000      49.725     SLICE_X62Y491  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X62Y508  i_scr1/i_core_top/i_tapc/trst_n_int_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X64Y510  i_scr1/i_core_top/i_tapc_synchronizer/dap_ch_capture_sync_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X64Y510  i_scr1/i_core_top/i_tapc_synchronizer/dap_ch_capture_sync_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X64Y510  i_scr1/i_core_top/i_tapc_synchronizer/dap_ch_shift_sync_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X64Y510  i_scr1/i_core_top/i_tapc_synchronizer/dap_ch_shift_sync_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X63Y508  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X62Y509  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  OSC_100
  To Clock:  OSC_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OSC_100
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { clk_in_n }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     PLLE4_ADV/CLKIN  n/a            1.071         6.400       5.329      PLL_X0Y17  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN  n/a            0.450         3.200       2.750      PLL_X0Y17  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN  n/a            0.450         3.200       2.750      PLL_X0Y17  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN  n/a            0.450         3.200       2.750      PLL_X0Y17  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN  n/a            0.450         3.200       2.750      PLL_X0Y17  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        15.280ns  (logic 5.398ns (35.327%)  route 9.882ns (64.673%))
  Logic Levels:           40  (CARRY8=4 LUT2=1 LUT3=2 LUT4=7 LUT5=4 LUT6=19 RAMB36E2=3)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 21.342 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.345ns (routing 0.171ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.155ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.345     1.643    i_scr1/i_tcm/i_dp_memory/clk_out
    RAMB36_X4Y109        RAMB36E2                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y109        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.145     2.788 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.028     2.816    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0_n_67
    RAMB36_X4Y110        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.026 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.054    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1_n_67
    RAMB36_X4Y111        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.264 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.292    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2_n_67
    RAMB36_X4Y112        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     3.409 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_3/DOUTBDOUT[0]
                         net (fo=9, routed)           0.688     4.097    i_scr1/i_tcm/i_dp_memory/DOUTBDOUT[0]
    SLICE_X75Y545        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.244 f  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_6/O
                         net (fo=4, routed)           0.116     4.360    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_3_1
    SLICE_X77Y545        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.508 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13/O
                         net (fo=63, routed)          0.283     4.791    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13_n_0
    SLICE_X79Y542        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.881 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215/O
                         net (fo=1, routed)           0.198     5.079    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215_n_0
    SLICE_X79Y547        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_87/O
                         net (fo=118, routed)         0.495     5.610    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr[0]
    SLICE_X85Y551        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     5.700 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5/O
                         net (fo=43, routed)          0.241     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5_n_0
    SLICE_X85Y547        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     6.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12/O
                         net (fo=2, routed)           0.203     6.301    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12_n_0
    SLICE_X85Y547        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.398 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172/O
                         net (fo=11, routed)          0.295     6.693    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172_n_0
    SLICE_X82Y547        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3/O
                         net (fo=59, routed)          0.262     7.052    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3_n_0
    SLICE_X81Y550        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     7.149 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65/O
                         net (fo=3, routed)           0.144     7.293    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65_n_0
    SLICE_X81Y551        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     7.417 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_54/O
                         net (fo=34, routed)          0.212     7.629    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/timer_div_reg[1]_0[3]
    SLICE_X81Y558        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     7.719 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26/O
                         net (fo=32, routed)          0.761     8.480    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26_n_0
    SLICE_X69Y585        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.604 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_18/O
                         net (fo=10, routed)          0.355     8.959    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtimecmp_reg_reg[31]
    SLICE_X75Y574        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     9.069 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_2/O
                         net (fo=10, routed)          0.283     9.352    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ialu_op2[31]
    SLICE_X79Y571        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.474 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/curr_state[1]_i_18/O
                         net (fo=3, routed)           0.144     9.618    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_dcir_reg_reg[0]_3
    SLICE_X76Y571        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     9.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_i_18/O
                         net (fo=34, routed)          0.232     9.938    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_1_c_reg_reg
    SLICE_X76Y566        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    10.088 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_10_carry_i_17/O
                         net (fo=1, routed)           0.236    10.324    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/S[0]
    SLICE_X75Y566        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.514 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry/CO[7]
                         net (fo=1, routed)           0.026    10.540    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_n_0
    SLICE_X75Y567        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.130    10.670 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry__0/O[7]
                         net (fo=40, routed)          0.399    11.069    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg_reg[15]_0[7]
    SLICE_X74Y571        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    11.192 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/match_addr_channel2_carry_i_3__2/O
                         net (fo=1, routed)           0.022    11.214    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/gen_bploaddr_match_addr_exact.csr_bploaddr_reg_reg[1][21][5]
    SLICE_X74Y571        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    11.373 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry/CO[7]
                         net (fo=1, routed)           0.026    11.399    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry_n_0
    SLICE_X74Y572        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    11.456 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry__0/CO[2]
                         net (fo=3, routed)           0.384    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/match_addr_channel2_3
    SLICE_X73Y567        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122    11.962 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_7/O
                         net (fo=1, routed)           0.089    12.051    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_match[1]
    SLICE_X73Y566        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099    12.150 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_3/O
                         net (fo=40, routed)          0.437    12.587    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_x_req
    SLICE_X82Y553        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    12.677 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4/O
                         net (fo=1, routed)           0.091    12.768    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4_n_0
    SLICE_X82Y553        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    12.867 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_2/O
                         net (fo=35, routed)          0.476    13.343    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r_reg[0]
    SLICE_X71Y555        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    13.492 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state[dmode_cause][brkpt]_i_1/O
                         net (fo=13, routed)          0.418    13.910    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state_reg[dmode_cause][brkpt]
    SLICE_X79Y553        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    13.960 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_access_i_2/O
                         net (fo=4, routed)           0.147    14.107    i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/csr2exu_mstatus_mie_up
    SLICE_X77Y552        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    14.157 f  i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/discard_resp_cnt[2]_i_10/O
                         net (fo=1, routed)           0.141    14.298    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/init_pc_v_reg[3]_0
    SLICE_X76Y552        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    14.349 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/discard_resp_cnt[2]_i_4/O
                         net (fo=144, routed)         0.425    14.774    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_reg_0
    SLICE_X71Y544        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    14.825 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[haddr][23]_i_1/O
                         net (fo=4, routed)           0.232    15.057    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/core_imem_addr[21]
    SLICE_X73Y543        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    15.180 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8/O
                         net (fo=2, routed)           0.095    15.275    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8_n_0
    SLICE_X73Y542        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    15.371 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_full_i_3/O
                         net (fo=7, routed)           0.174    15.545    i_scr1/i_imem_ahb/port_sel
    SLICE_X76Y542        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099    15.644 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=10, routed)          0.238    15.882    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X77Y538        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035    15.917 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.154    16.071    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X75Y537        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089    16.160 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.201    16.361    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X76Y540        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    16.412 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.169    16.581    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X75Y540        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036    16.617 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.306    16.923    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X75Y537        FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.087    21.342    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X75Y537        FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/C
                         clock pessimism              0.059    21.401    
                         clock uncertainty           -0.071    21.330    
    SLICE_X75Y537        FDSE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    21.270    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         21.270    
                         arrival time                         -16.923    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        15.281ns  (logic 5.398ns (35.325%)  route 9.883ns (64.675%))
  Logic Levels:           40  (CARRY8=4 LUT2=1 LUT3=2 LUT4=7 LUT5=4 LUT6=19 RAMB36E2=3)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 21.342 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.345ns (routing 0.171ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.155ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.345     1.643    i_scr1/i_tcm/i_dp_memory/clk_out
    RAMB36_X4Y109        RAMB36E2                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y109        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.145     2.788 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.028     2.816    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0_n_67
    RAMB36_X4Y110        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.026 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.054    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1_n_67
    RAMB36_X4Y111        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.264 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.292    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2_n_67
    RAMB36_X4Y112        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     3.409 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_3/DOUTBDOUT[0]
                         net (fo=9, routed)           0.688     4.097    i_scr1/i_tcm/i_dp_memory/DOUTBDOUT[0]
    SLICE_X75Y545        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.244 f  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_6/O
                         net (fo=4, routed)           0.116     4.360    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_3_1
    SLICE_X77Y545        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.508 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13/O
                         net (fo=63, routed)          0.283     4.791    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13_n_0
    SLICE_X79Y542        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.881 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215/O
                         net (fo=1, routed)           0.198     5.079    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215_n_0
    SLICE_X79Y547        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_87/O
                         net (fo=118, routed)         0.495     5.610    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr[0]
    SLICE_X85Y551        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     5.700 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5/O
                         net (fo=43, routed)          0.241     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5_n_0
    SLICE_X85Y547        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     6.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12/O
                         net (fo=2, routed)           0.203     6.301    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12_n_0
    SLICE_X85Y547        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.398 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172/O
                         net (fo=11, routed)          0.295     6.693    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172_n_0
    SLICE_X82Y547        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3/O
                         net (fo=59, routed)          0.262     7.052    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3_n_0
    SLICE_X81Y550        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     7.149 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65/O
                         net (fo=3, routed)           0.144     7.293    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65_n_0
    SLICE_X81Y551        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     7.417 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_54/O
                         net (fo=34, routed)          0.212     7.629    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/timer_div_reg[1]_0[3]
    SLICE_X81Y558        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     7.719 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26/O
                         net (fo=32, routed)          0.761     8.480    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26_n_0
    SLICE_X69Y585        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.604 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_18/O
                         net (fo=10, routed)          0.355     8.959    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtimecmp_reg_reg[31]
    SLICE_X75Y574        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     9.069 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_2/O
                         net (fo=10, routed)          0.283     9.352    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ialu_op2[31]
    SLICE_X79Y571        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.474 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/curr_state[1]_i_18/O
                         net (fo=3, routed)           0.144     9.618    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_dcir_reg_reg[0]_3
    SLICE_X76Y571        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     9.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_i_18/O
                         net (fo=34, routed)          0.232     9.938    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_1_c_reg_reg
    SLICE_X76Y566        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    10.088 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_10_carry_i_17/O
                         net (fo=1, routed)           0.236    10.324    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/S[0]
    SLICE_X75Y566        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.514 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry/CO[7]
                         net (fo=1, routed)           0.026    10.540    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_n_0
    SLICE_X75Y567        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.130    10.670 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry__0/O[7]
                         net (fo=40, routed)          0.399    11.069    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg_reg[15]_0[7]
    SLICE_X74Y571        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    11.192 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/match_addr_channel2_carry_i_3__2/O
                         net (fo=1, routed)           0.022    11.214    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/gen_bploaddr_match_addr_exact.csr_bploaddr_reg_reg[1][21][5]
    SLICE_X74Y571        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    11.373 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry/CO[7]
                         net (fo=1, routed)           0.026    11.399    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry_n_0
    SLICE_X74Y572        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    11.456 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry__0/CO[2]
                         net (fo=3, routed)           0.384    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/match_addr_channel2_3
    SLICE_X73Y567        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122    11.962 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_7/O
                         net (fo=1, routed)           0.089    12.051    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_match[1]
    SLICE_X73Y566        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099    12.150 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_3/O
                         net (fo=40, routed)          0.437    12.587    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_x_req
    SLICE_X82Y553        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    12.677 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4/O
                         net (fo=1, routed)           0.091    12.768    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4_n_0
    SLICE_X82Y553        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    12.867 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_2/O
                         net (fo=35, routed)          0.476    13.343    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r_reg[0]
    SLICE_X71Y555        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    13.492 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state[dmode_cause][brkpt]_i_1/O
                         net (fo=13, routed)          0.418    13.910    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state_reg[dmode_cause][brkpt]
    SLICE_X79Y553        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    13.960 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_access_i_2/O
                         net (fo=4, routed)           0.147    14.107    i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/csr2exu_mstatus_mie_up
    SLICE_X77Y552        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    14.157 f  i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/discard_resp_cnt[2]_i_10/O
                         net (fo=1, routed)           0.141    14.298    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/init_pc_v_reg[3]_0
    SLICE_X76Y552        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    14.349 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/discard_resp_cnt[2]_i_4/O
                         net (fo=144, routed)         0.425    14.774    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_reg_0
    SLICE_X71Y544        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    14.825 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[haddr][23]_i_1/O
                         net (fo=4, routed)           0.232    15.057    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/core_imem_addr[21]
    SLICE_X73Y543        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    15.180 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8/O
                         net (fo=2, routed)           0.095    15.275    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8_n_0
    SLICE_X73Y542        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    15.371 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_full_i_3/O
                         net (fo=7, routed)           0.174    15.545    i_scr1/i_imem_ahb/port_sel
    SLICE_X76Y542        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099    15.644 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=10, routed)          0.238    15.882    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X77Y538        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035    15.917 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.154    16.071    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X75Y537        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089    16.160 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.201    16.361    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X76Y540        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    16.412 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.169    16.581    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X75Y540        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036    16.617 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.307    16.924    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X75Y537        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.087    21.342    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X75Y537        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]/C
                         clock pessimism              0.059    21.401    
                         clock uncertainty           -0.071    21.330    
    SLICE_X75Y537        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    21.271    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]
  -------------------------------------------------------------------
                         required time                         21.271    
                         arrival time                         -16.924    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        15.222ns  (logic 5.398ns (35.462%)  route 9.824ns (64.538%))
  Logic Levels:           40  (CARRY8=4 LUT2=1 LUT3=2 LUT4=7 LUT5=4 LUT6=19 RAMB36E2=3)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 21.338 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.345ns (routing 0.171ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.155ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.345     1.643    i_scr1/i_tcm/i_dp_memory/clk_out
    RAMB36_X4Y109        RAMB36E2                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y109        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.145     2.788 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.028     2.816    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0_n_67
    RAMB36_X4Y110        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.026 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.054    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1_n_67
    RAMB36_X4Y111        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.264 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.292    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2_n_67
    RAMB36_X4Y112        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     3.409 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_3/DOUTBDOUT[0]
                         net (fo=9, routed)           0.688     4.097    i_scr1/i_tcm/i_dp_memory/DOUTBDOUT[0]
    SLICE_X75Y545        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.244 f  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_6/O
                         net (fo=4, routed)           0.116     4.360    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_3_1
    SLICE_X77Y545        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.508 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13/O
                         net (fo=63, routed)          0.283     4.791    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13_n_0
    SLICE_X79Y542        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.881 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215/O
                         net (fo=1, routed)           0.198     5.079    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215_n_0
    SLICE_X79Y547        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_87/O
                         net (fo=118, routed)         0.495     5.610    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr[0]
    SLICE_X85Y551        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     5.700 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5/O
                         net (fo=43, routed)          0.241     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5_n_0
    SLICE_X85Y547        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     6.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12/O
                         net (fo=2, routed)           0.203     6.301    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12_n_0
    SLICE_X85Y547        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.398 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172/O
                         net (fo=11, routed)          0.295     6.693    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172_n_0
    SLICE_X82Y547        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3/O
                         net (fo=59, routed)          0.262     7.052    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3_n_0
    SLICE_X81Y550        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     7.149 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65/O
                         net (fo=3, routed)           0.144     7.293    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65_n_0
    SLICE_X81Y551        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     7.417 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_54/O
                         net (fo=34, routed)          0.212     7.629    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/timer_div_reg[1]_0[3]
    SLICE_X81Y558        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     7.719 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26/O
                         net (fo=32, routed)          0.761     8.480    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26_n_0
    SLICE_X69Y585        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.604 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_18/O
                         net (fo=10, routed)          0.355     8.959    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtimecmp_reg_reg[31]
    SLICE_X75Y574        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     9.069 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_2/O
                         net (fo=10, routed)          0.283     9.352    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ialu_op2[31]
    SLICE_X79Y571        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.474 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/curr_state[1]_i_18/O
                         net (fo=3, routed)           0.144     9.618    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_dcir_reg_reg[0]_3
    SLICE_X76Y571        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     9.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_i_18/O
                         net (fo=34, routed)          0.232     9.938    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_1_c_reg_reg
    SLICE_X76Y566        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    10.088 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_10_carry_i_17/O
                         net (fo=1, routed)           0.236    10.324    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/S[0]
    SLICE_X75Y566        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.514 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry/CO[7]
                         net (fo=1, routed)           0.026    10.540    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_n_0
    SLICE_X75Y567        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.130    10.670 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry__0/O[7]
                         net (fo=40, routed)          0.399    11.069    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg_reg[15]_0[7]
    SLICE_X74Y571        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    11.192 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/match_addr_channel2_carry_i_3__2/O
                         net (fo=1, routed)           0.022    11.214    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/gen_bploaddr_match_addr_exact.csr_bploaddr_reg_reg[1][21][5]
    SLICE_X74Y571        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    11.373 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry/CO[7]
                         net (fo=1, routed)           0.026    11.399    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry_n_0
    SLICE_X74Y572        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    11.456 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry__0/CO[2]
                         net (fo=3, routed)           0.384    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/match_addr_channel2_3
    SLICE_X73Y567        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122    11.962 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_7/O
                         net (fo=1, routed)           0.089    12.051    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_match[1]
    SLICE_X73Y566        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099    12.150 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_3/O
                         net (fo=40, routed)          0.437    12.587    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_x_req
    SLICE_X82Y553        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    12.677 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4/O
                         net (fo=1, routed)           0.091    12.768    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4_n_0
    SLICE_X82Y553        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    12.867 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_2/O
                         net (fo=35, routed)          0.476    13.343    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r_reg[0]
    SLICE_X71Y555        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    13.492 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state[dmode_cause][brkpt]_i_1/O
                         net (fo=13, routed)          0.418    13.910    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state_reg[dmode_cause][brkpt]
    SLICE_X79Y553        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    13.960 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_access_i_2/O
                         net (fo=4, routed)           0.147    14.107    i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/csr2exu_mstatus_mie_up
    SLICE_X77Y552        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    14.157 f  i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/discard_resp_cnt[2]_i_10/O
                         net (fo=1, routed)           0.141    14.298    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/init_pc_v_reg[3]_0
    SLICE_X76Y552        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    14.349 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/discard_resp_cnt[2]_i_4/O
                         net (fo=144, routed)         0.425    14.774    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_reg_0
    SLICE_X71Y544        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    14.825 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[haddr][23]_i_1/O
                         net (fo=4, routed)           0.232    15.057    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/core_imem_addr[21]
    SLICE_X73Y543        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    15.180 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8/O
                         net (fo=2, routed)           0.095    15.275    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8_n_0
    SLICE_X73Y542        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    15.371 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_full_i_3/O
                         net (fo=7, routed)           0.174    15.545    i_scr1/i_imem_ahb/port_sel
    SLICE_X76Y542        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099    15.644 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=10, routed)          0.238    15.882    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X77Y538        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035    15.917 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.154    16.071    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X75Y537        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089    16.160 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.201    16.361    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X76Y540        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    16.412 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.169    16.581    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X75Y540        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036    16.617 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.248    16.865    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X77Y539        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.083    21.338    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X77Y539        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/C
                         clock pessimism              0.059    21.397    
                         clock uncertainty           -0.071    21.326    
    SLICE_X77Y539        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    21.266    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         21.266    
                         arrival time                         -16.865    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        15.220ns  (logic 5.398ns (35.466%)  route 9.822ns (64.534%))
  Logic Levels:           40  (CARRY8=4 LUT2=1 LUT3=2 LUT4=7 LUT5=4 LUT6=19 RAMB36E2=3)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 21.344 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.345ns (routing 0.171ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.155ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.345     1.643    i_scr1/i_tcm/i_dp_memory/clk_out
    RAMB36_X4Y109        RAMB36E2                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y109        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.145     2.788 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.028     2.816    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0_n_67
    RAMB36_X4Y110        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.026 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.054    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1_n_67
    RAMB36_X4Y111        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.264 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.292    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2_n_67
    RAMB36_X4Y112        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     3.409 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_3/DOUTBDOUT[0]
                         net (fo=9, routed)           0.688     4.097    i_scr1/i_tcm/i_dp_memory/DOUTBDOUT[0]
    SLICE_X75Y545        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.244 f  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_6/O
                         net (fo=4, routed)           0.116     4.360    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_3_1
    SLICE_X77Y545        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.508 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13/O
                         net (fo=63, routed)          0.283     4.791    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13_n_0
    SLICE_X79Y542        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.881 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215/O
                         net (fo=1, routed)           0.198     5.079    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215_n_0
    SLICE_X79Y547        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_87/O
                         net (fo=118, routed)         0.495     5.610    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr[0]
    SLICE_X85Y551        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     5.700 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5/O
                         net (fo=43, routed)          0.241     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5_n_0
    SLICE_X85Y547        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     6.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12/O
                         net (fo=2, routed)           0.203     6.301    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12_n_0
    SLICE_X85Y547        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.398 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172/O
                         net (fo=11, routed)          0.295     6.693    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172_n_0
    SLICE_X82Y547        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3/O
                         net (fo=59, routed)          0.262     7.052    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3_n_0
    SLICE_X81Y550        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     7.149 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65/O
                         net (fo=3, routed)           0.144     7.293    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65_n_0
    SLICE_X81Y551        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     7.417 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_54/O
                         net (fo=34, routed)          0.212     7.629    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/timer_div_reg[1]_0[3]
    SLICE_X81Y558        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     7.719 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26/O
                         net (fo=32, routed)          0.761     8.480    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26_n_0
    SLICE_X69Y585        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.604 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_18/O
                         net (fo=10, routed)          0.355     8.959    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtimecmp_reg_reg[31]
    SLICE_X75Y574        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     9.069 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_2/O
                         net (fo=10, routed)          0.283     9.352    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ialu_op2[31]
    SLICE_X79Y571        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.474 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/curr_state[1]_i_18/O
                         net (fo=3, routed)           0.144     9.618    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_dcir_reg_reg[0]_3
    SLICE_X76Y571        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     9.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_i_18/O
                         net (fo=34, routed)          0.232     9.938    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_1_c_reg_reg
    SLICE_X76Y566        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    10.088 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_10_carry_i_17/O
                         net (fo=1, routed)           0.236    10.324    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/S[0]
    SLICE_X75Y566        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.514 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry/CO[7]
                         net (fo=1, routed)           0.026    10.540    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_n_0
    SLICE_X75Y567        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.130    10.670 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry__0/O[7]
                         net (fo=40, routed)          0.399    11.069    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg_reg[15]_0[7]
    SLICE_X74Y571        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    11.192 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/match_addr_channel2_carry_i_3__2/O
                         net (fo=1, routed)           0.022    11.214    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/gen_bploaddr_match_addr_exact.csr_bploaddr_reg_reg[1][21][5]
    SLICE_X74Y571        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    11.373 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry/CO[7]
                         net (fo=1, routed)           0.026    11.399    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry_n_0
    SLICE_X74Y572        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    11.456 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry__0/CO[2]
                         net (fo=3, routed)           0.384    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/match_addr_channel2_3
    SLICE_X73Y567        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122    11.962 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_7/O
                         net (fo=1, routed)           0.089    12.051    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_match[1]
    SLICE_X73Y566        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099    12.150 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_3/O
                         net (fo=40, routed)          0.437    12.587    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_x_req
    SLICE_X82Y553        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    12.677 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4/O
                         net (fo=1, routed)           0.091    12.768    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4_n_0
    SLICE_X82Y553        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    12.867 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_2/O
                         net (fo=35, routed)          0.476    13.343    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r_reg[0]
    SLICE_X71Y555        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    13.492 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state[dmode_cause][brkpt]_i_1/O
                         net (fo=13, routed)          0.418    13.910    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state_reg[dmode_cause][brkpt]
    SLICE_X79Y553        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    13.960 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_access_i_2/O
                         net (fo=4, routed)           0.147    14.107    i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/csr2exu_mstatus_mie_up
    SLICE_X77Y552        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    14.157 f  i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/discard_resp_cnt[2]_i_10/O
                         net (fo=1, routed)           0.141    14.298    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/init_pc_v_reg[3]_0
    SLICE_X76Y552        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    14.349 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/discard_resp_cnt[2]_i_4/O
                         net (fo=144, routed)         0.425    14.774    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_reg_0
    SLICE_X71Y544        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    14.825 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[haddr][23]_i_1/O
                         net (fo=4, routed)           0.232    15.057    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/core_imem_addr[21]
    SLICE_X73Y543        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    15.180 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8/O
                         net (fo=2, routed)           0.095    15.275    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8_n_0
    SLICE_X73Y542        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    15.371 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_full_i_3/O
                         net (fo=7, routed)           0.174    15.545    i_scr1/i_imem_ahb/port_sel
    SLICE_X76Y542        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099    15.644 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=10, routed)          0.238    15.882    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X77Y538        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035    15.917 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.154    16.071    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X75Y537        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089    16.160 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.201    16.361    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X76Y540        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    16.412 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.169    16.581    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X75Y540        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036    16.617 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.246    16.863    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X75Y537        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.089    21.344    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X75Y537        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[4]/C
                         clock pessimism              0.059    21.403    
                         clock uncertainty           -0.071    21.332    
    SLICE_X75Y537        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    21.272    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[4]
  -------------------------------------------------------------------
                         required time                         21.272    
                         arrival time                         -16.863    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        15.220ns  (logic 5.398ns (35.466%)  route 9.822ns (64.534%))
  Logic Levels:           40  (CARRY8=4 LUT2=1 LUT3=2 LUT4=7 LUT5=4 LUT6=19 RAMB36E2=3)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 21.344 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.345ns (routing 0.171ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.155ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.345     1.643    i_scr1/i_tcm/i_dp_memory/clk_out
    RAMB36_X4Y109        RAMB36E2                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y109        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.145     2.788 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.028     2.816    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0_n_67
    RAMB36_X4Y110        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.026 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.054    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1_n_67
    RAMB36_X4Y111        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.264 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.292    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2_n_67
    RAMB36_X4Y112        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     3.409 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_3/DOUTBDOUT[0]
                         net (fo=9, routed)           0.688     4.097    i_scr1/i_tcm/i_dp_memory/DOUTBDOUT[0]
    SLICE_X75Y545        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.244 f  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_6/O
                         net (fo=4, routed)           0.116     4.360    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_3_1
    SLICE_X77Y545        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.508 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13/O
                         net (fo=63, routed)          0.283     4.791    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13_n_0
    SLICE_X79Y542        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.881 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215/O
                         net (fo=1, routed)           0.198     5.079    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215_n_0
    SLICE_X79Y547        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_87/O
                         net (fo=118, routed)         0.495     5.610    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr[0]
    SLICE_X85Y551        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     5.700 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5/O
                         net (fo=43, routed)          0.241     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5_n_0
    SLICE_X85Y547        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     6.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12/O
                         net (fo=2, routed)           0.203     6.301    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12_n_0
    SLICE_X85Y547        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.398 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172/O
                         net (fo=11, routed)          0.295     6.693    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172_n_0
    SLICE_X82Y547        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3/O
                         net (fo=59, routed)          0.262     7.052    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3_n_0
    SLICE_X81Y550        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     7.149 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65/O
                         net (fo=3, routed)           0.144     7.293    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65_n_0
    SLICE_X81Y551        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     7.417 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_54/O
                         net (fo=34, routed)          0.212     7.629    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/timer_div_reg[1]_0[3]
    SLICE_X81Y558        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     7.719 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26/O
                         net (fo=32, routed)          0.761     8.480    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26_n_0
    SLICE_X69Y585        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.604 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_18/O
                         net (fo=10, routed)          0.355     8.959    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtimecmp_reg_reg[31]
    SLICE_X75Y574        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     9.069 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_2/O
                         net (fo=10, routed)          0.283     9.352    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ialu_op2[31]
    SLICE_X79Y571        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.474 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/curr_state[1]_i_18/O
                         net (fo=3, routed)           0.144     9.618    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_dcir_reg_reg[0]_3
    SLICE_X76Y571        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     9.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_i_18/O
                         net (fo=34, routed)          0.232     9.938    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_1_c_reg_reg
    SLICE_X76Y566        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    10.088 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_10_carry_i_17/O
                         net (fo=1, routed)           0.236    10.324    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/S[0]
    SLICE_X75Y566        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.514 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry/CO[7]
                         net (fo=1, routed)           0.026    10.540    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_n_0
    SLICE_X75Y567        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.130    10.670 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry__0/O[7]
                         net (fo=40, routed)          0.399    11.069    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg_reg[15]_0[7]
    SLICE_X74Y571        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    11.192 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/match_addr_channel2_carry_i_3__2/O
                         net (fo=1, routed)           0.022    11.214    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/gen_bploaddr_match_addr_exact.csr_bploaddr_reg_reg[1][21][5]
    SLICE_X74Y571        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    11.373 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry/CO[7]
                         net (fo=1, routed)           0.026    11.399    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry_n_0
    SLICE_X74Y572        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    11.456 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry__0/CO[2]
                         net (fo=3, routed)           0.384    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/match_addr_channel2_3
    SLICE_X73Y567        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122    11.962 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_7/O
                         net (fo=1, routed)           0.089    12.051    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_match[1]
    SLICE_X73Y566        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099    12.150 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_3/O
                         net (fo=40, routed)          0.437    12.587    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_x_req
    SLICE_X82Y553        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    12.677 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4/O
                         net (fo=1, routed)           0.091    12.768    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4_n_0
    SLICE_X82Y553        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    12.867 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_2/O
                         net (fo=35, routed)          0.476    13.343    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r_reg[0]
    SLICE_X71Y555        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    13.492 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state[dmode_cause][brkpt]_i_1/O
                         net (fo=13, routed)          0.418    13.910    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state_reg[dmode_cause][brkpt]
    SLICE_X79Y553        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    13.960 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_access_i_2/O
                         net (fo=4, routed)           0.147    14.107    i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/csr2exu_mstatus_mie_up
    SLICE_X77Y552        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    14.157 f  i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/discard_resp_cnt[2]_i_10/O
                         net (fo=1, routed)           0.141    14.298    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/init_pc_v_reg[3]_0
    SLICE_X76Y552        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    14.349 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/discard_resp_cnt[2]_i_4/O
                         net (fo=144, routed)         0.425    14.774    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_reg_0
    SLICE_X71Y544        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    14.825 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[haddr][23]_i_1/O
                         net (fo=4, routed)           0.232    15.057    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/core_imem_addr[21]
    SLICE_X73Y543        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    15.180 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8/O
                         net (fo=2, routed)           0.095    15.275    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8_n_0
    SLICE_X73Y542        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    15.371 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_full_i_3/O
                         net (fo=7, routed)           0.174    15.545    i_scr1/i_imem_ahb/port_sel
    SLICE_X76Y542        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099    15.644 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=10, routed)          0.238    15.882    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X77Y538        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035    15.917 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.154    16.071    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X75Y537        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089    16.160 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.201    16.361    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X76Y540        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    16.412 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.169    16.581    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X75Y540        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036    16.617 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.246    16.863    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X75Y537        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.089    21.344    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X75Y537        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[6]/C
                         clock pessimism              0.059    21.403    
                         clock uncertainty           -0.071    21.332    
    SLICE_X75Y537        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    21.272    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[6]
  -------------------------------------------------------------------
                         required time                         21.272    
                         arrival time                         -16.863    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/D
                            (rising edge-triggered cell FDSE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        15.196ns  (logic 5.596ns (36.825%)  route 9.600ns (63.175%))
  Logic Levels:           40  (CARRY8=4 LUT2=3 LUT3=2 LUT4=6 LUT5=5 LUT6=17 RAMB36E2=3)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 21.344 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.345ns (routing 0.171ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.155ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.345     1.643    i_scr1/i_tcm/i_dp_memory/clk_out
    RAMB36_X4Y109        RAMB36E2                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y109        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.145     2.788 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.028     2.816    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0_n_67
    RAMB36_X4Y110        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.026 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.054    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1_n_67
    RAMB36_X4Y111        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.264 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.292    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2_n_67
    RAMB36_X4Y112        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     3.409 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_3/DOUTBDOUT[0]
                         net (fo=9, routed)           0.688     4.097    i_scr1/i_tcm/i_dp_memory/DOUTBDOUT[0]
    SLICE_X75Y545        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.244 f  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_6/O
                         net (fo=4, routed)           0.116     4.360    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_3_1
    SLICE_X77Y545        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.508 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13/O
                         net (fo=63, routed)          0.283     4.791    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13_n_0
    SLICE_X79Y542        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.881 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215/O
                         net (fo=1, routed)           0.198     5.079    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215_n_0
    SLICE_X79Y547        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_87/O
                         net (fo=118, routed)         0.495     5.610    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr[0]
    SLICE_X85Y551        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     5.700 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5/O
                         net (fo=43, routed)          0.241     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5_n_0
    SLICE_X85Y547        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     6.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12/O
                         net (fo=2, routed)           0.203     6.301    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12_n_0
    SLICE_X85Y547        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.398 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172/O
                         net (fo=11, routed)          0.295     6.693    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172_n_0
    SLICE_X82Y547        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3/O
                         net (fo=59, routed)          0.262     7.052    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3_n_0
    SLICE_X81Y550        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     7.149 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65/O
                         net (fo=3, routed)           0.144     7.293    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65_n_0
    SLICE_X81Y551        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     7.417 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_54/O
                         net (fo=34, routed)          0.212     7.629    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/timer_div_reg[1]_0[3]
    SLICE_X81Y558        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     7.719 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26/O
                         net (fo=32, routed)          0.761     8.480    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26_n_0
    SLICE_X69Y585        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.604 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_18/O
                         net (fo=10, routed)          0.355     8.959    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtimecmp_reg_reg[31]
    SLICE_X75Y574        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     9.069 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_2/O
                         net (fo=10, routed)          0.283     9.352    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ialu_op2[31]
    SLICE_X79Y571        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.474 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/curr_state[1]_i_18/O
                         net (fo=3, routed)           0.144     9.618    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_dcir_reg_reg[0]_3
    SLICE_X76Y571        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     9.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_i_18/O
                         net (fo=34, routed)          0.232     9.938    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_1_c_reg_reg
    SLICE_X76Y566        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    10.088 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_10_carry_i_17/O
                         net (fo=1, routed)           0.236    10.324    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/S[0]
    SLICE_X75Y566        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.514 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry/CO[7]
                         net (fo=1, routed)           0.026    10.540    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_n_0
    SLICE_X75Y567        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.130    10.670 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry__0/O[7]
                         net (fo=40, routed)          0.399    11.069    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg_reg[15]_0[7]
    SLICE_X74Y571        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    11.192 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/match_addr_channel2_carry_i_3__2/O
                         net (fo=1, routed)           0.022    11.214    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/gen_bploaddr_match_addr_exact.csr_bploaddr_reg_reg[1][21][5]
    SLICE_X74Y571        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    11.373 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry/CO[7]
                         net (fo=1, routed)           0.026    11.399    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry_n_0
    SLICE_X74Y572        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    11.456 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry__0/CO[2]
                         net (fo=3, routed)           0.384    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/match_addr_channel2_3
    SLICE_X73Y567        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122    11.962 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_7/O
                         net (fo=1, routed)           0.089    12.051    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_match[1]
    SLICE_X73Y566        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099    12.150 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_3/O
                         net (fo=40, routed)          0.437    12.587    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_x_req
    SLICE_X82Y553        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    12.677 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4/O
                         net (fo=1, routed)           0.091    12.768    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4_n_0
    SLICE_X82Y553        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    12.867 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_2/O
                         net (fo=35, routed)          0.476    13.343    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r_reg[0]
    SLICE_X71Y555        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    13.492 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state[dmode_cause][brkpt]_i_1/O
                         net (fo=13, routed)          0.418    13.910    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state_reg[dmode_cause][brkpt]
    SLICE_X79Y553        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    13.960 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_access_i_2/O
                         net (fo=4, routed)           0.147    14.107    i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/csr2exu_mstatus_mie_up
    SLICE_X77Y552        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    14.157 f  i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/discard_resp_cnt[2]_i_10/O
                         net (fo=1, routed)           0.141    14.298    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/init_pc_v_reg[3]_0
    SLICE_X76Y552        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    14.349 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/discard_resp_cnt[2]_i_4/O
                         net (fo=144, routed)         0.425    14.774    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_reg_0
    SLICE_X71Y544        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    14.825 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[haddr][23]_i_1/O
                         net (fo=4, routed)           0.232    15.057    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/core_imem_addr[21]
    SLICE_X73Y543        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    15.180 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8/O
                         net (fo=2, routed)           0.095    15.275    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8_n_0
    SLICE_X73Y542        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    15.371 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_full_i_3/O
                         net (fo=7, routed)           0.174    15.545    i_scr1/i_imem_ahb/port_sel
    SLICE_X76Y542        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099    15.644 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=10, routed)          0.213    15.857    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X75Y540        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.074    15.931 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/valid_cnt_required_i[3]_i_1/O
                         net (fo=13, routed)          0.268    16.199    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_detected
    SLICE_X76Y538        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163    16.362 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_i_2/O
                         net (fo=3, routed)           0.176    16.538    i_system/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_with_nonseq
    SLICE_X76Y538        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037    16.575 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_5/O
                         net (fo=1, routed)           0.099    16.674    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i116_out
    SLICE_X76Y538        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135    16.809 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_2/O
                         net (fo=1, routed)           0.030    16.839    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_2_n_0
    SLICE_X76Y538        FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.089    21.344    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X76Y538        FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/C
                         clock pessimism              0.059    21.403    
                         clock uncertainty           -0.071    21.332    
    SLICE_X76Y538        FDSE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    21.357    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg
  -------------------------------------------------------------------
                         required time                         21.357    
                         arrival time                         -16.839    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        15.205ns  (logic 5.398ns (35.501%)  route 9.807ns (64.499%))
  Logic Levels:           40  (CARRY8=4 LUT2=1 LUT3=2 LUT4=7 LUT5=4 LUT6=19 RAMB36E2=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.386ns = ( 21.386 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.345ns (routing 0.171ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.155ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.345     1.643    i_scr1/i_tcm/i_dp_memory/clk_out
    RAMB36_X4Y109        RAMB36E2                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y109        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.145     2.788 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.028     2.816    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0_n_67
    RAMB36_X4Y110        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.026 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.054    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1_n_67
    RAMB36_X4Y111        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.264 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.292    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2_n_67
    RAMB36_X4Y112        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     3.409 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_3/DOUTBDOUT[0]
                         net (fo=9, routed)           0.688     4.097    i_scr1/i_tcm/i_dp_memory/DOUTBDOUT[0]
    SLICE_X75Y545        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.244 f  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_6/O
                         net (fo=4, routed)           0.116     4.360    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_3_1
    SLICE_X77Y545        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.508 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13/O
                         net (fo=63, routed)          0.283     4.791    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13_n_0
    SLICE_X79Y542        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.881 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215/O
                         net (fo=1, routed)           0.198     5.079    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215_n_0
    SLICE_X79Y547        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_87/O
                         net (fo=118, routed)         0.495     5.610    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr[0]
    SLICE_X85Y551        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     5.700 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5/O
                         net (fo=43, routed)          0.241     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5_n_0
    SLICE_X85Y547        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     6.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12/O
                         net (fo=2, routed)           0.203     6.301    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12_n_0
    SLICE_X85Y547        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.398 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172/O
                         net (fo=11, routed)          0.295     6.693    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172_n_0
    SLICE_X82Y547        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3/O
                         net (fo=59, routed)          0.262     7.052    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3_n_0
    SLICE_X81Y550        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     7.149 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65/O
                         net (fo=3, routed)           0.144     7.293    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65_n_0
    SLICE_X81Y551        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     7.417 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_54/O
                         net (fo=34, routed)          0.212     7.629    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/timer_div_reg[1]_0[3]
    SLICE_X81Y558        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     7.719 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26/O
                         net (fo=32, routed)          0.761     8.480    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26_n_0
    SLICE_X69Y585        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.604 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_18/O
                         net (fo=10, routed)          0.355     8.959    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtimecmp_reg_reg[31]
    SLICE_X75Y574        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     9.069 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_2/O
                         net (fo=10, routed)          0.283     9.352    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ialu_op2[31]
    SLICE_X79Y571        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.474 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/curr_state[1]_i_18/O
                         net (fo=3, routed)           0.144     9.618    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_dcir_reg_reg[0]_3
    SLICE_X76Y571        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     9.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_i_18/O
                         net (fo=34, routed)          0.232     9.938    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_1_c_reg_reg
    SLICE_X76Y566        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    10.088 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_10_carry_i_17/O
                         net (fo=1, routed)           0.236    10.324    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/S[0]
    SLICE_X75Y566        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.514 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry/CO[7]
                         net (fo=1, routed)           0.026    10.540    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_n_0
    SLICE_X75Y567        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.130    10.670 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry__0/O[7]
                         net (fo=40, routed)          0.399    11.069    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg_reg[15]_0[7]
    SLICE_X74Y571        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    11.192 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/match_addr_channel2_carry_i_3__2/O
                         net (fo=1, routed)           0.022    11.214    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/gen_bploaddr_match_addr_exact.csr_bploaddr_reg_reg[1][21][5]
    SLICE_X74Y571        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    11.373 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry/CO[7]
                         net (fo=1, routed)           0.026    11.399    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry_n_0
    SLICE_X74Y572        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    11.456 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry__0/CO[2]
                         net (fo=3, routed)           0.384    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/match_addr_channel2_3
    SLICE_X73Y567        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122    11.962 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_7/O
                         net (fo=1, routed)           0.089    12.051    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_match[1]
    SLICE_X73Y566        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099    12.150 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_3/O
                         net (fo=40, routed)          0.437    12.587    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_x_req
    SLICE_X82Y553        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    12.677 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4/O
                         net (fo=1, routed)           0.091    12.768    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4_n_0
    SLICE_X82Y553        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    12.867 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_2/O
                         net (fo=35, routed)          0.476    13.343    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r_reg[0]
    SLICE_X71Y555        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    13.492 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state[dmode_cause][brkpt]_i_1/O
                         net (fo=13, routed)          0.418    13.910    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state_reg[dmode_cause][brkpt]
    SLICE_X79Y553        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    13.960 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_access_i_2/O
                         net (fo=4, routed)           0.147    14.107    i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/csr2exu_mstatus_mie_up
    SLICE_X77Y552        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    14.157 f  i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/discard_resp_cnt[2]_i_10/O
                         net (fo=1, routed)           0.141    14.298    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/init_pc_v_reg[3]_0
    SLICE_X76Y552        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    14.349 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/discard_resp_cnt[2]_i_4/O
                         net (fo=144, routed)         0.425    14.774    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_reg_0
    SLICE_X71Y544        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    14.825 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[haddr][23]_i_1/O
                         net (fo=4, routed)           0.232    15.057    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/core_imem_addr[21]
    SLICE_X73Y543        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    15.180 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8/O
                         net (fo=2, routed)           0.095    15.275    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8_n_0
    SLICE_X73Y542        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    15.371 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_full_i_3/O
                         net (fo=7, routed)           0.174    15.545    i_scr1/i_imem_ahb/port_sel
    SLICE_X76Y542        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099    15.644 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=10, routed)          0.238    15.882    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X77Y538        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035    15.917 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.154    16.071    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X75Y537        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089    16.160 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.201    16.361    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X76Y540        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    16.412 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.169    16.581    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X75Y540        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036    16.617 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.231    16.848    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X76Y540        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.131    21.386    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X76Y540        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[3]/C
                         clock pessimism              0.119    21.505    
                         clock uncertainty           -0.071    21.435    
    SLICE_X76Y540        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    21.374    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         21.374    
                         arrival time                         -16.848    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        15.204ns  (logic 5.398ns (35.504%)  route 9.806ns (64.496%))
  Logic Levels:           40  (CARRY8=4 LUT2=1 LUT3=2 LUT4=7 LUT5=4 LUT6=19 RAMB36E2=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.386ns = ( 21.386 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.345ns (routing 0.171ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.155ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.345     1.643    i_scr1/i_tcm/i_dp_memory/clk_out
    RAMB36_X4Y109        RAMB36E2                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y109        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.145     2.788 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.028     2.816    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0_n_67
    RAMB36_X4Y110        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.026 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.054    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1_n_67
    RAMB36_X4Y111        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.264 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.292    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2_n_67
    RAMB36_X4Y112        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     3.409 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_3/DOUTBDOUT[0]
                         net (fo=9, routed)           0.688     4.097    i_scr1/i_tcm/i_dp_memory/DOUTBDOUT[0]
    SLICE_X75Y545        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.244 f  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_6/O
                         net (fo=4, routed)           0.116     4.360    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_3_1
    SLICE_X77Y545        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.508 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13/O
                         net (fo=63, routed)          0.283     4.791    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13_n_0
    SLICE_X79Y542        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.881 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215/O
                         net (fo=1, routed)           0.198     5.079    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215_n_0
    SLICE_X79Y547        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_87/O
                         net (fo=118, routed)         0.495     5.610    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr[0]
    SLICE_X85Y551        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     5.700 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5/O
                         net (fo=43, routed)          0.241     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5_n_0
    SLICE_X85Y547        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     6.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12/O
                         net (fo=2, routed)           0.203     6.301    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12_n_0
    SLICE_X85Y547        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.398 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172/O
                         net (fo=11, routed)          0.295     6.693    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172_n_0
    SLICE_X82Y547        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3/O
                         net (fo=59, routed)          0.262     7.052    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3_n_0
    SLICE_X81Y550        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     7.149 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65/O
                         net (fo=3, routed)           0.144     7.293    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65_n_0
    SLICE_X81Y551        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     7.417 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_54/O
                         net (fo=34, routed)          0.212     7.629    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/timer_div_reg[1]_0[3]
    SLICE_X81Y558        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     7.719 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26/O
                         net (fo=32, routed)          0.761     8.480    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26_n_0
    SLICE_X69Y585        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.604 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_18/O
                         net (fo=10, routed)          0.355     8.959    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtimecmp_reg_reg[31]
    SLICE_X75Y574        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     9.069 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_2/O
                         net (fo=10, routed)          0.283     9.352    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ialu_op2[31]
    SLICE_X79Y571        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.474 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/curr_state[1]_i_18/O
                         net (fo=3, routed)           0.144     9.618    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_dcir_reg_reg[0]_3
    SLICE_X76Y571        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     9.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_i_18/O
                         net (fo=34, routed)          0.232     9.938    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_1_c_reg_reg
    SLICE_X76Y566        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    10.088 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_10_carry_i_17/O
                         net (fo=1, routed)           0.236    10.324    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/S[0]
    SLICE_X75Y566        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.514 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry/CO[7]
                         net (fo=1, routed)           0.026    10.540    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_n_0
    SLICE_X75Y567        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.130    10.670 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry__0/O[7]
                         net (fo=40, routed)          0.399    11.069    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg_reg[15]_0[7]
    SLICE_X74Y571        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    11.192 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/match_addr_channel2_carry_i_3__2/O
                         net (fo=1, routed)           0.022    11.214    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/gen_bploaddr_match_addr_exact.csr_bploaddr_reg_reg[1][21][5]
    SLICE_X74Y571        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    11.373 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry/CO[7]
                         net (fo=1, routed)           0.026    11.399    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry_n_0
    SLICE_X74Y572        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    11.456 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry__0/CO[2]
                         net (fo=3, routed)           0.384    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/match_addr_channel2_3
    SLICE_X73Y567        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122    11.962 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_7/O
                         net (fo=1, routed)           0.089    12.051    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_match[1]
    SLICE_X73Y566        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099    12.150 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_3/O
                         net (fo=40, routed)          0.437    12.587    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_x_req
    SLICE_X82Y553        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    12.677 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4/O
                         net (fo=1, routed)           0.091    12.768    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4_n_0
    SLICE_X82Y553        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    12.867 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_2/O
                         net (fo=35, routed)          0.476    13.343    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r_reg[0]
    SLICE_X71Y555        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    13.492 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state[dmode_cause][brkpt]_i_1/O
                         net (fo=13, routed)          0.418    13.910    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state_reg[dmode_cause][brkpt]
    SLICE_X79Y553        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    13.960 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_access_i_2/O
                         net (fo=4, routed)           0.147    14.107    i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/csr2exu_mstatus_mie_up
    SLICE_X77Y552        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    14.157 f  i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/discard_resp_cnt[2]_i_10/O
                         net (fo=1, routed)           0.141    14.298    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/init_pc_v_reg[3]_0
    SLICE_X76Y552        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    14.349 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/discard_resp_cnt[2]_i_4/O
                         net (fo=144, routed)         0.425    14.774    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_reg_0
    SLICE_X71Y544        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    14.825 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[haddr][23]_i_1/O
                         net (fo=4, routed)           0.232    15.057    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/core_imem_addr[21]
    SLICE_X73Y543        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    15.180 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8/O
                         net (fo=2, routed)           0.095    15.275    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8_n_0
    SLICE_X73Y542        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    15.371 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_full_i_3/O
                         net (fo=7, routed)           0.174    15.545    i_scr1/i_imem_ahb/port_sel
    SLICE_X76Y542        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099    15.644 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=10, routed)          0.238    15.882    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X77Y538        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035    15.917 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.154    16.071    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X75Y537        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089    16.160 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.201    16.361    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X76Y540        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    16.412 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.169    16.581    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X75Y540        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036    16.617 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.230    16.847    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X76Y540        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.131    21.386    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X76Y540        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[2]/C
                         clock pessimism              0.119    21.505    
                         clock uncertainty           -0.071    21.435    
    SLICE_X76Y540        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    21.374    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         21.374    
                         arrival time                         -16.847    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_hwrite_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        14.989ns  (logic 5.512ns (36.774%)  route 9.477ns (63.226%))
  Logic Levels:           39  (CARRY8=4 LUT2=4 LUT3=1 LUT4=6 LUT5=4 LUT6=17 RAMB36E2=3)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 21.342 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.345ns (routing 0.171ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.155ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.345     1.643    i_scr1/i_tcm/i_dp_memory/clk_out
    RAMB36_X4Y109        RAMB36E2                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y109        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.145     2.788 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.028     2.816    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0_n_67
    RAMB36_X4Y110        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.026 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.054    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1_n_67
    RAMB36_X4Y111        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.264 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.292    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2_n_67
    RAMB36_X4Y112        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     3.409 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_3/DOUTBDOUT[0]
                         net (fo=9, routed)           0.688     4.097    i_scr1/i_tcm/i_dp_memory/DOUTBDOUT[0]
    SLICE_X75Y545        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.244 f  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_6/O
                         net (fo=4, routed)           0.116     4.360    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_3_1
    SLICE_X77Y545        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.508 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13/O
                         net (fo=63, routed)          0.283     4.791    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13_n_0
    SLICE_X79Y542        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.881 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215/O
                         net (fo=1, routed)           0.198     5.079    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215_n_0
    SLICE_X79Y547        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_87/O
                         net (fo=118, routed)         0.495     5.610    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr[0]
    SLICE_X85Y551        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     5.700 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5/O
                         net (fo=43, routed)          0.241     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5_n_0
    SLICE_X85Y547        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     6.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12/O
                         net (fo=2, routed)           0.203     6.301    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12_n_0
    SLICE_X85Y547        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.398 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172/O
                         net (fo=11, routed)          0.295     6.693    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172_n_0
    SLICE_X82Y547        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3/O
                         net (fo=59, routed)          0.262     7.052    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3_n_0
    SLICE_X81Y550        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     7.149 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65/O
                         net (fo=3, routed)           0.144     7.293    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65_n_0
    SLICE_X81Y551        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     7.417 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_54/O
                         net (fo=34, routed)          0.212     7.629    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/timer_div_reg[1]_0[3]
    SLICE_X81Y558        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     7.719 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26/O
                         net (fo=32, routed)          0.761     8.480    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26_n_0
    SLICE_X69Y585        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.604 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_18/O
                         net (fo=10, routed)          0.355     8.959    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtimecmp_reg_reg[31]
    SLICE_X75Y574        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     9.069 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_2/O
                         net (fo=10, routed)          0.283     9.352    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ialu_op2[31]
    SLICE_X79Y571        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.474 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/curr_state[1]_i_18/O
                         net (fo=3, routed)           0.144     9.618    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_dcir_reg_reg[0]_3
    SLICE_X76Y571        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     9.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_i_18/O
                         net (fo=34, routed)          0.232     9.938    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_1_c_reg_reg
    SLICE_X76Y566        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    10.088 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_10_carry_i_17/O
                         net (fo=1, routed)           0.236    10.324    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/S[0]
    SLICE_X75Y566        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.514 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry/CO[7]
                         net (fo=1, routed)           0.026    10.540    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_n_0
    SLICE_X75Y567        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.130    10.670 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry__0/O[7]
                         net (fo=40, routed)          0.399    11.069    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg_reg[15]_0[7]
    SLICE_X74Y571        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    11.192 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/match_addr_channel2_carry_i_3__2/O
                         net (fo=1, routed)           0.022    11.214    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/gen_bploaddr_match_addr_exact.csr_bploaddr_reg_reg[1][21][5]
    SLICE_X74Y571        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    11.373 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry/CO[7]
                         net (fo=1, routed)           0.026    11.399    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry_n_0
    SLICE_X74Y572        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    11.456 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry__0/CO[2]
                         net (fo=3, routed)           0.384    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/match_addr_channel2_3
    SLICE_X73Y567        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122    11.962 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_7/O
                         net (fo=1, routed)           0.089    12.051    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_match[1]
    SLICE_X73Y566        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099    12.150 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_3/O
                         net (fo=40, routed)          0.437    12.587    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_x_req
    SLICE_X82Y553        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    12.677 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4/O
                         net (fo=1, routed)           0.091    12.768    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4_n_0
    SLICE_X82Y553        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    12.867 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_2/O
                         net (fo=35, routed)          0.476    13.343    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r_reg[0]
    SLICE_X71Y555        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    13.492 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state[dmode_cause][brkpt]_i_1/O
                         net (fo=13, routed)          0.418    13.910    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state_reg[dmode_cause][brkpt]
    SLICE_X79Y553        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    13.960 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_access_i_2/O
                         net (fo=4, routed)           0.147    14.107    i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/csr2exu_mstatus_mie_up
    SLICE_X77Y552        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    14.157 f  i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/discard_resp_cnt[2]_i_10/O
                         net (fo=1, routed)           0.141    14.298    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/init_pc_v_reg[3]_0
    SLICE_X76Y552        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    14.349 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/discard_resp_cnt[2]_i_4/O
                         net (fo=144, routed)         0.425    14.774    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_reg_0
    SLICE_X71Y544        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    14.825 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[haddr][23]_i_1/O
                         net (fo=4, routed)           0.232    15.057    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/core_imem_addr[21]
    SLICE_X73Y543        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    15.180 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8/O
                         net (fo=2, routed)           0.095    15.275    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8_n_0
    SLICE_X73Y542        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    15.371 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_full_i_3/O
                         net (fo=7, routed)           0.174    15.545    i_scr1/i_imem_ahb/port_sel
    SLICE_X76Y542        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099    15.644 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=10, routed)          0.213    15.857    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X75Y540        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.074    15.931 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/valid_cnt_required_i[3]_i_1/O
                         net (fo=13, routed)          0.268    16.199    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_detected
    SLICE_X76Y538        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163    16.362 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_i_2/O
                         net (fo=3, routed)           0.132    16.494    i_system/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_with_nonseq
    SLICE_X75Y538        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088    16.582 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_hwrite_i_1/O
                         net (fo=1, routed)           0.050    16.632    i_system/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_hwrite_i_1_n_0
    SLICE_X75Y538        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_hwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.087    21.342    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X75Y538        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_hwrite_reg/C
                         clock pessimism              0.059    21.401    
                         clock uncertainty           -0.071    21.330    
    SLICE_X75Y538        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    21.355    i_system/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_hwrite_reg
  -------------------------------------------------------------------
                         required time                         21.355    
                         arrival time                         -16.632    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        14.965ns  (logic 5.522ns (36.899%)  route 9.443ns (63.101%))
  Logic Levels:           39  (CARRY8=4 LUT2=3 LUT3=2 LUT4=6 LUT5=4 LUT6=17 RAMB36E2=3)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 21.342 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.345ns (routing 0.171ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.155ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.345     1.643    i_scr1/i_tcm/i_dp_memory/clk_out
    RAMB36_X4Y109        RAMB36E2                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y109        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.145     2.788 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.028     2.816    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0_n_67
    RAMB36_X4Y110        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.026 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.054    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1_n_67
    RAMB36_X4Y111        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.264 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.292    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2_n_67
    RAMB36_X4Y112        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     3.409 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_3/DOUTBDOUT[0]
                         net (fo=9, routed)           0.688     4.097    i_scr1/i_tcm/i_dp_memory/DOUTBDOUT[0]
    SLICE_X75Y545        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.244 f  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_6/O
                         net (fo=4, routed)           0.116     4.360    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_3_1
    SLICE_X77Y545        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.508 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13/O
                         net (fo=63, routed)          0.283     4.791    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_13_n_0
    SLICE_X79Y542        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.881 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215/O
                         net (fo=1, routed)           0.198     5.079    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_215_n_0
    SLICE_X79Y547        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_87/O
                         net (fo=118, routed)         0.495     5.610    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ifu2idu_instr[0]
    SLICE_X85Y551        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     5.700 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5/O
                         net (fo=43, routed)          0.241     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtvec_base_rw.csr_mtvec_base[27]_i_5_n_0
    SLICE_X85Y547        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     6.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12/O
                         net (fo=2, routed)           0.203     6.301    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_12_n_0
    SLICE_X85Y547        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.398 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172/O
                         net (fo=11, routed)          0.295     6.693    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_172_n_0
    SLICE_X82Y547        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3/O
                         net (fo=59, routed)          0.262     7.052    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[hwidth][1]_i_3_n_0
    SLICE_X81Y550        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097     7.149 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65/O
                         net (fo=3, routed)           0.144     7.293    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_65_n_0
    SLICE_X81Y551        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     7.417 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_54/O
                         net (fo=34, routed)          0.212     7.629    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/timer_div_reg[1]_0[3]
    SLICE_X81Y558        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     7.719 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26/O
                         net (fo=32, routed)          0.761     8.480    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_bram_0_i_26_n_0
    SLICE_X69Y585        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.604 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_18/O
                         net (fo=10, routed)          0.355     8.959    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mtimecmp_reg_reg[31]
    SLICE_X75Y574        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     9.069 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0__0_i_2/O
                         net (fo=10, routed)          0.283     9.352    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ialu_op2[31]
    SLICE_X79Y571        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.474 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/curr_state[1]_i_18/O
                         net (fo=3, routed)           0.144     9.618    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_dcir_reg_reg[0]_3
    SLICE_X76Y571        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     9.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_i_18/O
                         net (fo=34, routed)          0.232     9.938    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_1_c_reg_reg
    SLICE_X76Y566        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    10.088 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_10_carry_i_17/O
                         net (fo=1, routed)           0.236    10.324    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/S[0]
    SLICE_X75Y566        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.514 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry/CO[7]
                         net (fo=1, routed)           0.026    10.540    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry_n_0
    SLICE_X75Y567        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.130    10.670 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_10_carry__0/O[7]
                         net (fo=40, routed)          0.399    11.069    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg_reg[15]_0[7]
    SLICE_X74Y571        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    11.192 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/match_addr_channel2_carry_i_3__2/O
                         net (fo=1, routed)           0.022    11.214    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/gen_bploaddr_match_addr_exact.csr_bploaddr_reg_reg[1][21][5]
    SLICE_X74Y571        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    11.373 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry/CO[7]
                         net (fo=1, routed)           0.026    11.399    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry_n_0
    SLICE_X74Y572        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    11.456 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst/match_addr_channel2_carry__0/CO[2]
                         net (fo=3, routed)           0.384    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/match_addr_channel2_3
    SLICE_X73Y567        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122    11.962 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_7/O
                         net (fo=1, routed)           0.089    12.051    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_match[1]
    SLICE_X73Y566        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099    12.150 f  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/dbgc_hart_state[dmode_cause][brkpt_hw]_i_3/O
                         net (fo=40, routed)          0.437    12.587    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/brkm2lsu_d_x_req
    SLICE_X82Y553        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    12.677 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4/O
                         net (fo=1, routed)           0.091    12.768    i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_4_n_0
    SLICE_X82Y553        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    12.867 r  i_scr1/i_core_top/i_pipe_top/i_pipe_brkm/csr_mcause_ec[1]_i_2/O
                         net (fo=35, routed)          0.476    13.343    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r_reg[0]
    SLICE_X71Y555        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    13.492 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state[dmode_cause][brkpt]_i_1/O
                         net (fo=13, routed)          0.418    13.910    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state_reg[dmode_cause][brkpt]
    SLICE_X79Y553        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    13.960 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_access_i_2/O
                         net (fo=4, routed)           0.147    14.107    i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/csr2exu_mstatus_mie_up
    SLICE_X77Y552        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    14.157 f  i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/discard_resp_cnt[2]_i_10/O
                         net (fo=1, routed)           0.141    14.298    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/init_pc_v_reg[3]_0
    SLICE_X76Y552        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    14.349 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/discard_resp_cnt[2]_i_4/O
                         net (fo=144, routed)         0.425    14.774    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_reg_0
    SLICE_X71Y544        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    14.825 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_r[haddr][23]_i_1/O
                         net (fo=4, routed)           0.232    15.057    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/core_imem_addr[21]
    SLICE_X73Y543        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    15.180 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8/O
                         net (fo=2, routed)           0.095    15.275    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/num_txns_pending[2]_i_8_n_0
    SLICE_X73Y542        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    15.371 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/req_fifo_full_i_3/O
                         net (fo=7, routed)           0.174    15.545    i_scr1/i_imem_ahb/port_sel
    SLICE_X76Y542        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099    15.644 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=10, routed)          0.213    15.857    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X75Y540        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.074    15.931 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/valid_cnt_required_i[3]_i_1/O
                         net (fo=13, routed)          0.268    16.199    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_detected
    SLICE_X76Y538        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163    16.362 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_i_2/O
                         net (fo=3, routed)           0.132    16.494    i_system/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_with_nonseq
    SLICE_X75Y538        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    16.592 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_i_1/O
                         net (fo=1, routed)           0.016    16.608    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_i_1_n_0
    SLICE_X75Y538        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.087    21.342    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X75Y538        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_reg/C
                         clock pessimism              0.059    21.401    
                         clock uncertainty           -0.071    21.330    
    SLICE_X75Y538        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    21.355    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_reg
  -------------------------------------------------------------------
                         required time                         21.355    
                         arrival time                         -16.608    
  -------------------------------------------------------------------
                         slack                                  4.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_int_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.057ns (41.912%)  route 0.079ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.119ns (routing 0.155ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.171ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     0.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.119     1.374    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X81Y595        FDSE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y595        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.431 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr_reg[7]/Q
                         net (fo=2, routed)           0.079     1.510    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/Thr_reg[7][7]
    SLICE_X81Y596        FDSE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.310     1.608    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/s_axi_aclk
    SLICE_X81Y596        FDSE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_int_reg[7]/C
                         clock pessimism             -0.171     1.437    
    SLICE_X81Y596        FDSE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.499    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.058ns (43.609%)  route 0.075ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.087ns (routing 0.155ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.171ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     0.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.087     1.342    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/aclk
    SLICE_X82Y495        FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y495        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.400 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.075     1.475    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X82Y493        FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.272     1.570    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/aclk
    SLICE_X82Y493        FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.169     1.401    
    SLICE_X82Y493        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.463    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_1/U0/ip2bus_data_i_D1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      1.080ns (routing 0.155ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.171ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     0.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.080     1.335    i_system/axi_gpio_1/U0/s_axi_aclk
    SLICE_X76Y517        FDRE                                         r  i_system/axi_gpio_1/U0/ip2bus_data_i_D1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y517        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.393 r  i_system/axi_gpio_1/U0/ip2bus_data_i_D1_reg[23]/Q
                         net (fo=1, routed)           0.114     1.507    i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][8]
    SLICE_X75Y515        FDRE                                         r  i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.246     1.544    i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X75Y515        FDRE                                         r  i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism             -0.113     1.431    
    SLICE_X75Y515        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.493    i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 i_system/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.080ns (46.243%)  route 0.093ns (53.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      1.083ns (routing 0.155ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.171ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     0.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.083     1.338    i_system/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X76Y523        FDRE                                         r  i_system/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y523        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.396 r  i_system/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/Q
                         net (fo=11, routed)          0.070     1.466    i_system/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X75Y523        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.488 r  i_system/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.023     1.511    i_system/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_i_1_n_0
    SLICE_X75Y523        FDRE                                         r  i_system/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.251     1.549    i_system/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X75Y523        FDRE                                         r  i_system/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                         clock pessimism             -0.113     1.436    
    SLICE_X75Y523        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     1.496    i_system/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.060ns (31.088%)  route 0.133ns (68.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      1.063ns (routing 0.155ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.171ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     0.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.063     1.318    i_system/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X73Y517        FDRE                                         r  i_system/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y517        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.378 r  i_system/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.133     1.511    i_system/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[4]
    SLICE_X74Y517        FDRE                                         r  i_system/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.249     1.547    i_system/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X74Y517        FDRE                                         r  i_system/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]/C
                         clock pessimism             -0.113     1.434    
    SLICE_X74Y517        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.496    i_system/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.061ns (30.653%)  route 0.138ns (69.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      1.056ns (routing 0.155ns, distribution 0.901ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.171ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     0.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.056     1.311    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X65Y503        FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y503        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.372 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[60]/Q
                         net (fo=1, routed)           0.138     1.510    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rd_cmd_fifo_data_out_reg[63][60]
    SLICE_X69Y501        FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.248     1.546    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/aclk
    SLICE_X69Y501        FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[60]/C
                         clock pessimism             -0.113     1.433    
    SLICE_X69Y501        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.495    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.060ns (46.875%)  route 0.068ns (53.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.068ns (routing 0.155ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.171ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     0.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.068     1.323    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X75Y507        FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y507        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.383 r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[45]/Q
                         net (fo=2, routed)           0.068     1.451    i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[13]
    SLICE_X75Y508        FDRE                                         r  i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.246     1.544    i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X75Y508        FDRE                                         r  i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[13]/C
                         clock pessimism             -0.170     1.374    
    SLICE_X75Y508        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.436    i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.057ns (41.912%)  route 0.079ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.076ns (routing 0.155ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.171ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     0.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.076     1.331    i_system/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X66Y491        FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y491        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.388 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff4_reg[3]/Q
                         net (fo=1, routed)           0.079     1.467    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff4_reg[15][3]
    SLICE_X66Y490        FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.259     1.557    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/s_dclk_o
    SLICE_X66Y490        FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[3]/C
                         clock pessimism             -0.167     1.390    
    SLICE_X66Y490        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.452    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.082ns (46.067%)  route 0.096ns (53.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      1.087ns (routing 0.155ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.171ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     0.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.087     1.342    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aclk
    SLICE_X76Y493        FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y493        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.402 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=6, routed)           0.072     1.474    i_system/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/out
    SLICE_X75Y493        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     1.496 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_tx_i_1/O
                         net (fo=1, routed)           0.024     1.520    i_system/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_tx_i_1_n_0
    SLICE_X75Y493        FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.259     1.557    i_system/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/aclk
    SLICE_X75Y493        FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_tx_reg/C
                         clock pessimism             -0.113     1.444    
    SLICE_X75Y493        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.504    i_system/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.059ns (31.053%)  route 0.131ns (68.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      1.073ns (routing 0.155ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.171ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     0.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.073     1.328    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/aclk
    SLICE_X69Y501        FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y501        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.387 r  i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[50]/Q
                         net (fo=2, routed)           0.131     1.518    i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_araddr[18]
    SLICE_X70Y502        FDRE                                         r  i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.255     1.553    i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X70Y502        FDRE                                         r  i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[18]/C
                         clock pessimism             -0.113     1.440    
    SLICE_X70Y502        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     1.502    i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYS_CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X5Y107  i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X5Y108  i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X5Y109  i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X5Y110  i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X4Y109  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X4Y110  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X4Y111  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X4Y112  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X6Y109  i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X6Y110  i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB36_X5Y107  i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB36_X4Y103  i_system/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB36_X5Y109  i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB36_X4Y105  i_system/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB36_X4Y105  i_system/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB36_X4Y105  i_system/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB36_X5Y110  i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_bram_3/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB36_X4Y104  i_system/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB36_X4Y104  i_system/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB36_X4Y104  i_system/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB36_X4Y102  i_system/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB36_X4Y102  i_system/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB36_X5Y105  i_system/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB36_X4Y109  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB36_X4Y110  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB36_X6Y105  i_system/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB36_X6Y103  i_system/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB36_X6Y111  i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_bram_2/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB18_X4Y196  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB36_X5Y114  i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_bram_3/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_in_p
  To Clock:  clk_in_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     PLLE4_ADV/CLKIN  n/a            1.071         6.400       5.329      PLL_X0Y17  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN  n/a            0.450         3.200       2.750      PLL_X0Y17  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN  n/a            0.450         3.200       2.750      PLL_X0Y17  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN  n/a            0.450         3.200       2.750      PLL_X0Y17  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN  n/a            0.450         3.200       2.750      PLL_X0Y17  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.675ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.163ns (4.804%)  route 3.230ns (95.196%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -8.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.959ns (routing 0.810ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.410     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.959     8.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X74Y476        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y476        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     8.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           2.211    10.986    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X155Y404       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035    11.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.283    11.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X154Y400       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050    11.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.736    12.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y1     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y1     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                 12.675    

Slack (MET) :             20.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.458ns  (logic 5.348ns (63.230%)  route 3.110ns (36.770%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 53.938 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.734ns (routing 0.740ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.474    30.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X153Y403       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089    30.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.220    32.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X74Y476        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159    33.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.416    33.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/SYNC_reg
    SLICE_X75Y476        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.734    53.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X75Y476        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    53.938    
                         clock uncertainty           -0.235    53.703    
    SLICE_X75Y476        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    53.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         53.629    
                         arrival time                         -33.458    
  -------------------------------------------------------------------
                         slack                                 20.171    

Slack (MET) :             20.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.458ns  (logic 5.348ns (63.230%)  route 3.110ns (36.770%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 53.938 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.734ns (routing 0.740ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.474    30.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X153Y403       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089    30.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.220    32.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X74Y476        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159    33.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.416    33.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/SYNC_reg
    SLICE_X75Y476        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.734    53.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X75Y476        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    53.938    
                         clock uncertainty           -0.235    53.703    
    SLICE_X75Y476        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074    53.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         53.629    
                         arrival time                         -33.458    
  -------------------------------------------------------------------
                         slack                                 20.171    

Slack (MET) :             20.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.458ns  (logic 5.348ns (63.230%)  route 3.110ns (36.770%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 53.938 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.734ns (routing 0.740ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.474    30.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X153Y403       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089    30.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.220    32.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X74Y476        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159    33.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.416    33.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/SYNC_reg
    SLICE_X75Y476        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.734    53.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X75Y476        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    53.938    
                         clock uncertainty           -0.235    53.703    
    SLICE_X75Y476        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    53.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         53.629    
                         arrival time                         -33.458    
  -------------------------------------------------------------------
                         slack                                 20.171    

Slack (MET) :             20.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.458ns  (logic 5.348ns (63.230%)  route 3.110ns (36.770%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 53.938 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.734ns (routing 0.740ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.474    30.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X153Y403       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089    30.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.220    32.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X74Y476        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159    33.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.416    33.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/SYNC_reg
    SLICE_X75Y476        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.734    53.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X75Y476        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism              0.000    53.938    
                         clock uncertainty           -0.235    53.703    
    SLICE_X75Y476        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074    53.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         53.629    
                         arrival time                         -33.458    
  -------------------------------------------------------------------
                         slack                                 20.171    

Slack (MET) :             20.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.422ns  (logic 5.433ns (64.510%)  route 2.989ns (35.490%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 53.938 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.734ns (routing 0.740ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.474    30.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X153Y403       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089    30.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.220    32.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X74Y476        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145    33.028 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.088    33.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X75Y476        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    33.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.207    33.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X75Y475        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.734    53.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X75Y475        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    53.938    
                         clock uncertainty           -0.235    53.703    
    SLICE_X75Y475        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074    53.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         53.629    
                         arrival time                         -33.422    
  -------------------------------------------------------------------
                         slack                                 20.207    

Slack (MET) :             20.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.422ns  (logic 5.433ns (64.510%)  route 2.989ns (35.490%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 53.938 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.734ns (routing 0.740ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.474    30.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X153Y403       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089    30.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.220    32.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X74Y476        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145    33.028 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.088    33.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X75Y476        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    33.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.207    33.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X75Y475        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.734    53.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X75Y475        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    53.938    
                         clock uncertainty           -0.235    53.703    
    SLICE_X75Y475        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    53.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         53.629    
                         arrival time                         -33.422    
  -------------------------------------------------------------------
                         slack                                 20.207    

Slack (MET) :             20.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.422ns  (logic 5.433ns (64.510%)  route 2.989ns (35.490%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 53.938 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.734ns (routing 0.740ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.474    30.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X153Y403       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089    30.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.220    32.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X74Y476        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145    33.028 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.088    33.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X75Y476        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    33.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.207    33.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X75Y475        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.734    53.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X75Y475        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    53.938    
                         clock uncertainty           -0.235    53.703    
    SLICE_X75Y475        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    53.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         53.629    
                         arrival time                         -33.422    
  -------------------------------------------------------------------
                         slack                                 20.207    

Slack (MET) :             20.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.422ns  (logic 5.433ns (64.510%)  route 2.989ns (35.490%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 53.938 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.734ns (routing 0.740ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.474    30.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X153Y403       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089    30.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.220    32.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X74Y476        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145    33.028 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.088    33.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X75Y476        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    33.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.207    33.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X75Y475        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.734    53.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X75Y475        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    53.938    
                         clock uncertainty           -0.235    53.703    
    SLICE_X75Y475        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    53.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         53.629    
                         arrival time                         -33.422    
  -------------------------------------------------------------------
                         slack                                 20.207    

Slack (MET) :             20.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.422ns  (logic 5.433ns (64.510%)  route 2.989ns (35.490%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 53.938 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.734ns (routing 0.740ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.474    30.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X153Y403       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089    30.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.220    32.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X74Y476        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145    33.028 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.088    33.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X75Y476        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    33.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.207    33.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X75Y475        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.734    53.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X75Y475        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    53.938    
                         clock uncertainty           -0.235    53.703    
    SLICE_X75Y475        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    53.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         53.629    
                         arrival time                         -33.422    
  -------------------------------------------------------------------
                         slack                                 20.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.176ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    4.371ns
  Clock Net Delay (Source):      1.085ns (routing 0.443ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.492ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.232     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.085     2.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X65Y478        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y478        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.033     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X65Y478        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.636     5.936    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.221     7.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X65Y478        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -4.371     2.805    
    SLICE_X65Y478        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.176ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    4.371ns
  Clock Net Delay (Source):      1.085ns (routing 0.443ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.492ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.232     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.085     2.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X65Y479        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y479        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.033     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[5]
    SLICE_X65Y479        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.636     5.936    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.221     7.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X65Y479        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism             -4.371     2.805    
    SLICE_X65Y479        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.164ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    4.371ns
  Clock Net Delay (Source):      1.073ns (routing 0.443ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.492ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.232     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.073     2.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y476        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y476        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.035     2.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X75Y476        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.636     5.936    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.209     7.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y476        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism             -4.371     2.793    
    SLICE_X75Y476        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.285ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    4.384ns
  Clock Net Delay (Source):      1.181ns (routing 0.443ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.492ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.232     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.181     2.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X155Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y402       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/Q
                         net (fo=2, routed)           0.035     2.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[27]
    SLICE_X155Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.636     5.936    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.330     7.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X155Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/C
                         clock pessimism             -4.384     2.901    
    SLICE_X155Y402       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.181ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    4.373ns
  Clock Net Delay (Source):      1.088ns (routing 0.443ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.492ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.232     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.088     2.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X66Y479        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y479        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.037     2.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[1]
    SLICE_X66Y479        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.636     5.936    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.226     7.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X66Y479        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism             -4.373     2.808    
    SLICE_X66Y479        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.284ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    4.384ns
  Clock Net Delay (Source):      1.180ns (routing 0.443ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.492ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.232     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.180     2.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X155Y400       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y400       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/Q
                         net (fo=2, routed)           0.037     2.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[14]
    SLICE_X155Y400       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.636     5.936    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.329     7.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X155Y400       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]/C
                         clock pessimism             -4.384     2.900    
    SLICE_X155Y400       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.286ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    4.385ns
  Clock Net Delay (Source):      1.181ns (routing 0.443ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.492ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.232     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.181     2.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X154Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y402       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/Q
                         net (fo=2, routed)           0.037     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[5]
    SLICE_X154Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.636     5.936    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.331     7.286    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X154Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/C
                         clock pessimism             -4.385     2.901    
    SLICE_X154Y402       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.059ns (29.648%)  route 0.140ns (70.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.725ns
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    4.604ns
  Clock Net Delay (Source):      1.727ns (routing 0.740ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.810ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.727     3.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X75Y478        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y478        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/Q
                         net (fo=3, routed)           0.140     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp
    SLICE_X74Y481        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.410     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.987     8.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X74Y481        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                         clock pessimism             -4.604     4.121    
    SLICE_X74Y481        FDRE (Hold_HFF2_SLICEM_C_CE)
                                                     -0.014     4.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.107    
                         arrival time                           4.130    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.059ns (29.648%)  route 0.140ns (70.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.725ns
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    4.604ns
  Clock Net Delay (Source):      1.727ns (routing 0.740ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.810ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.727     3.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X75Y478        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y478        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/Q
                         net (fo=3, routed)           0.140     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp
    SLICE_X74Y481        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.410     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.987     8.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X74Y481        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                         clock pessimism             -4.604     4.121    
    SLICE_X74Y481        FDRE (Hold_EFF2_SLICEM_C_CE)
                                                     -0.014     4.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.107    
                         arrival time                           4.130    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.059ns (33.333%)  route 0.118ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.690ns
    Source Clock Delay      (SCD):    3.940ns
    Clock Pessimism Removal (CPR):    4.660ns
  Clock Net Delay (Source):      1.736ns (routing 0.740ns, distribution 0.996ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.810ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.736     3.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X75Y474        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y474        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/Q
                         net (fo=4, routed)           0.118     4.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTDI_reg_reg[0]
    SLICE_X73Y476        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.410     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.952     8.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X73Y476        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
                         clock pessimism             -4.660     4.030    
    SLICE_X73Y476        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg
  -------------------------------------------------------------------
                         required time                         -4.092    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X70Y487  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK_VIRT
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       94.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.791ns  (required time - arrival time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.566ns (32.481%)  route 1.177ns (67.519%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.136ns = ( 103.136 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.212ns (routing 0.743ns, distribution 0.469ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    M30                                               0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[5]_inst/I
    M30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.372     6.972 r  JD_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.972    JD_IBUF[5]_inst/OUT
    M30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.972 r  JD_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.854     7.826    i_scr1/i_core_top/i_tapc/i_bypass_reg/JD_IBUF[1]
    SLICE_X62Y510        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.065     7.891 r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_4/O
                         net (fo=1, routed)           0.161     8.052    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_4_n_0
    SLICE_X62Y510        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     8.105 r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_2/O
                         net (fo=1, routed)           0.064     8.169    i_scr1/i_core_top/i_tapc/i_bypass_reg/shift_reg0_out
    SLICE_X62Y510        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.076     8.245 r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_1__5/O
                         net (fo=1, routed)           0.098     8.343    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_1__5_n_0
    SLICE_X63Y510        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186   100.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721   101.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017   101.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.212   103.136    i_scr1/i_core_top/i_tapc/i_bypass_reg/JD_IBUF[0]
    SLICE_X63Y510        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/C
                         clock pessimism              0.000   103.136    
                         clock uncertainty           -0.025   103.111    
    SLICE_X63Y510        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.023   103.134    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        103.134    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                 94.791    

Slack (MET) :             94.843ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.456ns (26.803%)  route 1.246ns (73.197%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 103.147 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.223ns (routing 0.743ns, distribution 0.480ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P30                                               0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[7]_inst/I
    P30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.360     6.960 f  JD_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.960    JD_IBUF[7]_inst/OUT
    P30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.960 f  JD_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          1.194     8.154    i_scr1/i_core_top/i_tapc/JD_IBUF[3]
    SLICE_X62Y509        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.096     8.250 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.052     8.302    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[3]_i_1_n_0
    SLICE_X62Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186   100.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721   101.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017   101.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.223   103.147    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X62Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/C
                         clock pessimism              0.000   103.147    
                         clock uncertainty           -0.025   103.122    
    SLICE_X62Y509        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.023   103.145    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        103.145    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                 94.843    

Slack (MET) :             94.849ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.454ns (26.764%)  route 1.243ns (73.236%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.148ns = ( 103.148 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.224ns (routing 0.743ns, distribution 0.481ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P30                                               0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[7]_inst/I
    P30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.360     6.960 f  JD_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.960    JD_IBUF[7]_inst/OUT
    P30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.960 f  JD_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          1.194     8.154    i_scr1/i_core_top/i_tapc/JD_IBUF[3]
    SLICE_X62Y509        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.094     8.248 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_i_1/O
                         net (fo=1, routed)           0.049     8.297    i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_i_1_n_0
    SLICE_X62Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186   100.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721   101.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017   101.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.224   103.148    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X62Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/C
                         clock pessimism              0.000   103.148    
                         clock uncertainty           -0.025   103.123    
    SLICE_X62Y509        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.023   103.146    i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg
  -------------------------------------------------------------------
                         required time                        103.146    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                 94.849    

Slack (MET) :             94.849ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.436ns (25.749%)  route 1.258ns (74.251%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 103.145 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.221ns (routing 0.743ns, distribution 0.478ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P30                                               0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[7]_inst/I
    P30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.360     6.960 r  JD_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.960    JD_IBUF[7]_inst/OUT
    P30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.960 r  JD_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          1.211     8.171    i_scr1/i_core_top/i_tapc/JD_IBUF[3]
    SLICE_X63Y508        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.076     8.247 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[13]_i_1/O
                         net (fo=1, routed)           0.047     8.294    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[13]_i_1_n_0
    SLICE_X63Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186   100.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721   101.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017   101.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.221   103.145    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
                         clock pessimism              0.000   103.145    
                         clock uncertainty           -0.025   103.120    
    SLICE_X63Y508        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.023   103.143    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        103.143    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 94.849    

Slack (MET) :             94.851ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.452ns (26.677%)  route 1.243ns (73.323%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.148ns = ( 103.148 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.224ns (routing 0.743ns, distribution 0.481ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P30                                               0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[7]_inst/I
    P30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.360     6.960 r  JD_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.960    JD_IBUF[7]_inst/OUT
    P30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.960 r  JD_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          1.181     8.141    i_scr1/i_core_top/i_tapc/JD_IBUF[3]
    SLICE_X62Y508        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.092     8.233 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.062     8.295    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[5]_i_1_n_0
    SLICE_X62Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186   100.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721   101.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017   101.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.224   103.148    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X62Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/C
                         clock pessimism              0.000   103.148    
                         clock uncertainty           -0.025   103.123    
    SLICE_X62Y508        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.023   103.146    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        103.146    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                 94.851    

Slack (MET) :             94.864ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.449ns (26.737%)  route 1.231ns (73.263%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 103.145 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.221ns (routing 0.743ns, distribution 0.478ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P30                                               0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[7]_inst/I
    P30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.360     6.960 f  JD_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.960    JD_IBUF[7]_inst/OUT
    P30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.960 f  JD_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          1.211     8.171    i_scr1/i_core_top/i_tapc/JD_IBUF[3]
    SLICE_X63Y508        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.089     8.260 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.020     8.280    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[0]_i_1_n_0
    SLICE_X63Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186   100.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721   101.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017   101.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.221   103.145    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
                         clock pessimism              0.000   103.145    
                         clock uncertainty           -0.025   103.120    
    SLICE_X63Y508        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.024   103.144    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        103.144    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                 94.864    

Slack (MET) :             94.865ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.420ns (24.996%)  route 1.261ns (75.004%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.148ns = ( 103.148 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.224ns (routing 0.743ns, distribution 0.481ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P30                                               0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[7]_inst/I
    P30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.360     6.960 r  JD_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.960    JD_IBUF[7]_inst/OUT
    P30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.960 r  JD_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          1.202     8.162    i_scr1/i_core_top/i_tapc/JD_IBUF[3]
    SLICE_X62Y508        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.060     8.222 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.059     8.281    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[6]_i_1_n_0
    SLICE_X62Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186   100.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721   101.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017   101.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.224   103.148    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X62Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/C
                         clock pessimism              0.000   103.148    
                         clock uncertainty           -0.025   103.123    
    SLICE_X62Y508        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.023   103.146    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        103.146    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 94.865    

Slack (MET) :             94.867ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.465ns (27.689%)  route 1.215ns (72.311%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.148ns = ( 103.148 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.224ns (routing 0.743ns, distribution 0.481ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P30                                               0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[7]_inst/I
    P30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.360     6.960 f  JD_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.960    JD_IBUF[7]_inst/OUT
    P30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.960 f  JD_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          1.181     8.141    i_scr1/i_core_top/i_tapc/JD_IBUF[3]
    SLICE_X62Y508        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.105     8.246 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1/O
                         net (fo=1, routed)           0.034     8.280    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1_n_0
    SLICE_X62Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186   100.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721   101.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017   101.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.224   103.148    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X62Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
                         clock pessimism              0.000   103.148    
                         clock uncertainty           -0.025   103.123    
    SLICE_X62Y508        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.024   103.147    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        103.147    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                 94.867    

Slack (MET) :             94.869ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.421ns (25.206%)  route 1.250ns (74.795%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.142ns = ( 103.142 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.218ns (routing 0.743ns, distribution 0.475ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P30                                               0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[7]_inst/I
    P30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.360     6.960 r  JD_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.960    JD_IBUF[7]_inst/OUT
    P30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.960 r  JD_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          1.204     8.164    i_scr1/i_core_top/i_tapc/JD_IBUF[3]
    SLICE_X63Y508        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.061     8.225 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.046     8.271    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[1]_i_1_n_0
    SLICE_X63Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186   100.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721   101.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017   101.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.218   103.142    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
                         clock pessimism              0.000   103.142    
                         clock uncertainty           -0.025   103.117    
    SLICE_X63Y508        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.023   103.140    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        103.140    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 94.869    

Slack (MET) :             94.870ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.420ns (25.161%)  route 1.250ns (74.839%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.142ns = ( 103.142 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.218ns (routing 0.743ns, distribution 0.475ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P30                                               0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[7]_inst/I
    P30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.360     6.960 f  JD_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.960    JD_IBUF[7]_inst/OUT
    P30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.960 f  JD_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          1.203     8.163    i_scr1/i_core_top/i_tapc/JD_IBUF[3]
    SLICE_X63Y508        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.060     8.223 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_i_1/O
                         net (fo=1, routed)           0.047     8.270    i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_i_1_n_0
    SLICE_X63Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    N30                                               0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186   100.186 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   100.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   100.186 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721   101.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017   101.924 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.218   103.142    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/C
                         clock pessimism              0.000   103.142    
                         clock uncertainty           -0.025   103.117    
    SLICE_X63Y508        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.023   103.140    i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg
  -------------------------------------------------------------------
                         required time                        103.140    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                 94.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.399ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.368ns (30.557%)  route 0.836ns (69.443%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.225ns (routing 1.360ns, distribution 0.865ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    M30                                               0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[5]_inst/I
    M30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.302     6.902 r  JD_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.902    JD_IBUF[5]_inst/OUT
    M30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.902 r  JD_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.814     7.716    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X63Y509        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.066     7.782 r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[3]_i_2/O
                         net (fo=1, routed)           0.022     7.804    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[3]_i_2_n_0
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.225     6.320    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[3]/C
                         clock pessimism              0.000     6.320    
                         clock uncertainty            0.025     6.345    
    SLICE_X63Y509        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     6.405    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.405    
                         arrival time                           7.804    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.408ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.360ns (30.042%)  route 0.838ns (69.958%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.210ns (routing 1.360ns, distribution 0.850ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    M30                                               0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[5]_inst/I
    M30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.302     6.902 r  JD_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.902    JD_IBUF[5]_inst/OUT
    M30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.902 r  JD_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.808     7.710    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[1]
    SLICE_X64Y508        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.058     7.768 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_2/O
                         net (fo=1, routed)           0.030     7.798    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_2_n_0
    SLICE_X64Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.210     6.305    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X64Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.000     6.305    
                         clock uncertainty            0.025     6.330    
    SLICE_X64Y508        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     6.390    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -6.390    
                         arrival time                           7.798    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.415ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_sys_ctrl_reg/dr_shift_reg.shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.337ns (27.936%)  route 0.869ns (72.064%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.211ns (routing 1.360ns, distribution 0.851ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    M30                                               0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[5]_inst/I
    M30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.302     6.902 r  JD_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.902    JD_IBUF[5]_inst/OUT
    M30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.902 r  JD_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.833     7.735    i_scr1/i_core_top/i_tapc/i_tap_dr_sys_ctrl_reg/JD_IBUF[1]
    SLICE_X64Y508        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     7.770 r  i_scr1/i_core_top/i_tapc/i_tap_dr_sys_ctrl_reg/dr_shift_reg.shift_reg[0]_i_1__3/O
                         net (fo=1, routed)           0.036     7.806    i_scr1/i_core_top/i_tapc/i_tap_dr_sys_ctrl_reg/dr_shift_reg.shift_reg[0]_i_1__3_n_0
    SLICE_X64Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_sys_ctrl_reg/dr_shift_reg.shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.211     6.306    i_scr1/i_core_top/i_tapc/i_tap_dr_sys_ctrl_reg/JD_IBUF[0]
    SLICE_X64Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_sys_ctrl_reg/dr_shift_reg.shift_reg_reg[0]/C
                         clock pessimism              0.000     6.306    
                         clock uncertainty            0.025     6.331    
    SLICE_X64Y508        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     6.391    i_scr1/i_core_top/i_tapc/i_tap_dr_sys_ctrl_reg/dr_shift_reg.shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.391    
                         arrival time                           7.806    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.461ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_mtap_switch_reg/dr_shift_reg.shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.337ns (27.214%)  route 0.901ns (72.786%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.197ns (routing 1.360ns, distribution 0.837ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    M30                                               0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[5]_inst/I
    M30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.302     6.902 r  JD_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.902    JD_IBUF[5]_inst/OUT
    M30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.902 r  JD_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.877     7.779    i_scr1/i_core_top/i_tapc/i_tap_dr_mtap_switch_reg/JD_IBUF[1]
    SLICE_X63Y510        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     7.814 r  i_scr1/i_core_top/i_tapc/i_tap_dr_mtap_switch_reg/dr_shift_reg.shift_reg[0]_i_1__4/O
                         net (fo=1, routed)           0.024     7.838    i_scr1/i_core_top/i_tapc/i_tap_dr_mtap_switch_reg/dr_shift_reg.shift_reg[0]_i_1__4_n_0
    SLICE_X63Y510        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_mtap_switch_reg/dr_shift_reg.shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.197     6.292    i_scr1/i_core_top/i_tapc/i_tap_dr_mtap_switch_reg/JD_IBUF[0]
    SLICE_X63Y510        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_mtap_switch_reg/dr_shift_reg.shift_reg_reg[0]/C
                         clock pessimism              0.000     6.292    
                         clock uncertainty            0.025     6.317    
    SLICE_X63Y510        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.060     6.377    i_scr1/i_core_top/i_tapc/i_tap_dr_mtap_switch_reg/dr_shift_reg.shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.377    
                         arrival time                           7.838    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.363ns (28.419%)  route 0.914ns (71.581%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 1.360ns, distribution 0.842ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    M30                                               0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[5]_inst/I
    M30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.302     6.902 r  JD_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.902    JD_IBUF[5]_inst/OUT
    M30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.902 r  JD_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.904     7.806    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[2]
    SLICE_X61Y511        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.061     7.867 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_2__0/O
                         net (fo=1, routed)           0.010     7.877    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in[31]
    SLICE_X61Y511        FDPE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.202     6.297    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X61Y511        FDPE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.000     6.297    
                         clock uncertainty            0.025     6.322    
    SLICE_X61Y511        FDPE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     6.384    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -6.384    
                         arrival time                           7.877    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.922ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.312ns (17.953%)  route 1.426ns (82.047%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.236ns (routing 1.360ns, distribution 0.876ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P30                                               0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[7]_inst/I
    P30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.290     6.890 r  JD_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.890    JD_IBUF[7]_inst/OUT
    P30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.890 r  JD_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          1.397     8.287    i_scr1/i_core_top/i_tapc/JD_IBUF[3]
    SLICE_X62Y509        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022     8.309 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[8]_i_1/O
                         net (fo=1, routed)           0.029     8.338    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[8]_i_1_n_0
    SLICE_X62Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.236     6.331    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X62Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
                         clock pessimism              0.000     6.331    
                         clock uncertainty            0.025     6.356    
    SLICE_X62Y509        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.060     6.416    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.416    
                         arrival time                           8.338    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.931ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.500ns (29.183%)  route 1.213ns (70.817%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 1.360ns, distribution 0.842ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    M30                                               0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[5]_inst/I
    M30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.302     6.902 r  JD_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.902    JD_IBUF[5]_inst/OUT
    M30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.902 r  JD_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.932     7.834    i_scr1/i_core_top/i_tapc/i_bypass_reg/JD_IBUF[1]
    SLICE_X62Y510        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.059     7.893 r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_4/O
                         net (fo=1, routed)           0.142     8.035    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_4_n_0
    SLICE_X62Y510        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.058     8.093 r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_2/O
                         net (fo=1, routed)           0.061     8.154    i_scr1/i_core_top/i_tapc/i_bypass_reg/shift_reg0_out
    SLICE_X62Y510        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.081     8.235 r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_1__5/O
                         net (fo=1, routed)           0.078     8.313    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_1__5_n_0
    SLICE_X63Y510        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.202     6.297    i_scr1/i_core_top/i_tapc/i_bypass_reg/JD_IBUF[0]
    SLICE_X63Y510        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/C
                         clock pessimism              0.000     6.297    
                         clock uncertainty            0.025     6.322    
    SLICE_X63Y510        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.382    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.382    
                         arrival time                           8.313    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.942ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.325ns (18.541%)  route 1.428ns (81.459%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.231ns (routing 1.360ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P30                                               0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[7]_inst/I
    P30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.290     6.890 r  JD_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.890    JD_IBUF[7]_inst/OUT
    P30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.890 r  JD_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          1.404     8.294    i_scr1/i_core_top/i_tapc/JD_IBUF[3]
    SLICE_X63Y508        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     8.329 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_i_1/O
                         net (fo=1, routed)           0.024     8.353    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_i_1_n_0
    SLICE_X63Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.231     6.326    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty            0.025     6.351    
    SLICE_X63Y508        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     6.411    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg
  -------------------------------------------------------------------
                         required time                         -6.411    
                         arrival time                           8.353    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.951ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.325ns (18.394%)  route 1.442ns (81.606%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.236ns (routing 1.360ns, distribution 0.876ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P30                                               0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[7]_inst/I
    P30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.290     6.890 r  JD_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.890    JD_IBUF[7]_inst/OUT
    P30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.890 r  JD_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          1.407     8.297    i_scr1/i_core_top/i_tapc/JD_IBUF[3]
    SLICE_X62Y509        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     8.332 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1/O
                         net (fo=1, routed)           0.035     8.367    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1_n_0
    SLICE_X62Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.236     6.331    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X62Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/C
                         clock pessimism              0.000     6.331    
                         clock uncertainty            0.025     6.356    
    SLICE_X62Y509        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     6.416    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.416    
                         arrival time                           8.367    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.952ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.325ns (18.384%)  route 1.443ns (81.616%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.236ns (routing 1.360ns, distribution 0.876ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P30                                               0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[7]_inst/I
    P30                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.290     6.890 f  JD_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.890    JD_IBUF[7]_inst/OUT
    P30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     6.890 f  JD_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          1.407     8.297    i_scr1/i_core_top/i_tapc/JD_IBUF[3]
    SLICE_X62Y509        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     8.332 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[10]_i_1/O
                         net (fo=1, routed)           0.036     8.368    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[10]_i_1_n_0
    SLICE_X62Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.236     6.331    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X62Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
                         clock pessimism              0.000     6.331    
                         clock uncertainty            0.025     6.356    
    SLICE_X62Y509        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     6.416    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.416    
                         arrival time                           8.368    
  -------------------------------------------------------------------
                         slack                                  1.952    





---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK
  To Clock:  JTAG_TCK_VIRT

Setup :            0  Failing Endpoints,  Worst Slack       33.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       60.653ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.095ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JD[4]
                            (output port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (JTAG_TCK_VIRT rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.964ns  (logic 2.997ns (75.607%)  route 0.967ns (24.393%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           6.600ns
  Clock Path Skew:        -6.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    6.316ns = ( 56.316 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 1.360ns, distribution 0.861ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552    50.552 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.552 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515    54.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    54.095 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.221    56.316    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X62Y491        FDPE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y491        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    56.392 r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/Q
                         net (fo=1, routed)           0.967    57.359    JD_TRI[4]
    N28                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.921    60.280 r  JD_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    60.280    JD[4]
    N28                                                               r  JD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK_VIRT rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -6.600    93.375    
  -------------------------------------------------------------------
                         required time                         93.375    
                         arrival time                         -60.280    
  -------------------------------------------------------------------
                         slack                                 33.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.653ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JD[4]
                            (output port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            -50.000ns  (JTAG_TCK_VIRT rise@0.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        0.932ns  (logic 0.469ns (50.320%)  route 0.463ns (49.680%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           6.600ns
  Clock Path Skew:        -3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.146ns = ( 53.146 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.222ns (routing 0.743ns, distribution 0.479ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186    50.186 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.186 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721    51.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.924 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.222    53.146    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X62Y491        FDPE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y491        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    53.184 f  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/Q
                         net (fo=1, routed)           0.463    53.647    JD_TRI[4]
    N28                  OBUFT (TriStatE_OUTBUF_HPIOB_M_T_O)
                                                      0.431    54.078 r  JD_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    54.078    JD[4]
    N28                                                               r  JD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -6.600    -6.575    
  -------------------------------------------------------------------
                         required time                          6.575    
                         arrival time                          54.078    
  -------------------------------------------------------------------
                         slack                                 60.653    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK_VIRT
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       14.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.681ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.454ns  (required time - arrival time)
  Source:                 FTDI_TXD
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.672ns (19.239%)  route 2.822ns (80.761%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        1.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 21.372 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.117ns (routing 0.155ns, distribution 0.962ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    AY15                                              0.000     3.300 r  FTDI_TXD (IN)
                         net (fo=0)                   0.000     3.300    FTDI_TXD_IBUF_inst/I
    AY15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.621     3.921 r  FTDI_TXD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.921    FTDI_TXD_IBUF_inst/OUT
    AY15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.921 r  FTDI_TXD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.603     6.524    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin
    SLICE_X75Y596        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     6.575 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin_d1_i_2/O
                         net (fo=1, routed)           0.219     6.794    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_sin
    SLICE_X73Y596        FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.117    21.372    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X73Y596        FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/C
                         clock pessimism              0.000    21.372    
                         clock uncertainty           -0.149    21.223    
    SLICE_X73Y596        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    21.248    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg
  -------------------------------------------------------------------
                         required time                         21.248    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 14.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.681ns  (arrival time - required time)
  Source:                 FTDI_TXD
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.278ns (17.420%)  route 1.319ns (82.580%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        1.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 0.821ns (routing 0.108ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    AY15                                              0.000     3.300 r  FTDI_TXD (IN)
                         net (fo=0)                   0.000     3.300    FTDI_TXD_IBUF_inst/I
    AY15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.255     3.555 r  FTDI_TXD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.555    FTDI_TXD_IBUF_inst/OUT
    AY15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.555 r  FTDI_TXD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.232     4.787    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin
    SLICE_X75Y596        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     4.810 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin_d1_i_2/O
                         net (fo=1, routed)           0.087     4.897    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_sin
    SLICE_X73Y596        FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.181    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.821     1.021    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X73Y596        FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty            0.149     1.170    
    SLICE_X73Y596        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.216    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           4.897    
  -------------------------------------------------------------------
                         slack                                  3.681    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       49.438ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.438ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.587ns  (logic 0.078ns (13.288%)  route 0.509ns (86.712%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y487                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X72Y487        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.509     0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X72Y487        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X72Y487        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                 49.438    

Slack (MET) :             49.640ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.385ns  (logic 0.080ns (20.779%)  route 0.305ns (79.221%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y488                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X72Y488        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.305     0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X72Y488        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X72Y488        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                 49.640    

Slack (MET) :             49.644ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.381ns  (logic 0.080ns (20.997%)  route 0.301ns (79.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y478                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X66Y478        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.301     0.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X69Y479        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X69Y479        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                 49.644    

Slack (MET) :             49.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.334ns  (logic 0.079ns (23.653%)  route 0.255ns (76.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y478                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X67Y478        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.255     0.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X69Y479        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X69Y479        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                 49.691    

Slack (MET) :             49.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.298ns  (logic 0.081ns (27.181%)  route 0.217ns (72.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y478                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X67Y478        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.217     0.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X67Y478        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X67Y478        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                 49.727    

Slack (MET) :             49.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.289ns  (logic 0.078ns (26.990%)  route 0.211ns (73.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y488                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X72Y488        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.211     0.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X72Y488        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X72Y488        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                 49.736    

Slack (MET) :             49.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.285ns  (logic 0.079ns (27.719%)  route 0.206ns (72.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y478                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X67Y478        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.206     0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X67Y478        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X67Y478        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                 49.740    

Slack (MET) :             49.787ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.238ns  (logic 0.077ns (32.353%)  route 0.161ns (67.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y488                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X72Y488        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.161     0.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X71Y488        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X71Y488        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                 49.787    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  SYS_CLK_VIRT

Setup :            0  Failing Endpoints,  Worst Slack       10.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.554ns  (required time - arrival time)
  Source:                 i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FTDI_RXD
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@20.000ns)
  Data Path Delay:        4.396ns  (logic 1.241ns (28.238%)  route 3.155ns (71.762%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        -1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    1.600ns = ( 21.600 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.302ns (routing 0.171ns, distribution 1.131ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270    20.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    20.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.302    21.600    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X74Y592        FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y592        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    21.678 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/Q
                         net (fo=16, routed)          0.396    22.074    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/mcr_reg[4][0]
    SLICE_X75Y596        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165    22.239 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sout_INST_0/O
                         net (fo=1, routed)           2.759    24.998    FTDI_RXD_OBUF
    AY14                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.998    25.996 r  FTDI_RXD_OBUF_inst/O
                         net (fo=0)                   0.000    25.996    FTDI_RXD
    AY14                                                              r  FTDI_RXD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.149    39.851    
                         output delay                -3.300    36.551    
  -------------------------------------------------------------------
                         required time                         36.551    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 10.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.028ns  (arrival time - required time)
  Source:                 i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FTDI_RXD
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.568ns (28.805%)  route 1.405ns (71.195%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        -0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.728ns (routing 0.096ns, distribution 0.632ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.159    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.176 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.728     0.904    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X75Y593        FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y593        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.944 f  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr_reg[6]/Q
                         net (fo=3, routed)           0.080     1.024    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Q[6]
    SLICE_X75Y596        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.039     1.063 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sout_INST_0/O
                         net (fo=1, routed)           1.325     2.388    FTDI_RXD_OBUF
    AY14                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.489     2.877 r  FTDI_RXD_OBUF_inst/O
                         net (fo=0)                   0.000     2.877    FTDI_RXD
    AY14                                                              r  FTDI_RXD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.149     0.149    
                         output delay                -3.300    -3.151    
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  6.028    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       19.625ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.400ns  (logic 0.076ns (19.000%)  route 0.324ns (81.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y487                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X72Y487        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.324     0.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X72Y487        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X72Y487        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    20.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                 19.625    

Slack (MET) :             19.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.369ns  (logic 0.076ns (20.596%)  route 0.293ns (79.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y487                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X72Y487        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.293     0.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X72Y485        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X72Y485        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    20.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                 19.656    

Slack (MET) :             19.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.301ns  (logic 0.076ns (25.249%)  route 0.225ns (74.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y488                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X72Y488        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.225     0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X72Y488        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X72Y488        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    20.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                 19.724    

Slack (MET) :             19.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.299ns  (logic 0.079ns (26.421%)  route 0.220ns (73.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y477                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X65Y477        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.220     0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X66Y478        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X66Y478        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    20.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                 19.726    

Slack (MET) :             19.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.298ns  (logic 0.076ns (25.503%)  route 0.222ns (74.497%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y478                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X66Y478        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.222     0.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X66Y478        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X66Y478        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    20.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                 19.727    

Slack (MET) :             19.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.285ns  (logic 0.080ns (28.070%)  route 0.205ns (71.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y477                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X65Y477        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.205     0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X65Y477        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X65Y477        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    20.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                 19.740    

Slack (MET) :             19.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.281ns  (logic 0.079ns (28.114%)  route 0.202ns (71.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y477                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X65Y477        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.202     0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X65Y477        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X65Y477        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    20.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                 19.744    

Slack (MET) :             19.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.253ns  (logic 0.080ns (31.621%)  route 0.173ns (68.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y486                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X72Y486        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.173     0.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X72Y485        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X72Y485        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    20.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                 19.772    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTAG_TCK_VIRT
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       44.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.435ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.364ns (17.981%)  route 1.661ns (82.019%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 53.129 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.205ns (routing 0.743ns, distribution 0.462ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     6.964 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.964    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.964 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.661     8.625    i_scr1/i_core_top/i_tapc_synchronizer/JD[2]
    SLICE_X65Y529        FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186    50.186 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.186 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721    51.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.924 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.205    53.129    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X65Y529        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    53.129    
                         clock uncertainty           -0.025    53.104    
    SLICE_X65Y529        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.044    53.060    i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg
  -------------------------------------------------------------------
                         required time                         53.060    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                 44.435    

Slack (MET) :             44.493ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/trst_n_int_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.364ns (18.344%)  route 1.621ns (81.656%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 53.147 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.223ns (routing 0.743ns, distribution 0.480ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     6.964 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.964    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.964 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.621     8.585    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[31]
    SLICE_X62Y508        FDCE                                         f  i_scr1/i_core_top/i_tapc/trst_n_int_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186    50.186 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.186 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721    51.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.924 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.223    53.147    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X62Y508        FDCE                                         r  i_scr1/i_core_top/i_tapc/trst_n_int_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    53.147    
                         clock uncertainty           -0.025    53.122    
    SLICE_X62Y508        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.044    53.078    i_scr1/i_core_top/i_tapc/trst_n_int_reg
  -------------------------------------------------------------------
                         required time                         53.078    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                 44.493    

Slack (MET) :             44.495ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/PRE
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.364ns (18.371%)  route 1.618ns (81.629%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 53.146 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.743ns, distribution 0.479ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     6.964 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.964    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.964 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.618     8.582    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[31]
    SLICE_X62Y491        FDPE                                         f  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186    50.186 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.186 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721    51.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.924 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.222    53.146    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X62Y491        FDPE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    53.146    
                         clock uncertainty           -0.025    53.121    
    SLICE_X62Y491        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.044    53.077    i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg
  -------------------------------------------------------------------
                         required time                         53.077    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 44.495    

Slack (MET) :             44.500ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.364ns (18.427%)  route 1.612ns (81.573%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 53.145 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.221ns (routing 0.743ns, distribution 0.478ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     6.964 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.964    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.964 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.612     8.576    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[31]
    SLICE_X63Y509        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186    50.186 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.186 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721    51.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.924 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.221    53.145    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    53.145    
                         clock uncertainty           -0.025    53.120    
    SLICE_X63Y509        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.044    53.076    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         53.076    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                 44.500    

Slack (MET) :             44.500ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/PRE
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.364ns (18.427%)  route 1.612ns (81.573%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 53.145 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.221ns (routing 0.743ns, distribution 0.478ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     6.964 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.964    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.964 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.612     8.576    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[31]
    SLICE_X63Y509        FDPE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186    50.186 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.186 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721    51.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.924 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.221    53.145    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    53.145    
                         clock uncertainty           -0.025    53.120    
    SLICE_X63Y509        FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.044    53.076    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         53.076    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                 44.500    

Slack (MET) :             44.500ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/PRE
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.364ns (18.427%)  route 1.612ns (81.573%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 53.145 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.221ns (routing 0.743ns, distribution 0.478ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     6.964 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.964    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.964 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.612     8.576    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[31]
    SLICE_X63Y509        FDPE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186    50.186 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.186 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721    51.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.924 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.221    53.145    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    53.145    
                         clock uncertainty           -0.025    53.120    
    SLICE_X63Y509        FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.044    53.076    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         53.076    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                 44.500    

Slack (MET) :             44.500ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/PRE
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.364ns (18.427%)  route 1.612ns (81.573%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 53.145 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.221ns (routing 0.743ns, distribution 0.478ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     6.964 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.964    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.964 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.612     8.576    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[31]
    SLICE_X63Y509        FDPE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186    50.186 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.186 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721    51.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.924 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.221    53.145    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y509        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    53.145    
                         clock uncertainty           -0.025    53.120    
    SLICE_X63Y509        FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.044    53.076    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         53.076    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                 44.500    

Slack (MET) :             44.571ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_sys_ctrl_reg/dout_parallel_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.364ns (19.215%)  route 1.531ns (80.785%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 53.135 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.211ns (routing 0.743ns, distribution 0.468ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     6.964 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.964    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.964 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.531     8.495    i_scr1/i_core_top/i_tapc/i_tap_dr_sys_ctrl_reg/JD[2]
    SLICE_X64Y509        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_dr_sys_ctrl_reg/dout_parallel_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186    50.186 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.186 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721    51.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.924 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.211    53.135    i_scr1/i_core_top/i_tapc/i_tap_dr_sys_ctrl_reg/JD_IBUF[0]
    SLICE_X64Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_sys_ctrl_reg/dout_parallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    53.135    
                         clock uncertainty           -0.025    53.110    
    SLICE_X64Y509        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.044    53.066    i_scr1/i_core_top/i_tapc/i_tap_dr_sys_ctrl_reg/dout_parallel_reg[0]
  -------------------------------------------------------------------
                         required time                         53.066    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                 44.571    

Slack (MET) :             44.571ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.364ns (19.215%)  route 1.531ns (80.785%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 53.135 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.211ns (routing 0.743ns, distribution 0.468ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     6.964 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.964    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.964 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.531     8.495    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[31]
    SLICE_X64Y509        FDCE                                         f  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186    50.186 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.186 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721    51.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.924 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.211    53.135    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X64Y509        FDCE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    53.135    
                         clock uncertainty           -0.025    53.110    
    SLICE_X64Y509        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.044    53.066    i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg
  -------------------------------------------------------------------
                         required time                         53.066    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                 44.571    

Slack (MET) :             44.632ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_mtap_switch_reg/dout_parallel_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.364ns (19.908%)  route 1.465ns (80.092%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 53.130 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.206ns (routing 0.743ns, distribution 0.463ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     6.964 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.964    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.964 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.465     8.429    i_scr1/i_core_top/i_tapc/i_tap_dr_mtap_switch_reg/JD[2]
    SLICE_X64Y510        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_dr_mtap_switch_reg/dout_parallel_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    N30                                               0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186    50.186 f  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.186    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.186 f  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721    51.907    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.924 f  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         1.206    53.130    i_scr1/i_core_top/i_tapc/i_tap_dr_mtap_switch_reg/JD_IBUF[0]
    SLICE_X64Y510        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_mtap_switch_reg/dout_parallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    53.130    
                         clock uncertainty           -0.025    53.105    
    SLICE_X64Y510        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.044    53.061    i_scr1/i_core_top/i_tapc/i_tap_dr_mtap_switch_reg/dout_parallel_reg[0]
  -------------------------------------------------------------------
                         required time                         53.061    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                 44.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.135ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[16]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.294ns (16.061%)  route 1.536ns (83.939%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.207ns (routing 1.360ns, distribution 0.847ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     6.894 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.894    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.894 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.536     8.430    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X61Y511        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.207     6.302    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X61Y511        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[16]/C
                         clock pessimism              0.000     6.302    
                         clock uncertainty            0.025     6.327    
    SLICE_X61Y511        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.032     6.295    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -6.295    
                         arrival time                           8.430    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.135ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[17]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.294ns (16.061%)  route 1.536ns (83.939%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.207ns (routing 1.360ns, distribution 0.847ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     6.894 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.894    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.894 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.536     8.430    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X61Y511        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.207     6.302    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X61Y511        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[17]/C
                         clock pessimism              0.000     6.302    
                         clock uncertainty            0.025     6.327    
    SLICE_X61Y511        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.032     6.295    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -6.295    
                         arrival time                           8.430    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.135ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[18]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.294ns (16.061%)  route 1.536ns (83.939%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.207ns (routing 1.360ns, distribution 0.847ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     6.894 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.894    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.894 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.536     8.430    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X61Y511        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.207     6.302    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X61Y511        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[18]/C
                         clock pessimism              0.000     6.302    
                         clock uncertainty            0.025     6.327    
    SLICE_X61Y511        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.032     6.295    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -6.295    
                         arrival time                           8.430    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.135ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[19]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.294ns (16.061%)  route 1.536ns (83.939%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.207ns (routing 1.360ns, distribution 0.847ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     6.894 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.894    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.894 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.536     8.430    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X61Y511        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.207     6.302    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X61Y511        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[19]/C
                         clock pessimism              0.000     6.302    
                         clock uncertainty            0.025     6.327    
    SLICE_X61Y511        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.032     6.295    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.295    
                         arrival time                           8.430    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.135ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[20]/PRE
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.294ns (16.061%)  route 1.536ns (83.939%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.207ns (routing 1.360ns, distribution 0.847ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     6.894 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.894    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.894 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.536     8.430    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X61Y511        FDPE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[20]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.207     6.302    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X61Y511        FDPE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[20]/C
                         clock pessimism              0.000     6.302    
                         clock uncertainty            0.025     6.327    
    SLICE_X61Y511        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.032     6.295    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.295    
                         arrival time                           8.430    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.135ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]/PRE
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.294ns (16.061%)  route 1.536ns (83.939%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.207ns (routing 1.360ns, distribution 0.847ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     6.894 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.894    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.894 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.536     8.430    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X61Y511        FDPE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.207     6.302    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X61Y511        FDPE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]/C
                         clock pessimism              0.000     6.302    
                         clock uncertainty            0.025     6.327    
    SLICE_X61Y511        FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.032     6.295    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -6.295    
                         arrival time                           8.430    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.140ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/PRE
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.294ns (16.061%)  route 1.536ns (83.939%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 1.360ns, distribution 0.842ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     6.894 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.894    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.894 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.536     8.430    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X61Y511        FDPE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.202     6.297    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X61Y511        FDPE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/C
                         clock pessimism              0.000     6.297    
                         clock uncertainty            0.025     6.322    
    SLICE_X61Y511        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                     -0.032     6.290    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -6.290    
                         arrival time                           8.430    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.140ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/PRE
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.294ns (16.061%)  route 1.536ns (83.939%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 1.360ns, distribution 0.842ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     6.894 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.894    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.894 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.536     8.430    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X61Y511        FDPE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.202     6.297    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X61Y511        FDPE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/C
                         clock pessimism              0.000     6.297    
                         clock uncertainty            0.025     6.322    
    SLICE_X61Y511        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.032     6.290    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -6.290    
                         arrival time                           8.430    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.140ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[28]/PRE
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.294ns (16.061%)  route 1.536ns (83.939%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 1.360ns, distribution 0.842ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     6.894 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.894    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.894 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.536     8.430    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X61Y511        FDPE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[28]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.202     6.297    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X61Y511        FDPE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[28]/C
                         clock pessimism              0.000     6.297    
                         clock uncertainty            0.025     6.322    
    SLICE_X61Y511        FDPE (Remov_CFF_SLICEL_C_PRE)
                                                     -0.032     6.290    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -6.290    
                         arrival time                           8.430    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.140ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[29]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.294ns (16.061%)  route 1.536ns (83.939%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.600ns
  Clock Path Skew:        6.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 1.360ns, distribution 0.842ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    P29                                               0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD_IBUF[2]_inst/I
    P29                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     6.894 r  JD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.894    JD_IBUF[2]_inst/OUT
    P29                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.894 r  JD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=106, routed)         1.536     8.430    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X61Y511        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    N30                                               0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD_IBUF[3]_inst/I
    N30                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  JD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    JD_IBUF[3]_inst/OUT
    N30                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  JD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.515     4.067    JD_IBUF[3]
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.095 r  JD_IBUF_BUFG[3]_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=106, routed)         2.202     6.297    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X61Y511        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[29]/C
                         clock pessimism              0.000     6.297    
                         clock uncertainty            0.025     6.322    
    SLICE_X61Y511        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.032     6.290    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -6.290    
                         arrival time                           8.430    
  -------------------------------------------------------------------
                         slack                                  2.140    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       17.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.285ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_scr1/i_core_top/dbgc_clk_en_reg/PRE
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.081ns (3.230%)  route 2.427ns (96.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 21.326 - 20.000 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.157ns (routing 0.171ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.155ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.157     1.455    clk_riscv
    SLICE_X57Y505        FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y505        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.536 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=520, routed)         2.427     3.963    i_scr1/i_core_top/i_tapc_synchronizer_n_0
    SLICE_X61Y560        FDPE                                         f  i_scr1/i_core_top/dbgc_clk_en_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.071    21.326    i_scr1/i_core_top/clk_out
    SLICE_X61Y560        FDPE                                         r  i_scr1/i_core_top/dbgc_clk_en_reg/C
                         clock pessimism              0.059    21.385    
                         clock uncertainty           -0.071    21.314    
    SLICE_X61Y560        FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.066    21.248    i_scr1/i_core_top/dbgc_clk_en_reg
  -------------------------------------------------------------------
                         required time                         21.248    
                         arrival time                          -3.963    
  -------------------------------------------------------------------
                         slack                                 17.285    

Slack (MET) :             17.924ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data_reg[0][11]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.106ns (5.668%)  route 1.764ns (94.332%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 21.397 - 20.000 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.155ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.285     1.583    i_scr1/i_core_top/i_sync_rstn_core_rstn/clk_out
    SLICE_X68Y562        FDCE                                         r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y562        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.661 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/Q
                         net (fo=1, routed)           0.860     2.521    i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_bufg_place
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.549 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg_bufg_place/O
                         net (fo=1875, routed)        0.904     3.453    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/local_rst_n_reg
    SLICE_X84Y542        FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data_reg[0][11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.142    21.397    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/clk_out
    SLICE_X84Y542        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data_reg[0][11]/C
                         clock pessimism              0.116    21.513    
                         clock uncertainty           -0.071    21.443    
    SLICE_X84Y542        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    21.377    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data_reg[0][11]
  -------------------------------------------------------------------
                         required time                         21.377    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 17.924    

Slack (MET) :             17.924ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data_reg[0][12]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.106ns (5.668%)  route 1.764ns (94.332%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 21.397 - 20.000 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.155ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.285     1.583    i_scr1/i_core_top/i_sync_rstn_core_rstn/clk_out
    SLICE_X68Y562        FDCE                                         r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y562        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.661 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/Q
                         net (fo=1, routed)           0.860     2.521    i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_bufg_place
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.549 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg_bufg_place/O
                         net (fo=1875, routed)        0.904     3.453    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/local_rst_n_reg
    SLICE_X84Y542        FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data_reg[0][12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.142    21.397    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/clk_out
    SLICE_X84Y542        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data_reg[0][12]/C
                         clock pessimism              0.116    21.513    
                         clock uncertainty           -0.071    21.443    
    SLICE_X84Y542        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    21.377    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data_reg[0][12]
  -------------------------------------------------------------------
                         required time                         21.377    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 17.924    

Slack (MET) :             17.924ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data_reg[0][8]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.106ns (5.668%)  route 1.764ns (94.332%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 21.397 - 20.000 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.155ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.285     1.583    i_scr1/i_core_top/i_sync_rstn_core_rstn/clk_out
    SLICE_X68Y562        FDCE                                         r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y562        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.661 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/Q
                         net (fo=1, routed)           0.860     2.521    i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_bufg_place
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.549 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg_bufg_place/O
                         net (fo=1875, routed)        0.904     3.453    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/local_rst_n_reg
    SLICE_X84Y543        FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data_reg[0][8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.142    21.397    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/clk_out
    SLICE_X84Y543        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data_reg[0][8]/C
                         clock pessimism              0.116    21.513    
                         clock uncertainty           -0.071    21.443    
    SLICE_X84Y543        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    21.377    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data_reg[0][8]
  -------------------------------------------------------------------
                         required time                         21.377    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 17.924    

Slack (MET) :             17.924ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data_reg[3][9]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.106ns (5.668%)  route 1.764ns (94.332%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 21.397 - 20.000 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.155ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.285     1.583    i_scr1/i_core_top/i_sync_rstn_core_rstn/clk_out
    SLICE_X68Y562        FDCE                                         r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y562        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.661 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/Q
                         net (fo=1, routed)           0.860     2.521    i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_bufg_place
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.549 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg_bufg_place/O
                         net (fo=1875, routed)        0.904     3.453    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/local_rst_n_reg_0
    SLICE_X84Y544        FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data_reg[3][9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.142    21.397    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/clk_out
    SLICE_X84Y544        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data_reg[3][9]/C
                         clock pessimism              0.116    21.513    
                         clock uncertainty           -0.071    21.443    
    SLICE_X84Y544        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    21.377    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data_reg[3][9]
  -------------------------------------------------------------------
                         required time                         21.377    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 17.924    

Slack (MET) :             17.925ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_scr1/i_timer/dmem_rdata_reg[1]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.106ns (5.693%)  route 1.756ns (94.307%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 21.390 - 20.000 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.155ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.285     1.583    i_scr1/i_core_top/i_sync_rstn_core_rstn/clk_out
    SLICE_X68Y562        FDCE                                         r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y562        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.661 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/Q
                         net (fo=1, routed)           0.860     2.521    i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_bufg_place
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.549 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg_bufg_place/O
                         net (fo=1875, routed)        0.896     3.445    i_scr1/i_timer/local_rst_n_reg_1
    SLICE_X84Y557        FDCE                                         f  i_scr1/i_timer/dmem_rdata_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.135    21.390    i_scr1/i_timer/clk_out
    SLICE_X84Y557        FDCE                                         r  i_scr1/i_timer/dmem_rdata_reg[1]/C
                         clock pessimism              0.117    21.507    
                         clock uncertainty           -0.071    21.436    
    SLICE_X84Y557        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    21.370    i_scr1/i_timer/dmem_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         21.370    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                 17.925    

Slack (MET) :             17.925ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_scr1/i_timer/dmem_rdata_reg[3]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.106ns (5.693%)  route 1.756ns (94.307%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 21.390 - 20.000 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.155ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.285     1.583    i_scr1/i_core_top/i_sync_rstn_core_rstn/clk_out
    SLICE_X68Y562        FDCE                                         r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y562        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.661 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/Q
                         net (fo=1, routed)           0.860     2.521    i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_bufg_place
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.549 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg_bufg_place/O
                         net (fo=1875, routed)        0.896     3.445    i_scr1/i_timer/local_rst_n_reg_1
    SLICE_X84Y557        FDCE                                         f  i_scr1/i_timer/dmem_rdata_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.135    21.390    i_scr1/i_timer/clk_out
    SLICE_X84Y557        FDCE                                         r  i_scr1/i_timer/dmem_rdata_reg[3]/C
                         clock pessimism              0.117    21.507    
                         clock uncertainty           -0.071    21.436    
    SLICE_X84Y557        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    21.370    i_scr1/i_timer/dmem_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         21.370    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                 17.925    

Slack (MET) :             17.925ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_scr1/i_timer/dmem_rdata_reg[0]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.106ns (5.696%)  route 1.755ns (94.304%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 21.389 - 20.000 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.155ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.285     1.583    i_scr1/i_core_top/i_sync_rstn_core_rstn/clk_out
    SLICE_X68Y562        FDCE                                         r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y562        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.661 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/Q
                         net (fo=1, routed)           0.860     2.521    i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_bufg_place
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.549 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg_bufg_place/O
                         net (fo=1875, routed)        0.895     3.444    i_scr1/i_timer/local_rst_n_reg_1
    SLICE_X84Y558        FDCE                                         f  i_scr1/i_timer/dmem_rdata_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.134    21.389    i_scr1/i_timer/clk_out
    SLICE_X84Y558        FDCE                                         r  i_scr1/i_timer/dmem_rdata_reg[0]/C
                         clock pessimism              0.117    21.506    
                         clock uncertainty           -0.071    21.435    
    SLICE_X84Y558        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    21.369    i_scr1/i_timer/dmem_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         21.369    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 17.925    

Slack (MET) :             17.925ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_scr1/i_timer/mtimecmp_reg_reg[23]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.106ns (5.699%)  route 1.754ns (94.301%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 21.388 - 20.000 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.155ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.285     1.583    i_scr1/i_core_top/i_sync_rstn_core_rstn/clk_out
    SLICE_X68Y562        FDCE                                         r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y562        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.661 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/Q
                         net (fo=1, routed)           0.860     2.521    i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_bufg_place
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.549 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg_bufg_place/O
                         net (fo=1875, routed)        0.894     3.443    i_scr1/i_timer/local_rst_n_reg
    SLICE_X84Y559        FDCE                                         f  i_scr1/i_timer/mtimecmp_reg_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.133    21.388    i_scr1/i_timer/clk_out
    SLICE_X84Y559        FDCE                                         r  i_scr1/i_timer/mtimecmp_reg_reg[23]/C
                         clock pessimism              0.117    21.505    
                         clock uncertainty           -0.071    21.434    
    SLICE_X84Y559        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    21.368    i_scr1/i_timer/mtimecmp_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         21.368    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                 17.925    

Slack (MET) :             17.925ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_scr1/i_timer/mtimecmp_reg_reg[27]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.106ns (5.699%)  route 1.754ns (94.301%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 21.388 - 20.000 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.285ns (routing 0.171ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.155ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     0.270    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.298 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.285     1.583    i_scr1/i_core_top/i_sync_rstn_core_rstn/clk_out
    SLICE_X68Y562        FDCE                                         r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y562        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.661 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg/Q
                         net (fo=1, routed)           0.860     2.521    i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_bufg_place
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.549 r  i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n_reg_bufg_place/O
                         net (fo=1875, routed)        0.894     3.443    i_scr1/i_timer/local_rst_n_reg
    SLICE_X84Y559        FDCE                                         f  i_scr1/i_timer/mtimecmp_reg_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.133    21.388    i_scr1/i_timer/clk_out
    SLICE_X84Y559        FDCE                                         r  i_scr1/i_timer/mtimecmp_reg_reg[27]/C
                         clock pessimism              0.117    21.505    
                         clock uncertainty           -0.071    21.434    
    SLICE_X84Y559        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    21.368    i_scr1/i_timer/mtimecmp_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         21.368    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                 17.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.692ns (routing 0.096ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.108ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.159    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.176 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.692     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y478        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y478        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.092     0.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y478        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.181    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.800     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y478        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.070     0.930    
    SLICE_X69Y478        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.040ns (29.412%)  route 0.096ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.701ns (routing 0.096ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.108ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.159    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.176 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.701     0.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y488        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y488        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.096     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X74Y488        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.181    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.800     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y488        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.068     0.932    
    SLICE_X74Y488        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.037ns (27.820%)  route 0.096ns (72.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.701ns (routing 0.096ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.159    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.176 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.701     0.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y487        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y487        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.096     1.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X73Y487        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.181    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.792     0.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X73Y487        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.068     0.924    
    SLICE_X73Y487        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.037ns (27.820%)  route 0.096ns (72.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.701ns (routing 0.096ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.159    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.176 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.701     0.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y487        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y487        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.096     1.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X73Y487        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.181    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.792     0.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X73Y487        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.068     0.924    
    SLICE_X73Y487        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.037ns (24.342%)  route 0.115ns (75.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.701ns (routing 0.096ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.794ns (routing 0.108ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.159    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.176 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.701     0.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y487        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y487        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.115     1.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X71Y486        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.181    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.794     0.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X71Y486        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.068     0.926    
    SLICE_X71Y486        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     0.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.037ns (24.342%)  route 0.115ns (75.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.701ns (routing 0.096ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.794ns (routing 0.108ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.159    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.176 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.701     0.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y487        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y487        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.115     1.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X71Y486        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.181    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.794     0.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X71Y486        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.068     0.926    
    SLICE_X71Y486        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.037ns (24.342%)  route 0.115ns (75.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.701ns (routing 0.096ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.794ns (routing 0.108ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.159    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.176 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.701     0.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y487        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y487        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.115     1.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X71Y486        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.181    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.794     0.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X71Y486        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.068     0.926    
    SLICE_X71Y486        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_scr1/i_core_top/i_sync_rstn_sts_rstn/rst_n_status_reg/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.669ns (routing 0.096ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.108ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.159    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.176 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.669     0.845    i_scr1/i_core_top/i_sync_rstn_sts_rstn/clk_out
    SLICE_X62Y510        FDCE                                         r  i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y510        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.883 r  i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n_reg/Q
                         net (fo=207, routed)         0.113     0.996    i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n
    SLICE_X64Y511        FDCE                                         f  i_scr1/i_core_top/i_sync_rstn_sts_rstn/rst_n_status_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.181    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.761     0.961    i_scr1/i_core_top/i_sync_rstn_sts_rstn/clk_out
    SLICE_X64Y511        FDCE                                         r  i_scr1/i_core_top/i_sync_rstn_sts_rstn/rst_n_status_reg/C
                         clock pessimism             -0.068     0.893    
    SLICE_X64Y511        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     0.873    i_scr1/i_core_top/i_sync_rstn_sts_rstn/rst_n_status_reg
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/dap_ch_id_core_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.669ns (routing 0.096ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.108ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.159    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.176 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.669     0.845    i_scr1/i_core_top/i_sync_rstn_sts_rstn/clk_out
    SLICE_X62Y510        FDCE                                         r  i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y510        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.883 r  i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n_reg/Q
                         net (fo=207, routed)         0.113     0.996    i_scr1/i_core_top/i_tapc_synchronizer/local_rst_n_reg_0
    SLICE_X64Y511        FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/dap_ch_id_core_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.181    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.761     0.961    i_scr1/i_core_top/i_tapc_synchronizer/clk_out
    SLICE_X64Y511        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/dap_ch_id_core_reg[1]/C
                         clock pessimism             -0.068     0.893    
    SLICE_X64Y511        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     0.873    i_scr1/i_core_top/i_tapc_synchronizer/dap_ch_id_core_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/dap_ch_sel_core_reg/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.669ns (routing 0.096ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.108ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.159    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.176 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.669     0.845    i_scr1/i_core_top/i_sync_rstn_sts_rstn/clk_out
    SLICE_X62Y510        FDCE                                         r  i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y510        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.883 r  i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n_reg/Q
                         net (fo=207, routed)         0.113     0.996    i_scr1/i_core_top/i_tapc_synchronizer/local_rst_n_reg
    SLICE_X64Y511        FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/dap_ch_sel_core_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.181    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.761     0.961    i_scr1/i_core_top/i_tapc_synchronizer/clk_out
    SLICE_X64Y511        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/dap_ch_sel_core_reg/C
                         clock pessimism             -0.068     0.893    
    SLICE_X64Y511        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     0.873    i_scr1/i_core_top/i_tapc_synchronizer/dap_ch_sel_core_reg
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYS_CLK_VIRT
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       10.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.323ns  (required time - arrival time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hard_rst_in_sync_reg[0]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        7.235ns  (logic 0.730ns (10.090%)  route 6.505ns (89.910%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 21.263 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.083ns
  Inter-SLR Compensation: 0.189ns  (DCD * PF)
    Destination Clock Delay (DCD):    1.263ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 1.008ns (routing 0.155ns, distribution 0.853ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    L19                                               0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn_IBUF_inst/I
    L19                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.580     3.880 r  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.880    RESETn_IBUF_inst/OUT
    L19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.880 r  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           6.291    10.171    RESETn_IBUF
    SLR Crossing[2->1]   
    SLICE_X55Y505        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    10.321 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.214    10.535    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X57Y505        FDCE                                         f  hard_rst_in_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.008    21.263    clk_riscv
    SLICE_X57Y505        FDCE                                         r  hard_rst_in_sync_reg[0]/C
                         clock pessimism              0.000    21.263    
                         inter-SLR compensation      -0.189    21.074    
                         clock uncertainty           -0.149    20.924    
    SLICE_X57Y505        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    20.858    hard_rst_in_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         20.858    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                 10.323    

Slack (MET) :             10.323ns  (required time - arrival time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hard_rst_in_sync_reg[1]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SYS_CLK rise@20.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        7.235ns  (logic 0.730ns (10.090%)  route 6.505ns (89.910%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 21.263 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.083ns
  Inter-SLR Compensation: 0.189ns  (DCD * PF)
    Destination Clock Delay (DCD):    1.263ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 1.008ns (routing 0.155ns, distribution 0.853ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    L19                                               0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn_IBUF_inst/I
    L19                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.580     3.880 r  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.880    RESETn_IBUF_inst/OUT
    L19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.880 r  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           6.291    10.171    RESETn_IBUF
    SLR Crossing[2->1]   
    SLICE_X55Y505        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    10.321 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.214    10.535    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X57Y505        FDCE                                         f  hard_rst_in_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   20.000    20.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000    20.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    20.231    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.255 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        1.008    21.263    clk_riscv
    SLICE_X57Y505        FDCE                                         r  hard_rst_in_sync_reg[1]/C
                         clock pessimism              0.000    21.263    
                         inter-SLR compensation      -0.189    21.074    
                         clock uncertainty           -0.149    20.924    
    SLICE_X57Y505        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    20.858    hard_rst_in_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         20.858    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                 10.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.294ns  (arrival time - required time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hard_rst_in_sync_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.192ns (5.983%)  route 3.022ns (94.017%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        0.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.083ns
  Inter-SLR Compensation: 0.142ns  (DCD * DF)
    Destination Clock Delay (DCD):    0.949ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 0.749ns (routing 0.108ns, distribution 0.641ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    L19                                               0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn_IBUF_inst/I
    L19                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.132     3.432 r  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.432    RESETn_IBUF_inst/OUT
    L19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.432 r  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.930     6.362    RESETn_IBUF
    SLR Crossing[2->1]   
    SLICE_X55Y505        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     6.422 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.092     6.514    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X57Y505        FDCE                                         f  hard_rst_in_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.181    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.749     0.949    clk_riscv
    SLICE_X57Y505        FDCE                                         r  hard_rst_in_sync_reg[0]/C
                         clock pessimism              0.000     0.949    
                         inter-SLR compensation       0.142     1.091    
                         clock uncertainty            0.149     1.241    
    SLICE_X57Y505        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.221    hard_rst_in_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           6.514    
  -------------------------------------------------------------------
                         slack                                  5.294    

Slack (MET) :             5.294ns  (arrival time - required time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hard_rst_in_sync_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.192ns (5.983%)  route 3.022ns (94.017%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        0.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.083ns
  Inter-SLR Compensation: 0.142ns  (DCD * DF)
    Destination Clock Delay (DCD):    0.949ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 0.749ns (routing 0.108ns, distribution 0.641ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    L19                                               0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn_IBUF_inst/I
    L19                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.132     3.432 r  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.432    RESETn_IBUF_inst/OUT
    L19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.432 r  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.930     6.362    RESETn_IBUF
    SLR Crossing[2->1]   
    SLICE_X55Y505        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     6.422 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.092     6.514    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X57Y505        FDCE                                         f  hard_rst_in_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    PLL_X0Y17            PLLE4_ADV                    0.000     0.000 r  i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.181    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
    X2Y8 (CLOCK_ROOT)    net (fo=7264, routed)        0.749     0.949    clk_riscv
    SLICE_X57Y505        FDCE                                         r  hard_rst_in_sync_reg[1]/C
                         clock pessimism              0.000     0.949    
                         inter-SLR compensation       0.142     1.091    
                         clock uncertainty            0.149     1.241    
    SLICE_X57Y505        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.221    hard_rst_in_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           6.514    
  -------------------------------------------------------------------
                         slack                                  5.294    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       46.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.322ns (9.641%)  route 3.018ns (90.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 53.940 - 50.000 ) 
    Source Clock Delay      (SCD):    8.890ns
    Clock Pessimism Removal (CPR):    4.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.810ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.740ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.410     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         2.152     8.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X153Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y402       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     9.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X153Y402       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     9.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.099     9.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X153Y403       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     9.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.660    12.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X75Y476        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.736    53.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y476        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.608    58.548    
                         clock uncertainty           -0.035    58.513    
    SLICE_X75Y476        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    58.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         58.447    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                 46.217    

Slack (MET) :             46.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.322ns (9.641%)  route 3.018ns (90.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 53.940 - 50.000 ) 
    Source Clock Delay      (SCD):    8.890ns
    Clock Pessimism Removal (CPR):    4.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.810ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.740ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.410     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         2.152     8.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X153Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y402       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     9.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X153Y402       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     9.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.099     9.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X153Y403       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     9.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.660    12.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X75Y476        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.736    53.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y476        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.608    58.548    
                         clock uncertainty           -0.035    58.513    
    SLICE_X75Y476        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    58.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         58.447    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                 46.217    

Slack (MET) :             46.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.322ns (9.641%)  route 3.018ns (90.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 53.940 - 50.000 ) 
    Source Clock Delay      (SCD):    8.890ns
    Clock Pessimism Removal (CPR):    4.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.810ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.740ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.410     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         2.152     8.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X153Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y402       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     9.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X153Y402       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     9.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.099     9.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X153Y403       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     9.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.660    12.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X75Y476        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.736    53.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y476        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.608    58.548    
                         clock uncertainty           -0.035    58.513    
    SLICE_X75Y476        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    58.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         58.447    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                 46.217    

Slack (MET) :             46.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.322ns (9.641%)  route 3.018ns (90.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 53.940 - 50.000 ) 
    Source Clock Delay      (SCD):    8.890ns
    Clock Pessimism Removal (CPR):    4.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.810ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.740ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.410     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         2.152     8.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X153Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y402       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     9.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X153Y402       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     9.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.099     9.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X153Y403       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     9.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.660    12.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X75Y476        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.736    53.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y476        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.608    58.548    
                         clock uncertainty           -0.035    58.513    
    SLICE_X75Y476        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    58.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         58.447    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                 46.217    

Slack (MET) :             46.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.322ns (9.641%)  route 3.018ns (90.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 53.940 - 50.000 ) 
    Source Clock Delay      (SCD):    8.890ns
    Clock Pessimism Removal (CPR):    4.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.810ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.740ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.410     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         2.152     8.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X153Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y402       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     9.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X153Y402       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     9.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.099     9.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X153Y403       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     9.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.660    12.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X75Y476        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.736    53.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y476        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.608    58.548    
                         clock uncertainty           -0.035    58.513    
    SLICE_X75Y476        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    58.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         58.447    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                 46.217    

Slack (MET) :             46.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.322ns (9.641%)  route 3.018ns (90.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 53.940 - 50.000 ) 
    Source Clock Delay      (SCD):    8.890ns
    Clock Pessimism Removal (CPR):    4.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.810ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.740ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.410     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         2.152     8.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X153Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y402       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     9.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X153Y402       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     9.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.099     9.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X153Y403       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     9.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.660    12.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X75Y476        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.736    53.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y476        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.608    58.548    
                         clock uncertainty           -0.035    58.513    
    SLICE_X75Y476        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    58.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         58.447    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                 46.217    

Slack (MET) :             46.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.322ns (9.641%)  route 3.018ns (90.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 53.940 - 50.000 ) 
    Source Clock Delay      (SCD):    8.890ns
    Clock Pessimism Removal (CPR):    4.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.810ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.740ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.410     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         2.152     8.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X153Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y402       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     9.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X153Y402       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     9.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.099     9.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X153Y403       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     9.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.660    12.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X75Y476        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.736    53.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y476        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.608    58.548    
                         clock uncertainty           -0.035    58.513    
    SLICE_X75Y476        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    58.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         58.447    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                 46.217    

Slack (MET) :             46.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.322ns (9.641%)  route 3.018ns (90.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 53.940 - 50.000 ) 
    Source Clock Delay      (SCD):    8.890ns
    Clock Pessimism Removal (CPR):    4.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.810ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.740ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.410     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         2.152     8.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X153Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y402       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     9.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X153Y402       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     9.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.099     9.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X153Y403       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     9.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.660    12.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X75Y476        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.736    53.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y476        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.608    58.548    
                         clock uncertainty           -0.035    58.513    
    SLICE_X75Y476        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    58.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         58.447    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                 46.217    

Slack (MET) :             46.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.322ns (9.914%)  route 2.926ns (90.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 53.941 - 50.000 ) 
    Source Clock Delay      (SCD):    8.890ns
    Clock Pessimism Removal (CPR):    4.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.810ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.740ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.410     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         2.152     8.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X153Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y402       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     9.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X153Y402       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     9.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.099     9.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X153Y403       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     9.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.568    12.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X74Y475        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.737    53.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y475        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.608    58.549    
                         clock uncertainty           -0.035    58.514    
    SLICE_X74Y475        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    58.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.448    
                         arrival time                         -12.138    
  -------------------------------------------------------------------
                         slack                                 46.310    

Slack (MET) :             46.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.322ns (9.914%)  route 2.926ns (90.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 53.941 - 50.000 ) 
    Source Clock Delay      (SCD):    8.890ns
    Clock Pessimism Removal (CPR):    4.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.810ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.740ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.410     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         2.152     8.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X153Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y402       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     9.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X153Y402       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     9.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.099     9.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X153Y403       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     9.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.568    12.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X74Y475        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.737    53.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y475        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.608    58.549    
                         clock uncertainty           -0.035    58.514    
    SLICE_X74Y475        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    58.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         58.448    
                         arrival time                         -12.138    
  -------------------------------------------------------------------
                         slack                                 46.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.039ns (20.968%)  route 0.147ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.203ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    4.290ns
  Clock Net Delay (Source):      1.089ns (routing 0.443ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.492ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.232     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.089     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y479        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y479        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.147     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X66Y480        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.636     5.936    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.248     7.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y480        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.290     2.913    
    SLICE_X66Y480        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.171ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    4.325ns
  Clock Net Delay (Source):      1.086ns (routing 0.443ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.492ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.232     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.086     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y479        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y479        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.839 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X68Y479        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.636     5.936    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.216     7.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X68Y479        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -4.325     2.846    
    SLICE_X68Y479        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     2.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.171ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    4.325ns
  Clock Net Delay (Source):      1.086ns (routing 0.443ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.492ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.232     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.086     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y479        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y479        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.839 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X68Y479        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.636     5.936    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.216     7.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X68Y479        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -4.325     2.846    
    SLICE_X68Y479        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     2.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.171ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    4.325ns
  Clock Net Delay (Source):      1.086ns (routing 0.443ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.492ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.232     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.086     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y479        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y479        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.839 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X68Y479        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.636     5.936    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.216     7.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X68Y479        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -4.325     2.846    
    SLICE_X68Y479        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     2.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.171ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    4.325ns
  Clock Net Delay (Source):      1.086ns (routing 0.443ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.492ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.232     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.086     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y479        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y479        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.839 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X68Y479        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.636     5.936    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.216     7.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X68Y479        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -4.325     2.846    
    SLICE_X68Y479        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.224%)  route 0.122ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.201ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    4.327ns
  Clock Net Delay (Source):      1.103ns (routing 0.443ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.492ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.232     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.103     2.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y486        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y486        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X71Y485        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.636     5.936    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.246     7.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y485        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -4.327     2.874    
    SLICE_X71Y485        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.854    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.224%)  route 0.122ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.201ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    4.327ns
  Clock Net Delay (Source):      1.103ns (routing 0.443ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.492ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.232     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.103     2.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y486        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y486        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X71Y485        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.636     5.936    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.246     7.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y485        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -4.327     2.874    
    SLICE_X71Y485        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.854    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.224%)  route 0.122ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.201ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    4.327ns
  Clock Net Delay (Source):      1.103ns (routing 0.443ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.492ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.232     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.103     2.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y486        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y486        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X71Y485        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.636     5.936    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.246     7.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y485        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -4.327     2.874    
    SLICE_X71Y485        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.854    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.224%)  route 0.122ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.201ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    4.327ns
  Clock Net Delay (Source):      1.103ns (routing 0.443ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.492ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.232     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.103     2.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y486        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y486        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X71Y485        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.636     5.936    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.246     7.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y485        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -4.327     2.874    
    SLICE_X71Y485        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.854    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.224%)  route 0.122ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.201ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    4.327ns
  Clock Net Delay (Source):      1.103ns (routing 0.443ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.492ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.232     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.103     2.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y486        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y486        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X71Y485        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.636     5.936    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y7 (CLOCK_ROOT)    net (fo=490, routed)         1.246     7.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y485        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -4.327     2.874    
    SLICE_X71Y485        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.854    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.124    





