{
  "title": "GitHub Systemverilog Languages Daily Trending",
  "description": "Daily Trending of Systemverilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Thu, 11 Dec 2025 07:21:44 GMT",
  "items": [
    {
      "title": "chipsalliance/caliptra-ss",
      "url": "https://github.com/chipsalliance/caliptra-ss",
      "description": "HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "34",
      "forks": "31",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/11879229?s=40&v=4",
          "name": "calebofearth",
          "url": "https://github.com/calebofearth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/63821295?s=40&v=4",
          "name": "ekarabu",
          "url": "https://github.com/ekarabu"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/7507042?s=40&v=4",
          "name": "clayton8",
          "url": "https://github.com/clayton8"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/142342517?s=40&v=4",
          "name": "nileshbpat",
          "url": "https://github.com/nileshbpat"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/178779597?s=40&v=4",
          "name": "andrea-caforio",
          "url": "https://github.com/andrea-caforio"
        }
      ]
    },
    {
      "title": "chipsalliance/caliptra-rtl",
      "url": "https://github.com/chipsalliance/caliptra-rtl",
      "description": "HW Design Collateral for Caliptra RoT IP",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "120",
      "forks": "70",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/11879229?s=40&v=4",
          "name": "calebofearth",
          "url": "https://github.com/calebofearth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/108370498?s=40&v=4",
          "name": "Nitsirks",
          "url": "https://github.com/Nitsirks"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/102058313?s=40&v=4",
          "name": "mojtaba-bisheh",
          "url": "https://github.com/mojtaba-bisheh"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/125604693?s=40&v=4",
          "name": "upadhyayulakiran",
          "url": "https://github.com/upadhyayulakiran"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/107714838?s=40&v=4",
          "name": "anjpar",
          "url": "https://github.com/anjpar"
        }
      ]
    },
    {
      "title": "verilator/verilator",
      "url": "https://github.com/verilator/verilator",
      "description": "Verilator open-source SystemVerilog simulator and lint system",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "3,222",
      "forks": "722",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/1180685?s=40&v=4",
          "name": "wsnyder",
          "url": "https://github.com/wsnyder"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/16000351?s=40&v=4",
          "name": "gezalore",
          "url": "https://github.com/gezalore"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/26442738?s=40&v=4",
          "name": "RRozak",
          "url": "https://github.com/RRozak"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6840496?s=40&v=4",
          "name": "toddstrader",
          "url": "https://github.com/toddstrader"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/9216518?s=40&v=4",
          "name": "kbieganski",
          "url": "https://github.com/kbieganski"
        }
      ]
    },
    {
      "title": "chipsalliance/i3c-core",
      "url": "https://github.com/chipsalliance/i3c-core",
      "description": "",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "37",
      "forks": "14",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/3785621?s=40&v=4",
          "name": "kgugala",
          "url": "https://github.com/kgugala"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/47315577?s=40&v=4",
          "name": "mkurc-ant",
          "url": "https://github.com/mkurc-ant"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/58303687?s=40&v=4",
          "name": "wkkuna",
          "url": "https://github.com/wkkuna"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/39563896?s=40&v=4",
          "name": "robertszczepanski",
          "url": "https://github.com/robertszczepanski"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/120088471?s=40&v=4",
          "name": "mczyz-antmicro",
          "url": "https://github.com/mczyz-antmicro"
        }
      ]
    },
    {
      "title": "lowRISC/ibex",
      "url": "https://github.com/lowRISC/ibex",
      "description": "Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,700",
      "forks": "668",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/471032?s=40&v=4",
          "name": "GregAC",
          "url": "https://github.com/GregAC"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/104845?s=40&v=4",
          "name": "rswarbrick",
          "url": "https://github.com/rswarbrick"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1159506?s=40&v=4",
          "name": "Atokulus",
          "url": "https://github.com/Atokulus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/20307557?s=40&v=4",
          "name": "vogelpi",
          "url": "https://github.com/vogelpi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2758621?s=40&v=4",
          "name": "atraber",
          "url": "https://github.com/atraber"
        }
      ]
    },
    {
      "title": "lowRISC/opentitan",
      "url": "https://github.com/lowRISC/opentitan",
      "description": "OpenTitan: Open source silicon root of trust",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "3,056",
      "forks": "923",
      "addStars": "5",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/104845?s=40&v=4",
          "name": "rswarbrick",
          "url": "https://github.com/rswarbrick"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/41358501?s=40&v=4",
          "name": "msfschaffner",
          "url": "https://github.com/msfschaffner"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/11466553?s=40&v=4",
          "name": "cindychip",
          "url": "https://github.com/cindychip"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/5633066?s=40&v=4",
          "name": "timothytrippel",
          "url": "https://github.com/timothytrippel"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/20307557?s=40&v=4",
          "name": "vogelpi",
          "url": "https://github.com/vogelpi"
        }
      ]
    },
    {
      "title": "aws/aws-fpga",
      "url": "https://github.com/aws/aws-fpga",
      "description": "Official repository of the AWS EC2 FPGA Hardware and Software Development Kit",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,621",
      "forks": "532",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/23247657?s=40&v=4",
          "name": "kristopk",
          "url": "https://github.com/kristopk"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/23247716?s=40&v=4",
          "name": "deeppat",
          "url": "https://github.com/deeppat"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/23534756?s=40&v=4",
          "name": "AWSGH",
          "url": "https://github.com/AWSGH"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/174385813?s=40&v=4",
          "name": "mjthimm",
          "url": "https://github.com/mjthimm"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/82236989?s=40&v=4",
          "name": "kyyalama2",
          "url": "https://github.com/kyyalama2"
        }
      ]
    },
    {
      "title": "pulp-platform/axi",
      "url": "https://github.com/pulp-platform/axi",
      "description": "AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,434",
      "forks": "326",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/65011851?s=40&v=4",
          "name": "thommythomaso",
          "url": "https://github.com/thommythomaso"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6088584?s=40&v=4",
          "name": "micprog",
          "url": "https://github.com/micprog"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6261373?s=40&v=4",
          "name": "suehtamacv",
          "url": "https://github.com/suehtamacv"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        }
      ]
    },
    {
      "title": "chipsalliance/Cores-VeeR-EL2",
      "url": "https://github.com/chipsalliance/Cores-VeeR-EL2",
      "description": "VeeR EL2 Core",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "307",
      "forks": "90",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/3785621?s=40&v=4",
          "name": "kgugala",
          "url": "https://github.com/kgugala"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38781500?s=40&v=4",
          "name": "tmichalak",
          "url": "https://github.com/tmichalak"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/47315577?s=40&v=4",
          "name": "mkurc-ant",
          "url": "https://github.com/mkurc-ant"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/48583927?s=40&v=4",
          "name": "wsipak",
          "url": "https://github.com/wsipak"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/120088471?s=40&v=4",
          "name": "mczyz-antmicro",
          "url": "https://github.com/mczyz-antmicro"
        }
      ]
    },
    {
      "title": "bespoke-silicon-group/basejump_stl",
      "url": "https://github.com/bespoke-silicon-group/basejump_stl",
      "description": "BaseJump STL: A Standard Template Library for SystemVerilog",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "624",
      "forks": "111",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/17460864?s=40&v=4",
          "name": "taylor-bsg",
          "url": "https://github.com/taylor-bsg"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46542701?s=40&v=4",
          "name": "tommydcjung",
          "url": "https://github.com/tommydcjung"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2322266?s=40&v=4",
          "name": "dpetrisko",
          "url": "https://github.com/dpetrisko"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2791860?s=40&v=4",
          "name": "ShawnLess",
          "url": "https://github.com/ShawnLess"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/11407587?s=40&v=4",
          "name": "gaozihou",
          "url": "https://github.com/gaozihou"
        }
      ]
    },
    {
      "title": "pulp-platform/axi_mem_if",
      "url": "https://github.com/pulp-platform/axi_mem_if",
      "description": "Simple single-port AXI memory interface",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "47",
      "forks": "28",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/7882682?s=40&v=4",
          "name": "FrancescoConti",
          "url": "https://github.com/FrancescoConti"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/342324?s=40&v=4",
          "name": "fabianschuiki",
          "url": "https://github.com/fabianschuiki"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/525783?s=40&v=4",
          "name": "jrrk",
          "url": "https://github.com/jrrk"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2194902?s=40&v=4",
          "name": "olofk",
          "url": "https://github.com/olofk"
        }
      ]
    }
  ]
}