Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Fri Mar 28 22:52:07 2025
| Host              : DESKTOP-R9-7945HX running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file MY_IP_timing_summary_routed.rpt -pb MY_IP_timing_summary_routed.pb -rpx MY_IP_timing_summary_routed.rpx -warn_on_violation
| Design            : MY_IP
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                 5           
TIMING-18  Warning   Missing input or output delay                177         
XDCB-5     Warning   Runtime inefficient way to find pin objects  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (135)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (135)
--------------------------------
 There are 135 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.966        0.000                      0                18896        0.010        0.000                      0                18880        4.238        0.000                       0                  9940  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                ------------       ----------      --------------
S_AXI_ACLK                                                                                           {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
S_AXI_ACLK                                                                                                 3.966        0.000                      0                17683        0.010        0.000                      0                17683        4.238        0.000                       0                  9461  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       11.593        0.000                      0                  992        0.017        0.000                      0                  992       24.238        0.000                       0                   479  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  S_AXI_ACLK                                                                                                49.520        0.000                      0                    8                                                                        
S_AXI_ACLK                                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.506        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    S_AXI_ACLK                                                                                           S_AXI_ACLK                                                                                                 8.875        0.000                      0                  105        0.165        0.000                      0                  105  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.759        0.000                      0                  100        0.157        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               S_AXI_ACLK                                                                                           S_AXI_ACLK                                                                                           
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  S_AXI_ACLK                                                                                           
(none)                                                                                               S_AXI_ACLK                                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                                                                                                                         
(none)                                                                                               S_AXI_ACLK                                                                                                                                                                                                
(none)                                                                                                                                                                                                    S_AXI_ACLK                                                                                           
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        3.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.301ns (39.992%)  route 3.453ns (60.008%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 12.233 - 10.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.246ns, distribution 1.670ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.231ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.916     2.930    td/dtp/bg/data_buf/clk
    SLICE_X18Y53         FDCE                                         r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.044 r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/Q
                         net (fo=126, routed)         3.128     6.171    td/dtp/bg/data_buf/read_ptr_reg[0]_rep_n_0
    SLICE_X23Y46         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     6.359 f  td/dtp/bg/data_buf/mult_i_38__13/O
                         net (fo=1, routed)           0.161     6.520    td/dtp/bg/data_buf/mult_i_38__13_n_0
    SLICE_X24Y46         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.133     6.653 f  td/dtp/bg/data_buf/mult_i_6__13/O
                         net (fo=1, routed)           0.164     6.817    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[10]
    DSP48E2_X6Y18        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.258     7.075 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     7.075    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X6Y18        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.114     7.189 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     7.189    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X6Y18        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[11])
                                                      0.700     7.889 f  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     7.889    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER.U<11>
    DSP48E2_X6Y18        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     7.956 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     7.956    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA.U_DATA<11>
    DSP48E2_X6Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     8.683 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     8.683    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.574    12.233    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.437    12.671    
                         clock uncertainty           -0.035    12.635    
    DSP48E2_X6Y18        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.014    12.649    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.301ns (39.992%)  route 3.453ns (60.008%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 12.233 - 10.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.246ns, distribution 1.670ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.231ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.916     2.930    td/dtp/bg/data_buf/clk
    SLICE_X18Y53         FDCE                                         r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.044 r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/Q
                         net (fo=126, routed)         3.128     6.171    td/dtp/bg/data_buf/read_ptr_reg[0]_rep_n_0
    SLICE_X23Y46         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     6.359 f  td/dtp/bg/data_buf/mult_i_38__13/O
                         net (fo=1, routed)           0.161     6.520    td/dtp/bg/data_buf/mult_i_38__13_n_0
    SLICE_X24Y46         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.133     6.653 f  td/dtp/bg/data_buf/mult_i_6__13/O
                         net (fo=1, routed)           0.164     6.817    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[10]
    DSP48E2_X6Y18        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.258     7.075 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     7.075    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X6Y18        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.114     7.189 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     7.189    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X6Y18        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[12])
                                                      0.700     7.889 f  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     7.889    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER.U<12>
    DSP48E2_X6Y18        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.067     7.956 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     7.956    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA.U_DATA<12>
    DSP48E2_X6Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.727     8.683 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     8.683    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.574    12.233    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.437    12.671    
                         clock uncertainty           -0.035    12.635    
    DSP48E2_X6Y18        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.014    12.649    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.301ns (39.992%)  route 3.453ns (60.008%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 12.233 - 10.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.246ns, distribution 1.670ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.231ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.916     2.930    td/dtp/bg/data_buf/clk
    SLICE_X18Y53         FDCE                                         r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.044 r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/Q
                         net (fo=126, routed)         3.128     6.171    td/dtp/bg/data_buf/read_ptr_reg[0]_rep_n_0
    SLICE_X23Y46         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     6.359 f  td/dtp/bg/data_buf/mult_i_38__13/O
                         net (fo=1, routed)           0.161     6.520    td/dtp/bg/data_buf/mult_i_38__13_n_0
    SLICE_X24Y46         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.133     6.653 f  td/dtp/bg/data_buf/mult_i_6__13/O
                         net (fo=1, routed)           0.164     6.817    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[10]
    DSP48E2_X6Y18        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.258     7.075 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     7.075    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X6Y18        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.114     7.189 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     7.189    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X6Y18        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[13])
                                                      0.700     7.889 f  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     7.889    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER.U<13>
    DSP48E2_X6Y18        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     7.956 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     7.956    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA.U_DATA<13>
    DSP48E2_X6Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     8.683 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     8.683    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.574    12.233    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.437    12.671    
                         clock uncertainty           -0.035    12.635    
    DSP48E2_X6Y18        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.014    12.649    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.301ns (39.992%)  route 3.453ns (60.008%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 12.233 - 10.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.246ns, distribution 1.670ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.231ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.916     2.930    td/dtp/bg/data_buf/clk
    SLICE_X18Y53         FDCE                                         r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.044 r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/Q
                         net (fo=126, routed)         3.128     6.171    td/dtp/bg/data_buf/read_ptr_reg[0]_rep_n_0
    SLICE_X23Y46         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     6.359 f  td/dtp/bg/data_buf/mult_i_38__13/O
                         net (fo=1, routed)           0.161     6.520    td/dtp/bg/data_buf/mult_i_38__13_n_0
    SLICE_X24Y46         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.133     6.653 f  td/dtp/bg/data_buf/mult_i_6__13/O
                         net (fo=1, routed)           0.164     6.817    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[10]
    DSP48E2_X6Y18        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.258     7.075 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     7.075    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X6Y18        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.114     7.189 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     7.189    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X6Y18        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[14])
                                                      0.700     7.889 f  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     7.889    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER.U<14>
    DSP48E2_X6Y18        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.067     7.956 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     7.956    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA.U_DATA<14>
    DSP48E2_X6Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.727     8.683 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.683    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.574    12.233    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.437    12.671    
                         clock uncertainty           -0.035    12.635    
    DSP48E2_X6Y18        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.014    12.649    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.301ns (39.992%)  route 3.453ns (60.008%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 12.233 - 10.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.246ns, distribution 1.670ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.231ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.916     2.930    td/dtp/bg/data_buf/clk
    SLICE_X18Y53         FDCE                                         r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.044 r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/Q
                         net (fo=126, routed)         3.128     6.171    td/dtp/bg/data_buf/read_ptr_reg[0]_rep_n_0
    SLICE_X23Y46         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     6.359 f  td/dtp/bg/data_buf/mult_i_38__13/O
                         net (fo=1, routed)           0.161     6.520    td/dtp/bg/data_buf/mult_i_38__13_n_0
    SLICE_X24Y46         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.133     6.653 f  td/dtp/bg/data_buf/mult_i_6__13/O
                         net (fo=1, routed)           0.164     6.817    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[10]
    DSP48E2_X6Y18        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.258     7.075 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     7.075    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X6Y18        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.114     7.189 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     7.189    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X6Y18        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[15])
                                                      0.700     7.889 f  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     7.889    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER.U<15>
    DSP48E2_X6Y18        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.067     7.956 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     7.956    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA.U_DATA<15>
    DSP48E2_X6Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.727     8.683 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     8.683    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.574    12.233    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.437    12.671    
                         clock uncertainty           -0.035    12.635    
    DSP48E2_X6Y18        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.014    12.649    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.301ns (39.992%)  route 3.453ns (60.008%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 12.233 - 10.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.246ns, distribution 1.670ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.231ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.916     2.930    td/dtp/bg/data_buf/clk
    SLICE_X18Y53         FDCE                                         r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.044 r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/Q
                         net (fo=126, routed)         3.128     6.171    td/dtp/bg/data_buf/read_ptr_reg[0]_rep_n_0
    SLICE_X23Y46         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     6.359 f  td/dtp/bg/data_buf/mult_i_38__13/O
                         net (fo=1, routed)           0.161     6.520    td/dtp/bg/data_buf/mult_i_38__13_n_0
    SLICE_X24Y46         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.133     6.653 f  td/dtp/bg/data_buf/mult_i_6__13/O
                         net (fo=1, routed)           0.164     6.817    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[10]
    DSP48E2_X6Y18        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.258     7.075 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     7.075    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X6Y18        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.114     7.189 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     7.189    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X6Y18        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[16])
                                                      0.700     7.889 f  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     7.889    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER.U<16>
    DSP48E2_X6Y18        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.067     7.956 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     7.956    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA.U_DATA<16>
    DSP48E2_X6Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.727     8.683 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     8.683    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.574    12.233    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.437    12.671    
                         clock uncertainty           -0.035    12.635    
    DSP48E2_X6Y18        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.014    12.649    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.301ns (39.992%)  route 3.453ns (60.008%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 12.233 - 10.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.246ns, distribution 1.670ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.231ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.916     2.930    td/dtp/bg/data_buf/clk
    SLICE_X18Y53         FDCE                                         r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.044 r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/Q
                         net (fo=126, routed)         3.128     6.171    td/dtp/bg/data_buf/read_ptr_reg[0]_rep_n_0
    SLICE_X23Y46         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     6.359 f  td/dtp/bg/data_buf/mult_i_38__13/O
                         net (fo=1, routed)           0.161     6.520    td/dtp/bg/data_buf/mult_i_38__13_n_0
    SLICE_X24Y46         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.133     6.653 f  td/dtp/bg/data_buf/mult_i_6__13/O
                         net (fo=1, routed)           0.164     6.817    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[10]
    DSP48E2_X6Y18        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.258     7.075 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     7.075    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X6Y18        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.114     7.189 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     7.189    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X6Y18        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[17])
                                                      0.700     7.889 f  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     7.889    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER.U<17>
    DSP48E2_X6Y18        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.067     7.956 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     7.956    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA.U_DATA<17>
    DSP48E2_X6Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.727     8.683 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.683    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.574    12.233    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.437    12.671    
                         clock uncertainty           -0.035    12.635    
    DSP48E2_X6Y18        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.014    12.649    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.301ns (39.992%)  route 3.453ns (60.008%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 12.233 - 10.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.246ns, distribution 1.670ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.231ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.916     2.930    td/dtp/bg/data_buf/clk
    SLICE_X18Y53         FDCE                                         r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.044 r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/Q
                         net (fo=126, routed)         3.128     6.171    td/dtp/bg/data_buf/read_ptr_reg[0]_rep_n_0
    SLICE_X23Y46         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     6.359 f  td/dtp/bg/data_buf/mult_i_38__13/O
                         net (fo=1, routed)           0.161     6.520    td/dtp/bg/data_buf/mult_i_38__13_n_0
    SLICE_X24Y46         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.133     6.653 f  td/dtp/bg/data_buf/mult_i_6__13/O
                         net (fo=1, routed)           0.164     6.817    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[10]
    DSP48E2_X6Y18        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.258     7.075 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     7.075    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X6Y18        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.114     7.189 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     7.189    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X6Y18        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[18])
                                                      0.700     7.889 f  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     7.889    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER.U<18>
    DSP48E2_X6Y18        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.067     7.956 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     7.956    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA.U_DATA<18>
    DSP48E2_X6Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.727     8.683 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     8.683    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.574    12.233    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.437    12.671    
                         clock uncertainty           -0.035    12.635    
    DSP48E2_X6Y18        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.014    12.649    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.301ns (39.992%)  route 3.453ns (60.008%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 12.233 - 10.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.246ns, distribution 1.670ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.231ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.916     2.930    td/dtp/bg/data_buf/clk
    SLICE_X18Y53         FDCE                                         r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.044 r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/Q
                         net (fo=126, routed)         3.128     6.171    td/dtp/bg/data_buf/read_ptr_reg[0]_rep_n_0
    SLICE_X23Y46         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     6.359 f  td/dtp/bg/data_buf/mult_i_38__13/O
                         net (fo=1, routed)           0.161     6.520    td/dtp/bg/data_buf/mult_i_38__13_n_0
    SLICE_X24Y46         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.133     6.653 f  td/dtp/bg/data_buf/mult_i_6__13/O
                         net (fo=1, routed)           0.164     6.817    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[10]
    DSP48E2_X6Y18        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.258     7.075 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     7.075    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X6Y18        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.114     7.189 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     7.189    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X6Y18        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[19])
                                                      0.700     7.889 f  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     7.889    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER.U<19>
    DSP48E2_X6Y18        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.067     7.956 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     7.956    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA.U_DATA<19>
    DSP48E2_X6Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.727     8.683 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     8.683    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU.ALU_OUT<19>
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.574    12.233    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.437    12.671    
                         clock uncertainty           -0.035    12.635    
    DSP48E2_X6Y18        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[19])
                                                      0.014    12.649    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[20]
                            (rising edge-triggered cell DSP_OUTPUT clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.301ns (39.992%)  route 3.453ns (60.008%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 12.233 - 10.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.246ns, distribution 1.670ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.231ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.916     2.930    td/dtp/bg/data_buf/clk
    SLICE_X18Y53         FDCE                                         r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.044 r  td/dtp/bg/data_buf/read_ptr_reg[0]_rep/Q
                         net (fo=126, routed)         3.128     6.171    td/dtp/bg/data_buf/read_ptr_reg[0]_rep_n_0
    SLICE_X23Y46         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     6.359 f  td/dtp/bg/data_buf/mult_i_38__13/O
                         net (fo=1, routed)           0.161     6.520    td/dtp/bg/data_buf/mult_i_38__13_n_0
    SLICE_X24Y46         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.133     6.653 f  td/dtp/bg/data_buf/mult_i_6__13/O
                         net (fo=1, routed)           0.164     6.817    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[10]
    DSP48E2_X6Y18        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.258     7.075 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     7.075    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X6Y18        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.114     7.189 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     7.189    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X6Y18        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[20])
                                                      0.700     7.889 f  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     7.889    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_MULTIPLIER.U<20>
    DSP48E2_X6Y18        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.067     7.956 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     7.956    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_M_DATA.U_DATA<20>
    DSP48E2_X6Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.727     8.683 r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     8.683    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_ALU.ALU_OUT<20>
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/ALU_OUT[20]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.574    12.233    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
    DSP48E2_X6Y18        DSP_OUTPUT                                   r  td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.437    12.671    
                         clock uncertainty           -0.035    12.635    
    DSP48E2_X6Y18        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[20])
                                                      0.014    12.649    td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  3.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.145ns (49.063%)  route 0.151ns (50.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.704ns (routing 0.231ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.246ns, distribution 1.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.704     2.364    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/s_dclk_i
    SLICE_X22Y120        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.476 r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/current_state_reg[1]/Q
                         net (fo=21, routed)          0.113     2.588    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/current_state[1]
    SLICE_X21Y119        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.033     2.621 r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow[5]_i_1/O
                         net (fo=1, routed)           0.038     2.659    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow[5]
    SLICE_X21Y119        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.905     2.919    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/s_dclk_i
    SLICE_X21Y119        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow_reg[5]/C
                         clock pessimism             -0.370     2.549    
    SLICE_X21Y119        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     2.649    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.145ns (48.174%)  route 0.156ns (51.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.724ns (routing 0.231ns, distribution 1.493ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.246ns, distribution 1.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.724     2.384    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/s_dclk_i
    SLICE_X13Y119        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.496 r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/current_state_reg[1]/Q
                         net (fo=21, routed)          0.127     2.623    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/current_state[1]
    SLICE_X14Y121        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.033     2.656 r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow[5]_i_1/O
                         net (fo=1, routed)           0.029     2.685    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow[5]
    SLICE_X14Y121        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.927     2.941    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/s_dclk_i
    SLICE_X14Y121        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[5]/C
                         clock pessimism             -0.370     2.571    
    SLICE_X14Y121        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     2.672    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 td/dtp/PU_array/PU_instances[2].PU_mul_add/result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            td/dtp/PU_array/out_PU_ins_dff_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.112ns (50.893%)  route 0.108ns (49.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Net Delay (Source):      1.693ns (routing 0.231ns, distribution 1.462ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.246ns, distribution 1.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.693     2.352    td/dtp/PU_array/PU_instances[2].PU_mul_add/clk
    SLICE_X20Y45         FDCE                                         r  td/dtp/PU_array/PU_instances[2].PU_mul_add/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.464 r  td/dtp/PU_array/PU_instances[2].PU_mul_add/result_reg[7]/Q
                         net (fo=2, routed)           0.108     2.572    td/dtp/PU_array/out_PU_ins[71]
    SLICE_X18Y45         FDCE                                         r  td/dtp/PU_array/out_PU_ins_dff_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.881     2.895    td/dtp/PU_array/clk
    SLICE_X18Y45         FDCE                                         r  td/dtp/PU_array/out_PU_ins_dff_reg[71]/C
                         clock pessimism             -0.438     2.457    
    SLICE_X18Y45         FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.560    td/dtp/PU_array/out_PU_ins_dff_reg[71]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.113ns (47.220%)  route 0.126ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Net Delay (Source):      1.711ns (routing 0.231ns, distribution 1.480ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.246ns, distribution 1.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.711     2.370    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/s_dclk_i
    SLICE_X17Y122        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     2.483 r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[6]/Q
                         net (fo=2, routed)           0.126     2.610    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/s_do_o[6]
    SLICE_X18Y122        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.928     2.942    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/s_dclk_i
    SLICE_X18Y122        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[5]/C
                         clock pessimism             -0.447     2.495    
    SLICE_X18Y122        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.597    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.147ns (49.076%)  route 0.153ns (50.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.704ns (routing 0.231ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.246ns, distribution 1.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.704     2.364    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/s_dclk_i
    SLICE_X22Y120        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.476 r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/current_state_reg[1]/Q
                         net (fo=21, routed)          0.115     2.590    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/current_state[1]
    SLICE_X21Y119        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.035     2.625 r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow[4]_i_1/O
                         net (fo=1, routed)           0.038     2.663    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow[4]
    SLICE_X21Y119        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.905     2.919    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/s_dclk_i
    SLICE_X21Y119        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow_reg[4]/C
                         clock pessimism             -0.370     2.549    
    SLICE_X21Y119        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     2.650    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.115ns (47.530%)  route 0.127ns (52.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      1.702ns (routing 0.231ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.916ns (routing 0.246ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.702     2.362    ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_i
    SLICE_X15Y94         FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.477 r  ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[3]/Q
                         net (fo=2, routed)           0.127     2.603    ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_do_o[3]
    SLICE_X14Y95         FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.916     2.930    ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_i
    SLICE_X14Y95         FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[2]/C
                         clock pessimism             -0.443     2.487    
    SLICE_X14Y95         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.590    ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 td/dtp/PU_array/PU_instances[15].PU_mul_add/result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            td/dtp/PU_array/out_PU_ins_dff_reg[490]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.112ns (49.711%)  route 0.113ns (50.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      1.713ns (routing 0.231ns, distribution 1.482ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.246ns, distribution 1.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.713     2.373    td/dtp/PU_array/PU_instances[15].PU_mul_add/clk
    SLICE_X17Y68         FDCE                                         r  td/dtp/PU_array/PU_instances[15].PU_mul_add/result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y68         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     2.485 r  td/dtp/PU_array/PU_instances[15].PU_mul_add/result_reg[10]/Q
                         net (fo=2, routed)           0.113     2.598    td/dtp/PU_array/out_PU_ins[490]
    SLICE_X16Y68         FDCE                                         r  td/dtp/PU_array/out_PU_ins_dff_reg[490]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.911     2.926    td/dtp/PU_array/clk
    SLICE_X16Y68         FDCE                                         r  td/dtp/PU_array/out_PU_ins_dff_reg[490]/C
                         clock pessimism             -0.443     2.482    
    SLICE_X16Y68         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.101     2.583    td/dtp/PU_array/out_PU_ins_dff_reg[490]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 td/dtp/PU_array/PU_instances[3].PU_mul_add/result_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            td/dtp/PU_array/out_PU_ins_dff_reg[111]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.112ns (52.565%)  route 0.101ns (47.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Net Delay (Source):      1.697ns (routing 0.231ns, distribution 1.466ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.246ns, distribution 1.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.697     2.356    td/dtp/PU_array/PU_instances[3].PU_mul_add/clk
    SLICE_X19Y44         FDCE                                         r  td/dtp/PU_array/PU_instances[3].PU_mul_add/result_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.468 r  td/dtp/PU_array/PU_instances[3].PU_mul_add/result_reg[15]/Q
                         net (fo=2, routed)           0.101     2.569    td/dtp/PU_array/out_PU_ins[111]
    SLICE_X20Y44         FDCE                                         r  td/dtp/PU_array/out_PU_ins_dff_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.876     2.890    td/dtp/PU_array/clk
    SLICE_X20Y44         FDCE                                         r  td/dtp/PU_array/out_PU_ins_dff_reg[111]/C
                         clock pessimism             -0.438     2.452    
    SLICE_X20Y44         FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.555    td/dtp/PU_array/out_PU_ins_dff_reg[111]
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.115ns (47.856%)  route 0.125ns (52.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      1.699ns (routing 0.231ns, distribution 1.468ns)
  Clock Net Delay (Destination): 1.909ns (routing 0.246ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.699     2.358    ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_i
    SLICE_X14Y94         FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.473 r  ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.125     2.599    ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_do_o[12]
    SLICE_X16Y92         FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.909     2.923    ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_i
    SLICE_X16Y92         FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[11]/C
                         clock pessimism             -0.443     2.480    
    SLICE_X16Y92         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.583    ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.146ns (47.871%)  route 0.159ns (52.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.724ns (routing 0.231ns, distribution 1.493ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.246ns, distribution 1.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.724     2.384    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/s_dclk_i
    SLICE_X13Y119        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.496 r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/current_state_reg[1]/Q
                         net (fo=21, routed)          0.127     2.623    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/current_state[1]
    SLICE_X14Y121        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.034     2.657 r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow[4]_i_1/O
                         net (fo=1, routed)           0.032     2.689    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow[4]
    SLICE_X14Y121        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.927     2.941    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/s_dclk_i
    SLICE_X14Y121        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[4]/C
                         clock pessimism             -0.370     2.571    
    SLICE_X14Y121        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.672    ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         S_AXI_ACLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { S_AXI_ACLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y20   ila_top_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y20   ila_top_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y21   ila_top_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y21   ila_top_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y22   ila_top_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y22   ila_top_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y23   ila_top_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y23   ila_top_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y14   ila_top_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y14   ila_top_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       11.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.322ns (9.025%)  route 3.246ns (90.975%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -9.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    9.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.391ns (routing 1.122ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.391     9.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X21Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y149        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     9.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           1.132    10.850    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X44Y161        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.150    11.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.326    11.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X44Y168        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.057    11.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.788    13.171    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                 11.593    

Slack (MET) :             19.229ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.338ns  (logic 5.923ns (71.039%)  route 2.415ns (28.961%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 52.851 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.296ns (routing 0.620ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.942    31.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X42Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.171    31.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.871    32.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X22Y150        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.152    32.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.602    33.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X22Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067    51.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.296    52.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X22Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    52.851    
                         clock uncertainty           -0.235    52.616    
    SLICE_X22Y148        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.049    52.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         52.567    
                         arrival time                         -33.338    
  -------------------------------------------------------------------
                         slack                                 19.229    

Slack (MET) :             19.229ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.338ns  (logic 5.923ns (71.039%)  route 2.415ns (28.961%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 52.851 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.296ns (routing 0.620ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.942    31.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X42Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.171    31.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.871    32.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X22Y150        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.152    32.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.602    33.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X22Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067    51.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.296    52.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X22Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    52.851    
                         clock uncertainty           -0.235    52.616    
    SLICE_X22Y148        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.049    52.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         52.567    
                         arrival time                         -33.338    
  -------------------------------------------------------------------
                         slack                                 19.229    

Slack (MET) :             19.229ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.338ns  (logic 5.923ns (71.039%)  route 2.415ns (28.961%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 52.851 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.296ns (routing 0.620ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.942    31.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X42Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.171    31.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.871    32.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X22Y150        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.152    32.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.602    33.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X22Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067    51.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.296    52.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X22Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    52.851    
                         clock uncertainty           -0.235    52.616    
    SLICE_X22Y148        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.049    52.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         52.567    
                         arrival time                         -33.338    
  -------------------------------------------------------------------
                         slack                                 19.229    

Slack (MET) :             19.229ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.338ns  (logic 5.923ns (71.039%)  route 2.415ns (28.961%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 52.851 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.296ns (routing 0.620ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.942    31.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X42Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.171    31.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.871    32.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X22Y150        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.152    32.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.602    33.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X22Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067    51.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.296    52.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X22Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism              0.000    52.851    
                         clock uncertainty           -0.235    52.616    
    SLICE_X22Y148        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.049    52.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         52.567    
                         arrival time                         -33.338    
  -------------------------------------------------------------------
                         slack                                 19.229    

Slack (MET) :             19.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.065ns  (logic 6.022ns (74.672%)  route 2.043ns (25.328%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 52.852 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.297ns (routing 0.620ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.942    31.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X42Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.171    31.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.871    32.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X22Y150        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.134    32.718 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.057    32.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X22Y150        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.117    32.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.173    33.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X22Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067    51.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.297    52.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X22Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.852    
                         clock uncertainty           -0.235    52.617    
    SLICE_X22Y149        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.050    52.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.567    
                         arrival time                         -33.065    
  -------------------------------------------------------------------
                         slack                                 19.502    

Slack (MET) :             19.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.065ns  (logic 6.022ns (74.672%)  route 2.043ns (25.328%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 52.852 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.297ns (routing 0.620ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.942    31.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X42Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.171    31.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.871    32.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X22Y150        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.134    32.718 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.057    32.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X22Y150        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.117    32.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.173    33.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X22Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067    51.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.297    52.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X22Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.852    
                         clock uncertainty           -0.235    52.617    
    SLICE_X22Y149        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.050    52.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.567    
                         arrival time                         -33.065    
  -------------------------------------------------------------------
                         slack                                 19.502    

Slack (MET) :             19.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.065ns  (logic 6.022ns (74.672%)  route 2.043ns (25.328%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 52.852 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.297ns (routing 0.620ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.942    31.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X42Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.171    31.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.871    32.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X22Y150        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.134    32.718 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.057    32.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X22Y150        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.117    32.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.173    33.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X22Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067    51.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.297    52.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X22Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.852    
                         clock uncertainty           -0.235    52.617    
    SLICE_X22Y149        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.050    52.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.567    
                         arrival time                         -33.065    
  -------------------------------------------------------------------
                         slack                                 19.502    

Slack (MET) :             19.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.065ns  (logic 6.022ns (74.672%)  route 2.043ns (25.328%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 52.852 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.297ns (routing 0.620ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.942    31.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X42Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.171    31.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.871    32.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X22Y150        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.134    32.718 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.057    32.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X22Y150        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.117    32.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.173    33.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X22Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067    51.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.297    52.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X22Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.852    
                         clock uncertainty           -0.235    52.617    
    SLICE_X22Y149        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.050    52.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.567    
                         arrival time                         -33.065    
  -------------------------------------------------------------------
                         slack                                 19.502    

Slack (MET) :             19.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.065ns  (logic 6.022ns (74.672%)  route 2.043ns (25.328%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 52.852 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.297ns (routing 0.620ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.942    31.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X42Y162        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.171    31.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.871    32.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X22Y150        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.134    32.718 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.057    32.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X22Y150        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.117    32.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.173    33.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X22Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067    51.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.297    52.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X22Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.852    
                         clock uncertainty           -0.235    52.617    
    SLICE_X22Y149        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.050    52.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.567    
                         arrival time                         -33.065    
  -------------------------------------------------------------------
                         slack                                 19.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.145ns (58.000%)  route 0.105ns (42.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.650ns
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    5.228ns
  Clock Net Delay (Source):      2.177ns (routing 1.033ns, distribution 1.144ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.122ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.177     4.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X17Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y138        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     4.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.080     4.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[15]
    SLICE_X15Y138        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.033     4.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[14]_i_1/O
                         net (fo=1, routed)           0.025     4.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_1
    SLICE_X15Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.438     9.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X15Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                         clock pessimism             -5.228     4.422    
    SLICE_X15Y138        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.101     4.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.523    
                         arrival time                           4.539    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.145ns (57.682%)  route 0.106ns (42.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.523ns
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    5.224ns
  Clock Net Delay (Source):      2.054ns (routing 1.033ns, distribution 1.021ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.122ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.054     4.166    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X44Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y161        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     4.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/Q
                         net (fo=34, routed)          0.077     4.355    dbg_hub/inst/BSCANID.u_xsdbm_id/id_state[0]
    SLICE_X46Y160        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.033     4.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[18]_i_1/O
                         net (fo=1, routed)           0.029     4.417    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[18]
    SLICE_X46Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.311     9.523    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X46Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/C
                         clock pessimism             -5.224     4.299    
    SLICE_X46Y160        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     4.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.400    
                         arrival time                           4.417    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.146ns (57.170%)  route 0.109ns (42.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.523ns
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    5.224ns
  Clock Net Delay (Source):      2.054ns (routing 1.033ns, distribution 1.021ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.122ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.054     4.166    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X44Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y161        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     4.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/Q
                         net (fo=34, routed)          0.077     4.355    dbg_hub/inst/BSCANID.u_xsdbm_id/id_state[0]
    SLICE_X46Y160        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034     4.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[17]_i_1/O
                         net (fo=1, routed)           0.032     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[17]
    SLICE_X46Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.311     9.523    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X46Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
                         clock pessimism             -5.224     4.299    
    SLICE_X46Y160        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     4.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.400    
                         arrival time                           4.421    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.112ns (42.105%)  route 0.154ns (57.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.650ns
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    5.228ns
  Clock Net Delay (Source):      2.177ns (routing 1.033ns, distribution 1.144ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.122ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.177     4.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X17Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y138        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     4.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.154     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[11]
    SLICE_X16Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.438     9.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X16Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism             -5.228     4.422    
    SLICE_X16Y138        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     4.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.523    
                         arrival time                           4.555    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.112ns (44.980%)  route 0.137ns (55.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.606ns
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    5.228ns
  Clock Net Delay (Source):      2.155ns (routing 1.033ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.394ns (routing 1.122ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.155     4.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X19Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y142        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     4.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.137     4.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_din_temp
    SLICE_X20Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.394     9.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X20Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                         clock pessimism             -5.228     4.378    
    SLICE_X20Y141        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     4.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.479    
                         arrival time                           4.516    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.111ns (43.862%)  route 0.142ns (56.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.483ns
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    5.224ns
  Clock Net Delay (Source):      2.041ns (routing 1.033ns, distribution 1.008ns)
  Clock Net Delay (Destination): 2.271ns (routing 1.122ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.041     4.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y171        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     4.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/Q
                         net (fo=2, routed)           0.142     4.406    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[6]
    SLICE_X42Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.271     9.483    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/C
                         clock pessimism             -5.224     4.259    
    SLICE_X42Y171        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     4.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.360    
                         arrival time                           4.406    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.083ns (54.199%)  route 0.070ns (45.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.977ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    5.153ns
  Clock Net Delay (Source):      1.215ns (routing 0.620ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.678ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.215     2.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X25Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y137        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.070     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X25Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.367     7.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X25Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -5.153     2.824    
    SLICE_X25Y136        RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.049     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.112ns (53.333%)  route 0.098ns (46.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.483ns
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    5.277ns
  Clock Net Delay (Source):      2.037ns (routing 1.033ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.271ns (routing 1.122ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.037     4.149    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     4.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/Q
                         net (fo=2, routed)           0.098     4.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[2]
    SLICE_X42Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.271     9.483    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/C
                         clock pessimism             -5.277     4.206    
    SLICE_X42Y171        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     4.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.308    
                         arrival time                           4.359    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.082ns (52.687%)  route 0.074ns (47.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.977ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    5.153ns
  Clock Net Delay (Source):      1.215ns (routing 0.620ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.678ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.215     2.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X25Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y137        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.074     2.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE1
    SLICE_X25Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.367     7.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X25Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism             -5.153     2.824    
    SLICE_X25Y136        RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.049     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.086ns (50.574%)  route 0.084ns (49.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.977ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    5.153ns
  Clock Net Delay (Source):      1.215ns (routing 0.620ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.678ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.215     2.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X25Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y137        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     2.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.084     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X25Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.367     7.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X25Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism             -5.153     2.824    
    SLICE_X25Y136        RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.061     2.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X25Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack       49.520ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.526ns  (logic 0.114ns (21.673%)  route 0.412ns (78.327%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y138                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X26Y138        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.412     0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X25Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X25Y138        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                 49.520    

Slack (MET) :             49.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.514ns  (logic 0.114ns (22.179%)  route 0.400ns (77.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X25Y140        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.400     0.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X25Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X25Y140        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    50.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.045    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                 49.531    

Slack (MET) :             49.601ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.445ns  (logic 0.116ns (26.067%)  route 0.329ns (73.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X14Y140        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.329     0.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X14Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X14Y140        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                 49.601    

Slack (MET) :             49.617ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.429ns  (logic 0.114ns (26.573%)  route 0.315ns (73.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y141                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X14Y141        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.315     0.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X14Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X14Y141        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                 49.617    

Slack (MET) :             49.638ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.407ns  (logic 0.113ns (27.764%)  route 0.294ns (72.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X25Y140        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.294     0.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X25Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X25Y140        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.045    50.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.045    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                 49.638    

Slack (MET) :             49.648ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.397ns  (logic 0.115ns (28.967%)  route 0.282ns (71.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y138                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X26Y138        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.282     0.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X25Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X25Y138        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.045    50.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.045    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                 49.648    

Slack (MET) :             49.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.386ns  (logic 0.114ns (29.534%)  route 0.272ns (70.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X14Y140        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.272     0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X15Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X15Y140        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                 49.660    

Slack (MET) :             49.661ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.385ns  (logic 0.115ns (29.870%)  route 0.270ns (70.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X14Y140        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.270     0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X15Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X15Y140        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                 49.661    





---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.506ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.539ns  (logic 0.114ns (21.150%)  route 0.425ns (78.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X14Y140        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.425     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X13Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y140        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.045    10.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  9.506    

Slack (MET) :             9.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.532ns  (logic 0.115ns (21.617%)  route 0.417ns (78.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X25Y139        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.417     0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X27Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y139        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  9.514    

Slack (MET) :             9.581ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.465ns  (logic 0.113ns (24.301%)  route 0.352ns (75.699%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X25Y140        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.352     0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X25Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y140        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  9.581    

Slack (MET) :             9.588ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.458ns  (logic 0.116ns (25.328%)  route 0.342ns (74.672%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X14Y140        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.342     0.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X13Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y140        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  9.588    

Slack (MET) :             9.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.441ns  (logic 0.113ns (25.624%)  route 0.328ns (74.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y141                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X14Y141        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.328     0.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X14Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y141        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  9.605    

Slack (MET) :             9.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.438ns  (logic 0.113ns (25.799%)  route 0.325ns (74.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X25Y139        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.325     0.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X27Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y139        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  9.608    

Slack (MET) :             9.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.396ns  (logic 0.112ns (28.283%)  route 0.284ns (71.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X25Y140        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     0.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.284     0.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X25Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y140        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  9.650    

Slack (MET) :             9.695ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.350ns  (logic 0.114ns (32.571%)  route 0.236ns (67.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X14Y140        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.236     0.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X13Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y140        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    10.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  9.695    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  S_AXI_ACLK
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        8.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.113ns (11.939%)  route 0.833ns (88.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 12.354 - 10.000 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.246ns, distribution 1.657ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.231ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.903     2.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X22Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y141        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.833     3.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X21Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.694    12.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X21Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.513    12.867    
                         clock uncertainty           -0.035    12.832    
    SLICE_X21Y141        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    12.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  8.875    

Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.114ns (12.897%)  route 0.770ns (87.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.246ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.231ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.879     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.770     3.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.702    12.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.447    12.809    
                         clock uncertainty           -0.035    12.774    
    SLICE_X19Y141        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    12.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                  8.904    

Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.114ns (12.897%)  route 0.770ns (87.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.246ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.231ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.879     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.770     3.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.702    12.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.447    12.809    
                         clock uncertainty           -0.035    12.774    
    SLICE_X19Y141        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    12.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                  8.904    

Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.114ns (12.897%)  route 0.770ns (87.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.246ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.231ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.879     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.770     3.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.702    12.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.447    12.809    
                         clock uncertainty           -0.035    12.774    
    SLICE_X19Y141        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093    12.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                  8.904    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.114ns (12.897%)  route 0.770ns (87.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 12.365 - 10.000 ) 
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.246ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.231ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.879     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.770     3.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.705    12.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.447    12.812    
                         clock uncertainty           -0.035    12.777    
    SLICE_X19Y141        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.093    12.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.114ns (12.897%)  route 0.770ns (87.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 12.365 - 10.000 ) 
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.246ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.231ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.879     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.770     3.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.705    12.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.447    12.812    
                         clock uncertainty           -0.035    12.777    
    SLICE_X19Y141        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.093    12.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.114ns (12.897%)  route 0.770ns (87.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 12.365 - 10.000 ) 
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.246ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.231ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.879     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.770     3.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.705    12.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.447    12.812    
                         clock uncertainty           -0.035    12.777    
    SLICE_X19Y141        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    12.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.114ns (12.897%)  route 0.770ns (87.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 12.365 - 10.000 ) 
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.246ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.231ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.879     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.770     3.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y141        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.705    12.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.447    12.812    
                         clock uncertainty           -0.035    12.777    
    SLICE_X19Y141        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.093    12.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.272ns (29.565%)  route 0.648ns (70.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 12.209 - 10.000 ) 
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.246ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.231ns, distribution 1.319ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.733     2.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X24Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y140        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.276     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X24Y140        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     3.295 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.372     3.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X24Y139        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.550    12.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.497    12.707    
                         clock uncertainty           -0.035    12.671    
    SLICE_X24Y139        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.093    12.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -3.667    
  -------------------------------------------------------------------
                         slack                                  8.911    

Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.272ns (29.565%)  route 0.648ns (70.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 12.209 - 10.000 ) 
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.246ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.231ns, distribution 1.319ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.733     2.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X24Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y140        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.276     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X24Y140        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     3.295 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.372     3.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X24Y139        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    M6                                                0.000    10.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000    10.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260    10.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.550    12.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.497    12.707    
                         clock uncertainty           -0.035    12.671    
    SLICE_X24Y139        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.093    12.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -3.667    
  -------------------------------------------------------------------
                         slack                                  8.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.084ns (51.969%)  route 0.078ns (48.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Net Delay (Source):      1.018ns (routing 0.126ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.133ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.018     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X22Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y141        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     1.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.078     1.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X21Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.111     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X21Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.403     1.426    
    SLICE_X21Y141        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.018     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Net Delay (Source):      1.022ns (routing 0.126ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.133ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.022     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y142        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.082     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X16Y143        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.114     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.398     1.435    
    SLICE_X16Y143        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.018     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.083ns (41.251%)  route 0.118ns (58.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.012ns (routing 0.126ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.133ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.012     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.118     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X22Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.098     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X22Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.370     1.446    
    SLICE_X22Y143        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     1.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.083ns (41.251%)  route 0.118ns (58.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.012ns (routing 0.126ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.133ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.012     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.118     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X22Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.098     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X22Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.370     1.446    
    SLICE_X22Y143        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     1.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.083ns (41.251%)  route 0.118ns (58.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.012ns (routing 0.126ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.133ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.012     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.118     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X22Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.098     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X22Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.370     1.446    
    SLICE_X22Y143        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     1.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.084ns (38.840%)  route 0.132ns (61.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.935ns (routing 0.126ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.133ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.935     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X25Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.028     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X25Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.369     1.377    
    SLICE_X25Y138        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.084ns (38.840%)  route 0.132ns (61.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.935ns (routing 0.126ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.133ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.935     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X25Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.028     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X25Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.369     1.377    
    SLICE_X25Y138        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.018     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.084ns (38.840%)  route 0.132ns (61.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.935ns (routing 0.126ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.133ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.935     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X25Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.028     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X25Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.369     1.377    
    SLICE_X25Y138        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.084ns (38.840%)  route 0.132ns (61.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.935ns (routing 0.126ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.133ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.935     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X25Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.028     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X25Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.369     1.377    
    SLICE_X25Y138        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.018     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.084ns (39.020%)  route 0.131ns (60.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.935ns (routing 0.126ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.133ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.935     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X25Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.026     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X25Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.369     1.375    
    SLICE_X25Y138        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.018     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.759ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.341ns (16.224%)  route 1.761ns (83.776%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 54.245 - 50.000 ) 
    Source Clock Delay      (SCD):    9.482ns
    Clock Pessimism Removal (CPR):    5.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 1.122ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.133ns (routing 1.033ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.270     9.482    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y170        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     9.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.359     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X42Y170        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.137    10.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392    10.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.010    11.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    52.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.133    54.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              5.226    59.471    
                         clock uncertainty           -0.035    59.436    
    SLICE_X22Y150        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093    59.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         59.343    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                 47.759    

Slack (MET) :             47.759ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.341ns (16.224%)  route 1.761ns (83.776%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 54.245 - 50.000 ) 
    Source Clock Delay      (SCD):    9.482ns
    Clock Pessimism Removal (CPR):    5.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 1.122ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.133ns (routing 1.033ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.270     9.482    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y170        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     9.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.359     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X42Y170        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.137    10.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392    10.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.010    11.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    52.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.133    54.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              5.226    59.471    
                         clock uncertainty           -0.035    59.436    
    SLICE_X22Y150        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.093    59.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         59.343    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                 47.759    

Slack (MET) :             47.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.341ns (16.224%)  route 1.761ns (83.776%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 54.248 - 50.000 ) 
    Source Clock Delay      (SCD):    9.482ns
    Clock Pessimism Removal (CPR):    5.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 1.122ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.033ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.270     9.482    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y170        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     9.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.359     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X42Y170        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.137    10.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392    10.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.010    11.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    52.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.136    54.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              5.226    59.474    
                         clock uncertainty           -0.035    59.439    
    SLICE_X22Y150        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    59.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         59.346    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                 47.762    

Slack (MET) :             47.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.341ns (16.224%)  route 1.761ns (83.776%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 54.248 - 50.000 ) 
    Source Clock Delay      (SCD):    9.482ns
    Clock Pessimism Removal (CPR):    5.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 1.122ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.033ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.270     9.482    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y170        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     9.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.359     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X42Y170        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.137    10.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392    10.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.010    11.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    52.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.136    54.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              5.226    59.474    
                         clock uncertainty           -0.035    59.439    
    SLICE_X22Y150        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093    59.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         59.346    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                 47.762    

Slack (MET) :             47.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.341ns (16.224%)  route 1.761ns (83.776%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 54.248 - 50.000 ) 
    Source Clock Delay      (SCD):    9.482ns
    Clock Pessimism Removal (CPR):    5.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 1.122ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.033ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.270     9.482    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y170        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     9.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.359     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X42Y170        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.137    10.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392    10.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.010    11.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    52.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.136    54.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              5.226    59.474    
                         clock uncertainty           -0.035    59.439    
    SLICE_X22Y150        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.093    59.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         59.346    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                 47.762    

Slack (MET) :             47.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.341ns (16.224%)  route 1.761ns (83.776%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 54.248 - 50.000 ) 
    Source Clock Delay      (SCD):    9.482ns
    Clock Pessimism Removal (CPR):    5.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 1.122ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.033ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.270     9.482    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y170        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     9.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.359     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X42Y170        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.137    10.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392    10.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.010    11.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    52.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.136    54.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              5.226    59.474    
                         clock uncertainty           -0.035    59.439    
    SLICE_X22Y150        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.093    59.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         59.346    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                 47.762    

Slack (MET) :             47.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.341ns (16.224%)  route 1.761ns (83.776%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 54.248 - 50.000 ) 
    Source Clock Delay      (SCD):    9.482ns
    Clock Pessimism Removal (CPR):    5.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 1.122ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.033ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.270     9.482    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y170        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     9.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.359     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X42Y170        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.137    10.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392    10.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.010    11.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    52.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.136    54.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              5.226    59.474    
                         clock uncertainty           -0.035    59.439    
    SLICE_X22Y150        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.093    59.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         59.346    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                 47.762    

Slack (MET) :             47.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.341ns (16.224%)  route 1.761ns (83.776%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 54.248 - 50.000 ) 
    Source Clock Delay      (SCD):    9.482ns
    Clock Pessimism Removal (CPR):    5.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 1.122ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.033ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.270     9.482    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y170        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     9.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.359     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X42Y170        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.137    10.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392    10.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.010    11.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    52.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.136    54.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              5.226    59.474    
                         clock uncertainty           -0.035    59.439    
    SLICE_X22Y150        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.093    59.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         59.346    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                 47.762    

Slack (MET) :             47.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.341ns (16.224%)  route 1.761ns (83.776%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 54.248 - 50.000 ) 
    Source Clock Delay      (SCD):    9.482ns
    Clock Pessimism Removal (CPR):    5.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 1.122ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.033ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.270     9.482    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y170        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     9.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.359     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X42Y170        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.137    10.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392    10.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.010    11.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    52.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.136    54.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              5.226    59.474    
                         clock uncertainty           -0.035    59.439    
    SLICE_X22Y150        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093    59.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         59.346    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                 47.762    

Slack (MET) :             47.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.341ns (16.224%)  route 1.761ns (83.776%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 54.248 - 50.000 ) 
    Source Clock Delay      (SCD):    9.482ns
    Clock Pessimism Removal (CPR):    5.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 1.122ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.033ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.270     9.482    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y170        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     9.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.359     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X42Y170        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.137    10.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392    10.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088    10.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.010    11.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608    52.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.136    54.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              5.226    59.474    
                         clock uncertainty           -0.035    59.439    
    SLICE_X22Y150        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.093    59.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         59.346    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                 47.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.085ns (42.603%)  route 0.115ns (57.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.058ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    5.129ns
  Clock Net Delay (Source):      1.313ns (routing 0.620ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.678ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.313     2.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.115     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X15Y139        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.448     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X15Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -5.129     2.929    
    SLICE_X15Y139        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     2.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.085ns (42.603%)  route 0.115ns (57.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.058ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    5.129ns
  Clock Net Delay (Source):      1.313ns (routing 0.620ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.678ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.313     2.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.115     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X15Y139        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.448     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X15Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -5.129     2.929    
    SLICE_X15Y139        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     2.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.085ns (42.603%)  route 0.115ns (57.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.058ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    5.129ns
  Clock Net Delay (Source):      1.313ns (routing 0.620ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.678ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.313     2.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.115     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X15Y139        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.448     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X15Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -5.129     2.929    
    SLICE_X15Y139        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.018     2.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.085ns (42.603%)  route 0.115ns (57.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.058ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    5.129ns
  Clock Net Delay (Source):      1.313ns (routing 0.620ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.678ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.313     2.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.115     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X15Y139        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.448     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X15Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -5.129     2.929    
    SLICE_X15Y139        FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.018     2.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.085ns (42.603%)  route 0.115ns (57.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.058ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    5.129ns
  Clock Net Delay (Source):      1.313ns (routing 0.620ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.678ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.313     2.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.115     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X15Y139        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.448     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X15Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -5.129     2.929    
    SLICE_X15Y139        FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.018     2.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.085ns (42.603%)  route 0.115ns (57.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.058ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    5.129ns
  Clock Net Delay (Source):      1.313ns (routing 0.620ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.678ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.313     2.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.115     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X15Y139        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.448     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X15Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -5.129     2.929    
    SLICE_X15Y139        FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.018     2.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.085ns (42.603%)  route 0.115ns (57.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.054ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    5.129ns
  Clock Net Delay (Source):      1.313ns (routing 0.620ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.678ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.313     2.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.115     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X15Y139        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.444     8.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X15Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -5.129     2.925    
    SLICE_X15Y139        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.018     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.085ns (42.603%)  route 0.115ns (57.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.054ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    5.129ns
  Clock Net Delay (Source):      1.313ns (routing 0.620ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.678ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.313     2.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.115     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X15Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.444     8.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X15Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -5.129     2.925    
    SLICE_X15Y139        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.085ns (42.603%)  route 0.115ns (57.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.054ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    5.129ns
  Clock Net Delay (Source):      1.313ns (routing 0.620ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.678ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.313     2.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.115     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X15Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.444     8.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X15Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -5.129     2.925    
    SLICE_X15Y139        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.018     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.085ns (42.603%)  route 0.115ns (57.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.054ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    5.129ns
  Clock Net Delay (Source):      1.313ns (routing 0.620ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.678ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.313     2.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.115     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X15Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.444     8.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X15Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -5.129     2.925    
    SLICE_X15Y139        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.018     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.161    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  S_AXI_ACLK
  To Clock:  S_AXI_ACLK

Max Delay           369 Endpoints
Min Delay           369 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.562ns  (logic 1.071ns (41.798%)  route 1.491ns (58.202%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.246ns, distribution 1.521ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.231ns, distribution 1.468ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.767     2.781    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X25Y110        SRLC32E                                      r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y110        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.325 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.118     3.443    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X24Y110        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.154     3.597 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=21, routed)          0.860     4.457    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
    SLICE_X16Y112        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.185     4.642 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.433     5.075    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X21Y114        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     5.263 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[7]_i_1/O
                         net (fo=1, routed)           0.081     5.344    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[7]
    SLICE_X21Y114        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.699     2.359    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X21Y114        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[7]/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.561ns  (logic 1.069ns (41.748%)  route 1.492ns (58.252%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.246ns, distribution 1.521ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.231ns, distribution 1.468ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.767     2.781    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X25Y110        SRLC32E                                      r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y110        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.325 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.118     3.443    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X24Y110        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.154     3.597 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=21, routed)          0.860     4.457    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
    SLICE_X16Y112        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.185     4.642 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.419     5.061    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X21Y114        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     5.247 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[15]_i_1/O
                         net (fo=1, routed)           0.095     5.342    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[15]
    SLICE_X21Y114        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.699     2.359    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X21Y114        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.554ns  (logic 1.072ns (41.968%)  route 1.482ns (58.032%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.246ns, distribution 1.521ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.231ns, distribution 1.468ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.767     2.781    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X25Y110        SRLC32E                                      r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y110        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.325 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.118     3.443    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X24Y110        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.154     3.597 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=21, routed)          0.860     4.457    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
    SLICE_X16Y112        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.185     4.642 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.432     5.074    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X21Y114        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.189     5.263 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[8]_i_1/O
                         net (fo=1, routed)           0.073     5.336    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[8]
    SLICE_X21Y114        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.699     2.359    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X21Y114        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[8]/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.553ns  (logic 1.068ns (41.839%)  route 1.485ns (58.161%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.246ns, distribution 1.521ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.231ns, distribution 1.468ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.767     2.781    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X25Y110        SRLC32E                                      r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y110        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.325 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.118     3.443    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X24Y110        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.154     3.597 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=21, routed)          0.860     4.457    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
    SLICE_X16Y112        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.185     4.642 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.411     5.053    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X21Y114        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     5.238 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[14]_i_1/O
                         net (fo=1, routed)           0.096     5.334    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[14]
    SLICE_X21Y114        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.699     2.359    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X21Y114        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.544ns  (logic 1.109ns (43.597%)  route 1.435ns (56.403%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.246ns, distribution 1.521ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.231ns, distribution 1.467ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.767     2.781    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X25Y110        SRLC32E                                      r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y110        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.325 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.118     3.443    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X24Y110        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.154     3.597 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=21, routed)          0.860     4.457    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
    SLICE_X16Y112        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.185     4.642 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.384     5.026    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X21Y113        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     5.252 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[0]_i_1/O
                         net (fo=1, routed)           0.073     5.325    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[0]
    SLICE_X21Y113        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.698     2.358    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X21Y113        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[0]/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.523ns  (logic 1.037ns (41.097%)  route 1.486ns (58.903%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.246ns, distribution 1.521ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.231ns, distribution 1.468ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.767     2.781    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X25Y110        SRLC32E                                      r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y110        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.325 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.118     3.443    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X24Y110        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.154     3.597 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=21, routed)          0.860     4.457    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
    SLICE_X16Y112        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.185     4.642 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.429     5.071    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X21Y114        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     5.225 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[9]_i_1/O
                         net (fo=1, routed)           0.080     5.305    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[9]
    SLICE_X21Y114        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.699     2.359    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X21Y114        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[9]/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.518ns  (logic 1.076ns (42.733%)  route 1.442ns (57.267%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.246ns, distribution 1.521ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.231ns, distribution 1.476ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.767     2.781    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X25Y110        SRLC32E                                      r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y110        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.325 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.118     3.443    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X24Y110        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.154     3.597 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=21, routed)          0.877     4.474    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
    SLICE_X16Y112        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.190     4.664 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.380     5.044    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X19Y115        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     5.232 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[0]_i_1/O
                         net (fo=1, routed)           0.067     5.299    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[0]
    SLICE_X19Y115        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.707     2.367    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X19Y115        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.511ns  (logic 1.109ns (44.165%)  route 1.402ns (55.835%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.246ns, distribution 1.521ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.231ns, distribution 1.463ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.767     2.781    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X25Y110        SRLC32E                                      r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y110        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.325 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.118     3.443    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X24Y110        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.154     3.597 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=21, routed)          0.877     4.474    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
    SLICE_X16Y112        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.190     4.664 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.338     5.002    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X19Y112        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.221     5.223 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[6]_i_1/O
                         net (fo=1, routed)           0.069     5.292    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[6]
    SLICE_X19Y112        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.694     2.353    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X19Y112        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[6]/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.497ns  (logic 1.020ns (40.847%)  route 1.477ns (59.153%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.246ns, distribution 1.521ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.231ns, distribution 1.467ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.767     2.781    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X25Y110        SRLC32E                                      r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y110        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.325 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.118     3.443    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X24Y110        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.154     3.597 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=21, routed)          0.860     4.457    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
    SLICE_X16Y112        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.185     4.642 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.418     5.060    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X21Y113        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     5.197 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[5]_i_1/O
                         net (fo=1, routed)           0.081     5.278    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[5]
    SLICE_X21Y113        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.698     2.358    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X21Y113        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[5]/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.480ns  (logic 1.035ns (41.740%)  route 1.445ns (58.260%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.246ns, distribution 1.521ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.231ns, distribution 1.463ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.767     2.781    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X25Y110        SRLC32E                                      r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y110        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.325 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.118     3.443    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X24Y110        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.154     3.597 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=21, routed)          0.860     4.457    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
    SLICE_X16Y112        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.185     4.642 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.394     5.036    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X20Y115        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.152     5.188 r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[13]_i_1/O
                         net (fo=1, routed)           0.073     5.261    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[13]
    SLICE_X20Y115        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.694     2.353    ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X20Y115        FDRE                                         r  ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.083ns (68.033%)  route 0.039ns (31.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.922ns (routing 0.126ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.133ns, distribution 0.872ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.922     1.316    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X24Y105        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y105        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.399 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]/Q
                         net (fo=1, routed)           0.039     1.438    ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[11]
    SLICE_X24Y105        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.005     1.723    ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X24Y105        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.082ns (65.600%)  route 0.043ns (34.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.922ns (routing 0.126ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.133ns, distribution 0.871ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.922     1.316    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X24Y104        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y104        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     1.398 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/Q
                         net (fo=1, routed)           0.043     1.441    ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[8]
    SLICE_X24Y104        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.004     1.722    ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X24Y104        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.082ns (65.079%)  route 0.044ns (34.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.923ns (routing 0.126ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.133ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.923     1.317    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X24Y104        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y104        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     1.399 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[12]/Q
                         net (fo=1, routed)           0.044     1.443    ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[12]
    SLICE_X24Y104        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.006     1.724    ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X24Y104        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.084ns (58.277%)  route 0.060ns (41.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.919ns (routing 0.126ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.133ns, distribution 0.865ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.919     1.313    ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X23Y105        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y105        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.397 r  ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.060     1.457    ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg
    SLICE_X23Y105        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.998     1.716    ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X23Y105        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.085ns (56.949%)  route 0.064ns (43.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.126ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.133ns, distribution 0.888ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.932     1.326    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X27Y109        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     1.411 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/Q
                         net (fo=2, routed)           0.064     1.475    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[8]
    SLICE_X27Y111        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.021     1.739    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X27Y111        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.084ns (58.741%)  route 0.059ns (41.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.126ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.133ns, distribution 0.888ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.939     1.333    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X27Y111        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.417 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/Q
                         net (fo=2, routed)           0.059     1.476    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[9]
    SLICE_X27Y111        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.021     1.739    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X27Y111        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.083ns (53.205%)  route 0.073ns (46.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.126ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.133ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.928     1.322    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X25Y104        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y104        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     1.405 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/Q
                         net (fo=1, routed)           0.073     1.478    ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[5]
    SLICE_X24Y104        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.006     1.724    ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X24Y104        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.084ns (55.764%)  route 0.067ns (44.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.936ns (routing 0.126ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.133ns, distribution 0.881ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.936     1.330    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X25Y109        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.414 r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]/Q
                         net (fo=2, routed)           0.067     1.481    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[13]
    SLICE_X25Y110        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.014     1.733    ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X25Y110        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[13]/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.919ns (routing 0.126ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.133ns, distribution 0.865ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.919     1.313    ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X23Y105        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y105        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.398 r  ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.084     1.482    ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X23Y105        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.998     1.716    ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X23Y105        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.084ns (49.959%)  route 0.084ns (50.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.126ns, distribution 0.794ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.133ns, distribution 0.865ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.920     1.314    ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X23Y107        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.398 r  ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.084     1.482    ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg
    SLICE_X23Y107        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.998     1.716    ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X23Y107        FDRE                                         r  ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  S_AXI_ACLK

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.463ns  (logic 0.112ns (7.655%)  route 1.351ns (92.344%))
  Logic Levels:           0  
  Clock Path Skew:        -7.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    9.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 1.122ns, distribution 1.273ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.231ns, distribution 1.459ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.395     9.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X20Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y141        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     9.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           1.351    11.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X20Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.690     2.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X20Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.459ns  (logic 0.114ns (7.812%)  route 1.345ns (92.188%))
  Logic Levels:           0  
  Clock Path Skew:        -7.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    9.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 1.122ns, distribution 1.273ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.231ns, distribution 1.468ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.395     9.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X20Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y141        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     9.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           1.345    11.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[14]
    SLICE_X18Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.699     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X18Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.424ns  (logic 0.118ns (8.284%)  route 1.306ns (91.716%))
  Logic Levels:           0  
  Clock Path Skew:        -7.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    9.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 1.122ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.231ns, distribution 1.472ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.393     9.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X20Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y142        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     9.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           1.306    11.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[2]
    SLICE_X19Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.703     2.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X19Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.391ns  (logic 0.113ns (8.122%)  route 1.278ns (91.878%))
  Logic Levels:           0  
  Clock Path Skew:        -7.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    9.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 1.122ns, distribution 1.273ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.231ns, distribution 1.459ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.395     9.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X20Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y141        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     9.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/Q
                         net (fo=2, routed)           1.278    10.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[20]
    SLICE_X20Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.690     2.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X20Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.324ns  (logic 0.113ns (8.536%)  route 1.211ns (91.464%))
  Logic Levels:           0  
  Clock Path Skew:        -7.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    9.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.375ns (routing 1.122ns, distribution 1.253ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.231ns, distribution 1.461ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.375     9.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X22Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y139        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     9.700 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           1.211    10.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X21Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.692     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X21Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.249ns  (logic 0.116ns (9.284%)  route 1.133ns (90.716%))
  Logic Levels:           0  
  Clock Path Skew:        -7.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    9.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 1.122ns, distribution 1.273ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.231ns, distribution 1.458ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.395     9.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X20Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y141        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     9.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           1.133    10.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X21Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.689     2.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X21Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.169ns  (logic 0.116ns (9.921%)  route 1.053ns (90.079%))
  Logic Levels:           0  
  Clock Path Skew:        -7.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    9.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 1.122ns, distribution 1.262ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.231ns, distribution 1.304ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.384     9.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X21Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y143        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     9.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.053    10.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X23Y140        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.535     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y140        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.169ns  (logic 0.116ns (9.921%)  route 1.053ns (90.079%))
  Logic Levels:           0  
  Clock Path Skew:        -7.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    9.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 1.122ns, distribution 1.262ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.231ns, distribution 1.304ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.384     9.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X21Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y143        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     9.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.053    10.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X23Y140        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.535     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y140        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.053ns  (logic 0.116ns (11.018%)  route 0.937ns (88.982%))
  Logic Levels:           0  
  Clock Path Skew:        -7.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    9.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.394ns (routing 1.122ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.231ns, distribution 1.458ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.394     9.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X20Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y141        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     9.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.937    10.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X21Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.689     2.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X21Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.021ns  (logic 0.418ns (40.940%)  route 0.603ns (59.060%))
  Logic Levels:           0  
  Clock Path Skew:        -7.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    9.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.122ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.231ns, distribution 1.322ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.368     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.266     9.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X25Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y137        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.418     9.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/O
                         net (fo=1, routed)           0.603    10.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X24Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.553     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X24Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.086ns (50.888%)  route 0.083ns (49.112%))
  Logic Levels:           0  
  Clock Path Skew:        -1.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.209ns (routing 0.620ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.133ns, distribution 0.895ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.209     2.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X26Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y138        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     2.850 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.083     2.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X25Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.028     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X25Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.082ns (46.328%)  route 0.095ns (53.672%))
  Logic Levels:           0  
  Clock Path Skew:        -1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.216ns (routing 0.620ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.133ns, distribution 0.888ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.216     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X25Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y140        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     2.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.095     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X25Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.021     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X25Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.083ns (43.005%)  route 0.110ns (56.995%))
  Logic Levels:           0  
  Clock Path Skew:        -1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.216ns (routing 0.620ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.133ns, distribution 0.888ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.216     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X25Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y140        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.110     2.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X25Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.021     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X25Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.123ns (66.129%)  route 0.063ns (33.871%))
  Logic Levels:           0  
  Clock Path Skew:        -1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.231ns (routing 0.620ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.133ns, distribution 0.896ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.231     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X25Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y136        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.123     2.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/O
                         net (fo=1, routed)           0.063     2.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X25Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.029     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.084ns (36.681%)  route 0.145ns (63.319%))
  Logic Levels:           0  
  Clock Path Skew:        -1.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.209ns (routing 0.620ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.133ns, distribution 0.893ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.209     2.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X26Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y138        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.145     2.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X25Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.026     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X25Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.123ns (58.294%)  route 0.088ns (41.706%))
  Logic Levels:           0  
  Clock Path Skew:        -1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.231ns (routing 0.620ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.133ns, distribution 0.896ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.231     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X25Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y136        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.123     2.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.088     2.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X25Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.029     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.399%)  route 0.095ns (44.601%))
  Logic Levels:           0  
  Clock Path Skew:        -1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.231ns (routing 0.620ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.133ns, distribution 0.894ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.231     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X25Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y136        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.118     2.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.095     2.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X24Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.027     1.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X24Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.121ns (56.542%)  route 0.093ns (43.458%))
  Logic Levels:           0  
  Clock Path Skew:        -1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.231ns (routing 0.620ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.133ns, distribution 0.894ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.231     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X25Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y136        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.121     2.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.093     3.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X25Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.027     1.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.125ns (58.140%)  route 0.090ns (41.860%))
  Logic Levels:           0  
  Clock Path Skew:        -1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.231ns (routing 0.620ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.133ns, distribution 0.894ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.231     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X25Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y136        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.125     2.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.090     3.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X25Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.027     1.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.121ns (56.279%)  route 0.094ns (43.721%))
  Logic Levels:           0  
  Clock Path Skew:        -1.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.231ns (routing 0.620ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.133ns, distribution 0.888ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.067     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.231     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X25Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y136        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.121     2.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/O
                         net (fo=1, routed)           0.094     3.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X25Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.021     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  S_AXI_ACLK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.417ns (47.279%)  route 0.465ns (52.721%))
  Logic Levels:           0  
  Clock Path Skew:        1.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.929ns (routing 0.246ns, distribution 1.683ns)
  Clock Net Delay (Destination): 2.182ns (routing 1.033ns, distribution 1.149ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.929     2.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X17Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y137        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.417     3.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.465     3.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X15Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.182     4.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X15Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.863ns  (logic 0.426ns (49.363%)  route 0.437ns (50.637%))
  Logic Levels:           0  
  Clock Path Skew:        1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.929ns (routing 0.246ns, distribution 1.683ns)
  Clock Net Delay (Destination): 2.173ns (routing 1.033ns, distribution 1.140ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.929     2.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X17Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y137        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.426     3.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/O
                         net (fo=1, routed)           0.437     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X17Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.173     4.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X17Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.860ns  (logic 0.429ns (49.884%)  route 0.431ns (50.116%))
  Logic Levels:           0  
  Clock Path Skew:        1.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.929ns (routing 0.246ns, distribution 1.683ns)
  Clock Net Delay (Destination): 2.177ns (routing 1.033ns, distribution 1.144ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.929     2.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X17Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y137        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.429     3.372 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/O
                         net (fo=1, routed)           0.431     3.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X17Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.177     4.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X17Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.901ns  (logic 0.114ns (12.651%)  route 0.787ns (87.349%))
  Logic Levels:           0  
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.246ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.033ns, distribution 1.116ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.879     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.787     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X22Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.149     4.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X22Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.901ns  (logic 0.114ns (12.651%)  route 0.787ns (87.349%))
  Logic Levels:           0  
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.246ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.033ns, distribution 1.116ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.879     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.787     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X22Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.149     4.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X22Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.901ns  (logic 0.114ns (12.651%)  route 0.787ns (87.349%))
  Logic Levels:           0  
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.246ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.033ns, distribution 1.116ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.879     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.787     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X22Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.149     4.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X22Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.901ns  (logic 0.114ns (12.651%)  route 0.787ns (87.349%))
  Logic Levels:           0  
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.246ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.033ns, distribution 1.116ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.879     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.787     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X22Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.149     4.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X22Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.901ns  (logic 0.114ns (12.651%)  route 0.787ns (87.349%))
  Logic Levels:           0  
  Clock Path Skew:        1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.246ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.033ns, distribution 1.119ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.879     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.787     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X22Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.152     4.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X22Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.901ns  (logic 0.114ns (12.651%)  route 0.787ns (87.349%))
  Logic Levels:           0  
  Clock Path Skew:        1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.246ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.033ns, distribution 1.119ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.879     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.787     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X22Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.152     4.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X22Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.901ns  (logic 0.114ns (12.651%)  route 0.787ns (87.349%))
  Logic Levels:           0  
  Clock Path Skew:        1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.246ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.033ns, distribution 1.119ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.879     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.787     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X22Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.152     4.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X22Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.082ns (47.953%)  route 0.089ns (52.047%))
  Logic Levels:           0  
  Clock Path Skew:        6.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.944ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.126ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.678ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.932     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X25Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y140        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     1.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.089     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X25Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.334     7.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X25Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.082ns (45.556%)  route 0.098ns (54.444%))
  Logic Levels:           0  
  Clock Path Skew:        6.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.927ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.938ns (routing 0.126ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.678ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.938     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X25Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.098     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X27Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.317     7.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X27Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.082ns (41.414%)  route 0.116ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        6.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.944ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.126ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.678ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.932     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X25Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y140        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.116     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X25Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.334     7.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X25Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.086ns (39.269%)  route 0.133ns (60.731%))
  Logic Levels:           0  
  Clock Path Skew:        6.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.931ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.938ns (routing 0.126ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.678ns, distribution 0.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.938     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X25Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.133     1.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X27Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.321     7.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X27Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.084ns (56.000%)  route 0.066ns (44.000%))
  Logic Levels:           0  
  Clock Path Skew:        6.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.058ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.022ns (routing 0.126ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.678ns, distribution 0.770ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.022     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X14Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     1.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.066     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X13Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.448     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X13Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        6.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.016ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.004ns (routing 0.126ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.678ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.004     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X22Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y145        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.084     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X22Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.406     8.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X22Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        6.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.023ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.006ns (routing 0.126ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.678ns, distribution 0.735ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.006     1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X22Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y143        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.084     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X22Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.413     8.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X22Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.084ns (48.000%)  route 0.091ns (52.000%))
  Logic Levels:           0  
  Clock Path Skew:        6.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.030ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.001ns (routing 0.126ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.678ns, distribution 0.742ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.001     1.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X21Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y146        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.091     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X21Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.420     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X21Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.084ns (48.276%)  route 0.090ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        6.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.026ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.002ns (routing 0.126ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.678ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.002     1.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X21Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y144        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.090     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X21Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.416     8.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X21Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.084ns (48.000%)  route 0.091ns (52.000%))
  Logic Levels:           0  
  Clock Path Skew:        6.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.030ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.006ns (routing 0.126ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.678ns, distribution 0.742ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.006     1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X20Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.091     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X20Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.420     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X20Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S_AXI_AWID[0]
                            (input port)
  Destination:            S_AXI_BID[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.786ns  (logic 1.912ns (39.951%)  route 2.874ns (60.049%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E10                                               0.000     0.000 r  S_AXI_AWID[0] (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_AWID_IBUF[0]_inst/I
    E10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.033     1.033 r  S_AXI_AWID_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.033    S_AXI_AWID_IBUF[0]_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.033 r  S_AXI_AWID_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.874     3.907    S_AXI_BID_OBUF[0]
    AD9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.879     4.786 r  S_AXI_BID_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.786    S_AXI_BID[0]
    AD9                                                               r  S_AXI_BID[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_AXI_ARID[0]
                            (input port)
  Destination:            S_AXI_RID[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.840ns  (logic 1.378ns (35.881%)  route 2.462ns (64.119%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC9                                               0.000     0.000 r  S_AXI_ARID[0] (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ARID_IBUF[0]_inst/I
    AC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.502     0.502 r  S_AXI_ARID_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.502    S_AXI_ARID_IBUF[0]_inst/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  S_AXI_ARID_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.462     2.964    S_AXI_RID_OBUF[0]
    Y8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.876     3.840 r  S_AXI_RID_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.840    S_AXI_RID[0]
    Y8                                                                r  S_AXI_RID[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S_AXI_ARID[0]
                            (input port)
  Destination:            S_AXI_RID[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.492ns  (logic 0.505ns (33.851%)  route 0.987ns (66.149%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC9                                               0.000     0.000 r  S_AXI_ARID[0] (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ARID_IBUF[0]_inst/I
    AC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.137     0.137 r  S_AXI_ARID_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.137    S_AXI_ARID_IBUF[0]_inst/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.137 r  S_AXI_ARID_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.987     1.124    S_AXI_RID_OBUF[0]
    Y8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.368     1.492 r  S_AXI_RID_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.492    S_AXI_RID[0]
    Y8                                                                r  S_AXI_RID[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_AXI_AWID[0]
                            (input port)
  Destination:            S_AXI_BID[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 0.828ns (40.413%)  route 1.221ns (59.587%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E10                                               0.000     0.000 r  S_AXI_AWID[0] (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_AWID_IBUF[0]_inst/I
    E10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.457     0.457 r  S_AXI_AWID_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457    S_AXI_AWID_IBUF[0]_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.457 r  S_AXI_AWID_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.221     1.678    S_AXI_BID_OBUF[0]
    AD9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.371     2.049 r  S_AXI_BID_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.049    S_AXI_BID[0]
    AD9                                                               r  S_AXI_BID[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  S_AXI_ACLK
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 td/dtp/neuron_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_RDATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.008ns  (logic 2.805ns (56.015%)  route 2.203ns (43.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 0.246ns, distribution 1.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.890     2.905    td/dtp/clk
    SLICE_X19Y86         FDCE                                         r  td/dtp/neuron_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y86         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.021 r  td/dtp/neuron_out_reg[5]/Q
                         net (fo=3, routed)           2.203     5.223    AXI_dout_w[5]
    AD14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.689     7.912 r  S_AXI_RDATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.912    S_AXI_RDATA[5]
    AD14                                                              r  S_AXI_RDATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 td/dtp/neuron_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_RDATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.620ns  (logic 2.776ns (60.087%)  route 1.844ns (39.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.894ns (routing 0.246ns, distribution 1.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.894     2.909    td/dtp/clk
    SLICE_X18Y88         FDCE                                         r  td/dtp/neuron_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y88         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     3.021 r  td/dtp/neuron_out_reg[14]/Q
                         net (fo=3, routed)           1.844     4.865    AXI_dout_w[14]
    AA11                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.664     7.529 r  S_AXI_RDATA_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.529    S_AXI_RDATA[14]
    AA11                                                              r  S_AXI_RDATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_WREADY
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.546ns  (logic 2.796ns (61.504%)  route 1.750ns (38.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 0.246ns, distribution 1.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.927     2.941    S_AXI_ACLK_IBUF_BUFG
    SLICE_X10Y118        FDRE                                         r  axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.056 r  axi_wready_reg/Q
                         net (fo=8, routed)           1.750     4.806    S_AXI_WREADY_OBUF
    AE14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.681     7.487 r  S_AXI_WREADY_OBUF_inst/O
                         net (fo=0)                   0.000     7.487    S_AXI_WREADY
    AE14                                                              r  S_AXI_WREADY (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 td/dtp/neuron_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_RDATA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.439ns  (logic 2.788ns (62.806%)  route 1.651ns (37.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.246ns, distribution 1.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.905     2.919    td/dtp/clk
    SLICE_X19Y87         FDCE                                         r  td/dtp/neuron_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y87         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.035 r  td/dtp/neuron_out_reg[12]/Q
                         net (fo=3, routed)           1.651     4.686    AXI_dout_w[12]
    W10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.672     7.357 r  S_AXI_RDATA_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.357    S_AXI_RDATA[12]
    W10                                                               r  S_AXI_RDATA[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 td/dtp/neuron_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_RDATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.354ns  (logic 2.796ns (64.218%)  route 1.558ns (35.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.894ns (routing 0.246ns, distribution 1.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.894     2.909    td/dtp/clk
    SLICE_X18Y88         FDCE                                         r  td/dtp/neuron_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y88         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     3.025 r  td/dtp/neuron_out_reg[8]/Q
                         net (fo=3, routed)           1.558     4.583    AXI_dout_w[8]
    AB10                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.680     7.263 r  S_AXI_RDATA_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.263    S_AXI_RDATA[8]
    AB10                                                              r  S_AXI_RDATA[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 td/dtp/neuron_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_RDATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.343ns  (logic 2.794ns (64.331%)  route 1.549ns (35.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.894ns (routing 0.246ns, distribution 1.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.894     2.909    td/dtp/clk
    SLICE_X18Y88         FDCE                                         r  td/dtp/neuron_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y88         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.027 r  td/dtp/neuron_out_reg[10]/Q
                         net (fo=3, routed)           1.549     4.576    AXI_dout_w[10]
    Y9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.676     7.251 r  S_AXI_RDATA_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.251    S_AXI_RDATA[10]
    Y9                                                                r  S_AXI_RDATA[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 td/dtp/neuron_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_RDATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.301ns  (logic 2.781ns (64.655%)  route 1.520ns (35.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.246ns, distribution 1.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.905     2.919    td/dtp/clk
    SLICE_X19Y87         FDCE                                         r  td/dtp/neuron_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y87         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     3.032 r  td/dtp/neuron_out_reg[15]/Q
                         net (fo=3, routed)           1.520     4.552    AXI_dout_w[15]
    AA10                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.668     7.220 r  S_AXI_RDATA_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.220    S_AXI_RDATA[15]
    AA10                                                              r  S_AXI_RDATA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_AWREADY
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.258ns  (logic 2.811ns (66.031%)  route 1.446ns (33.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.246ns, distribution 1.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.904     2.918    S_AXI_ACLK_IBUF_BUFG
    SLICE_X22Y115        FDRE                                         r  axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.031 r  axi_awready_reg/Q
                         net (fo=7, routed)           1.446     4.477    S_AXI_AWREADY_OBUF
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.698     7.175 r  S_AXI_AWREADY_OBUF_inst/O
                         net (fo=0)                   0.000     7.175    S_AXI_AWREADY
    AH13                                                              r  S_AXI_AWREADY (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_AXI_ARREADY_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_ARREADY
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.456ns  (logic 2.811ns (63.083%)  route 1.645ns (36.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.696ns (routing 0.246ns, distribution 1.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.696     2.710    S_AXI_ACLK_IBUF_BUFG
    SLICE_X23Y89         FDRE                                         r  S_AXI_ARREADY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y89         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.824 r  S_AXI_ARREADY_reg/Q
                         net (fo=1, routed)           1.645     4.469    S_AXI_ARREADY_OBUF
    AG13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.697     7.166 r  S_AXI_ARREADY_OBUF_inst/O
                         net (fo=0)                   0.000     7.166    S_AXI_ARREADY
    AG13                                                              r  S_AXI_ARREADY (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 td/dtp/neuron_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_RDATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.256ns  (logic 2.783ns (65.394%)  route 1.473ns (34.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.246ns, distribution 1.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.970    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.014 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.893     2.908    td/dtp/clk
    SLICE_X18Y88         FDCE                                         r  td/dtp/neuron_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y88         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.021 r  td/dtp/neuron_out_reg[13]/Q
                         net (fo=3, routed)           1.473     4.494    AXI_dout_w[13]
    Y10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.670     7.164 r  S_AXI_RDATA_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.164    S_AXI_RDATA[13]
    Y10                                                               r  S_AXI_RDATA[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 td/dtp/neuron_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_RDATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.379ns (78.221%)  route 0.384ns (21.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.126ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.998     1.392    td/dtp/clk
    SLICE_X18Y85         FDCE                                         r  td/dtp/neuron_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y85         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.476 r  td/dtp/neuron_out_reg[3]/Q
                         net (fo=3, routed)           0.384     1.860    AXI_dout_w[3]
    AC13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.295     3.156 r  S_AXI_RDATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.156    S_AXI_RDATA[3]
    AC13                                                              r  S_AXI_RDATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 td/dtp/neuron_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_RDATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.374ns (76.965%)  route 0.411ns (23.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.006ns (routing 0.126ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.006     1.400    td/dtp/clk
    SLICE_X18Y88         FDCE                                         r  td/dtp/neuron_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y88         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     1.485 r  td/dtp/neuron_out_reg[1]/Q
                         net (fo=3, routed)           0.411     1.897    AXI_dout_w[1]
    AB13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.289     3.186 r  S_AXI_RDATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.186    S_AXI_RDATA[1]
    AB13                                                              r  S_AXI_RDATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_AXI_RLAST_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_RLAST
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.402ns (75.534%)  route 0.454ns (24.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.126ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.990     1.384    S_AXI_ACLK_IBUF_BUFG
    SLICE_X21Y85         FDRE                                         r  S_AXI_RLAST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y85         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.466 r  S_AXI_RLAST_reg/Q
                         net (fo=1, routed)           0.454     1.920    S_AXI_RLAST_OBUF
    AH14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.320     3.240 r  S_AXI_RLAST_OBUF_inst/O
                         net (fo=0)                   0.000     3.240    S_AXI_RLAST
    AH14                                                              r  S_AXI_RLAST (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 td/dtp/neuron_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_RDATA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.383ns (74.931%)  route 0.463ns (25.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.006ns (routing 0.126ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.006     1.400    td/dtp/clk
    SLICE_X18Y88         FDCE                                         r  td/dtp/neuron_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y88         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     1.483 r  td/dtp/neuron_out_reg[9]/Q
                         net (fo=3, routed)           0.463     1.946    AXI_dout_w[9]
    AB9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.300     3.246 r  S_AXI_RDATA_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.246    S_AXI_RDATA[9]
    AB9                                                               r  S_AXI_RDATA[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 td/dtp/neuron_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_RDATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.371ns (74.242%)  route 0.476ns (25.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.006ns (routing 0.126ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.006     1.400    td/dtp/clk
    SLICE_X18Y88         FDCE                                         r  td/dtp/neuron_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y88         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.482 r  td/dtp/neuron_out_reg[0]/Q
                         net (fo=3, routed)           0.476     1.958    AXI_dout_w[0]
    AA13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.289     3.247 r  S_AXI_RDATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.247    S_AXI_RDATA[0]
    AA13                                                              r  S_AXI_RDATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 td/dtp/neuron_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_RDATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.389ns (74.970%)  route 0.464ns (25.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.126ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.005     1.399    td/dtp/clk
    SLICE_X19Y86         FDCE                                         r  td/dtp/neuron_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y86         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.483 r  td/dtp/neuron_out_reg[4]/Q
                         net (fo=3, routed)           0.464     1.947    AXI_dout_w[4]
    AD15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.305     3.252 r  S_AXI_RDATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.252    S_AXI_RDATA[4]
    AD15                                                              r  S_AXI_RDATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_AXI_RVALID_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_RVALID
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.380ns (73.797%)  route 0.490ns (26.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.126ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        0.990     1.384    S_AXI_ACLK_IBUF_BUFG
    SLICE_X21Y85         FDRE                                         r  S_AXI_RVALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y85         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.468 r  S_AXI_RVALID_reg/Q
                         net (fo=1, routed)           0.490     1.958    S_AXI_RVALID_OBUF
    AE15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.296     3.254 r  S_AXI_RVALID_OBUF_inst/O
                         net (fo=0)                   0.000     3.254    S_AXI_RVALID
    AE15                                                              r  S_AXI_RVALID (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 td/dtp/neuron_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_RDATA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.380ns (73.278%)  route 0.503ns (26.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.126ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.005     1.399    td/dtp/clk
    SLICE_X18Y88         FDCE                                         r  td/dtp/neuron_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y88         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     1.481 r  td/dtp/neuron_out_reg[11]/Q
                         net (fo=3, routed)           0.503     1.985    AXI_dout_w[11]
    AA8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.298     3.282 r  S_AXI_RDATA_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.282    S_AXI_RDATA[11]
    AA8                                                               r  S_AXI_RDATA[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 td/dtp/neuron_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_RDATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.387ns (73.419%)  route 0.502ns (26.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.126ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.005     1.399    td/dtp/clk
    SLICE_X19Y86         FDCE                                         r  td/dtp/neuron_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y86         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.482 r  td/dtp/neuron_out_reg[7]/Q
                         net (fo=3, routed)           0.502     1.985    AXI_dout_w[7]
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.304     3.289 r  S_AXI_RDATA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.289    S_AXI_RDATA[7]
    AF13                                                              r  S_AXI_RDATA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AXI_BVALID
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.406ns (75.187%)  route 0.464ns (24.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.027ns (routing 0.126ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.226     0.371    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.394 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.027     1.421    S_AXI_ACLK_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.504 r  axi_bvalid_reg/Q
                         net (fo=2, routed)           0.464     1.968    S_AXI_BVALID_OBUF
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.323     3.292 r  S_AXI_BVALID_OBUF_inst/O
                         net (fo=0)                   0.000     3.292    S_AXI_BVALID
    AG14                                                              r  S_AXI_BVALID (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  S_AXI_ACLK

Max Delay          4384 Endpoints
Min Delay          4384 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S_AXI_ARESETN
                            (input port)
  Destination:            td/dtp/bg/pp_buf_weight/buffer_B_reg[20][1]/CLR
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.785ns  (logic 1.033ns (15.217%)  route 5.753ns (84.783%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.714ns (routing 0.231ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  S_AXI_ARESETN (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ARESETN_IBUF_inst/I
    D10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.033     1.033 r  S_AXI_ARESETN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.033    S_AXI_ARESETN_IBUF_inst/OUT
    D10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.033 r  S_AXI_ARESETN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4123, routed)        5.753     6.785    td/dtp/bg/pp_buf_weight/buffer_ready_reg_1
    SLICE_X11Y41         FDCE                                         f  td/dtp/bg/pp_buf_weight/buffer_B_reg[20][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.714     2.373    td/dtp/bg/pp_buf_weight/clk
    SLICE_X11Y41         FDCE                                         r  td/dtp/bg/pp_buf_weight/buffer_B_reg[20][1]/C

Slack:                    inf
  Source:                 S_AXI_ARESETN
                            (input port)
  Destination:            td/dtp/bg/pp_buf_weight/buffer_B_reg[20][2]/CLR
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.785ns  (logic 1.033ns (15.217%)  route 5.753ns (84.783%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.714ns (routing 0.231ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  S_AXI_ARESETN (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ARESETN_IBUF_inst/I
    D10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.033     1.033 r  S_AXI_ARESETN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.033    S_AXI_ARESETN_IBUF_inst/OUT
    D10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.033 r  S_AXI_ARESETN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4123, routed)        5.753     6.785    td/dtp/bg/pp_buf_weight/buffer_ready_reg_1
    SLICE_X11Y41         FDCE                                         f  td/dtp/bg/pp_buf_weight/buffer_B_reg[20][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.714     2.373    td/dtp/bg/pp_buf_weight/clk
    SLICE_X11Y41         FDCE                                         r  td/dtp/bg/pp_buf_weight/buffer_B_reg[20][2]/C

Slack:                    inf
  Source:                 S_AXI_ARESETN
                            (input port)
  Destination:            td/dtp/bg/pp_buf_weight/buffer_B_reg[20][5]/CLR
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.785ns  (logic 1.033ns (15.217%)  route 5.753ns (84.783%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.714ns (routing 0.231ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  S_AXI_ARESETN (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ARESETN_IBUF_inst/I
    D10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.033     1.033 r  S_AXI_ARESETN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.033    S_AXI_ARESETN_IBUF_inst/OUT
    D10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.033 r  S_AXI_ARESETN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4123, routed)        5.753     6.785    td/dtp/bg/pp_buf_weight/buffer_ready_reg_1
    SLICE_X11Y41         FDCE                                         f  td/dtp/bg/pp_buf_weight/buffer_B_reg[20][5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.714     2.373    td/dtp/bg/pp_buf_weight/clk
    SLICE_X11Y41         FDCE                                         r  td/dtp/bg/pp_buf_weight/buffer_B_reg[20][5]/C

Slack:                    inf
  Source:                 S_AXI_ARESETN
                            (input port)
  Destination:            td/dtp/bg/pp_buf_weight/buffer_B_reg[20][6]/CLR
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.785ns  (logic 1.033ns (15.217%)  route 5.753ns (84.783%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.714ns (routing 0.231ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  S_AXI_ARESETN (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ARESETN_IBUF_inst/I
    D10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.033     1.033 r  S_AXI_ARESETN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.033    S_AXI_ARESETN_IBUF_inst/OUT
    D10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.033 r  S_AXI_ARESETN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4123, routed)        5.753     6.785    td/dtp/bg/pp_buf_weight/buffer_ready_reg_1
    SLICE_X11Y41         FDCE                                         f  td/dtp/bg/pp_buf_weight/buffer_B_reg[20][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.714     2.373    td/dtp/bg/pp_buf_weight/clk
    SLICE_X11Y41         FDCE                                         r  td/dtp/bg/pp_buf_weight/buffer_B_reg[20][6]/C

Slack:                    inf
  Source:                 S_AXI_ARESETN
                            (input port)
  Destination:            td/dtp/bg/pp_buf_weight/buffer_B_reg[36][1]/CLR
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.785ns  (logic 1.033ns (15.217%)  route 5.753ns (84.783%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.711ns (routing 0.231ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  S_AXI_ARESETN (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ARESETN_IBUF_inst/I
    D10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.033     1.033 r  S_AXI_ARESETN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.033    S_AXI_ARESETN_IBUF_inst/OUT
    D10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.033 r  S_AXI_ARESETN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4123, routed)        5.753     6.785    td/dtp/bg/pp_buf_weight/buffer_ready_reg_1
    SLICE_X11Y41         FDCE                                         f  td/dtp/bg/pp_buf_weight/buffer_B_reg[36][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.711     2.370    td/dtp/bg/pp_buf_weight/clk
    SLICE_X11Y41         FDCE                                         r  td/dtp/bg/pp_buf_weight/buffer_B_reg[36][1]/C

Slack:                    inf
  Source:                 S_AXI_ARESETN
                            (input port)
  Destination:            td/dtp/bg/pp_buf_weight/buffer_B_reg[36][5]/CLR
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.785ns  (logic 1.033ns (15.217%)  route 5.753ns (84.783%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.711ns (routing 0.231ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  S_AXI_ARESETN (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ARESETN_IBUF_inst/I
    D10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.033     1.033 r  S_AXI_ARESETN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.033    S_AXI_ARESETN_IBUF_inst/OUT
    D10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.033 r  S_AXI_ARESETN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4123, routed)        5.753     6.785    td/dtp/bg/pp_buf_weight/buffer_ready_reg_1
    SLICE_X11Y41         FDCE                                         f  td/dtp/bg/pp_buf_weight/buffer_B_reg[36][5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.711     2.370    td/dtp/bg/pp_buf_weight/clk
    SLICE_X11Y41         FDCE                                         r  td/dtp/bg/pp_buf_weight/buffer_B_reg[36][5]/C

Slack:                    inf
  Source:                 S_AXI_ARESETN
                            (input port)
  Destination:            td/dtp/bg/pp_buf_weight/buffer_B_reg[36][6]/CLR
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.785ns  (logic 1.033ns (15.217%)  route 5.753ns (84.783%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.711ns (routing 0.231ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  S_AXI_ARESETN (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ARESETN_IBUF_inst/I
    D10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.033     1.033 r  S_AXI_ARESETN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.033    S_AXI_ARESETN_IBUF_inst/OUT
    D10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.033 r  S_AXI_ARESETN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4123, routed)        5.753     6.785    td/dtp/bg/pp_buf_weight/buffer_ready_reg_1
    SLICE_X11Y41         FDCE                                         f  td/dtp/bg/pp_buf_weight/buffer_B_reg[36][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.711     2.370    td/dtp/bg/pp_buf_weight/clk
    SLICE_X11Y41         FDCE                                         r  td/dtp/bg/pp_buf_weight/buffer_B_reg[36][6]/C

Slack:                    inf
  Source:                 S_AXI_ARESETN
                            (input port)
  Destination:            td/dtp/bg/pp_buf_weight/buffer_B_reg[36][7]/CLR
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.785ns  (logic 1.033ns (15.217%)  route 5.753ns (84.783%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.711ns (routing 0.231ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  S_AXI_ARESETN (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ARESETN_IBUF_inst/I
    D10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.033     1.033 r  S_AXI_ARESETN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.033    S_AXI_ARESETN_IBUF_inst/OUT
    D10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.033 r  S_AXI_ARESETN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4123, routed)        5.753     6.785    td/dtp/bg/pp_buf_weight/buffer_ready_reg_1
    SLICE_X11Y41         FDCE                                         f  td/dtp/bg/pp_buf_weight/buffer_B_reg[36][7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.711     2.370    td/dtp/bg/pp_buf_weight/clk
    SLICE_X11Y41         FDCE                                         r  td/dtp/bg/pp_buf_weight/buffer_B_reg[36][7]/C

Slack:                    inf
  Source:                 S_AXI_ARESETN
                            (input port)
  Destination:            td/dtp/bg/pp_buf_weight/buffer_B_reg[4][1]/CLR
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.785ns  (logic 1.033ns (15.217%)  route 5.753ns (84.783%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.711ns (routing 0.231ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  S_AXI_ARESETN (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ARESETN_IBUF_inst/I
    D10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.033     1.033 r  S_AXI_ARESETN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.033    S_AXI_ARESETN_IBUF_inst/OUT
    D10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.033 r  S_AXI_ARESETN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4123, routed)        5.753     6.785    td/dtp/bg/pp_buf_weight/buffer_ready_reg_1
    SLICE_X11Y41         FDCE                                         f  td/dtp/bg/pp_buf_weight/buffer_B_reg[4][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.711     2.370    td/dtp/bg/pp_buf_weight/clk
    SLICE_X11Y41         FDCE                                         r  td/dtp/bg/pp_buf_weight/buffer_B_reg[4][1]/C

Slack:                    inf
  Source:                 S_AXI_ARESETN
                            (input port)
  Destination:            td/dtp/bg/pp_buf_weight/buffer_B_reg[4][5]/CLR
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.785ns  (logic 1.033ns (15.217%)  route 5.753ns (84.783%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.714ns (routing 0.231ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  S_AXI_ARESETN (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ARESETN_IBUF_inst/I
    D10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.033     1.033 r  S_AXI_ARESETN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.033    S_AXI_ARESETN_IBUF_inst/OUT
    D10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.033 r  S_AXI_ARESETN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4123, routed)        5.753     6.785    td/dtp/bg/pp_buf_weight/buffer_ready_reg_1
    SLICE_X11Y41         FDCE                                         f  td/dtp/bg/pp_buf_weight/buffer_B_reg[4][5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.620    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.659 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.714     2.373    td/dtp/bg/pp_buf_weight/clk
    SLICE_X11Y41         FDCE                                         r  td/dtp/bg/pp_buf_weight/buffer_B_reg[4][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S_AXI_WDATA[17]
                            (input port)
  Destination:            AXI_dina_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.214ns (36.180%)  route 0.378ns (63.820%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.036ns (routing 0.133ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  S_AXI_WDATA[17] (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_WDATA_IBUF[17]_inst/I
    A3                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.177     0.177 r  S_AXI_WDATA_IBUF[17]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.177    S_AXI_WDATA_IBUF[17]_inst/OUT
    A3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.177 r  S_AXI_WDATA_IBUF[17]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.371     0.548    S_AXI_WDATA_IBUF[17]
    SLICE_X23Y197        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.037     0.585 r  AXI_dina_r[17]_i_1/O
                         net (fo=1, routed)           0.007     0.592    AXI_dina_r[17]_i_1_n_0
    SLICE_X23Y197        FDCE                                         r  AXI_dina_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.036     1.754    S_AXI_ACLK_IBUF_BUFG
    SLICE_X23Y197        FDCE                                         r  AXI_dina_r_reg[17]/C

Slack:                    inf
  Source:                 S_AXI_WDATA[19]
                            (input port)
  Destination:            AXI_dina_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.209ns (35.058%)  route 0.387ns (64.942%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.036ns (routing 0.133ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 r  S_AXI_WDATA[19] (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_WDATA_IBUF[19]_inst/I
    A1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.186     0.186 r  S_AXI_WDATA_IBUF[19]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.186    S_AXI_WDATA_IBUF[19]_inst/OUT
    A1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.186 r  S_AXI_WDATA_IBUF[19]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.380     0.566    S_AXI_WDATA_IBUF[19]
    SLICE_X23Y197        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.023     0.589 r  AXI_dina_r[19]_i_1/O
                         net (fo=1, routed)           0.007     0.596    AXI_dina_r[19]_i_1_n_0
    SLICE_X23Y197        FDCE                                         r  AXI_dina_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.036     1.754    S_AXI_ACLK_IBUF_BUFG
    SLICE_X23Y197        FDCE                                         r  AXI_dina_r_reg[19]/C

Slack:                    inf
  Source:                 S_AXI_WDATA[20]
                            (input port)
  Destination:            AXI_dina_r_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.215ns (35.998%)  route 0.382ns (64.002%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.037ns (routing 0.133ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  S_AXI_WDATA[20] (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_WDATA_IBUF[20]_inst/I
    C1                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.178     0.178 r  S_AXI_WDATA_IBUF[20]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.178    S_AXI_WDATA_IBUF[20]_inst/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.178 r  S_AXI_WDATA_IBUF[20]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.364     0.542    S_AXI_WDATA_IBUF[20]
    SLICE_X23Y195        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.037     0.579 r  AXI_dina_r[20]_i_1/O
                         net (fo=1, routed)           0.018     0.597    AXI_dina_r[20]_i_1_n_0
    SLICE_X23Y195        FDCE                                         r  AXI_dina_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.037     1.755    S_AXI_ACLK_IBUF_BUFG
    SLICE_X23Y195        FDCE                                         r  AXI_dina_r_reg[20]/C

Slack:                    inf
  Source:                 S_AXI_WDATA[16]
                            (input port)
  Destination:            AXI_dina_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.211ns (35.265%)  route 0.388ns (64.735%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.036ns (routing 0.133ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 r  S_AXI_WDATA[16] (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_WDATA_IBUF[16]_inst/I
    B3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.174     0.174 r  S_AXI_WDATA_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.174    S_AXI_WDATA_IBUF[16]_inst/OUT
    B3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.174 r  S_AXI_WDATA_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     0.544    S_AXI_WDATA_IBUF[16]
    SLICE_X23Y197        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.037     0.581 r  AXI_dina_r[16]_i_1/O
                         net (fo=1, routed)           0.018     0.599    AXI_dina_r[16]_i_1_n_0
    SLICE_X23Y197        FDCE                                         r  AXI_dina_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.036     1.754    S_AXI_ACLK_IBUF_BUFG
    SLICE_X23Y197        FDCE                                         r  AXI_dina_r_reg[16]/C

Slack:                    inf
  Source:                 S_AXI_AWADDR[39]
                            (input port)
  Destination:            axi_awaddr_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.229ns (37.765%)  route 0.378ns (62.235%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.026ns (routing 0.133ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  S_AXI_AWADDR[39] (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_AWADDR_IBUF[39]_inst/I
    U9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 r  S_AXI_AWADDR_IBUF[39]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    S_AXI_AWADDR_IBUF[39]_inst/OUT
    U9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 r  S_AXI_AWADDR_IBUF[39]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.475    S_AXI_AWADDR_IBUF[39]
    SLICE_X24Y122        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.103     0.578 r  axi_awaddr[39]_i_2/O
                         net (fo=1, routed)           0.029     0.607    axi_awaddr0_out[39]
    SLICE_X24Y122        FDRE                                         r  axi_awaddr_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.026     1.744    S_AXI_ACLK_IBUF_BUFG
    SLICE_X24Y122        FDRE                                         r  axi_awaddr_reg[39]/C

Slack:                    inf
  Source:                 S_AXI_WDATA[21]
                            (input port)
  Destination:            AXI_dina_r_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.243ns (39.760%)  route 0.368ns (60.240%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.037ns (routing 0.133ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  S_AXI_WDATA[21] (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_WDATA_IBUF[21]_inst/I
    B1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.179     0.179 r  S_AXI_WDATA_IBUF[21]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    S_AXI_WDATA_IBUF[21]_inst/OUT
    B1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.179 r  S_AXI_WDATA_IBUF[21]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.361     0.540    S_AXI_WDATA_IBUF[21]
    SLICE_X23Y195        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.064     0.604 r  AXI_dina_r[21]_i_1/O
                         net (fo=1, routed)           0.007     0.611    AXI_dina_r[21]_i_1_n_0
    SLICE_X23Y195        FDCE                                         r  AXI_dina_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.037     1.755    S_AXI_ACLK_IBUF_BUFG
    SLICE_X23Y195        FDCE                                         r  AXI_dina_r_reg[21]/C

Slack:                    inf
  Source:                 S_AXI_WDATA[18]
                            (input port)
  Destination:            AXI_dina_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.257ns (40.580%)  route 0.376ns (59.420%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.036ns (routing 0.133ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  S_AXI_WDATA[18] (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_WDATA_IBUF[18]_inst/I
    A2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.190     0.190 r  S_AXI_WDATA_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.190    S_AXI_WDATA_IBUF[18]_inst/OUT
    A2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.190 r  S_AXI_WDATA_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.357     0.547    S_AXI_WDATA_IBUF[18]
    SLICE_X23Y197        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.067     0.614 r  AXI_dina_r[18]_i_1/O
                         net (fo=1, routed)           0.019     0.633    AXI_dina_r[18]_i_1_n_0
    SLICE_X23Y197        FDCE                                         r  AXI_dina_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.036     1.754    S_AXI_ACLK_IBUF_BUFG
    SLICE_X23Y197        FDCE                                         r  AXI_dina_r_reg[18]/C

Slack:                    inf
  Source:                 S_AXI_AWADDR[33]
                            (input port)
  Destination:            axi_awaddr_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.169ns (26.436%)  route 0.471ns (73.564%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        1.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.017ns (routing 0.133ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  S_AXI_AWADDR[33] (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_AWADDR_IBUF[33]_inst/I
    R7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  S_AXI_AWADDR_IBUF[33]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    S_AXI_AWADDR_IBUF[33]_inst/OUT
    R7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  S_AXI_AWADDR_IBUF[33]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.430     0.557    S_AXI_AWADDR_IBUF[33]
    SLICE_X23Y121        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.021     0.578 r  axi_awaddr[33]_i_2/O
                         net (fo=1, routed)           0.022     0.600    axi_awaddr[33]_i_2_n_0
    SLICE_X23Y121        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021     0.621 r  axi_awaddr[33]_i_1/O
                         net (fo=1, routed)           0.019     0.640    axi_awaddr0_out[33]
    SLICE_X23Y121        FDRE                                         r  axi_awaddr_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.017     1.735    S_AXI_ACLK_IBUF_BUFG
    SLICE_X23Y121        FDRE                                         r  axi_awaddr_reg[33]/C

Slack:                    inf
  Source:                 S_AXI_AWADDR[37]
                            (input port)
  Destination:            axi_awaddr_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.200ns (30.495%)  route 0.455ns (69.505%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.042ns (routing 0.133ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  S_AXI_AWADDR[37] (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_AWADDR_IBUF[37]_inst/I
    U8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 r  S_AXI_AWADDR_IBUF[37]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    S_AXI_AWADDR_IBUF[37]_inst/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 r  S_AXI_AWADDR_IBUF[37]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.488    S_AXI_AWADDR_IBUF[37]
    SLICE_X24Y122        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     0.525 r  axi_awaddr[37]_i_2/O
                         net (fo=1, routed)           0.070     0.595    axi_awaddr[37]_i_2_n_0
    SLICE_X25Y122        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     0.632 r  axi_awaddr[37]_i_1/O
                         net (fo=1, routed)           0.023     0.655    axi_awaddr0_out[37]
    SLICE_X25Y122        FDRE                                         r  axi_awaddr_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.042     1.760    S_AXI_ACLK_IBUF_BUFG
    SLICE_X25Y122        FDRE                                         r  axi_awaddr_reg[37]/C

Slack:                    inf
  Source:                 S_AXI_AWADDR[38]
                            (input port)
  Destination:            axi_awaddr_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.203ns (30.167%)  route 0.470ns (69.833%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.042ns (routing 0.133ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  S_AXI_AWADDR[38] (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_AWADDR_IBUF[38]_inst/I
    V8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.128     0.128 r  S_AXI_AWADDR_IBUF[38]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.128    S_AXI_AWADDR_IBUF[38]_inst/OUT
    V8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.128 r  S_AXI_AWADDR_IBUF[38]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.380     0.508    S_AXI_AWADDR_IBUF[38]
    SLICE_X24Y122        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     0.545 r  axi_awaddr[38]_i_2/O
                         net (fo=1, routed)           0.071     0.616    axi_awaddr[38]_i_2_n_0
    SLICE_X26Y122        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.038     0.654 r  axi_awaddr[38]_i_1/O
                         net (fo=1, routed)           0.019     0.673    axi_awaddr0_out[38]
    SLICE_X26Y122        FDRE                                         r  axi_awaddr_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    M6                                                0.000     0.000 r  S_AXI_ACLK (IN)
                         net (fo=0)                   0.000     0.000    S_AXI_ACLK_IBUF_inst/I
    M6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  S_AXI_ACLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    S_AXI_ACLK_IBUF_inst/OUT
    M6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  S_AXI_ACLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.692    S_AXI_ACLK_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.718 r  S_AXI_ACLK_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9540, routed)        1.042     1.760    S_AXI_ACLK_IBUF_BUFG
    SLICE_X26Y122        FDRE                                         r  axi_awaddr_reg[38]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.094ns  (logic 4.800ns (78.769%)  route 1.294ns (21.231%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.983ns (routing 1.033ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.294     6.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X23Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.983     4.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X23Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.835ns  (logic 4.936ns (84.595%)  route 0.899ns (15.405%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.078ns (routing 1.033ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.830     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X46Y172        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     5.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.069     5.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X46Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.078     4.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 4.881ns (83.783%)  route 0.945ns (16.217%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.078ns (routing 1.033ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.876     5.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X46Y171        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081     5.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.069     5.826    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X46Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.078     4.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.502ns  (logic 4.881ns (88.717%)  route 0.621ns (11.283%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.050ns (routing 1.033ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.552     5.352    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X44Y160        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081     5.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.069     5.502    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X44Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.608     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.050     4.162    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X44Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.502ns (64.356%)  route 0.278ns (35.644%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.351ns (routing 0.678ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.258     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X44Y160        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.037     0.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.020     0.780    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X44Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.351     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X44Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.502ns (55.956%)  route 0.395ns (44.044%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.372ns (routing 0.678ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.376     0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X46Y171        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.037     0.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.019     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X46Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.372     7.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.532ns (58.375%)  route 0.379ns (41.625%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.372ns (routing 0.678ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.360     0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X46Y172        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.067     0.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.019     0.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X46Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.372     7.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.465ns (45.766%)  route 0.551ns (54.234%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.316ns (routing 0.678ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.551     1.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X23Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.784     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.316     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X23Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C





