Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep 24 01:23:19 2024
| Host         : DESKTOP-HIIQ18E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_top_timing_summary_routed.rpt -pb pong_top_timing_summary_routed.pb -rpx pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    6           
LUTAR-1    Warning           LUT drives async reset alert   5           
TIMING-18  Warning           Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (9)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk_enable/led_enable_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.925        0.000                      0                  881        0.057        0.000                      0                  881        4.500        0.000                       0                   483  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.925        0.000                      0                  842        0.057        0.000                      0                  842        4.500        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.899        0.000                      0                   39        0.553        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 2.521ns (30.902%)  route 5.637ns (69.098%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y107         FDCE                                         r  motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  motion/ball_y_reg[2]/Q
                         net (fo=57, routed)          1.089     6.776    motion/ball_y_reg[9]_0[2]
    SLICE_X15Y111        LUT3 (Prop_lut3_I0_O)        0.152     6.928 r  motion/i__carry_i_20/O
                         net (fo=2, routed)           0.445     7.373    motion/i__carry_i_20_n_0
    SLICE_X13Y112        LUT5 (Prop_lut5_I3_O)        0.326     7.699 r  motion/i__carry_i_12/O
                         net (fo=11, routed)          0.844     8.543    motion/racket_y_pos_o_reg[5]
    SLICE_X13Y113        LUT4 (Prop_lut4_I3_O)        0.152     8.695 f  motion/i__carry_i_10/O
                         net (fo=3, routed)           0.281     8.976    motion/i__carry_i_10_n_0
    SLICE_X13Y113        LUT3 (Prop_lut3_I1_O)        0.332     9.308 r  motion/i__carry__0_i_4/O
                         net (fo=2, routed)           0.581     9.889    motion/i__carry__0_i_4_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I2_O)        0.124    10.013 r  motion/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.013    collision/FSM_sequential_state[0]_i_2__0_0[0]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.377 r  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.226    11.603    motion/CO[0]
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.367    11.970 f  motion/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.438    12.408    motion/FSM_sequential_state[1]_i_5_n_0
    SLICE_X2Y111         LUT6 (Prop_lut6_I3_O)        0.124    12.532 r  motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.733    13.265    motion/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y110         LUT4 (Prop_lut4_I2_O)        0.124    13.389 r  motion/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.389    collision/FSM_sequential_state_reg[0]_1
    SLICE_X2Y110         FDCE                                         r  collision/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.587    15.009    collision/clock_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  collision/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X2Y110         FDCE (Setup_fdce_C_D)        0.081    15.314    collision/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -13.389    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.864ns  (logic 2.521ns (32.057%)  route 5.343ns (67.943%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y107         FDCE                                         r  motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  motion/ball_y_reg[2]/Q
                         net (fo=57, routed)          1.089     6.776    motion/ball_y_reg[9]_0[2]
    SLICE_X15Y111        LUT3 (Prop_lut3_I0_O)        0.152     6.928 r  motion/i__carry_i_20/O
                         net (fo=2, routed)           0.445     7.373    motion/i__carry_i_20_n_0
    SLICE_X13Y112        LUT5 (Prop_lut5_I3_O)        0.326     7.699 r  motion/i__carry_i_12/O
                         net (fo=11, routed)          0.844     8.543    motion/racket_y_pos_o_reg[5]
    SLICE_X13Y113        LUT4 (Prop_lut4_I3_O)        0.152     8.695 f  motion/i__carry_i_10/O
                         net (fo=3, routed)           0.281     8.976    motion/i__carry_i_10_n_0
    SLICE_X13Y113        LUT3 (Prop_lut3_I1_O)        0.332     9.308 r  motion/i__carry__0_i_4/O
                         net (fo=2, routed)           0.581     9.889    motion/i__carry__0_i_4_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I2_O)        0.124    10.013 r  motion/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.013    collision/FSM_sequential_state[0]_i_2__0_0[0]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.377 r  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.226    11.603    motion/CO[0]
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.367    11.970 f  motion/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.438    12.408    motion/FSM_sequential_state[1]_i_5_n_0
    SLICE_X2Y111         LUT6 (Prop_lut6_I3_O)        0.124    12.532 r  motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.439    12.972    motion/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I4_O)        0.124    13.095 r  motion/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.095    collision/FSM_sequential_state_reg[1]_2
    SLICE_X2Y110         FDCE                                         r  collision/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.587    15.009    collision/clock_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  collision/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X2Y110         FDCE (Setup_fdce_C_D)        0.077    15.310    collision/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/hit_racket_l_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.765ns  (logic 2.105ns (27.110%)  route 5.660ns (72.890%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=5)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.630     5.232    motion/clock_IBUF_BUFG
    SLICE_X9Y105         FDPE                                         r  motion/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.688 r  motion/ball_y_reg[4]/Q
                         net (fo=43, routed)          1.167     6.855    motion/ball_y_reg[9]_0[4]
    SLICE_X12Y108        LUT6 (Prop_lut6_I2_O)        0.124     6.979 r  motion/i__carry_i_14/O
                         net (fo=40, routed)          0.879     7.859    motion/racket_y_pos_o_reg[4]_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.983 r  motion/i__carry_i_9/O
                         net (fo=4, routed)           0.686     8.669    motion/i__carry_i_9_n_0
    SLICE_X12Y104        LUT6 (Prop_lut6_I1_O)        0.124     8.793 r  motion/i__carry_i_1__5/O
                         net (fo=1, routed)           0.521     9.313    collision/ltOp_inferred__5/i__carry__0_0[3]
    SLICE_X13Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.698 r  collision/ltOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.698    collision/ltOp_inferred__5/i__carry_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.969 r  collision/ltOp_inferred__5/i__carry__0/CO[0]
                         net (fo=2, routed)           1.131    11.100    motion/hit_racket_l_o_reg[1]_1[0]
    SLICE_X11Y108        LUT6 (Prop_lut6_I1_O)        0.373    11.473 r  motion/hit_racket_l_o[0]_i_3/O
                         net (fo=1, routed)           0.433    11.906    motion/hit_racket_l_o[0]_i_3_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.030 f  motion/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.843    12.873    motion/hit_racket_l_o[0]_i_2_n_0
    SLICE_X2Y108         LUT2 (Prop_lut2_I1_O)        0.124    12.997 r  motion/hit_racket_l_o[0]_i_1/O
                         net (fo=1, routed)           0.000    12.997    collision/hit_racket_l_o_reg[1]_2[0]
    SLICE_X2Y108         FDCE                                         r  collision/hit_racket_l_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.588    15.010    collision/clock_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  collision/hit_racket_l_o_reg[0]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y108         FDCE (Setup_fdce_C_D)        0.081    15.315    collision/hit_racket_l_o_reg[0]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.731ns  (logic 2.521ns (32.609%)  route 5.210ns (67.391%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y107         FDCE                                         r  motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  motion/ball_y_reg[2]/Q
                         net (fo=57, routed)          1.089     6.776    motion/ball_y_reg[9]_0[2]
    SLICE_X15Y111        LUT3 (Prop_lut3_I0_O)        0.152     6.928 r  motion/i__carry_i_20/O
                         net (fo=2, routed)           0.445     7.373    motion/i__carry_i_20_n_0
    SLICE_X13Y112        LUT5 (Prop_lut5_I3_O)        0.326     7.699 r  motion/i__carry_i_12/O
                         net (fo=11, routed)          0.844     8.543    motion/racket_y_pos_o_reg[5]
    SLICE_X13Y113        LUT4 (Prop_lut4_I3_O)        0.152     8.695 f  motion/i__carry_i_10/O
                         net (fo=3, routed)           0.281     8.976    motion/i__carry_i_10_n_0
    SLICE_X13Y113        LUT3 (Prop_lut3_I1_O)        0.332     9.308 r  motion/i__carry__0_i_4/O
                         net (fo=2, routed)           0.581     9.889    motion/i__carry__0_i_4_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I2_O)        0.124    10.013 r  motion/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.013    collision/FSM_sequential_state[0]_i_2__0_0[0]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.377 r  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.226    11.603    motion/CO[0]
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.367    11.970 f  motion/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.438    12.408    motion/FSM_sequential_state[1]_i_5_n_0
    SLICE_X2Y111         LUT6 (Prop_lut6_I3_O)        0.124    12.532 r  motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.306    12.838    motion/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y111         LUT4 (Prop_lut4_I2_O)        0.124    12.962 r  motion/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.962    collision/FSM_sequential_state_reg[2]_1
    SLICE_X2Y111         FDCE                                         r  collision/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.586    15.008    collision/clock_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  collision/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X2Y111         FDCE (Setup_fdce_C_D)        0.079    15.311    collision/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/hit_racket_r_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 2.105ns (27.503%)  route 5.549ns (72.497%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=5)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.630     5.232    motion/clock_IBUF_BUFG
    SLICE_X9Y105         FDPE                                         r  motion/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.688 r  motion/ball_y_reg[4]/Q
                         net (fo=43, routed)          1.167     6.855    motion/ball_y_reg[9]_0[4]
    SLICE_X12Y108        LUT6 (Prop_lut6_I2_O)        0.124     6.979 r  motion/i__carry_i_14/O
                         net (fo=40, routed)          0.879     7.859    motion/racket_y_pos_o_reg[4]_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.983 r  motion/i__carry_i_9/O
                         net (fo=4, routed)           0.686     8.669    motion/i__carry_i_9_n_0
    SLICE_X12Y104        LUT6 (Prop_lut6_I1_O)        0.124     8.793 r  motion/i__carry_i_1__5/O
                         net (fo=1, routed)           0.521     9.313    collision/ltOp_inferred__5/i__carry__0_0[3]
    SLICE_X13Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.698 r  collision/ltOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.698    collision/ltOp_inferred__5/i__carry_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.969 r  collision/ltOp_inferred__5/i__carry__0/CO[0]
                         net (fo=2, routed)           1.131    11.100    motion/hit_racket_l_o_reg[1]_1[0]
    SLICE_X11Y108        LUT6 (Prop_lut6_I1_O)        0.373    11.473 r  motion/hit_racket_l_o[0]_i_3/O
                         net (fo=1, routed)           0.433    11.906    motion/hit_racket_l_o[0]_i_3_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.030 f  motion/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.732    12.762    motion/hit_racket_l_o[0]_i_2_n_0
    SLICE_X3Y109         LUT2 (Prop_lut2_I1_O)        0.124    12.886 r  motion/hit_racket_r_o[0]_i_1/O
                         net (fo=1, routed)           0.000    12.886    collision/hit_racket_r_o_reg[1]_2[0]
    SLICE_X3Y109         FDCE                                         r  collision/hit_racket_r_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.587    15.009    collision/clock_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  collision/hit_racket_r_o_reg[0]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X3Y109         FDCE (Setup_fdce_C_D)        0.029    15.262    collision/hit_racket_r_o_reg[0]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -12.886    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/hit_racket_r_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.710ns  (logic 2.276ns (29.520%)  route 5.434ns (70.480%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.630     5.232    motion/clock_IBUF_BUFG
    SLICE_X9Y105         FDPE                                         r  motion/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.688 f  motion/ball_y_reg[4]/Q
                         net (fo=43, routed)          1.263     6.951    motion/ball_y_reg[9]_0[4]
    SLICE_X15Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.458     7.533    motion/i__carry_i_19_n_0
    SLICE_X15Y111        LUT5 (Prop_lut5_I4_O)        0.124     7.657 f  motion/i__carry_i_9__1/O
                         net (fo=31, routed)          0.962     8.619    motion/racket_y_pos_o_reg[7]_0
    SLICE_X14Y109        LUT4 (Prop_lut4_I3_O)        0.148     8.767 r  motion/p_1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.455     9.222    motion/p_1_out_carry__1_i_3_n_0
    SLICE_X13Y109        LUT4 (Prop_lut4_I2_O)        0.328     9.550 r  motion/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     9.550    collision/hit_racket_l_o[1]_i_4[1]
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.041 f  collision/p_1_out_carry__1/CO[1]
                         net (fo=2, routed)           0.821    10.862    motion/hit_racket_l_o_reg[0]_1[0]
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.329    11.191 r  motion/hit_racket_l_o[1]_i_4/O
                         net (fo=1, routed)           0.263    11.454    motion/hit_racket_l_o[1]_i_4_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.578 f  motion/hit_racket_l_o[1]_i_3/O
                         net (fo=2, routed)           1.212    12.790    motion/hit_racket_l_o[1]_i_3_n_0
    SLICE_X2Y110         LUT2 (Prop_lut2_I1_O)        0.152    12.942 r  motion/hit_racket_r_o[1]_i_1/O
                         net (fo=1, routed)           0.000    12.942    collision/hit_racket_r_o_reg[1]_2[1]
    SLICE_X2Y110         FDCE                                         r  collision/hit_racket_r_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.587    15.009    collision/clock_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  collision/hit_racket_r_o_reg[1]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X2Y110         FDCE (Setup_fdce_C_D)        0.118    15.351    collision/hit_racket_r_o_reg[1]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/hit_wall_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.511ns  (logic 2.521ns (33.565%)  route 4.990ns (66.435%))
  Logic Levels:           9  (CARRY4=1 LUT3=4 LUT4=1 LUT5=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y107         FDCE                                         r  motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  motion/ball_y_reg[2]/Q
                         net (fo=57, routed)          1.089     6.776    motion/ball_y_reg[9]_0[2]
    SLICE_X15Y111        LUT3 (Prop_lut3_I0_O)        0.152     6.928 r  motion/i__carry_i_20/O
                         net (fo=2, routed)           0.445     7.373    motion/i__carry_i_20_n_0
    SLICE_X13Y112        LUT5 (Prop_lut5_I3_O)        0.326     7.699 r  motion/i__carry_i_12/O
                         net (fo=11, routed)          0.844     8.543    motion/racket_y_pos_o_reg[5]
    SLICE_X13Y113        LUT4 (Prop_lut4_I3_O)        0.152     8.695 f  motion/i__carry_i_10/O
                         net (fo=3, routed)           0.281     8.976    motion/i__carry_i_10_n_0
    SLICE_X13Y113        LUT3 (Prop_lut3_I1_O)        0.332     9.308 r  motion/i__carry__0_i_4/O
                         net (fo=2, routed)           0.581     9.889    motion/i__carry__0_i_4_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I2_O)        0.124    10.013 r  motion/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.013    collision/FSM_sequential_state[0]_i_2__0_0[0]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.377 f  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.720    11.097    motion/CO[0]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.367    11.464 f  motion/FSM_sequential_state[0]_i_2__0/O
                         net (fo=4, routed)           0.435    11.899    collision/hit_wall_o_reg[2]_3
    SLICE_X2Y111         LUT5 (Prop_lut5_I1_O)        0.124    12.023 r  collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.595    12.618    motion/FSM_sequential_state_reg[2]_1
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.124    12.742 r  motion/hit_wall_o[0]_i_1/O
                         net (fo=1, routed)           0.000    12.742    collision/D[0]
    SLICE_X2Y109         FDCE                                         r  collision/hit_wall_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.587    15.009    collision/clock_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  collision/hit_wall_o_reg[0]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.077    15.310    collision/hit_wall_o_reg[0]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -12.742    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/hit_wall_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 2.521ns (34.064%)  route 4.880ns (65.936%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y107         FDCE                                         r  motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  motion/ball_y_reg[2]/Q
                         net (fo=57, routed)          1.089     6.776    motion/ball_y_reg[9]_0[2]
    SLICE_X15Y111        LUT3 (Prop_lut3_I0_O)        0.152     6.928 r  motion/i__carry_i_20/O
                         net (fo=2, routed)           0.445     7.373    motion/i__carry_i_20_n_0
    SLICE_X13Y112        LUT5 (Prop_lut5_I3_O)        0.326     7.699 r  motion/i__carry_i_12/O
                         net (fo=11, routed)          0.844     8.543    motion/racket_y_pos_o_reg[5]
    SLICE_X13Y113        LUT4 (Prop_lut4_I3_O)        0.152     8.695 f  motion/i__carry_i_10/O
                         net (fo=3, routed)           0.281     8.976    motion/i__carry_i_10_n_0
    SLICE_X13Y113        LUT3 (Prop_lut3_I1_O)        0.332     9.308 r  motion/i__carry__0_i_4/O
                         net (fo=2, routed)           0.581     9.889    motion/i__carry__0_i_4_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I2_O)        0.124    10.013 r  motion/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.013    collision/FSM_sequential_state[0]_i_2__0_0[0]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.377 f  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.720    11.097    motion/CO[0]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.367    11.464 f  motion/FSM_sequential_state[0]_i_2__0/O
                         net (fo=4, routed)           0.435    11.899    collision/hit_wall_o_reg[2]_3
    SLICE_X2Y111         LUT5 (Prop_lut5_I1_O)        0.124    12.023 r  collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.485    12.508    collision/FSM_sequential_state_reg[1]_0
    SLICE_X2Y108         LUT2 (Prop_lut2_I0_O)        0.124    12.632 r  collision/hit_wall_o[2]_i_1/O
                         net (fo=1, routed)           0.000    12.632    collision/hit_wall_o[2]_i_1_n_0
    SLICE_X2Y108         FDCE                                         r  collision/hit_wall_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.588    15.010    collision/clock_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  collision/hit_wall_o_reg[2]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y108         FDCE (Setup_fdce_C_D)        0.077    15.311    collision/hit_wall_o_reg[2]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/hit_racket_l_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.433ns  (logic 2.274ns (30.594%)  route 5.159ns (69.406%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.630     5.232    motion/clock_IBUF_BUFG
    SLICE_X9Y105         FDPE                                         r  motion/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.688 f  motion/ball_y_reg[4]/Q
                         net (fo=43, routed)          1.263     6.951    motion/ball_y_reg[9]_0[4]
    SLICE_X15Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.458     7.533    motion/i__carry_i_19_n_0
    SLICE_X15Y111        LUT5 (Prop_lut5_I4_O)        0.124     7.657 f  motion/i__carry_i_9__1/O
                         net (fo=31, routed)          0.962     8.619    motion/racket_y_pos_o_reg[7]_0
    SLICE_X14Y109        LUT4 (Prop_lut4_I3_O)        0.148     8.767 r  motion/p_1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.455     9.222    motion/p_1_out_carry__1_i_3_n_0
    SLICE_X13Y109        LUT4 (Prop_lut4_I2_O)        0.328     9.550 r  motion/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     9.550    collision/hit_racket_l_o[1]_i_4[1]
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.041 f  collision/p_1_out_carry__1/CO[1]
                         net (fo=2, routed)           0.821    10.862    motion/hit_racket_l_o_reg[0]_1[0]
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.329    11.191 r  motion/hit_racket_l_o[1]_i_4/O
                         net (fo=1, routed)           0.263    11.454    motion/hit_racket_l_o[1]_i_4_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.578 f  motion/hit_racket_l_o[1]_i_3/O
                         net (fo=2, routed)           0.937    12.515    motion/hit_racket_l_o[1]_i_3_n_0
    SLICE_X2Y108         LUT2 (Prop_lut2_I1_O)        0.150    12.665 r  motion/hit_racket_l_o[1]_i_1/O
                         net (fo=1, routed)           0.000    12.665    collision/hit_racket_l_o_reg[1]_2[1]
    SLICE_X2Y108         FDCE                                         r  collision/hit_racket_l_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.588    15.010    collision/clock_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  collision/hit_racket_l_o_reg[1]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y108         FDCE (Setup_fdce_C_D)        0.118    15.352    collision/hit_racket_l_o_reg[1]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -12.665    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/hit_wall_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 2.521ns (34.156%)  route 4.860ns (65.844%))
  Logic Levels:           9  (CARRY4=1 LUT3=3 LUT4=2 LUT5=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.629     5.231    motion/clock_IBUF_BUFG
    SLICE_X9Y107         FDCE                                         r  motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  motion/ball_y_reg[2]/Q
                         net (fo=57, routed)          1.089     6.776    motion/ball_y_reg[9]_0[2]
    SLICE_X15Y111        LUT3 (Prop_lut3_I0_O)        0.152     6.928 r  motion/i__carry_i_20/O
                         net (fo=2, routed)           0.445     7.373    motion/i__carry_i_20_n_0
    SLICE_X13Y112        LUT5 (Prop_lut5_I3_O)        0.326     7.699 r  motion/i__carry_i_12/O
                         net (fo=11, routed)          0.844     8.543    motion/racket_y_pos_o_reg[5]
    SLICE_X13Y113        LUT4 (Prop_lut4_I3_O)        0.152     8.695 f  motion/i__carry_i_10/O
                         net (fo=3, routed)           0.281     8.976    motion/i__carry_i_10_n_0
    SLICE_X13Y113        LUT3 (Prop_lut3_I1_O)        0.332     9.308 r  motion/i__carry__0_i_4/O
                         net (fo=2, routed)           0.581     9.889    motion/i__carry__0_i_4_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I2_O)        0.124    10.013 r  motion/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.013    collision/FSM_sequential_state[0]_i_2__0_0[0]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.377 f  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.720    11.097    motion/CO[0]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.367    11.464 f  motion/FSM_sequential_state[0]_i_2__0/O
                         net (fo=4, routed)           0.435    11.899    collision/hit_wall_o_reg[2]_3
    SLICE_X2Y111         LUT5 (Prop_lut5_I1_O)        0.124    12.023 r  collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.465    12.488    motion/FSM_sequential_state_reg[2]_1
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.124    12.612 r  motion/hit_wall_o[1]_i_1/O
                         net (fo=1, routed)           0.000    12.612    collision/D[1]
    SLICE_X2Y109         FDCE                                         r  collision/hit_wall_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.587    15.009    collision/clock_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  collision/hit_wall_o_reg[1]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.081    15.314    collision/hit_wall_o_reg[1]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -12.612    
  -------------------------------------------------------------------
                         slack                                  2.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 clk_enable/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_enable/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.376ns (82.475%)  route 0.080ns (17.525%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.576     1.495    clk_enable/clock_IBUF_BUFG
    SLICE_X14Y98         FDCE                                         r  clk_enable/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  clk_enable/count_reg[6]/Q
                         net (fo=3, routed)           0.079     1.739    clk_enable/count_reg[6]
    SLICE_X14Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.858 r  clk_enable/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    clk_enable/count_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.898 r  clk_enable/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    clk_enable/count_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.951 r  clk_enable/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.951    clk_enable/count_reg[12]_i_1_n_7
    SLICE_X14Y100        FDCE                                         r  clk_enable/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.841     2.006    clk_enable/clock_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  clk_enable/count_reg[12]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.134     1.894    clk_enable/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 clk_enable/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_enable/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.389ns (82.961%)  route 0.080ns (17.039%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.576     1.495    clk_enable/clock_IBUF_BUFG
    SLICE_X14Y98         FDCE                                         r  clk_enable/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  clk_enable/count_reg[6]/Q
                         net (fo=3, routed)           0.079     1.739    clk_enable/count_reg[6]
    SLICE_X14Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.858 r  clk_enable/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    clk_enable/count_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.898 r  clk_enable/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    clk_enable/count_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.964 r  clk_enable/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.964    clk_enable/count_reg[12]_i_1_n_5
    SLICE_X14Y100        FDCE                                         r  clk_enable/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.841     2.006    clk_enable/clock_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  clk_enable/count_reg[14]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.134     1.894    clk_enable/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 clk_enable/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_enable/count_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.412ns (83.758%)  route 0.080ns (16.242%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.576     1.495    clk_enable/clock_IBUF_BUFG
    SLICE_X14Y98         FDCE                                         r  clk_enable/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  clk_enable/count_reg[6]/Q
                         net (fo=3, routed)           0.079     1.739    clk_enable/count_reg[6]
    SLICE_X14Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.858 r  clk_enable/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    clk_enable/count_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.898 r  clk_enable/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    clk_enable/count_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.987 r  clk_enable/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.987    clk_enable/count_reg[12]_i_1_n_6
    SLICE_X14Y100        FDPE                                         r  clk_enable/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.841     2.006    clk_enable/clock_IBUF_BUFG
    SLICE_X14Y100        FDPE                                         r  clk_enable/count_reg[13]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        FDPE (Hold_fdpe_C_D)         0.134     1.894    clk_enable/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 clk_enable/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_enable/count_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.414ns (83.824%)  route 0.080ns (16.176%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.576     1.495    clk_enable/clock_IBUF_BUFG
    SLICE_X14Y98         FDCE                                         r  clk_enable/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  clk_enable/count_reg[6]/Q
                         net (fo=3, routed)           0.079     1.739    clk_enable/count_reg[6]
    SLICE_X14Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.858 r  clk_enable/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    clk_enable/count_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.898 r  clk_enable/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    clk_enable/count_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.989 r  clk_enable/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.989    clk_enable/count_reg[12]_i_1_n_4
    SLICE_X14Y100        FDPE                                         r  clk_enable/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.841     2.006    clk_enable/clock_IBUF_BUFG
    SLICE_X14Y100        FDPE                                         r  clk_enable/count_reg[15]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        FDPE (Hold_fdpe_C_D)         0.134     1.894    clk_enable/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 clk_enable/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_enable/count_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.416ns (83.889%)  route 0.080ns (16.111%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.576     1.495    clk_enable/clock_IBUF_BUFG
    SLICE_X14Y98         FDCE                                         r  clk_enable/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  clk_enable/count_reg[6]/Q
                         net (fo=3, routed)           0.079     1.739    clk_enable/count_reg[6]
    SLICE_X14Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.858 r  clk_enable/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    clk_enable/count_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.898 r  clk_enable/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    clk_enable/count_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.938 r  clk_enable/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.938    clk_enable/count_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.991 r  clk_enable/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.991    clk_enable/count_reg[16]_i_1_n_7
    SLICE_X14Y101        FDPE                                         r  clk_enable/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.841     2.006    clk_enable/clock_IBUF_BUFG
    SLICE_X14Y101        FDPE                                         r  clk_enable/count_reg[16]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y101        FDPE (Hold_fdpe_C_D)         0.134     1.894    clk_enable/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 score_display_inst/player_left_score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_inst/seven_segment/player_left_score_second_digit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.246ns (49.351%)  route 0.252ns (50.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.599     1.518    score_display_inst/clock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  score_display_inst/player_left_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  score_display_inst/player_left_score_reg[3]/Q
                         net (fo=10, routed)          0.252     1.919    score_display_inst/seven_segment/player_left_score_second_digit_reg[3]_0[3]
    SLICE_X2Y99          LUT6 (Prop_lut6_I1_O)        0.098     2.017 r  score_display_inst/seven_segment/player_left_score_second_digit[0]_i_1/O
                         net (fo=1, routed)           0.000     2.017    score_display_inst/seven_segment/player_left_score_second_digit[0]_i_1_n_0
    SLICE_X2Y99          FDCE                                         r  score_display_inst/seven_segment/player_left_score_second_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.878     2.043    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  score_display_inst/seven_segment/player_left_score_second_digit_reg[0]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDCE (Hold_fdce_C_D)         0.121     1.918    score_display_inst/seven_segment/player_left_score_second_digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 clk_enable/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_enable/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.429ns (84.301%)  route 0.080ns (15.699%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.576     1.495    clk_enable/clock_IBUF_BUFG
    SLICE_X14Y98         FDCE                                         r  clk_enable/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  clk_enable/count_reg[6]/Q
                         net (fo=3, routed)           0.079     1.739    clk_enable/count_reg[6]
    SLICE_X14Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.858 r  clk_enable/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    clk_enable/count_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.898 r  clk_enable/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    clk_enable/count_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.938 r  clk_enable/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.938    clk_enable/count_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.004 r  clk_enable/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.004    clk_enable/count_reg[16]_i_1_n_5
    SLICE_X14Y101        FDCE                                         r  clk_enable/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.841     2.006    clk_enable/clock_IBUF_BUFG
    SLICE_X14Y101        FDCE                                         r  clk_enable/count_reg[18]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y101        FDCE (Hold_fdce_C_D)         0.134     1.894    clk_enable/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 score_display_inst/player_left_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_inst/seven_segment/player_left_score_first_digit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.185%)  route 0.289ns (63.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.599     1.518    score_display_inst/clock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  score_display_inst/player_left_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  score_display_inst/player_left_score_reg[0]/Q
                         net (fo=7, routed)           0.289     1.972    score_display_inst/seven_segment/player_left_score_second_digit_reg[3]_0[0]
    SLICE_X2Y99          FDCE                                         r  score_display_inst/seven_segment/player_left_score_first_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.878     2.043    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  score_display_inst/seven_segment/player_left_score_first_digit_reg[0]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDCE (Hold_fdce_C_D)         0.059     1.856    score_display_inst/seven_segment/player_left_score_first_digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 clk_enable/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_enable/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.452ns (84.979%)  route 0.080ns (15.021%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.576     1.495    clk_enable/clock_IBUF_BUFG
    SLICE_X14Y98         FDCE                                         r  clk_enable/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  clk_enable/count_reg[6]/Q
                         net (fo=3, routed)           0.079     1.739    clk_enable/count_reg[6]
    SLICE_X14Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.858 r  clk_enable/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    clk_enable/count_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.898 r  clk_enable/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    clk_enable/count_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.938 r  clk_enable/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.938    clk_enable/count_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.027 r  clk_enable/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.027    clk_enable/count_reg[16]_i_1_n_6
    SLICE_X14Y101        FDCE                                         r  clk_enable/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.841     2.006    clk_enable/clock_IBUF_BUFG
    SLICE_X14Y101        FDCE                                         r  clk_enable/count_reg[17]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y101        FDCE (Hold_fdce_C_D)         0.134     1.894    clk_enable/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 score_display_inst/seven_segment/player_right_score_second_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_inst/seven_segment/current_number_to_display_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.231ns (43.541%)  route 0.300ns (56.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.598     1.517    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  score_display_inst/seven_segment/player_right_score_second_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  score_display_inst/seven_segment/player_right_score_second_digit_reg[2]/Q
                         net (fo=1, routed)           0.199     1.857    score_display_inst/seven_segment/player_right_score_second_digit[2]
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.045     1.902 r  score_display_inst/seven_segment/current_number_to_display[2]_i_2/O
                         net (fo=1, routed)           0.101     2.003    score_display_inst/seven_segment/current_number_to_display[2]_i_2_n_0
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.045     2.048 r  score_display_inst/seven_segment/current_number_to_display[2]_i_1/O
                         net (fo=1, routed)           0.000     2.048    score_display_inst/seven_segment/current_number_to_display__0_0[2]
    SLICE_X6Y99          FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.875     2.040    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[2]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.120     1.914    score_display_inst/seven_segment/current_number_to_display_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y97     clk_enable/count_led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    clk_enable/count_led_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y99     clk_enable/count_led_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y99     clk_enable/count_led_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    clk_enable/count_led_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    clk_enable/count_led_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    clk_enable/count_led_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y97     clk_enable/count_led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y97     clk_enable/count_led_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     clk_enable/count_led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     clk_enable/count_led_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    clk_enable/count_led_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    clk_enable/count_led_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     clk_enable/count_led_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     clk_enable/count_led_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     clk_enable/count_led_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     clk_enable/count_led_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    clk_enable/count_led_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    clk_enable/count_led_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     clk_enable/count_led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     clk_enable/count_led_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    clk_enable/count_led_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    clk_enable/count_led_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     clk_enable/count_led_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     clk_enable/count_led_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     clk_enable/count_led_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     clk_enable/count_led_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    clk_enable/count_led_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    clk_enable/count_led_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_y_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.718ns (28.274%)  route 1.821ns (71.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.707     5.309    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.441     6.169    motion/restart_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.299     6.468 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.381     7.849    motion/ball_x0
    SLICE_X9Y107         FDCE                                         f  motion/ball_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.507    14.929    motion/clock_IBUF_BUFG
    SLICE_X9Y107         FDCE                                         r  motion/ball_y_reg[1]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y107         FDCE (Recov_fdce_C_CLR)     -0.405    14.748    motion/ball_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_y_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.718ns (28.274%)  route 1.821ns (71.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.707     5.309    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.441     6.169    motion/restart_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.299     6.468 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.381     7.849    motion/ball_x0
    SLICE_X9Y107         FDCE                                         f  motion/ball_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.507    14.929    motion/clock_IBUF_BUFG
    SLICE_X9Y107         FDCE                                         r  motion/ball_y_reg[2]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y107         FDCE (Recov_fdce_C_CLR)     -0.405    14.748    motion/ball_y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_y_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.718ns (29.904%)  route 1.683ns (70.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.707     5.309    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.441     6.169    motion/restart_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.299     6.468 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.242     7.710    motion/ball_x0
    SLICE_X9Y106         FDCE                                         f  motion/ball_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.508    14.930    motion/clock_IBUF_BUFG
    SLICE_X9Y106         FDCE                                         r  motion/ball_y_reg[3]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X9Y106         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    motion/ball_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.083ns  (required time - arrival time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_y_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.718ns (29.904%)  route 1.683ns (70.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.707     5.309    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.441     6.169    motion/restart_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.299     6.468 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.242     7.710    motion/ball_x0
    SLICE_X8Y106         FDPE                                         f  motion/ball_y_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.508    14.930    motion/clock_IBUF_BUFG
    SLICE_X8Y106         FDPE                                         r  motion/ball_y_reg[6]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y106         FDPE (Recov_fdpe_C_PRE)     -0.361    14.793    motion/ball_y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  7.083    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_y_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.718ns (29.904%)  route 1.683ns (70.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.707     5.309    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.441     6.169    motion/restart_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.299     6.468 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.242     7.710    motion/ball_x0
    SLICE_X9Y106         FDPE                                         f  motion/ball_y_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.508    14.930    motion/clock_IBUF_BUFG
    SLICE_X9Y106         FDPE                                         r  motion/ball_y_reg[5]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X9Y106         FDPE (Recov_fdpe_C_PRE)     -0.359    14.795    motion/ball_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_y_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.718ns (29.904%)  route 1.683ns (70.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.707     5.309    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.441     6.169    motion/restart_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.299     6.468 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.242     7.710    motion/ball_x0
    SLICE_X9Y106         FDPE                                         f  motion/ball_y_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.508    14.930    motion/clock_IBUF_BUFG
    SLICE_X9Y106         FDPE                                         r  motion/ball_y_reg[7]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X9Y106         FDPE (Recov_fdpe_C_PRE)     -0.359    14.795    motion/ball_y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_y_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.718ns (29.904%)  route 1.683ns (70.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.707     5.309    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.441     6.169    motion/restart_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.299     6.468 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.242     7.710    motion/ball_x0
    SLICE_X8Y106         FDCE                                         f  motion/ball_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.508    14.930    motion/clock_IBUF_BUFG
    SLICE_X8Y106         FDCE                                         r  motion/ball_y_reg[8]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y106         FDCE (Recov_fdce_C_CLR)     -0.319    14.835    motion/ball_y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_y_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.718ns (29.904%)  route 1.683ns (70.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.707     5.309    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.441     6.169    motion/restart_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.299     6.468 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.242     7.710    motion/ball_x0
    SLICE_X8Y106         FDCE                                         f  motion/ball_y_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.508    14.930    motion/clock_IBUF_BUFG
    SLICE_X8Y106         FDCE                                         r  motion/ball_y_reg[9]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y106         FDCE (Recov_fdce_C_CLR)     -0.319    14.835    motion/ball_y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 motion/clearflag_left_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/tmp_hit_racket_l_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.610ns (27.849%)  route 1.580ns (72.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.707     5.309    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/clearflag_left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  motion/clearflag_left_reg/Q
                         net (fo=1, routed)           0.808     6.573    motion/clearflag_left_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.154     6.727 f  motion/tmp_hit_racket_l[1]_i_2/O
                         net (fo=2, routed)           0.772     7.500    motion/tmp_hit_racket_l0
    SLICE_X3Y107         FDCE                                         f  motion/tmp_hit_racket_l_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.588    15.010    motion/clock_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  motion/tmp_hit_racket_l_reg[0]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y107         FDCE (Recov_fdce_C_CLR)     -0.608    14.626    motion/tmp_hit_racket_l_reg[0]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 motion/clearflag_left_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/tmp_hit_racket_l_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.610ns (27.849%)  route 1.580ns (72.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.707     5.309    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/clearflag_left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  motion/clearflag_left_reg/Q
                         net (fo=1, routed)           0.808     6.573    motion/clearflag_left_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.154     6.727 f  motion/tmp_hit_racket_l[1]_i_2/O
                         net (fo=2, routed)           0.772     7.500    motion/tmp_hit_racket_l0
    SLICE_X3Y107         FDCE                                         f  motion/tmp_hit_racket_l_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.588    15.010    motion/clock_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  motion/tmp_hit_racket_l_reg[1]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y107         FDCE (Recov_fdce_C_CLR)     -0.608    14.626    motion/tmp_hit_racket_l_reg[1]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  7.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 motion/clearflag_wall_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/tmp_hit_wall_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.230ns (50.138%)  route 0.229ns (49.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.596     1.515    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/clearflag_wall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.128     1.643 f  motion/clearflag_wall_reg/Q
                         net (fo=1, routed)           0.103     1.746    motion/clearflag_wall_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.102     1.848 f  motion/tmp_hit_wall[2]_i_2/O
                         net (fo=3, routed)           0.126     1.974    motion/tmp_hit_wall0
    SLICE_X2Y107         FDCE                                         f  motion/tmp_hit_wall_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.870     2.035    motion/clock_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  motion/tmp_hit_wall_reg[0]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y107         FDCE (Remov_fdce_C_CLR)     -0.134     1.421    motion/tmp_hit_wall_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 motion/clearflag_wall_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/tmp_hit_wall_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.230ns (50.138%)  route 0.229ns (49.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.596     1.515    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/clearflag_wall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.128     1.643 f  motion/clearflag_wall_reg/Q
                         net (fo=1, routed)           0.103     1.746    motion/clearflag_wall_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.102     1.848 f  motion/tmp_hit_wall[2]_i_2/O
                         net (fo=3, routed)           0.126     1.974    motion/tmp_hit_wall0
    SLICE_X2Y107         FDCE                                         f  motion/tmp_hit_wall_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.870     2.035    motion/clock_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  motion/tmp_hit_wall_reg[1]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y107         FDCE (Remov_fdce_C_CLR)     -0.134     1.421    motion/tmp_hit_wall_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 motion/clearflag_wall_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/tmp_hit_wall_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.230ns (50.138%)  route 0.229ns (49.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.596     1.515    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/clearflag_wall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.128     1.643 f  motion/clearflag_wall_reg/Q
                         net (fo=1, routed)           0.103     1.746    motion/clearflag_wall_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.102     1.848 f  motion/tmp_hit_wall[2]_i_2/O
                         net (fo=3, routed)           0.126     1.974    motion/tmp_hit_wall0
    SLICE_X2Y107         FDCE                                         f  motion/tmp_hit_wall_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.870     2.035    motion/clock_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  motion/tmp_hit_wall_reg[2]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y107         FDCE (Remov_fdce_C_CLR)     -0.134     1.421    motion/tmp_hit_wall_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 motion/clearflag_right_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/tmp_hit_racket_r_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.892%)  route 0.379ns (67.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.596     1.515    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/clearflag_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  motion/clearflag_right_reg/Q
                         net (fo=1, routed)           0.199     1.856    motion/clearflag_right_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.045     1.901 f  motion/tmp_hit_racket_r[1]_i_2/O
                         net (fo=2, routed)           0.180     2.081    motion/tmp_hit_racket_r0
    SLICE_X3Y108         FDCE                                         f  motion/tmp_hit_racket_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.870     2.035    motion/clock_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  motion/tmp_hit_racket_r_reg[0]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X3Y108         FDCE (Remov_fdce_C_CLR)     -0.092     1.463    motion/tmp_hit_racket_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 motion/clearflag_right_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/tmp_hit_racket_r_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.892%)  route 0.379ns (67.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.596     1.515    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/clearflag_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  motion/clearflag_right_reg/Q
                         net (fo=1, routed)           0.199     1.856    motion/clearflag_right_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.045     1.901 f  motion/tmp_hit_racket_r[1]_i_2/O
                         net (fo=2, routed)           0.180     2.081    motion/tmp_hit_racket_r0
    SLICE_X3Y108         FDCE                                         f  motion/tmp_hit_racket_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.870     2.035    motion/clock_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  motion/tmp_hit_racket_r_reg[1]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X3Y108         FDCE (Remov_fdce_C_CLR)     -0.092     1.463    motion/tmp_hit_racket_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_x_reg[8]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.227ns (39.666%)  route 0.345ns (60.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.596     1.515    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.128     1.643 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.147     1.790    motion/restart_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.099     1.889 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.198     2.088    motion/ball_x0
    SLICE_X3Y106         FDPE                                         f  motion/ball_x_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.871     2.036    motion/clock_IBUF_BUFG
    SLICE_X3Y106         FDPE                                         r  motion/ball_x_reg[8]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y106         FDPE (Remov_fdpe_C_PRE)     -0.095     1.461    motion/ball_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_x_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.227ns (40.149%)  route 0.338ns (59.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.596     1.515    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.128     1.643 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.147     1.790    motion/restart_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.099     1.889 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.192     2.081    motion/ball_x0
    SLICE_X4Y106         FDCE                                         f  motion/ball_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.867     2.033    motion/clock_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  motion/ball_x_reg[0]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.092     1.440    motion/ball_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_x_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.227ns (40.149%)  route 0.338ns (59.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.596     1.515    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.128     1.643 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.147     1.790    motion/restart_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.099     1.889 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.192     2.081    motion/ball_x0
    SLICE_X4Y106         FDCE                                         f  motion/ball_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.867     2.033    motion/clock_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  motion/ball_x_reg[2]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.092     1.440    motion/ball_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/ball_x_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.227ns (40.149%)  route 0.338ns (59.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.596     1.515    motion/clock_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.128     1.643 f  motion/restart_reg/Q
                         net (fo=1, routed)           0.147     1.790    motion/restart_reg_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.099     1.889 f  motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.192     2.081    motion/ball_x0
    SLICE_X4Y106         FDCE                                         f  motion/ball_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.867     2.033    motion/clock_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  motion/ball_x_reg[9]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.092     1.440    motion/ball_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 score_display_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion/count_hits_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.227ns (39.857%)  route 0.343ns (60.143%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.598     1.517    score_display_inst/clock_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  score_display_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.128     1.645 f  score_display_inst/game_over_o_reg/Q
                         net (fo=3, routed)           0.168     1.814    score_display_inst/game_over
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.099     1.913 f  score_display_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.174     2.087    motion/count_hits_reg[1]_0[0]
    SLICE_X1Y105         FDCE                                         f  motion/count_hits_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.871     2.036    motion/clock_IBUF_BUFG
    SLICE_X1Y105         FDCE                                         r  motion/count_hits_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y105         FDCE (Remov_fdce_C_CLR)     -0.092     1.441    motion/count_hits_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.646    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            green_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.074ns  (logic 6.755ns (33.649%)  route 13.320ns (66.351%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          3.048     4.526    motion/slide_sw_i_IBUF[0]
    SLICE_X13Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.650 f  motion/i__carry_i_13/O
                         net (fo=12, routed)          1.331     5.980    motion/racket_y_pos_o_reg[4]
    SLICE_X11Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.104 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.447     6.552    motion/i__carry__0_i_5_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I2_O)        0.124     6.676 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     6.676    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.077 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.077    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.234 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084     8.318    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329     8.647 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579     9.226    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153     9.379 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    10.016    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    10.343 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           6.193    16.536    blue_o_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    20.074 r  green_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.074    green_o[0]
    C6                                                                r  green_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            red_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.930ns  (logic 6.752ns (33.877%)  route 13.179ns (66.123%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          3.048     4.526    motion/slide_sw_i_IBUF[0]
    SLICE_X13Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.650 f  motion/i__carry_i_13/O
                         net (fo=12, routed)          1.331     5.980    motion/racket_y_pos_o_reg[4]
    SLICE_X11Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.104 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.447     6.552    motion/i__carry__0_i_5_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I2_O)        0.124     6.676 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     6.676    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.077 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.077    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.234 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084     8.318    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329     8.647 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579     9.226    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153     9.379 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    10.016    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    10.343 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           6.052    16.395    blue_o_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    19.930 r  red_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.930    red_o[2]
    C5                                                                r  red_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            blue_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.791ns  (logic 6.764ns (34.175%)  route 13.028ns (65.825%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          3.048     4.526    motion/slide_sw_i_IBUF[0]
    SLICE_X13Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.650 f  motion/i__carry_i_13/O
                         net (fo=12, routed)          1.331     5.980    motion/racket_y_pos_o_reg[4]
    SLICE_X11Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.104 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.447     6.552    motion/i__carry__0_i_5_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I2_O)        0.124     6.676 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     6.676    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.077 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.077    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.234 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084     8.318    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329     8.647 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579     9.226    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153     9.379 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    10.016    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    10.343 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.901    16.244    blue_o_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    19.791 r  blue_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.791    blue_o[0]
    B7                                                                r  blue_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            green_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.640ns  (logic 6.763ns (34.435%)  route 12.877ns (65.565%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          3.048     4.526    motion/slide_sw_i_IBUF[0]
    SLICE_X13Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.650 f  motion/i__carry_i_13/O
                         net (fo=12, routed)          1.331     5.980    motion/racket_y_pos_o_reg[4]
    SLICE_X11Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.104 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.447     6.552    motion/i__carry__0_i_5_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I2_O)        0.124     6.676 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     6.676    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.077 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.077    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.234 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084     8.318    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329     8.647 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579     9.226    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153     9.379 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    10.016    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    10.343 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.750    16.093    blue_o_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    19.640 r  green_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.640    green_o[2]
    B6                                                                r  green_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            green_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.487ns  (logic 6.761ns (34.697%)  route 12.725ns (65.303%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          3.048     4.526    motion/slide_sw_i_IBUF[0]
    SLICE_X13Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.650 f  motion/i__carry_i_13/O
                         net (fo=12, routed)          1.331     5.980    motion/racket_y_pos_o_reg[4]
    SLICE_X11Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.104 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.447     6.552    motion/i__carry__0_i_5_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I2_O)        0.124     6.676 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     6.676    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.077 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.077    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.234 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084     8.318    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329     8.647 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579     9.226    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153     9.379 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    10.016    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    10.343 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.599    15.942    blue_o_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    19.487 r  green_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.487    green_o[1]
    A5                                                                r  green_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            blue_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.342ns  (logic 6.768ns (34.991%)  route 12.574ns (65.009%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          3.048     4.526    motion/slide_sw_i_IBUF[0]
    SLICE_X13Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.650 f  motion/i__carry_i_13/O
                         net (fo=12, routed)          1.331     5.980    motion/racket_y_pos_o_reg[4]
    SLICE_X11Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.104 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.447     6.552    motion/i__carry__0_i_5_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I2_O)        0.124     6.676 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     6.676    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.077 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.077    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.234 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084     8.318    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329     8.647 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579     9.226    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153     9.379 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    10.016    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    10.343 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.448    15.791    blue_o_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    19.342 r  blue_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.342    blue_o[1]
    C7                                                                r  blue_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            blue_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.021ns  (logic 6.740ns (35.435%)  route 12.281ns (64.565%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          3.048     4.526    motion/slide_sw_i_IBUF[0]
    SLICE_X13Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.650 f  motion/i__carry_i_13/O
                         net (fo=12, routed)          1.331     5.980    motion/racket_y_pos_o_reg[4]
    SLICE_X11Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.104 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.447     6.552    motion/i__carry__0_i_5_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I2_O)        0.124     6.676 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     6.676    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.077 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.077    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.234 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084     8.318    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329     8.647 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579     9.226    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153     9.379 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    10.016    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    10.343 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.154    15.497    blue_o_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    19.021 r  blue_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.021    blue_o[2]
    D7                                                                r  blue_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            red_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.894ns  (logic 6.765ns (35.804%)  route 12.129ns (64.196%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          3.048     4.526    motion/slide_sw_i_IBUF[0]
    SLICE_X13Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.650 f  motion/i__carry_i_13/O
                         net (fo=12, routed)          1.331     5.980    motion/racket_y_pos_o_reg[4]
    SLICE_X11Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.104 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.447     6.552    motion/i__carry__0_i_5_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I2_O)        0.124     6.676 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     6.676    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.077 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.077    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.234 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084     8.318    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329     8.647 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579     9.226    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153     9.379 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    10.016    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    10.343 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.003    15.346    blue_o_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    18.894 r  red_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.894    red_o[1]
    B4                                                                r  red_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            red_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.748ns  (logic 6.770ns (36.112%)  route 11.978ns (63.888%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          3.048     4.526    motion/slide_sw_i_IBUF[0]
    SLICE_X13Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.650 f  motion/i__carry_i_13/O
                         net (fo=12, routed)          1.331     5.980    motion/racket_y_pos_o_reg[4]
    SLICE_X11Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.104 r  motion/i__carry__0_i_5/O
                         net (fo=4, routed)           0.447     6.552    motion/i__carry__0_i_5_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I2_O)        0.124     6.676 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     6.676    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.077 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.077    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.234 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084     8.318    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329     8.647 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579     9.226    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153     9.379 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    10.016    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    10.343 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.851    15.195    blue_o_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    18.748 r  red_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.748    red_o[0]
    A3                                                                r  red_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nseven_seg_sel_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.737ns  (logic 4.098ns (46.897%)  route 4.640ns (53.103%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[5]/C
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  score_display_inst/seven_segment/seg_sel_reg[5]/Q
                         net (fo=7, routed)           0.325     0.781    score_display_inst/seven_segment/seven_seg_sel[5]
    SLICE_X4Y99          LUT1 (Prop_lut1_I0_O)        0.124     0.905 r  score_display_inst/seven_segment/nseven_seg_sel_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.315     5.220    nseven_seg_sel_o_OBUF[5]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.737 r  nseven_seg_sel_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.737    nseven_seg_sel_o[5]
    K2                                                                r  nseven_seg_sel_o[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            score_display_inst/seven_segment/seg_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.278%)  route 0.201ns (58.722%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[0]/C
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[0]/Q
                         net (fo=8, routed)           0.201     0.342    score_display_inst/seven_segment/seven_seg_sel[0]
    SLICE_X7Y99          FDCE                                         r  score_display_inst/seven_segment/seg_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_display_inst/seven_segment/seg_sel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.128ns (36.959%)  route 0.218ns (63.041%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[2]/C
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  score_display_inst/seven_segment/seg_sel_reg[2]/Q
                         net (fo=6, routed)           0.218     0.346    score_display_inst/seven_segment/seven_seg_sel[2]
    SLICE_X5Y99          FDCE                                         r  score_display_inst/seven_segment/seg_sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_display_inst/seven_segment/seg_sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.222%)  route 0.210ns (59.778%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[1]/C
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[1]/Q
                         net (fo=8, routed)           0.210     0.351    score_display_inst/seven_segment/seven_seg_sel[1]
    SLICE_X5Y99          FDCE                                         r  score_display_inst/seven_segment/seg_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_display_inst/seven_segment/seg_sel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.141ns (39.174%)  route 0.219ns (60.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[3]/C
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[3]/Q
                         net (fo=6, routed)           0.219     0.360    score_display_inst/seven_segment/seven_seg_sel[3]
    SLICE_X5Y99          FDCE                                         r  score_display_inst/seven_segment/seg_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_display_inst/seven_segment/seg_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.255%)  route 0.192ns (50.745%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[5]/C
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[5]/Q
                         net (fo=7, routed)           0.192     0.333    score_display_inst/seven_segment/seven_seg_sel[5]
    SLICE_X5Y99          LUT6 (Prop_lut6_I2_O)        0.045     0.378 r  score_display_inst/seven_segment/seg_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    score_display_inst/seven_segment/seg_sel[0]
    SLICE_X5Y99          FDPE                                         r  score_display_inst/seven_segment/seg_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_display_inst/seven_segment/seg_sel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.141ns (31.469%)  route 0.307ns (68.531%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[4]/C
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[4]/Q
                         net (fo=8, routed)           0.307     0.448    score_display_inst/seven_segment/seven_seg_sel[4]
    SLICE_X5Y99          FDCE                                         r  score_display_inst/seven_segment/seg_sel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            nseven_seg_sel_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.487ns (65.496%)  route 0.784ns (34.504%))
  Logic Levels:           3  (FDPE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[0]/C
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  score_display_inst/seven_segment/seg_sel_reg[0]/Q
                         net (fo=8, routed)           0.370     0.511    score_display_inst/seven_segment/seven_seg_sel[0]
    SLICE_X4Y100         LUT1 (Prop_lut1_I0_O)        0.043     0.554 r  score_display_inst/seven_segment/nseven_seg_sel_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.414     0.968    nseven_seg_sel_o_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.303     2.271 r  nseven_seg_sel_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.271    nseven_seg_sel_o[0]
    J18                                                               r  nseven_seg_sel_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nseven_seg_sel_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.545ns (65.666%)  route 0.808ns (34.334%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[2]/C
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  score_display_inst/seven_segment/seg_sel_reg[2]/Q
                         net (fo=6, routed)           0.306     0.434    score_display_inst/seven_segment/seven_seg_sel[2]
    SLICE_X4Y100         LUT1 (Prop_lut1_I0_O)        0.099     0.533 r  score_display_inst/seven_segment/nseven_seg_sel_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.502     1.035    nseven_seg_sel_o_OBUF[2]
    J14                  OBUF (Prop_obuf_I_O)         1.318     2.352 r  nseven_seg_sel_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.352    nseven_seg_sel_o[2]
    J14                                                               r  nseven_seg_sel_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nseven_seg_sel_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.437ns (57.427%)  route 1.065ns (42.573%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[3]/C
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  score_display_inst/seven_segment/seg_sel_reg[3]/Q
                         net (fo=6, routed)           0.486     0.627    score_display_inst/seven_segment/seven_seg_sel[3]
    SLICE_X1Y98          LUT1 (Prop_lut1_I0_O)        0.045     0.672 r  score_display_inst/seven_segment/nseven_seg_sel_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.580     1.251    nseven_seg_sel_o_OBUF[3]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.502 r  nseven_seg_sel_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.502    nseven_seg_sel_o[3]
    P14                                                               r  nseven_seg_sel_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nseven_seg_sel_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.625ns  (logic 1.499ns (57.111%)  route 1.126ns (42.889%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[4]/C
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  score_display_inst/seven_segment/seg_sel_reg[4]/Q
                         net (fo=8, routed)           0.326     0.467    score_display_inst/seven_segment/seven_seg_sel[4]
    SLICE_X4Y99          LUT1 (Prop_lut1_I0_O)        0.044     0.511 r  score_display_inst/seven_segment/nseven_seg_sel_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.800     1.311    nseven_seg_sel_o_OBUF[4]
    T14                  OBUF (Prop_obuf_I_O)         1.314     2.625 r  nseven_seg_sel_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.625    nseven_seg_sel_o[4]
    T14                                                               r  nseven_seg_sel_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motion/ball_y_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.739ns  (logic 5.961ns (33.604%)  route 11.778ns (66.396%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.630     5.232    motion/clock_IBUF_BUFG
    SLICE_X9Y105         FDPE                                         r  motion/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.688 f  motion/ball_y_reg[4]/Q
                         net (fo=43, routed)          1.263     6.951    motion/ball_y_reg[9]_0[4]
    SLICE_X15Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.685     7.760    motion/i__carry_i_19_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.150     7.910 r  motion/i__carry_i_11__0/O
                         net (fo=12, routed)          1.337     9.247    motion/racket_y_pos_o_reg[6]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.326     9.573 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     9.573    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.974 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.974    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.131 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084    11.215    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329    11.544 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579    12.123    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153    12.276 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    12.913    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    13.240 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           6.193    19.434    blue_o_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    22.972 r  green_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.972    green_o[0]
    C6                                                                r  green_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motion/ball_y_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.595ns  (logic 5.958ns (33.862%)  route 11.637ns (66.138%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.630     5.232    motion/clock_IBUF_BUFG
    SLICE_X9Y105         FDPE                                         r  motion/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.688 f  motion/ball_y_reg[4]/Q
                         net (fo=43, routed)          1.263     6.951    motion/ball_y_reg[9]_0[4]
    SLICE_X15Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.685     7.760    motion/i__carry_i_19_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.150     7.910 r  motion/i__carry_i_11__0/O
                         net (fo=12, routed)          1.337     9.247    motion/racket_y_pos_o_reg[6]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.326     9.573 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     9.573    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.974 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.974    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.131 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084    11.215    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329    11.544 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579    12.123    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153    12.276 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    12.913    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    13.240 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           6.052    19.292    blue_o_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    22.828 r  red_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.828    red_o[2]
    C5                                                                r  red_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motion/ball_y_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.456ns  (logic 5.970ns (34.200%)  route 11.486ns (65.800%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.630     5.232    motion/clock_IBUF_BUFG
    SLICE_X9Y105         FDPE                                         r  motion/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.688 f  motion/ball_y_reg[4]/Q
                         net (fo=43, routed)          1.263     6.951    motion/ball_y_reg[9]_0[4]
    SLICE_X15Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.685     7.760    motion/i__carry_i_19_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.150     7.910 r  motion/i__carry_i_11__0/O
                         net (fo=12, routed)          1.337     9.247    motion/racket_y_pos_o_reg[6]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.326     9.573 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     9.573    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.974 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.974    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.131 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084    11.215    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329    11.544 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579    12.123    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153    12.276 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    12.913    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    13.240 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.901    19.142    blue_o_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    22.689 r  blue_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.689    blue_o[0]
    B7                                                                r  blue_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motion/ball_y_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.305ns  (logic 5.969ns (34.495%)  route 11.335ns (65.505%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.630     5.232    motion/clock_IBUF_BUFG
    SLICE_X9Y105         FDPE                                         r  motion/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.688 f  motion/ball_y_reg[4]/Q
                         net (fo=43, routed)          1.263     6.951    motion/ball_y_reg[9]_0[4]
    SLICE_X15Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.685     7.760    motion/i__carry_i_19_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.150     7.910 r  motion/i__carry_i_11__0/O
                         net (fo=12, routed)          1.337     9.247    motion/racket_y_pos_o_reg[6]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.326     9.573 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     9.573    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.974 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.974    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.131 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084    11.215    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329    11.544 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579    12.123    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153    12.276 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    12.913    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    13.240 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.750    18.991    blue_o_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    22.537 r  green_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.537    green_o[2]
    B6                                                                r  green_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motion/ball_y_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.152ns  (logic 5.968ns (34.793%)  route 11.184ns (65.207%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.630     5.232    motion/clock_IBUF_BUFG
    SLICE_X9Y105         FDPE                                         r  motion/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.688 f  motion/ball_y_reg[4]/Q
                         net (fo=43, routed)          1.263     6.951    motion/ball_y_reg[9]_0[4]
    SLICE_X15Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.685     7.760    motion/i__carry_i_19_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.150     7.910 r  motion/i__carry_i_11__0/O
                         net (fo=12, routed)          1.337     9.247    motion/racket_y_pos_o_reg[6]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.326     9.573 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     9.573    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.974 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.974    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.131 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084    11.215    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329    11.544 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579    12.123    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153    12.276 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    12.913    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    13.240 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.599    18.839    blue_o_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    22.384 r  green_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.384    green_o[1]
    A5                                                                r  green_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motion/ball_y_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.007ns  (logic 5.974ns (35.128%)  route 11.033ns (64.872%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.630     5.232    motion/clock_IBUF_BUFG
    SLICE_X9Y105         FDPE                                         r  motion/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.688 f  motion/ball_y_reg[4]/Q
                         net (fo=43, routed)          1.263     6.951    motion/ball_y_reg[9]_0[4]
    SLICE_X15Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.685     7.760    motion/i__carry_i_19_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.150     7.910 r  motion/i__carry_i_11__0/O
                         net (fo=12, routed)          1.337     9.247    motion/racket_y_pos_o_reg[6]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.326     9.573 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     9.573    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.974 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.974    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.131 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084    11.215    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329    11.544 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579    12.123    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153    12.276 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    12.913    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    13.240 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.448    18.688    blue_o_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    22.239 r  blue_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.239    blue_o[1]
    C7                                                                r  blue_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motion/ball_y_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.686ns  (logic 5.946ns (35.638%)  route 10.739ns (64.362%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.630     5.232    motion/clock_IBUF_BUFG
    SLICE_X9Y105         FDPE                                         r  motion/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.688 f  motion/ball_y_reg[4]/Q
                         net (fo=43, routed)          1.263     6.951    motion/ball_y_reg[9]_0[4]
    SLICE_X15Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.685     7.760    motion/i__carry_i_19_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.150     7.910 r  motion/i__carry_i_11__0/O
                         net (fo=12, routed)          1.337     9.247    motion/racket_y_pos_o_reg[6]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.326     9.573 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     9.573    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.974 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.974    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.131 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084    11.215    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329    11.544 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579    12.123    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153    12.276 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    12.913    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    13.240 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.154    18.395    blue_o_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    21.918 r  blue_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.918    blue_o[2]
    D7                                                                r  blue_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motion/ball_y_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.559ns  (logic 5.971ns (36.060%)  route 10.588ns (63.940%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.630     5.232    motion/clock_IBUF_BUFG
    SLICE_X9Y105         FDPE                                         r  motion/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.688 f  motion/ball_y_reg[4]/Q
                         net (fo=43, routed)          1.263     6.951    motion/ball_y_reg[9]_0[4]
    SLICE_X15Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.685     7.760    motion/i__carry_i_19_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.150     7.910 r  motion/i__carry_i_11__0/O
                         net (fo=12, routed)          1.337     9.247    motion/racket_y_pos_o_reg[6]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.326     9.573 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     9.573    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.974 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.974    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.131 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084    11.215    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329    11.544 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579    12.123    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153    12.276 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    12.913    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    13.240 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.003    18.243    blue_o_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    21.792 r  red_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.792    red_o[1]
    B4                                                                r  red_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motion/ball_y_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.413ns  (logic 5.977ns (36.414%)  route 10.437ns (63.586%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.630     5.232    motion/clock_IBUF_BUFG
    SLICE_X9Y105         FDPE                                         r  motion/ball_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.688 f  motion/ball_y_reg[4]/Q
                         net (fo=43, routed)          1.263     6.951    motion/ball_y_reg[9]_0[4]
    SLICE_X15Y111        LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  motion/i__carry_i_19/O
                         net (fo=7, routed)           0.685     7.760    motion/i__carry_i_19_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.150     7.910 r  motion/i__carry_i_11__0/O
                         net (fo=12, routed)          1.337     9.247    motion/racket_y_pos_o_reg[6]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.326     9.573 r  motion/i__carry__0_i_1__16/O
                         net (fo=1, routed)           0.000     9.573    visualization/p_1_out_inferred__0/i__carry__1_0[3]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.974 r  visualization/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.974    visualization/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.131 f  visualization/p_1_out_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           1.084    11.215    visualization/p_1_out_inferred__0/i__carry__1_n_2
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.329    11.544 f  visualization/red_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.579    12.123    visualization/red_o_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.153    12.276 r  visualization/red_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.638    12.913    visualization/red_o_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.327    13.240 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.851    18.092    blue_o_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    21.646 r  red_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.646    red_o[0]
    A3                                                                r  red_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/current_number_to_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nseven_seg_leds_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.917ns  (logic 4.430ns (49.686%)  route 4.486ns (50.314%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.725     5.328    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  score_display_inst/seven_segment/current_number_to_display_reg[2]/Q
                         net (fo=7, routed)           0.973     6.819    score_display_inst/seven_segment/current_number_to_display__0[2]
    SLICE_X1Y99          LUT4 (Prop_lut4_I0_O)        0.154     6.973 r  score_display_inst/seven_segment/nseven_seg_leds_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.513    10.486    nseven_seg_leds_o_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758    14.245 r  nseven_seg_leds_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.245    nseven_seg_leds_o[5]
    R10                                                               r  nseven_seg_leds_o[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score_display_inst/seven_segment/current_number_to_display_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nseven_seg_leds_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.380ns (68.941%)  route 0.622ns (31.059%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.598     1.517    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  score_display_inst/seven_segment/current_number_to_display_reg[1]/Q
                         net (fo=7, routed)           0.276     1.934    score_display_inst/seven_segment/current_number_to_display__0[1]
    SLICE_X1Y99          LUT4 (Prop_lut4_I1_O)        0.045     1.979 r  score_display_inst/seven_segment/nseven_seg_leds_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.346     2.325    nseven_seg_leds_o_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.520 r  nseven_seg_leds_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.520    nseven_seg_leds_o[4]
    K16                                                               r  nseven_seg_leds_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 visualization/v_sync_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_sync_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.407ns (68.428%)  route 0.649ns (31.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.595     1.514    visualization/clock_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  visualization/v_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  visualization/v_sync_o_reg/Q
                         net (fo=1, routed)           0.649     2.305    v_sync_o_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     3.570 r  v_sync_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.570    v_sync_o
    B12                                                               r  v_sync_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/current_number_to_display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nseven_seg_leds_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.424ns (68.507%)  route 0.655ns (31.493%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.604     1.523    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  score_display_inst/seven_segment/current_number_to_display_reg[0]/Q
                         net (fo=7, routed)           0.243     1.907    score_display_inst/seven_segment/current_number_to_display__0[0]
    SLICE_X2Y99          LUT4 (Prop_lut4_I2_O)        0.045     1.952 r  score_display_inst/seven_segment/nseven_seg_leds_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.364    nseven_seg_leds_o_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.602 r  nseven_seg_leds_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.602    nseven_seg_leds_o[0]
    L18                                                               r  nseven_seg_leds_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 visualization/h_sync_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_sync_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.406ns (64.078%)  route 0.788ns (35.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.595     1.514    visualization/clock_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  visualization/h_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  visualization/h_sync_o_reg/Q
                         net (fo=1, routed)           0.788     2.444    h_sync_o_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.709 r  h_sync_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.709    h_sync_o
    B11                                                               r  h_sync_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/current_number_to_display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nseven_seg_leds_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.513ns (64.763%)  route 0.823ns (35.237%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.604     1.523    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  score_display_inst/seven_segment/current_number_to_display_reg[0]/Q
                         net (fo=7, routed)           0.247     1.911    score_display_inst/seven_segment/current_number_to_display__0[0]
    SLICE_X2Y99          LUT4 (Prop_lut4_I0_O)        0.048     1.959 r  score_display_inst/seven_segment/nseven_seg_leds_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.576     2.536    nseven_seg_leds_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.324     3.859 r  nseven_seg_leds_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.859    nseven_seg_leds_o[3]
    K13                                                               r  nseven_seg_leds_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/current_number_to_display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nseven_seg_leds_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.420ns (60.150%)  route 0.941ns (39.850%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.604     1.523    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  score_display_inst/seven_segment/current_number_to_display_reg[0]/Q
                         net (fo=7, routed)           0.247     1.911    score_display_inst/seven_segment/current_number_to_display__0[0]
    SLICE_X2Y99          LUT4 (Prop_lut4_I0_O)        0.045     1.956 r  score_display_inst/seven_segment/nseven_seg_leds_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.694     2.650    nseven_seg_leds_o_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.885 r  nseven_seg_leds_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.885    nseven_seg_leds_o[2]
    P15                                                               r  nseven_seg_leds_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/current_number_to_display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nseven_seg_leds_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.516ns (56.402%)  route 1.172ns (43.598%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.604     1.523    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  score_display_inst/seven_segment/current_number_to_display_reg[0]/Q
                         net (fo=7, routed)           0.243     1.907    score_display_inst/seven_segment/current_number_to_display__0[0]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.048     1.955 r  score_display_inst/seven_segment/nseven_seg_leds_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.929     2.884    nseven_seg_leds_o_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.327     4.212 r  nseven_seg_leds_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.212    nseven_seg_leds_o[1]
    T11                                                               r  nseven_seg_leds_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/current_number_to_display_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nseven_seg_leds_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.760ns  (logic 1.463ns (53.022%)  route 1.297ns (46.978%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.598     1.517    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  score_display_inst/seven_segment/current_number_to_display_reg[1]/Q
                         net (fo=7, routed)           0.172     1.831    score_display_inst/seven_segment/current_number_to_display__0[1]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.045     1.876 r  score_display_inst/seven_segment/nseven_seg_leds_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.124     3.000    nseven_seg_leds_o_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.278 r  nseven_seg_leds_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.278    nseven_seg_leds_o[6]
    T10                                                               r  nseven_seg_leds_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/seven_segment/current_number_to_display_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nseven_seg_leds_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.904ns  (logic 1.507ns (51.890%)  route 1.397ns (48.110%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.598     1.517    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  score_display_inst/seven_segment/current_number_to_display_reg[1]/Q
                         net (fo=7, routed)           0.276     1.934    score_display_inst/seven_segment/current_number_to_display__0[1]
    SLICE_X1Y99          LUT4 (Prop_lut4_I1_O)        0.045     1.979 r  score_display_inst/seven_segment/nseven_seg_leds_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.121     3.101    nseven_seg_leds_o_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.321     4.422 r  nseven_seg_leds_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.422    nseven_seg_leds_o[5]
    R10                                                               r  nseven_seg_leds_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 visualization/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.732ns  (logic 1.508ns (40.423%)  route 2.223ns (59.577%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.595     1.514    visualization/clock_IBUF_BUFG
    SLICE_X6Y111         FDCE                                         r  visualization/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  visualization/Hcnt_reg[0]/Q
                         net (fo=14, routed)          0.223     1.901    visualization/Hcnt_reg[9]_0[0]
    SLICE_X5Y110         LUT6 (Prop_lut6_I1_O)        0.045     1.946 r  visualization/red_o_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.081    visualization/red_o_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I1_O)        0.045     2.126 r  visualization/red_o_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           1.865     3.992    blue_o_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     5.246 r  red_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.246    red_o[0]
    A3                                                                r  red_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           377 Endpoints
Min Delay           377 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            collision/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.057ns  (logic 3.509ns (31.733%)  route 7.548ns (68.267%))
  Logic Levels:           10  (CARRY4=1 IBUF=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          2.877     4.355    motion/slide_sw_i_IBUF[0]
    SLICE_X13Y110        LUT4 (Prop_lut4_I1_O)        0.124     4.479 r  motion/i__carry_i_16/O
                         net (fo=11, routed)          0.728     5.207    motion/racket_y_pos2[0]
    SLICE_X13Y113        LUT5 (Prop_lut5_I0_O)        0.118     5.325 r  motion/i__carry_i_14__0/O
                         net (fo=3, routed)           0.683     6.008    motion/i__carry_i_14__0_n_0
    SLICE_X13Y113        LUT4 (Prop_lut4_I1_O)        0.354     6.362 f  motion/i__carry_i_10/O
                         net (fo=3, routed)           0.281     6.643    motion/i__carry_i_10_n_0
    SLICE_X13Y113        LUT3 (Prop_lut3_I1_O)        0.332     6.975 r  motion/i__carry__0_i_4/O
                         net (fo=2, routed)           0.581     7.557    motion/i__carry__0_i_4_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I2_O)        0.124     7.681 r  motion/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.681    collision/FSM_sequential_state[0]_i_2__0_0[0]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.045 r  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.226     9.270    motion/CO[0]
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.367     9.637 f  motion/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.438    10.075    motion/FSM_sequential_state[1]_i_5_n_0
    SLICE_X2Y111         LUT6 (Prop_lut6_I3_O)        0.124    10.199 r  motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.733    10.933    motion/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y110         LUT4 (Prop_lut4_I2_O)        0.124    11.057 r  motion/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.057    collision/FSM_sequential_state_reg[0]_1
    SLICE_X2Y110         FDCE                                         r  collision/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.587     5.009    collision/clock_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  collision/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            collision/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.763ns  (logic 3.509ns (32.599%)  route 7.254ns (67.401%))
  Logic Levels:           10  (CARRY4=1 IBUF=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          2.877     4.355    motion/slide_sw_i_IBUF[0]
    SLICE_X13Y110        LUT4 (Prop_lut4_I1_O)        0.124     4.479 r  motion/i__carry_i_16/O
                         net (fo=11, routed)          0.728     5.207    motion/racket_y_pos2[0]
    SLICE_X13Y113        LUT5 (Prop_lut5_I0_O)        0.118     5.325 r  motion/i__carry_i_14__0/O
                         net (fo=3, routed)           0.683     6.008    motion/i__carry_i_14__0_n_0
    SLICE_X13Y113        LUT4 (Prop_lut4_I1_O)        0.354     6.362 f  motion/i__carry_i_10/O
                         net (fo=3, routed)           0.281     6.643    motion/i__carry_i_10_n_0
    SLICE_X13Y113        LUT3 (Prop_lut3_I1_O)        0.332     6.975 r  motion/i__carry__0_i_4/O
                         net (fo=2, routed)           0.581     7.557    motion/i__carry__0_i_4_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I2_O)        0.124     7.681 r  motion/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.681    collision/FSM_sequential_state[0]_i_2__0_0[0]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.045 r  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.226     9.270    motion/CO[0]
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.367     9.637 f  motion/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.438    10.075    motion/FSM_sequential_state[1]_i_5_n_0
    SLICE_X2Y111         LUT6 (Prop_lut6_I3_O)        0.124    10.199 r  motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.439    10.639    motion/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I4_O)        0.124    10.763 r  motion/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.763    collision/FSM_sequential_state_reg[1]_2
    SLICE_X2Y110         FDCE                                         r  collision/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.587     5.009    collision/clock_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  collision/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            collision/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.630ns  (logic 3.509ns (33.008%)  route 7.121ns (66.992%))
  Logic Levels:           10  (CARRY4=1 IBUF=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          2.877     4.355    motion/slide_sw_i_IBUF[0]
    SLICE_X13Y110        LUT4 (Prop_lut4_I1_O)        0.124     4.479 r  motion/i__carry_i_16/O
                         net (fo=11, routed)          0.728     5.207    motion/racket_y_pos2[0]
    SLICE_X13Y113        LUT5 (Prop_lut5_I0_O)        0.118     5.325 r  motion/i__carry_i_14__0/O
                         net (fo=3, routed)           0.683     6.008    motion/i__carry_i_14__0_n_0
    SLICE_X13Y113        LUT4 (Prop_lut4_I1_O)        0.354     6.362 f  motion/i__carry_i_10/O
                         net (fo=3, routed)           0.281     6.643    motion/i__carry_i_10_n_0
    SLICE_X13Y113        LUT3 (Prop_lut3_I1_O)        0.332     6.975 r  motion/i__carry__0_i_4/O
                         net (fo=2, routed)           0.581     7.557    motion/i__carry__0_i_4_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I2_O)        0.124     7.681 r  motion/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.681    collision/FSM_sequential_state[0]_i_2__0_0[0]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.045 r  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.226     9.270    motion/CO[0]
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.367     9.637 f  motion/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.438    10.075    motion/FSM_sequential_state[1]_i_5_n_0
    SLICE_X2Y111         LUT6 (Prop_lut6_I3_O)        0.124    10.199 r  motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.306    10.506    motion/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y111         LUT4 (Prop_lut4_I2_O)        0.124    10.630 r  motion/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.630    collision/FSM_sequential_state_reg[2]_1
    SLICE_X2Y111         FDCE                                         r  collision/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.586     5.008    collision/clock_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  collision/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            collision/hit_wall_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.409ns  (logic 3.509ns (33.706%)  route 6.901ns (66.294%))
  Logic Levels:           10  (CARRY4=1 IBUF=1 LUT3=3 LUT4=2 LUT5=3)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          2.877     4.355    motion/slide_sw_i_IBUF[0]
    SLICE_X13Y110        LUT4 (Prop_lut4_I1_O)        0.124     4.479 r  motion/i__carry_i_16/O
                         net (fo=11, routed)          0.728     5.207    motion/racket_y_pos2[0]
    SLICE_X13Y113        LUT5 (Prop_lut5_I0_O)        0.118     5.325 r  motion/i__carry_i_14__0/O
                         net (fo=3, routed)           0.683     6.008    motion/i__carry_i_14__0_n_0
    SLICE_X13Y113        LUT4 (Prop_lut4_I1_O)        0.354     6.362 f  motion/i__carry_i_10/O
                         net (fo=3, routed)           0.281     6.643    motion/i__carry_i_10_n_0
    SLICE_X13Y113        LUT3 (Prop_lut3_I1_O)        0.332     6.975 r  motion/i__carry__0_i_4/O
                         net (fo=2, routed)           0.581     7.557    motion/i__carry__0_i_4_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I2_O)        0.124     7.681 r  motion/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.681    collision/FSM_sequential_state[0]_i_2__0_0[0]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.045 f  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.720     8.764    motion/CO[0]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.367     9.131 f  motion/FSM_sequential_state[0]_i_2__0/O
                         net (fo=4, routed)           0.435     9.567    collision/hit_wall_o_reg[2]_3
    SLICE_X2Y111         LUT5 (Prop_lut5_I1_O)        0.124     9.691 r  collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.595    10.285    motion/FSM_sequential_state_reg[2]_1
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.124    10.409 r  motion/hit_wall_o[0]_i_1/O
                         net (fo=1, routed)           0.000    10.409    collision/D[0]
    SLICE_X2Y109         FDCE                                         r  collision/hit_wall_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.587     5.009    collision/clock_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  collision/hit_wall_o_reg[0]/C

Slack:                    inf
  Source:                 slide_sw_i[1]
                            (input port)
  Destination:            collision/hit_racket_l_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.360ns  (logic 3.129ns (30.198%)  route 7.232ns (69.802%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=1 LUT6=5)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  slide_sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  slide_sw_i_IBUF[1]_inst/O
                         net (fo=57, routed)          2.739     4.218    motion/slide_sw_i_IBUF[1]
    SLICE_X12Y108        LUT6 (Prop_lut6_I1_O)        0.124     4.342 r  motion/i__carry_i_14/O
                         net (fo=40, routed)          0.879     5.222    motion/racket_y_pos_o_reg[4]_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.346 r  motion/i__carry_i_9/O
                         net (fo=4, routed)           0.686     6.032    motion/i__carry_i_9_n_0
    SLICE_X12Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.156 r  motion/i__carry_i_1__5/O
                         net (fo=1, routed)           0.521     6.676    collision/ltOp_inferred__5/i__carry__0_0[3]
    SLICE_X13Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.061 r  collision/ltOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.061    collision/ltOp_inferred__5/i__carry_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.332 r  collision/ltOp_inferred__5/i__carry__0/CO[0]
                         net (fo=2, routed)           1.131     8.463    motion/hit_racket_l_o_reg[1]_1[0]
    SLICE_X11Y108        LUT6 (Prop_lut6_I1_O)        0.373     8.836 r  motion/hit_racket_l_o[0]_i_3/O
                         net (fo=1, routed)           0.433     9.269    motion/hit_racket_l_o[0]_i_3_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.124     9.393 f  motion/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.843    10.236    motion/hit_racket_l_o[0]_i_2_n_0
    SLICE_X2Y108         LUT2 (Prop_lut2_I1_O)        0.124    10.360 r  motion/hit_racket_l_o[0]_i_1/O
                         net (fo=1, routed)           0.000    10.360    collision/hit_racket_l_o_reg[1]_2[0]
    SLICE_X2Y108         FDCE                                         r  collision/hit_racket_l_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.588     5.010    collision/clock_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  collision/hit_racket_l_o_reg[0]/C

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            collision/hit_wall_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.299ns  (logic 3.509ns (34.066%)  route 6.791ns (65.934%))
  Logic Levels:           10  (CARRY4=1 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          2.877     4.355    motion/slide_sw_i_IBUF[0]
    SLICE_X13Y110        LUT4 (Prop_lut4_I1_O)        0.124     4.479 r  motion/i__carry_i_16/O
                         net (fo=11, routed)          0.728     5.207    motion/racket_y_pos2[0]
    SLICE_X13Y113        LUT5 (Prop_lut5_I0_O)        0.118     5.325 r  motion/i__carry_i_14__0/O
                         net (fo=3, routed)           0.683     6.008    motion/i__carry_i_14__0_n_0
    SLICE_X13Y113        LUT4 (Prop_lut4_I1_O)        0.354     6.362 f  motion/i__carry_i_10/O
                         net (fo=3, routed)           0.281     6.643    motion/i__carry_i_10_n_0
    SLICE_X13Y113        LUT3 (Prop_lut3_I1_O)        0.332     6.975 r  motion/i__carry__0_i_4/O
                         net (fo=2, routed)           0.581     7.557    motion/i__carry__0_i_4_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I2_O)        0.124     7.681 r  motion/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.681    collision/FSM_sequential_state[0]_i_2__0_0[0]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.045 f  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.720     8.764    motion/CO[0]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.367     9.131 f  motion/FSM_sequential_state[0]_i_2__0/O
                         net (fo=4, routed)           0.435     9.567    collision/hit_wall_o_reg[2]_3
    SLICE_X2Y111         LUT5 (Prop_lut5_I1_O)        0.124     9.691 r  collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.485    10.175    collision/FSM_sequential_state_reg[1]_0
    SLICE_X2Y108         LUT2 (Prop_lut2_I0_O)        0.124    10.299 r  collision/hit_wall_o[2]_i_1/O
                         net (fo=1, routed)           0.000    10.299    collision/hit_wall_o[2]_i_1_n_0
    SLICE_X2Y108         FDCE                                         r  collision/hit_wall_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.588     5.010    collision/clock_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  collision/hit_wall_o_reg[2]/C

Slack:                    inf
  Source:                 slide_sw_i[0]
                            (input port)
  Destination:            collision/hit_wall_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.279ns  (logic 3.509ns (34.132%)  route 6.771ns (65.868%))
  Logic Levels:           10  (CARRY4=1 IBUF=1 LUT3=2 LUT4=3 LUT5=3)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  slide_sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  slide_sw_i_IBUF[0]_inst/O
                         net (fo=22, routed)          2.877     4.355    motion/slide_sw_i_IBUF[0]
    SLICE_X13Y110        LUT4 (Prop_lut4_I1_O)        0.124     4.479 r  motion/i__carry_i_16/O
                         net (fo=11, routed)          0.728     5.207    motion/racket_y_pos2[0]
    SLICE_X13Y113        LUT5 (Prop_lut5_I0_O)        0.118     5.325 r  motion/i__carry_i_14__0/O
                         net (fo=3, routed)           0.683     6.008    motion/i__carry_i_14__0_n_0
    SLICE_X13Y113        LUT4 (Prop_lut4_I1_O)        0.354     6.362 f  motion/i__carry_i_10/O
                         net (fo=3, routed)           0.281     6.643    motion/i__carry_i_10_n_0
    SLICE_X13Y113        LUT3 (Prop_lut3_I1_O)        0.332     6.975 r  motion/i__carry__0_i_4/O
                         net (fo=2, routed)           0.581     7.557    motion/i__carry__0_i_4_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I2_O)        0.124     7.681 r  motion/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.681    collision/FSM_sequential_state[0]_i_2__0_0[0]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.045 f  collision/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.720     8.764    motion/CO[0]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.367     9.131 f  motion/FSM_sequential_state[0]_i_2__0/O
                         net (fo=4, routed)           0.435     9.567    collision/hit_wall_o_reg[2]_3
    SLICE_X2Y111         LUT5 (Prop_lut5_I1_O)        0.124     9.691 r  collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.465    10.155    motion/FSM_sequential_state_reg[2]_1
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.124    10.279 r  motion/hit_wall_o[1]_i_1/O
                         net (fo=1, routed)           0.000    10.279    collision/D[1]
    SLICE_X2Y109         FDCE                                         r  collision/hit_wall_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.587     5.009    collision/clock_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  collision/hit_wall_o_reg[1]/C

Slack:                    inf
  Source:                 slide_sw_i[1]
                            (input port)
  Destination:            collision/hit_racket_r_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.249ns  (logic 3.129ns (30.525%)  route 7.120ns (69.475%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=1 LUT6=5)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  slide_sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  slide_sw_i_IBUF[1]_inst/O
                         net (fo=57, routed)          2.739     4.218    motion/slide_sw_i_IBUF[1]
    SLICE_X12Y108        LUT6 (Prop_lut6_I1_O)        0.124     4.342 r  motion/i__carry_i_14/O
                         net (fo=40, routed)          0.879     5.222    motion/racket_y_pos_o_reg[4]_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.346 r  motion/i__carry_i_9/O
                         net (fo=4, routed)           0.686     6.032    motion/i__carry_i_9_n_0
    SLICE_X12Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.156 r  motion/i__carry_i_1__5/O
                         net (fo=1, routed)           0.521     6.676    collision/ltOp_inferred__5/i__carry__0_0[3]
    SLICE_X13Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.061 r  collision/ltOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.061    collision/ltOp_inferred__5/i__carry_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.332 r  collision/ltOp_inferred__5/i__carry__0/CO[0]
                         net (fo=2, routed)           1.131     8.463    motion/hit_racket_l_o_reg[1]_1[0]
    SLICE_X11Y108        LUT6 (Prop_lut6_I1_O)        0.373     8.836 r  motion/hit_racket_l_o[0]_i_3/O
                         net (fo=1, routed)           0.433     9.269    motion/hit_racket_l_o[0]_i_3_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.124     9.393 f  motion/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.732    10.125    motion/hit_racket_l_o[0]_i_2_n_0
    SLICE_X3Y109         LUT2 (Prop_lut2_I1_O)        0.124    10.249 r  motion/hit_racket_r_o[0]_i_1/O
                         net (fo=1, routed)           0.000    10.249    collision/hit_racket_r_o_reg[1]_2[0]
    SLICE_X3Y109         FDCE                                         r  collision/hit_racket_r_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.587     5.009    collision/clock_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  collision/hit_racket_r_o_reg[0]/C

Slack:                    inf
  Source:                 slide_sw_i[1]
                            (input port)
  Destination:            collision/hit_racket_r_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.231ns  (logic 3.176ns (31.037%)  route 7.056ns (68.963%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  slide_sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  slide_sw_i_IBUF[1]_inst/O
                         net (fo=57, routed)          3.342     4.822    motion/slide_sw_i_IBUF[1]
    SLICE_X15Y111        LUT5 (Prop_lut5_I1_O)        0.124     4.946 f  motion/i__carry_i_9__1/O
                         net (fo=31, routed)          0.962     5.908    motion/racket_y_pos_o_reg[7]_0
    SLICE_X14Y109        LUT4 (Prop_lut4_I3_O)        0.148     6.056 r  motion/p_1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.455     6.511    motion/p_1_out_carry__1_i_3_n_0
    SLICE_X13Y109        LUT4 (Prop_lut4_I2_O)        0.328     6.839 r  motion/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.839    collision/hit_racket_l_o[1]_i_4[1]
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.330 f  collision/p_1_out_carry__1/CO[1]
                         net (fo=2, routed)           0.821     8.151    motion/hit_racket_l_o_reg[0]_1[0]
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.329     8.480 r  motion/hit_racket_l_o[1]_i_4/O
                         net (fo=1, routed)           0.263     8.743    motion/hit_racket_l_o[1]_i_4_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.124     8.867 f  motion/hit_racket_l_o[1]_i_3/O
                         net (fo=2, routed)           1.212    10.079    motion/hit_racket_l_o[1]_i_3_n_0
    SLICE_X2Y110         LUT2 (Prop_lut2_I1_O)        0.152    10.231 r  motion/hit_racket_r_o[1]_i_1/O
                         net (fo=1, routed)           0.000    10.231    collision/hit_racket_r_o_reg[1]_2[1]
    SLICE_X2Y110         FDCE                                         r  collision/hit_racket_r_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.587     5.009    collision/clock_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  collision/hit_racket_r_o_reg[1]/C

Slack:                    inf
  Source:                 slide_sw_i[1]
                            (input port)
  Destination:            collision/hit_racket_l_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.954ns  (logic 3.174ns (31.882%)  route 6.781ns (68.118%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  slide_sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    slide_sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  slide_sw_i_IBUF[1]_inst/O
                         net (fo=57, routed)          3.342     4.822    motion/slide_sw_i_IBUF[1]
    SLICE_X15Y111        LUT5 (Prop_lut5_I1_O)        0.124     4.946 f  motion/i__carry_i_9__1/O
                         net (fo=31, routed)          0.962     5.908    motion/racket_y_pos_o_reg[7]_0
    SLICE_X14Y109        LUT4 (Prop_lut4_I3_O)        0.148     6.056 r  motion/p_1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.455     6.511    motion/p_1_out_carry__1_i_3_n_0
    SLICE_X13Y109        LUT4 (Prop_lut4_I2_O)        0.328     6.839 r  motion/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.839    collision/hit_racket_l_o[1]_i_4[1]
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.330 f  collision/p_1_out_carry__1/CO[1]
                         net (fo=2, routed)           0.821     8.151    motion/hit_racket_l_o_reg[0]_1[0]
    SLICE_X11Y108        LUT4 (Prop_lut4_I0_O)        0.329     8.480 r  motion/hit_racket_l_o[1]_i_4/O
                         net (fo=1, routed)           0.263     8.743    motion/hit_racket_l_o[1]_i_4_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I0_O)        0.124     8.867 f  motion/hit_racket_l_o[1]_i_3/O
                         net (fo=2, routed)           0.937     9.804    motion/hit_racket_l_o[1]_i_3_n_0
    SLICE_X2Y108         LUT2 (Prop_lut2_I1_O)        0.150     9.954 r  motion/hit_racket_l_o[1]_i_1/O
                         net (fo=1, routed)           0.000     9.954    collision/hit_racket_l_o_reg[1]_2[1]
    SLICE_X2Y108         FDCE                                         r  collision/hit_racket_l_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         1.588     5.010    collision/clock_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  collision/hit_racket_l_o_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            score_display_inst/seven_segment/current_number_to_display_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.294%)  route 0.144ns (43.706%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[0]/C
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[0]/Q
                         net (fo=8, routed)           0.144     0.285    score_display_inst/seven_segment/seven_seg_sel[0]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.045     0.330 r  score_display_inst/seven_segment/current_number_to_display[0]_i_1/O
                         net (fo=1, routed)           0.000     0.330    score_display_inst/seven_segment/current_number_to_display__0_0[0]
    SLICE_X4Y99          FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.875     2.040    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[0]/C

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_display_inst/seven_segment/current_number_to_display_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.231ns (47.081%)  route 0.260ns (52.919%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[4]/C
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[4]/Q
                         net (fo=8, routed)           0.159     0.300    score_display_inst/seven_segment/seven_seg_sel[4]
    SLICE_X5Y99          LUT6 (Prop_lut6_I2_O)        0.045     0.345 r  score_display_inst/seven_segment/current_number_to_display[2]_i_2/O
                         net (fo=1, routed)           0.101     0.446    score_display_inst/seven_segment/current_number_to_display[2]_i_2_n_0
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.045     0.491 r  score_display_inst/seven_segment/current_number_to_display[2]_i_1/O
                         net (fo=1, routed)           0.000     0.491    score_display_inst/seven_segment/current_number_to_display__0_0[2]
    SLICE_X6Y99          FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.875     2.040    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[2]/C

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            score_display_inst/seven_segment/current_number_to_display_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.272ns (49.711%)  route 0.275ns (50.289%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[2]/C
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  score_display_inst/seven_segment/seg_sel_reg[2]/Q
                         net (fo=6, routed)           0.068     0.196    score_display_inst/seven_segment/seven_seg_sel[2]
    SLICE_X5Y99          LUT6 (Prop_lut6_I2_O)        0.099     0.295 r  score_display_inst/seven_segment/current_number_to_display/O
                         net (fo=4, routed)           0.208     0.502    score_display_inst/seven_segment/current_number_to_display_n_0
    SLICE_X4Y100         LUT4 (Prop_lut4_I3_O)        0.045     0.547 r  score_display_inst/seven_segment/current_number_to_display[1]_i_1/O
                         net (fo=1, routed)           0.000     0.547    score_display_inst/seven_segment/current_number_to_display__0_0[1]
    SLICE_X4Y100         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.868     2.034    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[1]/C

Slack:                    inf
  Source:                 push_button1_i
                            (input port)
  Destination:            controller_interface1/debounce_signal/sync_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.261ns (41.041%)  route 0.375ns (58.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  push_button1_i (IN)
                         net (fo=0)                   0.000     0.000    push_button1_i
    E18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  push_button1_i_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.635    controller_interface1/debounce_signal/push_but_i
    SLICE_X0Y111         FDRE                                         r  controller_interface1/debounce_signal/sync_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.869     2.034    controller_interface1/debounce_signal/clock_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  controller_interface1/debounce_signal/sync_in_reg/C

Slack:                    inf
  Source:                 push_button2_i
                            (input port)
  Destination:            controller_interface2/debounce_signal/sync_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.251ns (36.499%)  route 0.436ns (63.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  push_button2_i (IN)
                         net (fo=0)                   0.000     0.000    push_button2_i
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  push_button2_i_IBUF_inst/O
                         net (fo=1, routed)           0.436     0.687    controller_interface2/debounce_signal/push_but_i
    SLICE_X5Y113         FDRE                                         r  controller_interface2/debounce_signal/sync_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.862     2.028    controller_interface2/debounce_signal/clock_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  controller_interface2/debounce_signal/sync_in_reg/C

Slack:                    inf
  Source:                 rot_enc2_i[1]
                            (input port)
  Destination:            controller_interface2/g_debounce_signals[1].debounce_signal/sync_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.251ns (33.245%)  route 0.503ns (66.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  rot_enc2_i[1] (IN)
                         net (fo=0)                   0.000     0.000    rot_enc2_i[1]
    E17                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rot_enc2_i_IBUF[1]_inst/O
                         net (fo=1, routed)           0.503     0.754    controller_interface2/g_debounce_signals[1].debounce_signal/rot_enc_i[0]
    SLICE_X10Y118        FDRE                                         r  controller_interface2/g_debounce_signals[1].debounce_signal/sync_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.831     1.996    controller_interface2/g_debounce_signals[1].debounce_signal/clock_IBUF_BUFG
    SLICE_X10Y118        FDRE                                         r  controller_interface2/g_debounce_signals[1].debounce_signal/sync_in_reg/C

Slack:                    inf
  Source:                 score_display_inst/seven_segment/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            score_display_inst/seven_segment/current_number_to_display_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.066%)  route 0.620ns (76.934%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE                         0.000     0.000 r  score_display_inst/seven_segment/seg_sel_reg[0]/C
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  score_display_inst/seven_segment/seg_sel_reg[0]/Q
                         net (fo=8, routed)           0.370     0.511    score_display_inst/seven_segment/seven_seg_sel[0]
    SLICE_X4Y100         LUT4 (Prop_lut4_I0_O)        0.045     0.556 r  score_display_inst/seven_segment/current_number_to_display[3]_i_1/O
                         net (fo=1, routed)           0.250     0.806    score_display_inst/seven_segment/current_number_to_display__0_0[3]
    SLICE_X4Y99          FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.875     2.040    score_display_inst/seven_segment/clock_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  score_display_inst/seven_segment/current_number_to_display_reg[3]/C

Slack:                    inf
  Source:                 rot_enc2_i[0]
                            (input port)
  Destination:            controller_interface2/g_debounce_signals[0].debounce_signal/sync_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.249ns (28.392%)  route 0.629ns (71.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rot_enc2_i[0] (IN)
                         net (fo=0)                   0.000     0.000    rot_enc2_i[0]
    D17                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  rot_enc2_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.629     0.878    controller_interface2/g_debounce_signals[0].debounce_signal/rot_enc_i[0]
    SLICE_X9Y125         FDRE                                         r  controller_interface2/g_debounce_signals[0].debounce_signal/sync_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.824     1.989    controller_interface2/g_debounce_signals[0].debounce_signal/clock_IBUF_BUFG
    SLICE_X9Y125         FDRE                                         r  controller_interface2/g_debounce_signals[0].debounce_signal/sync_in_reg/C

Slack:                    inf
  Source:                 rot_enc1_i[0]
                            (input port)
  Destination:            controller_interface1/g_debounce_signals[0].debounce_signal/sync_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.278ns (29.138%)  route 0.675ns (70.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  rot_enc1_i[0] (IN)
                         net (fo=0)                   0.000     0.000    rot_enc1_i[0]
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  rot_enc1_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.675     0.953    controller_interface1/g_debounce_signals[0].debounce_signal/rot_enc_i[0]
    SLICE_X10Y121        FDRE                                         r  controller_interface1/g_debounce_signals[0].debounce_signal/sync_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.828     1.993    controller_interface1/g_debounce_signals[0].debounce_signal/clock_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  controller_interface1/g_debounce_signals[0].debounce_signal/sync_in_reg/C

Slack:                    inf
  Source:                 rot_enc1_i[1]
                            (input port)
  Destination:            controller_interface1/g_debounce_signals[1].debounce_signal/sync_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.268ns (27.572%)  route 0.704ns (72.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  rot_enc1_i[1] (IN)
                         net (fo=0)                   0.000     0.000    rot_enc1_i[1]
    D18                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  rot_enc1_i_IBUF[1]_inst/O
                         net (fo=1, routed)           0.704     0.972    controller_interface1/g_debounce_signals[1].debounce_signal/rot_enc_i[0]
    SLICE_X0Y122         FDRE                                         r  controller_interface1/g_debounce_signals[1].debounce_signal/sync_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=482, routed)         0.858     2.023    controller_interface1/g_debounce_signals[1].debounce_signal/clock_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  controller_interface1/g_debounce_signals[1].debounce_signal/sync_in_reg/C





