ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB134:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE BEGIN PV */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/main.c **** void SystemClock_Config(void);
  49:Core/Src/main.c **** static void MX_GPIO_Init(void);
  50:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  55:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /**
  60:Core/Src/main.c ****   * @brief  The application entry point.
  61:Core/Src/main.c ****   * @retval int
  62:Core/Src/main.c ****   */
  63:Core/Src/main.c **** int main(void)
  64:Core/Src/main.c **** {
  65:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c ****   /* USER CODE END 1 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  72:Core/Src/main.c ****   HAL_Init();
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE END Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Configure the system clock */
  79:Core/Src/main.c ****   SystemClock_Config();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Initialize all configured peripherals */
  86:Core/Src/main.c ****   MX_GPIO_Init();
  87:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  88:Core/Src/main.c **** 
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE END 2 */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Infinite loop */
  92:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  93:Core/Src/main.c ****   while (1)
  94:Core/Src/main.c ****   {
  95:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
  96:Core/Src/main.c ****       HAL_Delay(200);
  97:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
  98:Core/Src/main.c ****       HAL_Delay(200);
  99:Core/Src/main.c ****   }
 100:Core/Src/main.c **** }
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** /**
 103:Core/Src/main.c ****   * @brief System Clock Configuration
 104:Core/Src/main.c ****   * @retval None
 105:Core/Src/main.c ****   */
 106:Core/Src/main.c **** void SystemClock_Config(void)
 107:Core/Src/main.c **** {
 108:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 109:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 112:Core/Src/main.c ****   */
 113:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 114:Core/Src/main.c ****   {
 115:Core/Src/main.c ****     Error_Handler();
 116:Core/Src/main.c ****   }
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 119:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 120:Core/Src/main.c ****   */
 121:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 122:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 123:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 124:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 125:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 126:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 127:Core/Src/main.c ****   {
 128:Core/Src/main.c ****     Error_Handler();
 129:Core/Src/main.c ****   }
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 132:Core/Src/main.c ****   */
 133:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 134:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 135:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 136:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 138:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 141:Core/Src/main.c ****   {
 142:Core/Src/main.c ****     Error_Handler();
 143:Core/Src/main.c ****   }
 144:Core/Src/main.c **** }
 145:Core/Src/main.c **** 
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s 			page 4


 146:Core/Src/main.c **** /**
 147:Core/Src/main.c ****   * @brief GPIO Initialization Function
 148:Core/Src/main.c ****   * @param None
 149:Core/Src/main.c ****   * @retval None
 150:Core/Src/main.c ****   */
 151:Core/Src/main.c **** static void MX_GPIO_Init(void)
 152:Core/Src/main.c **** {
  28              		.loc 1 152 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 87B0     		sub	sp, sp, #28
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 40
 153:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 153 3 view .LVU1
  42              		.loc 1 153 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0194     		str	r4, [sp, #4]
  45 0008 0294     		str	r4, [sp, #8]
  46 000a 0394     		str	r4, [sp, #12]
  47 000c 0494     		str	r4, [sp, #16]
  48 000e 0594     		str	r4, [sp, #20]
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 156:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  49              		.loc 1 156 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 156 3 view .LVU4
  52              		.loc 1 156 3 view .LVU5
  53 0010 0D4B     		ldr	r3, .L3
  54 0012 DA6C     		ldr	r2, [r3, #76]
  55 0014 42F00202 		orr	r2, r2, #2
  56 0018 DA64     		str	r2, [r3, #76]
  57              		.loc 1 156 3 view .LVU6
  58 001a DB6C     		ldr	r3, [r3, #76]
  59 001c 03F00203 		and	r3, r3, #2
  60 0020 0093     		str	r3, [sp]
  61              		.loc 1 156 3 view .LVU7
  62 0022 009B     		ldr	r3, [sp]
  63              	.LBE4:
  64              		.loc 1 156 3 view .LVU8
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 159:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
  65              		.loc 1 159 3 view .LVU9
  66 0024 094D     		ldr	r5, .L3+4
  67 0026 2246     		mov	r2, r4
  68 0028 1021     		movs	r1, #16
  69 002a 2846     		mov	r0, r5
  70 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s 			page 5


  71              	.LVL0:
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /*Configure GPIO pin : PB4 */
 162:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_4;
  72              		.loc 1 162 3 view .LVU10
  73              		.loc 1 162 23 is_stmt 0 view .LVU11
  74 0030 1023     		movs	r3, #16
  75 0032 0193     		str	r3, [sp, #4]
 163:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  76              		.loc 1 163 3 is_stmt 1 view .LVU12
  77              		.loc 1 163 24 is_stmt 0 view .LVU13
  78 0034 0123     		movs	r3, #1
  79 0036 0293     		str	r3, [sp, #8]
 164:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  80              		.loc 1 164 3 is_stmt 1 view .LVU14
  81              		.loc 1 164 24 is_stmt 0 view .LVU15
  82 0038 0394     		str	r4, [sp, #12]
 165:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  83              		.loc 1 165 3 is_stmt 1 view .LVU16
  84              		.loc 1 165 25 is_stmt 0 view .LVU17
  85 003a 0494     		str	r4, [sp, #16]
 166:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  86              		.loc 1 166 3 is_stmt 1 view .LVU18
  87 003c 01A9     		add	r1, sp, #4
  88 003e 2846     		mov	r0, r5
  89 0040 FFF7FEFF 		bl	HAL_GPIO_Init
  90              	.LVL1:
 167:Core/Src/main.c **** 
 168:Core/Src/main.c **** }
  91              		.loc 1 168 1 is_stmt 0 view .LVU19
  92 0044 07B0     		add	sp, sp, #28
  93              	.LCFI2:
  94              		.cfi_def_cfa_offset 12
  95              		@ sp needed
  96 0046 30BD     		pop	{r4, r5, pc}
  97              	.L4:
  98              		.align	2
  99              	.L3:
 100 0048 00100240 		.word	1073876992
 101 004c 00040048 		.word	1207960576
 102              		.cfi_endproc
 103              	.LFE134:
 105              		.section	.text.Error_Handler,"ax",%progbits
 106              		.align	1
 107              		.global	Error_Handler
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 112              	Error_Handler:
 113              	.LFB135:
 169:Core/Src/main.c **** 
 170:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 171:Core/Src/main.c **** 
 172:Core/Src/main.c **** /* USER CODE END 4 */
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** /**
 175:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s 			page 6


 176:Core/Src/main.c ****   * @retval None
 177:Core/Src/main.c ****   */
 178:Core/Src/main.c **** void Error_Handler(void)
 179:Core/Src/main.c **** {
 114              		.loc 1 179 1 is_stmt 1 view -0
 115              		.cfi_startproc
 116              		@ Volatile: function does not return.
 117              		@ args = 0, pretend = 0, frame = 0
 118              		@ frame_needed = 0, uses_anonymous_args = 0
 119              		@ link register save eliminated.
 180:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 181:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 182:Core/Src/main.c ****   __disable_irq();
 120              		.loc 1 182 3 view .LVU21
 121              	.LBB5:
 122              	.LBI5:
 123              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s 			page 7


  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s 			page 8


  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s 			page 9


 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 124              		.loc 2 207 27 view .LVU22
 125              	.LBB6:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s 			page 10


 126              		.loc 2 209 3 view .LVU23
 127              		.syntax unified
 128              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 129 0000 72B6     		cpsid i
 130              	@ 0 "" 2
 131              		.thumb
 132              		.syntax unified
 133              	.L6:
 134              	.LBE6:
 135              	.LBE5:
 183:Core/Src/main.c ****   while (1)
 136              		.loc 1 183 3 discriminator 1 view .LVU24
 184:Core/Src/main.c ****   {
 185:Core/Src/main.c ****   }
 137              		.loc 1 185 3 discriminator 1 view .LVU25
 183:Core/Src/main.c ****   while (1)
 138              		.loc 1 183 9 discriminator 1 view .LVU26
 139 0002 FEE7     		b	.L6
 140              		.cfi_endproc
 141              	.LFE135:
 143              		.section	.text.SystemClock_Config,"ax",%progbits
 144              		.align	1
 145              		.global	SystemClock_Config
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 150              	SystemClock_Config:
 151              	.LFB133:
 107:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 152              		.loc 1 107 1 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 88
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156 0000 00B5     		push	{lr}
 157              	.LCFI3:
 158              		.cfi_def_cfa_offset 4
 159              		.cfi_offset 14, -4
 160 0002 97B0     		sub	sp, sp, #92
 161              	.LCFI4:
 162              		.cfi_def_cfa_offset 96
 108:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 163              		.loc 1 108 3 view .LVU28
 108:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 164              		.loc 1 108 22 is_stmt 0 view .LVU29
 165 0004 4422     		movs	r2, #68
 166 0006 0021     		movs	r1, #0
 167 0008 05A8     		add	r0, sp, #20
 168 000a FFF7FEFF 		bl	memset
 169              	.LVL2:
 109:Core/Src/main.c **** 
 170              		.loc 1 109 3 is_stmt 1 view .LVU30
 109:Core/Src/main.c **** 
 171              		.loc 1 109 22 is_stmt 0 view .LVU31
 172 000e 0023     		movs	r3, #0
 173 0010 0093     		str	r3, [sp]
 174 0012 0193     		str	r3, [sp, #4]
 175 0014 0293     		str	r3, [sp, #8]
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s 			page 11


 176 0016 0393     		str	r3, [sp, #12]
 177 0018 0493     		str	r3, [sp, #16]
 113:Core/Src/main.c ****   {
 178              		.loc 1 113 3 is_stmt 1 view .LVU32
 113:Core/Src/main.c ****   {
 179              		.loc 1 113 7 is_stmt 0 view .LVU33
 180 001a 4FF40070 		mov	r0, #512
 181 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 182              	.LVL3:
 113:Core/Src/main.c ****   {
 183              		.loc 1 113 6 view .LVU34
 184 0022 D0B9     		cbnz	r0, .L12
 121:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 185              		.loc 1 121 3 is_stmt 1 view .LVU35
 121:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 186              		.loc 1 121 36 is_stmt 0 view .LVU36
 187 0024 1023     		movs	r3, #16
 188 0026 0593     		str	r3, [sp, #20]
 122:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 189              		.loc 1 122 3 is_stmt 1 view .LVU37
 122:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 190              		.loc 1 122 30 is_stmt 0 view .LVU38
 191 0028 0123     		movs	r3, #1
 192 002a 0B93     		str	r3, [sp, #44]
 123:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 193              		.loc 1 123 3 is_stmt 1 view .LVU39
 123:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 194              		.loc 1 123 41 is_stmt 0 view .LVU40
 195 002c 0023     		movs	r3, #0
 196 002e 0C93     		str	r3, [sp, #48]
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 197              		.loc 1 124 3 is_stmt 1 view .LVU41
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 198              		.loc 1 124 35 is_stmt 0 view .LVU42
 199 0030 6022     		movs	r2, #96
 200 0032 0D92     		str	r2, [sp, #52]
 125:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 201              		.loc 1 125 3 is_stmt 1 view .LVU43
 125:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 202              		.loc 1 125 34 is_stmt 0 view .LVU44
 203 0034 0F93     		str	r3, [sp, #60]
 126:Core/Src/main.c ****   {
 204              		.loc 1 126 3 is_stmt 1 view .LVU45
 126:Core/Src/main.c ****   {
 205              		.loc 1 126 7 is_stmt 0 view .LVU46
 206 0036 05A8     		add	r0, sp, #20
 207 0038 FFF7FEFF 		bl	HAL_RCC_OscConfig
 208              	.LVL4:
 126:Core/Src/main.c ****   {
 209              		.loc 1 126 6 view .LVU47
 210 003c 78B9     		cbnz	r0, .L13
 133:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 211              		.loc 1 133 3 is_stmt 1 view .LVU48
 133:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 212              		.loc 1 133 31 is_stmt 0 view .LVU49
 213 003e 0F23     		movs	r3, #15
 214 0040 0093     		str	r3, [sp]
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s 			page 12


 135:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 215              		.loc 1 135 3 is_stmt 1 view .LVU50
 135:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 216              		.loc 1 135 34 is_stmt 0 view .LVU51
 217 0042 0021     		movs	r1, #0
 218 0044 0191     		str	r1, [sp, #4]
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 219              		.loc 1 136 3 is_stmt 1 view .LVU52
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 220              		.loc 1 136 35 is_stmt 0 view .LVU53
 221 0046 0291     		str	r1, [sp, #8]
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 222              		.loc 1 137 3 is_stmt 1 view .LVU54
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 223              		.loc 1 137 36 is_stmt 0 view .LVU55
 224 0048 0391     		str	r1, [sp, #12]
 138:Core/Src/main.c **** 
 225              		.loc 1 138 3 is_stmt 1 view .LVU56
 138:Core/Src/main.c **** 
 226              		.loc 1 138 36 is_stmt 0 view .LVU57
 227 004a 0491     		str	r1, [sp, #16]
 140:Core/Src/main.c ****   {
 228              		.loc 1 140 3 is_stmt 1 view .LVU58
 140:Core/Src/main.c ****   {
 229              		.loc 1 140 7 is_stmt 0 view .LVU59
 230 004c 6846     		mov	r0, sp
 231 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 232              	.LVL5:
 140:Core/Src/main.c ****   {
 233              		.loc 1 140 6 view .LVU60
 234 0052 30B9     		cbnz	r0, .L14
 144:Core/Src/main.c **** 
 235              		.loc 1 144 1 view .LVU61
 236 0054 17B0     		add	sp, sp, #92
 237              	.LCFI5:
 238              		.cfi_remember_state
 239              		.cfi_def_cfa_offset 4
 240              		@ sp needed
 241 0056 5DF804FB 		ldr	pc, [sp], #4
 242              	.L12:
 243              	.LCFI6:
 244              		.cfi_restore_state
 115:Core/Src/main.c ****   }
 245              		.loc 1 115 5 is_stmt 1 view .LVU62
 246 005a FFF7FEFF 		bl	Error_Handler
 247              	.LVL6:
 248              	.L13:
 128:Core/Src/main.c ****   }
 249              		.loc 1 128 5 view .LVU63
 250 005e FFF7FEFF 		bl	Error_Handler
 251              	.LVL7:
 252              	.L14:
 142:Core/Src/main.c ****   }
 253              		.loc 1 142 5 view .LVU64
 254 0062 FFF7FEFF 		bl	Error_Handler
 255              	.LVL8:
 256              		.cfi_endproc
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s 			page 13


 257              	.LFE133:
 259              		.section	.text.main,"ax",%progbits
 260              		.align	1
 261              		.global	main
 262              		.syntax unified
 263              		.thumb
 264              		.thumb_func
 266              	main:
 267              	.LFB132:
  64:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 268              		.loc 1 64 1 view -0
 269              		.cfi_startproc
 270              		@ Volatile: function does not return.
 271              		@ args = 0, pretend = 0, frame = 0
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273 0000 08B5     		push	{r3, lr}
 274              	.LCFI7:
 275              		.cfi_def_cfa_offset 8
 276              		.cfi_offset 3, -8
 277              		.cfi_offset 14, -4
  72:Core/Src/main.c **** 
 278              		.loc 1 72 3 view .LVU66
 279 0002 FFF7FEFF 		bl	HAL_Init
 280              	.LVL9:
  79:Core/Src/main.c **** 
 281              		.loc 1 79 3 view .LVU67
 282 0006 FFF7FEFF 		bl	SystemClock_Config
 283              	.LVL10:
  86:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 284              		.loc 1 86 3 view .LVU68
 285 000a FFF7FEFF 		bl	MX_GPIO_Init
 286              	.LVL11:
 287              	.L16:
  93:Core/Src/main.c ****   {
 288              		.loc 1 93 3 discriminator 1 view .LVU69
  95:Core/Src/main.c ****       HAL_Delay(200);
 289              		.loc 1 95 7 discriminator 1 view .LVU70
 290 000e 094C     		ldr	r4, .L18
 291 0010 0022     		movs	r2, #0
 292 0012 1021     		movs	r1, #16
 293 0014 2046     		mov	r0, r4
 294 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 295              	.LVL12:
  96:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 296              		.loc 1 96 7 discriminator 1 view .LVU71
 297 001a C820     		movs	r0, #200
 298 001c FFF7FEFF 		bl	HAL_Delay
 299              	.LVL13:
  97:Core/Src/main.c ****       HAL_Delay(200);
 300              		.loc 1 97 7 discriminator 1 view .LVU72
 301 0020 0022     		movs	r2, #0
 302 0022 1021     		movs	r1, #16
 303 0024 2046     		mov	r0, r4
 304 0026 FFF7FEFF 		bl	HAL_GPIO_WritePin
 305              	.LVL14:
  98:Core/Src/main.c ****   }
 306              		.loc 1 98 7 discriminator 1 view .LVU73
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s 			page 14


 307 002a C820     		movs	r0, #200
 308 002c FFF7FEFF 		bl	HAL_Delay
 309              	.LVL15:
  93:Core/Src/main.c ****   {
 310              		.loc 1 93 9 discriminator 1 view .LVU74
 311 0030 EDE7     		b	.L16
 312              	.L19:
 313 0032 00BF     		.align	2
 314              	.L18:
 315 0034 00040048 		.word	1207960576
 316              		.cfi_endproc
 317              	.LFE132:
 319              		.text
 320              	.Letext0:
 321              		.file 3 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 322              		.file 4 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 323              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l432xx.h"
 324              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 325              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 326              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 327              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 328              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 329              		.file 11 "<built-in>"
ARM GAS  /var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s:20     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s:100    .text.MX_GPIO_Init:0000000000000048 $d
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s:106    .text.Error_Handler:0000000000000000 $t
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s:112    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s:144    .text.SystemClock_Config:0000000000000000 $t
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s:150    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s:260    .text.main:0000000000000000 $t
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s:266    .text.main:0000000000000000 main
/var/folders/2t/m8fxzh8x4_sbjhbznkdrr5wr0000gn/T//ccUcWkCU.s:315    .text.main:0000000000000034 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_Delay
