#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb 26 11:30:02 2023
# Process ID: 16916
# Current directory: G:/zynq/ioDetector/FPGA_ioDetector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19872 G:\zynq\ioDetector\FPGA_ioDetector\ioDetector.xpr
# Log file: G:/zynq/ioDetector/FPGA_ioDetector/vivado.log
# Journal file: G:/zynq/ioDetector/FPGA_ioDetector\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.xpr
update_compile_order -fileset sources_1
update_module_reference ioDetector_main_0_0
export_ip_user_files -of_objects  [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/new/EXAMPLE_SIG.v] -no_script -reset -force -quiet
remove_files  G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/new/EXAMPLE_SIG.v
file delete -force G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/new/EXAMPLE_SIG.v
export_ip_user_files -of_objects  [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/new/test.v] -no_script -reset -force -quiet
remove_files  G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/new/test.v
file delete -force G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/new/test.v
update_module_reference ioDetector_main_0_0
validate_bd_design
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {4}] [get_bd_cells ila_0]
endgroup
validate_bd_design
save_bd_design
generate_target all [get_files  G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
catch { config_ip_cache -export [get_ips -all ioDetector_ila_0_0] }
catch { [ delete_ip_run [get_ips -all ioDetector_ila_0_0] ] }
export_ip_user_files -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
launch_runs -jobs 4 ioDetector_main_0_0_synth_1
export_simulation -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -directory G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/sim_scripts -ip_user_files_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files -ipstatic_source_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/modelsim} {questa=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/questa} {riviera=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/riviera} {activehdl=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
save_wave_config {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
update_module_reference ioDetector_main_0_0
generate_target all [get_files  G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
export_ip_user_files -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
launch_runs -jobs 8 ioDetector_main_0_0_synth_1
export_simulation -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -directory G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/sim_scripts -ip_user_files_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files -ipstatic_source_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/modelsim} {questa=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/questa} {riviera=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/riviera} {activehdl=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
open_bd_design {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd}
update_module_reference ioDetector_main_0_0
update_module_reference ioDetector_main_0_0
validate_bd_design
generate_target all [get_files  G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
export_ip_user_files -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
launch_runs -jobs 8 ioDetector_main_0_0_synth_1
export_simulation -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -directory G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/sim_scripts -ip_user_files_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files -ipstatic_source_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/modelsim} {questa=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/questa} {riviera=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/riviera} {activehdl=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
update_module_reference ioDetector_main_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
save_wave_config {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
update_module_reference ioDetector_main_0_0
generate_target all [get_files  G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
export_ip_user_files -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
launch_runs -jobs 8 ioDetector_main_0_0_synth_1
export_simulation -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -directory G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/sim_scripts -ip_user_files_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files -ipstatic_source_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/modelsim} {questa=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/questa} {riviera=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/riviera} {activehdl=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -top
make_wrapper -files [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
save_wave_config {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
update_module_reference ioDetector_main_0_0
generate_target all [get_files  G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
export_ip_user_files -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
launch_runs -jobs 8 ioDetector_main_0_0_synth_1
export_simulation -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -directory G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/sim_scripts -ip_user_files_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files -ipstatic_source_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/modelsim} {questa=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/questa} {riviera=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/riviera} {activehdl=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
save_wave_config {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
update_module_reference ioDetector_main_0_0
generate_target all [get_files  G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
export_ip_user_files -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
launch_runs -jobs 8 ioDetector_main_0_0_synth_1
export_simulation -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -directory G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/sim_scripts -ip_user_files_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files -ipstatic_source_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/modelsim} {questa=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/questa} {riviera=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/riviera} {activehdl=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ioDetector_i/ila_0"}]]
save_wave_config {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
update_compile_order -fileset sources_1
close [ open G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/new/test.v w ]
add_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/new/test.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference ioDetector_main_0_0
create_bd_cell -type module -reference test test_0
set_property location {3 921 10} [get_bd_cells test_0]
connect_bd_net [get_bd_pins main_0/bitClk] [get_bd_pins test_0/bitClk]
startgroup
set_property -dict [list CONFIG.C_PROBE6_WIDTH {33} CONFIG.C_PROBE5_WIDTH {8} CONFIG.C_NUM_OF_PROBES {7}] [get_bd_cells ila_0]
endgroup
startgroup
create_bd_port -dir O io_1
connect_bd_net [get_bd_pins /test_0/io] [get_bd_ports io_1]
endgroup
connect_bd_net [get_bd_pins ila_0/probe4] [get_bd_pins test_0/io]
connect_bd_net [get_bd_pins ila_0/probe5] [get_bd_pins test_0/j]
connect_bd_net [get_bd_pins ila_0/probe6] [get_bd_pins test_0/msg]
save_bd_design
validate_bd_design
generate_target all [get_files  G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
catch { config_ip_cache -export [get_ips -all ioDetector_ila_0_0] }
export_ip_user_files -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
launch_runs -jobs 8 {ioDetector_ila_0_0_synth_1 ioDetector_main_0_0_synth_1 ioDetector_test_0_0_synth_1}
export_simulation -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -directory G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/sim_scripts -ip_user_files_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files -ipstatic_source_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/modelsim} {questa=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/questa} {riviera=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/riviera} {activehdl=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -top
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
wait_on_run ioDetector_ila_0_0_synth_1
reset_run synth_1
reset_run ioDetector_ila_0_0_synth_1
reset_run ioDetector_ila_0_0_synth_1
launch_runs ioDetector_ila_0_0_synth_1
wait_on_run ioDetector_ila_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
synth_design -rtl -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list io_1]]
place_ports io_1 Y19
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
refresh_design
save_wave_config {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
update_module_reference ioDetector_main_0_0
update_module_reference ioDetector_test_0_0
generate_target all [get_files  G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
export_ip_user_files -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
launch_runs -jobs 8 {ioDetector_main_0_0_synth_1 ioDetector_test_0_0_synth_1}
export_simulation -of_objects [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -directory G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/sim_scripts -ip_user_files_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files -ipstatic_source_dir G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/modelsim} {questa=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/questa} {riviera=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/riviera} {activehdl=G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ioDetector.bd]
refresh_design
set_property PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.runs/impl_1/ioDetector_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
