/* Liberty timing model — sample standard cell library */
/* Technology: generic 28nm, typical corner           */

library (sample_cells) {
  comment                        : "Sample cell library";
  delay_model                    : table_lookup;
  time_unit                      : "1ns";
  voltage_unit                   : "1V";
  current_unit                   : "1mA";
  pulling_resistance_unit        : "1kohm";
  leakage_power_unit             : "1nW";
  capacitive_load_unit (1, pf);

  lu_table_template (delay_template_3x3) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1    ("0.01, 0.05, 0.10");
    index_2    ("0.01, 0.05, 0.10");
  }

  /* NAND2X1 — 2-input NAND gate, drive strength 1 */
  cell (NAND2X1) {
    cell_leakage_power : 3.7;

    pin (A) {
      direction    : input;
      capacitance  : 0.010;
    }
    pin (B) {
      direction    : input;
      capacitance  : 0.010;
    }
    pin (Y) {
      direction    : output;
      max_capacitance : 0.50;

      timing () {
        related_pin   : "A";
        timing_type   : combinational;
        timing_sense  : negative_unate;

        cell_rise (delay_template_3x3) {
          index_1 ("0.01, 0.05, 0.10");
          index_2 ("0.01, 0.05, 0.10");
          values  ("0.05, 0.07, 0.10",
                   "0.08, 0.11, 0.15",
                   "0.13, 0.17, 0.22");
        }
        cell_fall (delay_template_3x3) {
          index_1 ("0.01, 0.05, 0.10");
          index_2 ("0.01, 0.05, 0.10");
          values  ("0.04, 0.06, 0.09",
                   "0.07, 0.10, 0.13",
                   "0.11, 0.15, 0.19");
        }
      }
    }
  }

  /* DFFX1 — positive-edge D flip-flop, drive strength 1 */
  cell (DFFX1) {
    cell_leakage_power : 8.2;
    ff (IQ, IQN) {
      next_state         : "D";
      clocked_on         : "CK";
    }
    pin (D) {
      direction   : input;
      capacitance : 0.012;
      timing () {
        related_pin  : "CK";
        timing_type  : setup_rising;
        timing_sense : non_unate;
        rise_constraint (delay_template_3x3) {
          index_1 ("0.01, 0.05, 0.10");
          index_2 ("0.01, 0.05, 0.10");
          values  ("0.04, 0.05, 0.06",
                   "0.05, 0.06, 0.07",
                   "0.06, 0.07, 0.09");
        }
      }
    }
    pin (CK) {
      direction   : input;
      capacitance : 0.015;
    }
    pin (Q) {
      direction       : output;
      max_capacitance : 0.50;
      timing () {
        related_pin  : "CK";
        timing_type  : rising_edge;
        timing_sense : non_unate;
        cell_rise (delay_template_3x3) {
          index_1 ("0.01, 0.05, 0.10");
          index_2 ("0.01, 0.05, 0.10");
          values  ("0.12, 0.15, 0.20",
                   "0.16, 0.20, 0.26",
                   "0.22, 0.27, 0.34");
        }
        cell_fall (delay_template_3x3) {
          index_1 ("0.01, 0.05, 0.10");
          index_2 ("0.01, 0.05, 0.10");
          values  ("0.10, 0.13, 0.17",
                   "0.14, 0.18, 0.23",
                   "0.19, 0.24, 0.30");
        }
      }
    }
  }
}
