// Seed: 1339564604
module module_0 (
    output wire id_0,
    input supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input uwire id_4,
    input tri id_5,
    output tri id_6,
    output tri0 id_7
);
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output logic id_2,
    output uwire id_3,
    output wor id_4,
    output supply1 id_5
);
  wire id_7;
  wire id_8;
  xor primCall (id_5, id_1, id_8);
  always id_2 = #1 id_8;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_5,
      id_1,
      id_1,
      id_1,
      id_5,
      id_5
  );
endmodule
module module_2 (
    input  uwire id_0,
    input  wor   id_1,
    input  uwire id_2,
    output tri0  id_3,
    inout  wor   id_4
);
  logic id_6;
  ;
  logic [1 : -1] id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_2,
      id_0,
      id_4,
      id_4
  );
  logic id_8;
  logic id_9;
  ;
endmodule
