#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jan 15 13:35:17 2022
# Process ID: 2756
# Current directory: C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1
# Command line: vivado.exe -log hydro_spartan_7.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hydro_spartan_7.tcl
# Log file: C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/hydro_spartan_7.vds
# Journal file: C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source hydro_spartan_7.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.180 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [filemgmt 56-12] File 'C:/Users/franc/hydro_spartan_7/HydroE21.elf' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [Project 1-1693] ELF association failed for file C:/Users/franc/hydro_spartan_7/HydroE21.elf in design mb_system. File checksum is not matching.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1126.180 ; gain = 0.000
Command: synth_design -top hydro_spartan_7 -part xc7s50ftgb196-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50ftgb196-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15380
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1195.480 ; gain = 69.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hydro_spartan_7' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/hydro_spartan_7.vhd:76]
INFO: [Synth 8-3491] module 'Test_DOA' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Test_DOA.vhd:45' bound to instance 'PhaseHydrophones' of component 'Test_DOA' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/hydro_spartan_7.vhd:246]
INFO: [Synth 8-638] synthesizing module 'Test_DOA' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Test_DOA.vhd:66]
INFO: [Synth 8-3491] module 'FFTs' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFTs.vhd:22' bound to instance 'u_FFTs' of component 'FFTs' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Test_DOA.vhd:224]
INFO: [Synth 8-638] synthesizing module 'FFTs' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFTs.vhd:48]
INFO: [Synth 8-3491] module 'Fenetrage' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Fenetrage.vhd:23' bound to instance 'u_Fenetrage' of component 'Fenetrage' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFTs.vhd:156]
INFO: [Synth 8-638] synthesizing module 'Fenetrage' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Fenetrage.vhd:37]
INFO: [Synth 8-3491] module 'SampleHold' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SampleHold.vhd:22' bound to instance 'u_SampleHold' of component 'SampleHold' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Fenetrage.vhd:143]
INFO: [Synth 8-638] synthesizing module 'SampleHold' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SampleHold.vhd:33]
INFO: [Synth 8-3491] module 'Sample_and_Hold' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Sample_and_Hold.vhd:22' bound to instance 'u_Sample_and_Hold' of component 'Sample_and_Hold' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SampleHold.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Sample_and_Hold' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Sample_and_Hold.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Sample_and_Hold' (1#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Sample_and_Hold.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'SampleHold' (2#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SampleHold.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Fenetrage' (3#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Fenetrage.vhd:37]
INFO: [Synth 8-3491] module 'FFT_Hydro_Ref' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_Ref.vhd:22' bound to instance 'u_FFT_Hydro_Ref' of component 'FFT_Hydro_Ref' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFTs.vhd:168]
INFO: [Synth 8-638] synthesizing module 'FFT_Hydro_Ref' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_Ref.vhd:36]
INFO: [Synth 8-3491] module 'FFT_HDL_Optimized_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block2.vhd:24' bound to instance 'u_FFT_HDL_Optimized' of component 'FFT_HDL_Optimized_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_Ref.vhd:82]
INFO: [Synth 8-638] synthesizing module 'FFT_HDL_Optimized_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block2.vhd:38]
INFO: [Synth 8-3491] module 'TWDLROM_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/TWDLROM_block2.vhd:23' bound to instance 'u_MinResRX2FFT_TWDLROM' of component 'TWDLROM_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block2.vhd:258]
INFO: [Synth 8-638] synthesizing module 'TWDLROM_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/TWDLROM_block2.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'TWDLROM_block2' (4#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/TWDLROM_block2.vhd:36]
INFO: [Synth 8-3491] module 'MINRESRX2FFT_MEMORY_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block2.vhd:23' bound to instance 'u_MinResRX2FFT_MEMORY' of component 'MINRESRX2FFT_MEMORY_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block2.vhd:269]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_MEMORY_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block2.vhd:48]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_im_11' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block2.vhd:166]
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic' (5#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_re_11' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block2.vhd:179]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_im_10' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block2.vhd:192]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_re_10' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block2.vhd:205]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_re_01' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block2.vhd:218]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_im_01' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block2.vhd:231]
INFO: [Synth 8-226] default block is never used [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block2.vhd:446]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_MEMORY_block2' (6#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block2.vhd:48]
INFO: [Synth 8-3491] module 'MINRESRX2FFT_BTFSEL_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_BTFSEL_block2.vhd:22' bound to instance 'u_MinResRX2FFT_BTFSEL' of component 'MINRESRX2FFT_BTFSEL_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block2.vhd:292]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_BTFSEL_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_BTFSEL_block2.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_BTFSEL_block2' (7#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_BTFSEL_block2.vhd:46]
INFO: [Synth 8-3491] module 'MINRESRX2_BUTTERFLY_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2_BUTTERFLY_block2.vhd:23' bound to instance 'u_MinResRX2FFT_BUTTERFLY' of component 'MINRESRX2_BUTTERFLY_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block2.vhd:314]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2_BUTTERFLY_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2_BUTTERFLY_block2.vhd:44]
INFO: [Synth 8-3491] module 'Complex3Multiply_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Complex3Multiply_block2.vhd:22' bound to instance 'u_MUL3' of component 'Complex3Multiply_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2_BUTTERFLY_block2.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Complex3Multiply_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Complex3Multiply_block2.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Complex3Multiply_block2' (8#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Complex3Multiply_block2.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2_BUTTERFLY_block2' (9#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2_BUTTERFLY_block2.vhd:44]
INFO: [Synth 8-3491] module 'MINRESRX2FFT_MEMSEL_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMSEL_block2.vhd:22' bound to instance 'u_MinResRX2FFT_MEMSEL' of component 'MINRESRX2FFT_MEMSEL_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block2.vhd:333]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_MEMSEL_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMSEL_block2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_MEMSEL_block2' (10#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMSEL_block2.vhd:42]
INFO: [Synth 8-3491] module 'MINRESRX2FFT_CTRL_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_CTRL_block2.vhd:22' bound to instance 'u_MinResRX2FFT_CTRL' of component 'MINRESRX2FFT_CTRL_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block2.vhd:351]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_CTRL_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_CTRL_block2.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_CTRL_block2' (11#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_CTRL_block2.vhd:54]
INFO: [Synth 8-3491] module 'MINRESRX2FFT_OUTMux_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_OUTMux_block2.vhd:22' bound to instance 'u_MinResRX2FFT_OUTMUX' of component 'MINRESRX2FFT_OUTMux_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block2.vhd:381]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_OUTMux_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_OUTMux_block2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_OUTMux_block2' (12#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_OUTMux_block2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'FFT_HDL_Optimized_block2' (13#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block2.vhd:38]
INFO: [Synth 8-3491] module 'HDL_CMA_core_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block2.vhd:25' bound to instance 'u_Complex_to_Magnitude_Angle_HDL_Optimized' of component 'HDL_CMA_core_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_Ref.vhd:94]
INFO: [Synth 8-638] synthesizing module 'HDL_CMA_core_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block2.vhd:39]
INFO: [Synth 8-3491] module 'Quadrant_Mapper_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Mapper_block2.vhd:22' bound to instance 'u_QuadrantMapper' of component 'Quadrant_Mapper_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block2.vhd:247]
INFO: [Synth 8-638] synthesizing module 'Quadrant_Mapper_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Mapper_block2.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Quadrant_Mapper_block2' (14#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Mapper_block2.vhd:35]
INFO: [Synth 8-3491] module 'CordicKernelMag_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block2.vhd:22' bound to instance 'u_Iteration' of component 'CordicKernelMag_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block2.vhd:258]
INFO: [Synth 8-638] synthesizing module 'CordicKernelMag_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block2.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'CordicKernelMag_block2' (15#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block2.vhd:35]
INFO: [Synth 8-3491] module 'CordicKernelMag_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block2.vhd:22' bound to instance 'u_Iteration_1' of component 'CordicKernelMag_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block2.vhd:269]
INFO: [Synth 8-3491] module 'CordicKernelMag_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block2.vhd:22' bound to instance 'u_Iteration_2' of component 'CordicKernelMag_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block2.vhd:280]
INFO: [Synth 8-3491] module 'CordicKernelMag_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block2.vhd:22' bound to instance 'u_Iteration_3' of component 'CordicKernelMag_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block2.vhd:291]
INFO: [Synth 8-3491] module 'CordicKernelMag_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block2.vhd:22' bound to instance 'u_Iteration_4' of component 'CordicKernelMag_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block2.vhd:302]
INFO: [Synth 8-3491] module 'CordicKernelMag_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block2.vhd:22' bound to instance 'u_Iteration_5' of component 'CordicKernelMag_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block2.vhd:313]
INFO: [Synth 8-3491] module 'CordicKernelMag_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block2.vhd:22' bound to instance 'u_Iteration_6' of component 'CordicKernelMag_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block2.vhd:324]
INFO: [Synth 8-3491] module 'CordicKernelMag_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block2.vhd:22' bound to instance 'u_Iteration_7' of component 'CordicKernelMag_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block2.vhd:335]
INFO: [Synth 8-3491] module 'CordicKernelMag_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block2.vhd:22' bound to instance 'u_Iteration_8' of component 'CordicKernelMag_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block2.vhd:346]
INFO: [Synth 8-3491] module 'CordicKernelMag_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block2.vhd:22' bound to instance 'u_Iteration_9' of component 'CordicKernelMag_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block2.vhd:357]
INFO: [Synth 8-3491] module 'CordicKernelMag_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block2.vhd:22' bound to instance 'u_Iteration_10' of component 'CordicKernelMag_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block2.vhd:368]
INFO: [Synth 8-3491] module 'CordicKernelMag_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block2.vhd:22' bound to instance 'u_Iteration_11' of component 'CordicKernelMag_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block2.vhd:379]
INFO: [Synth 8-3491] module 'Quadrant_Correction_block2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Correction_block2.vhd:22' bound to instance 'u_QuadrantCorrection' of component 'Quadrant_Correction_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block2.vhd:390]
INFO: [Synth 8-638] synthesizing module 'Quadrant_Correction_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Correction_block2.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Quadrant_Correction_block2' (16#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Correction_block2.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'HDL_CMA_core_block2' (17#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block2.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'FFT_Hydro_Ref' (18#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_Ref.vhd:36]
INFO: [Synth 8-3491] module 'FFT_Hydro_1' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_1.vhd:22' bound to instance 'u_FFT_Hydro_1' of component 'FFT_Hydro_1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFTs.vhd:180]
INFO: [Synth 8-638] synthesizing module 'FFT_Hydro_1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_1.vhd:35]
INFO: [Synth 8-3491] module 'FFT_HDL_Optimized' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized.vhd:24' bound to instance 'u_FFT_HDL_Optimized' of component 'FFT_HDL_Optimized' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_1.vhd:79]
INFO: [Synth 8-638] synthesizing module 'FFT_HDL_Optimized' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized.vhd:37]
INFO: [Synth 8-3491] module 'TWDLROM' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/TWDLROM.vhd:23' bound to instance 'u_MinResRX2FFT_TWDLROM' of component 'TWDLROM' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized.vhd:257]
INFO: [Synth 8-638] synthesizing module 'TWDLROM' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/TWDLROM.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'TWDLROM' (19#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/TWDLROM.vhd:36]
INFO: [Synth 8-3491] module 'MINRESRX2FFT_MEMORY' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY.vhd:23' bound to instance 'u_MinResRX2FFT_MEMORY' of component 'MINRESRX2FFT_MEMORY' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized.vhd:268]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_MEMORY' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY.vhd:48]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_im_11' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY.vhd:166]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_re_11' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY.vhd:179]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_im_10' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY.vhd:192]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_re_10' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY.vhd:205]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_re_01_generic' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY.vhd:218]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_im_01' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY.vhd:231]
INFO: [Synth 8-226] default block is never used [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY.vhd:446]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_MEMORY' (20#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY.vhd:48]
INFO: [Synth 8-3491] module 'MINRESRX2FFT_BTFSEL' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_BTFSEL.vhd:22' bound to instance 'u_MinResRX2FFT_BTFSEL' of component 'MINRESRX2FFT_BTFSEL' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized.vhd:291]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_BTFSEL' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_BTFSEL.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_BTFSEL' (21#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_BTFSEL.vhd:46]
INFO: [Synth 8-3491] module 'MINRESRX2_BUTTERFLY' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2_BUTTERFLY.vhd:23' bound to instance 'u_MinResRX2FFT_BUTTERFLY' of component 'MINRESRX2_BUTTERFLY' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized.vhd:313]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2_BUTTERFLY' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2_BUTTERFLY.vhd:44]
INFO: [Synth 8-3491] module 'Complex3Multiply' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Complex3Multiply.vhd:22' bound to instance 'u_MUL3' of component 'Complex3Multiply' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2_BUTTERFLY.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Complex3Multiply' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Complex3Multiply.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Complex3Multiply' (22#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Complex3Multiply.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2_BUTTERFLY' (23#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2_BUTTERFLY.vhd:44]
INFO: [Synth 8-3491] module 'MINRESRX2FFT_MEMSEL' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMSEL.vhd:22' bound to instance 'u_MinResRX2FFT_MEMSEL' of component 'MINRESRX2FFT_MEMSEL' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized.vhd:332]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_MEMSEL' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMSEL.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_MEMSEL' (24#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMSEL.vhd:42]
INFO: [Synth 8-3491] module 'MINRESRX2FFT_CTRL' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_CTRL.vhd:22' bound to instance 'u_MinResRX2FFT_CTRL' of component 'MINRESRX2FFT_CTRL' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized.vhd:350]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_CTRL' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_CTRL.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_CTRL' (25#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_CTRL.vhd:54]
INFO: [Synth 8-3491] module 'MINRESRX2FFT_OUTMux' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_OUTMux.vhd:22' bound to instance 'u_MinResRX2FFT_OUTMUX' of component 'MINRESRX2FFT_OUTMux' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized.vhd:380]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_OUTMux' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_OUTMux.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_OUTMux' (26#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_OUTMux.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'FFT_HDL_Optimized' (27#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized.vhd:37]
INFO: [Synth 8-3491] module 'HDL_CMA_core' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core.vhd:25' bound to instance 'u_Complex_to_Magnitude_Angle_HDL_Optimized' of component 'HDL_CMA_core' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'HDL_CMA_core' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core.vhd:39]
INFO: [Synth 8-3491] module 'Quadrant_Mapper' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Mapper.vhd:22' bound to instance 'u_QuadrantMapper' of component 'Quadrant_Mapper' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core.vhd:247]
INFO: [Synth 8-638] synthesizing module 'Quadrant_Mapper' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Mapper.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Quadrant_Mapper' (28#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Mapper.vhd:35]
INFO: [Synth 8-3491] module 'CordicKernelMag' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag.vhd:22' bound to instance 'u_Iteration' of component 'CordicKernelMag' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core.vhd:258]
INFO: [Synth 8-638] synthesizing module 'CordicKernelMag' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'CordicKernelMag' (29#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag.vhd:35]
INFO: [Synth 8-3491] module 'CordicKernelMag' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag.vhd:22' bound to instance 'u_Iteration_1' of component 'CordicKernelMag' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core.vhd:269]
INFO: [Synth 8-3491] module 'CordicKernelMag' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag.vhd:22' bound to instance 'u_Iteration_2' of component 'CordicKernelMag' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core.vhd:280]
INFO: [Synth 8-3491] module 'CordicKernelMag' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag.vhd:22' bound to instance 'u_Iteration_3' of component 'CordicKernelMag' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core.vhd:291]
INFO: [Synth 8-3491] module 'CordicKernelMag' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag.vhd:22' bound to instance 'u_Iteration_4' of component 'CordicKernelMag' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core.vhd:302]
INFO: [Synth 8-3491] module 'CordicKernelMag' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag.vhd:22' bound to instance 'u_Iteration_5' of component 'CordicKernelMag' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core.vhd:313]
INFO: [Synth 8-3491] module 'CordicKernelMag' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag.vhd:22' bound to instance 'u_Iteration_6' of component 'CordicKernelMag' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core.vhd:324]
INFO: [Synth 8-3491] module 'CordicKernelMag' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag.vhd:22' bound to instance 'u_Iteration_7' of component 'CordicKernelMag' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core.vhd:335]
INFO: [Synth 8-3491] module 'CordicKernelMag' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag.vhd:22' bound to instance 'u_Iteration_8' of component 'CordicKernelMag' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core.vhd:346]
INFO: [Synth 8-3491] module 'CordicKernelMag' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag.vhd:22' bound to instance 'u_Iteration_9' of component 'CordicKernelMag' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core.vhd:357]
INFO: [Synth 8-3491] module 'CordicKernelMag' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag.vhd:22' bound to instance 'u_Iteration_10' of component 'CordicKernelMag' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core.vhd:368]
INFO: [Synth 8-3491] module 'CordicKernelMag' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag.vhd:22' bound to instance 'u_Iteration_11' of component 'CordicKernelMag' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core.vhd:379]
INFO: [Synth 8-3491] module 'Quadrant_Correction' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Correction.vhd:22' bound to instance 'u_QuadrantCorrection' of component 'Quadrant_Correction' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core.vhd:390]
INFO: [Synth 8-638] synthesizing module 'Quadrant_Correction' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Correction.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Quadrant_Correction' (30#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Correction.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'HDL_CMA_core' (31#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'FFT_Hydro_1' (32#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_1.vhd:35]
INFO: [Synth 8-3491] module 'FFT_Hydro_2' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_2.vhd:22' bound to instance 'u_FFT_Hydro_2' of component 'FFT_Hydro_2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFTs.vhd:191]
INFO: [Synth 8-638] synthesizing module 'FFT_Hydro_2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_2.vhd:35]
INFO: [Synth 8-3491] module 'FFT_HDL_Optimized_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block.vhd:24' bound to instance 'u_FFT_HDL_Optimized' of component 'FFT_HDL_Optimized_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_2.vhd:79]
INFO: [Synth 8-638] synthesizing module 'FFT_HDL_Optimized_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block.vhd:37]
INFO: [Synth 8-3491] module 'TWDLROM_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/TWDLROM_block.vhd:23' bound to instance 'u_MinResRX2FFT_TWDLROM' of component 'TWDLROM_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block.vhd:257]
INFO: [Synth 8-638] synthesizing module 'TWDLROM_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/TWDLROM_block.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'TWDLROM_block' (33#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/TWDLROM_block.vhd:36]
INFO: [Synth 8-3491] module 'MINRESRX2FFT_MEMORY_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block.vhd:23' bound to instance 'u_MinResRX2FFT_MEMORY' of component 'MINRESRX2FFT_MEMORY_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block.vhd:268]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_MEMORY_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block.vhd:48]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_im_11' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block.vhd:166]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_re_11' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block.vhd:179]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_im_10' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block.vhd:192]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_re_10' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block.vhd:205]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_re_01' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block.vhd:218]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_im_01' of component 'SimpleDualPortRAM_generic' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block.vhd:231]
INFO: [Synth 8-226] default block is never used [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block.vhd:446]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_MEMORY_block' (34#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block.vhd:48]
INFO: [Synth 8-3491] module 'MINRESRX2FFT_BTFSEL_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_BTFSEL_block.vhd:22' bound to instance 'u_MinResRX2FFT_BTFSEL' of component 'MINRESRX2FFT_BTFSEL_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block.vhd:291]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_BTFSEL_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_BTFSEL_block.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_BTFSEL_block' (35#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_BTFSEL_block.vhd:46]
INFO: [Synth 8-3491] module 'MINRESRX2_BUTTERFLY_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2_BUTTERFLY_block.vhd:23' bound to instance 'u_MinResRX2FFT_BUTTERFLY' of component 'MINRESRX2_BUTTERFLY_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block.vhd:313]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2_BUTTERFLY_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2_BUTTERFLY_block.vhd:44]
INFO: [Synth 8-3491] module 'Complex3Multiply_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Complex3Multiply_block.vhd:22' bound to instance 'u_MUL3' of component 'Complex3Multiply_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2_BUTTERFLY_block.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Complex3Multiply_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Complex3Multiply_block.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Complex3Multiply_block' (36#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Complex3Multiply_block.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2_BUTTERFLY_block' (37#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2_BUTTERFLY_block.vhd:44]
INFO: [Synth 8-3491] module 'MINRESRX2FFT_MEMSEL_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMSEL_block.vhd:22' bound to instance 'u_MinResRX2FFT_MEMSEL' of component 'MINRESRX2FFT_MEMSEL_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block.vhd:332]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_MEMSEL_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMSEL_block.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_MEMSEL_block' (38#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMSEL_block.vhd:42]
INFO: [Synth 8-3491] module 'MINRESRX2FFT_CTRL_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_CTRL_block.vhd:22' bound to instance 'u_MinResRX2FFT_CTRL' of component 'MINRESRX2FFT_CTRL_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block.vhd:350]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_CTRL_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_CTRL_block.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_CTRL_block' (39#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_CTRL_block.vhd:54]
INFO: [Synth 8-3491] module 'MINRESRX2FFT_OUTMux_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_OUTMux_block.vhd:22' bound to instance 'u_MinResRX2FFT_OUTMUX' of component 'MINRESRX2FFT_OUTMux_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block.vhd:380]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_OUTMux_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_OUTMux_block.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_OUTMux_block' (40#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_OUTMux_block.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'FFT_HDL_Optimized_block' (41#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block.vhd:37]
INFO: [Synth 8-3491] module 'HDL_CMA_core_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block.vhd:25' bound to instance 'u_Complex_to_Magnitude_Angle_HDL_Optimized' of component 'HDL_CMA_core_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_2.vhd:90]
INFO: [Synth 8-638] synthesizing module 'HDL_CMA_core_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block.vhd:39]
INFO: [Synth 8-3491] module 'Quadrant_Mapper_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Mapper_block.vhd:22' bound to instance 'u_QuadrantMapper' of component 'Quadrant_Mapper_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block.vhd:247]
INFO: [Synth 8-638] synthesizing module 'Quadrant_Mapper_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Mapper_block.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Quadrant_Mapper_block' (42#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Mapper_block.vhd:35]
INFO: [Synth 8-3491] module 'CordicKernelMag_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block.vhd:22' bound to instance 'u_Iteration' of component 'CordicKernelMag_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block.vhd:258]
INFO: [Synth 8-638] synthesizing module 'CordicKernelMag_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'CordicKernelMag_block' (43#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block.vhd:35]
INFO: [Synth 8-3491] module 'CordicKernelMag_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block.vhd:22' bound to instance 'u_Iteration_1' of component 'CordicKernelMag_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block.vhd:269]
INFO: [Synth 8-3491] module 'CordicKernelMag_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block.vhd:22' bound to instance 'u_Iteration_2' of component 'CordicKernelMag_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block.vhd:280]
INFO: [Synth 8-3491] module 'CordicKernelMag_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block.vhd:22' bound to instance 'u_Iteration_3' of component 'CordicKernelMag_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block.vhd:291]
INFO: [Synth 8-3491] module 'CordicKernelMag_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block.vhd:22' bound to instance 'u_Iteration_4' of component 'CordicKernelMag_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block.vhd:302]
INFO: [Synth 8-3491] module 'CordicKernelMag_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block.vhd:22' bound to instance 'u_Iteration_5' of component 'CordicKernelMag_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block.vhd:313]
INFO: [Synth 8-3491] module 'CordicKernelMag_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block.vhd:22' bound to instance 'u_Iteration_6' of component 'CordicKernelMag_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block.vhd:324]
INFO: [Synth 8-3491] module 'CordicKernelMag_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block.vhd:22' bound to instance 'u_Iteration_7' of component 'CordicKernelMag_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block.vhd:335]
INFO: [Synth 8-3491] module 'CordicKernelMag_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block.vhd:22' bound to instance 'u_Iteration_8' of component 'CordicKernelMag_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block.vhd:346]
INFO: [Synth 8-3491] module 'CordicKernelMag_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block.vhd:22' bound to instance 'u_Iteration_9' of component 'CordicKernelMag_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block.vhd:357]
INFO: [Synth 8-3491] module 'CordicKernelMag_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block.vhd:22' bound to instance 'u_Iteration_10' of component 'CordicKernelMag_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block.vhd:368]
INFO: [Synth 8-3491] module 'CordicKernelMag_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block.vhd:22' bound to instance 'u_Iteration_11' of component 'CordicKernelMag_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block.vhd:379]
INFO: [Synth 8-3491] module 'Quadrant_Correction_block' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Correction_block.vhd:22' bound to instance 'u_QuadrantCorrection' of component 'Quadrant_Correction_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block.vhd:390]
INFO: [Synth 8-638] synthesizing module 'Quadrant_Correction_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Correction_block.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Quadrant_Correction_block' (44#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Correction_block.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'HDL_CMA_core_block' (45#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'FFT_Hydro_2' (46#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_2.vhd:35]
INFO: [Synth 8-3491] module 'FFT_Hydro_3' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_3.vhd:22' bound to instance 'u_FFT_Hydro_3' of component 'FFT_Hydro_3' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFTs.vhd:202]
INFO: [Synth 8-638] synthesizing module 'FFT_Hydro_3' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_3.vhd:35]
INFO: [Synth 8-3491] module 'FFT_HDL_Optimized_block1' declared at 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block1.vhd:24' bound to instance 'u_FFT_HDL_Optimized' of component 'FFT_HDL_Optimized_block1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_3.vhd:79]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'FFT_HDL_Optimized_block1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block1.vhd:37]
INFO: [Synth 8-638] synthesizing module 'TWDLROM_block1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/TWDLROM_block1.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'TWDLROM_block1' (47#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/TWDLROM_block1.vhd:36]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_MEMORY_block1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block1.vhd:48]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block1.vhd:446]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_MEMORY_block1' (48#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMORY_block1.vhd:48]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_BTFSEL_block1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_BTFSEL_block1.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_BTFSEL_block1' (49#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_BTFSEL_block1.vhd:46]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2_BUTTERFLY_block1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2_BUTTERFLY_block1.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Complex3Multiply_block1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Complex3Multiply_block1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Complex3Multiply_block1' (50#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Complex3Multiply_block1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2_BUTTERFLY_block1' (51#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2_BUTTERFLY_block1.vhd:44]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_MEMSEL_block1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMSEL_block1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_MEMSEL_block1' (52#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_MEMSEL_block1.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_CTRL_block1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_CTRL_block1.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_CTRL_block1' (53#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_CTRL_block1.vhd:54]
INFO: [Synth 8-638] synthesizing module 'MINRESRX2FFT_OUTMux_block1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_OUTMux_block1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MINRESRX2FFT_OUTMux_block1' (54#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/MINRESRX2FFT_OUTMux_block1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'FFT_HDL_Optimized_block1' (55#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_HDL_Optimized_block1.vhd:37]
INFO: [Synth 8-638] synthesizing module 'HDL_CMA_core_block1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block1.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Quadrant_Mapper_block1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Mapper_block1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Quadrant_Mapper_block1' (56#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Mapper_block1.vhd:35]
INFO: [Synth 8-638] synthesizing module 'CordicKernelMag_block1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'CordicKernelMag_block1' (57#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/CordicKernelMag_block1.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Quadrant_Correction_block1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Correction_block1.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Quadrant_Correction_block1' (58#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Quadrant_Correction_block1.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'HDL_CMA_core_block1' (59#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/HDL_CMA_core_block1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'FFT_Hydro_3' (60#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFT_Hydro_3.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'FFTs' (61#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/FFTs.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Maximum_Hydro_Ref' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Maximum_Hydro_Ref.vhd:38]
INFO: [Synth 8-638] synthesizing module 'Subsystem_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Subsystem_block2.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_block2' (62#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Subsystem_block2.vhd:32]
INFO: [Synth 8-638] synthesizing module 'SampleHold_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SampleHold_block.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Sample_and_Hold_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Sample_and_Hold_block.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Sample_and_Hold_block' (63#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Sample_and_Hold_block.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'SampleHold_block' (64#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SampleHold_block.vhd:33]
INFO: [Synth 8-638] synthesizing module 'SampleHold5' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SampleHold5.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Sample_and_Hold_block1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Sample_and_Hold_block1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Sample_and_Hold_block1' (65#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Sample_and_Hold_block1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'SampleHold5' (66#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SampleHold5.vhd:33]
INFO: [Synth 8-638] synthesizing module 'SampleHold3' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SampleHold3.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Sample_and_Hold_block2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Sample_and_Hold_block2.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Sample_and_Hold_block2' (67#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Sample_and_Hold_block2.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'SampleHold3' (68#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SampleHold3.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Maximum_Hydro_Ref' (69#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Maximum_Hydro_Ref.vhd:38]
INFO: [Synth 8-638] synthesizing module 'SNR_Check' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SNR_Check.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Division' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Division.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Division' (70#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Division.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'SNR_Check' (71#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/SNR_Check.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Maximum_Hydro_1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Maximum_Hydro_1.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Subsystem' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Subsystem.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Subsystem' (72#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Subsystem.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Maximum_Hydro_1' (73#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Maximum_Hydro_1.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Maximum_Hydro_2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Maximum_Hydro_2.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Subsystem_block' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Subsystem_block.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_block' (74#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Subsystem_block.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Maximum_Hydro_2' (75#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Maximum_Hydro_2.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Maximum_Hydro_3' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Maximum_Hydro_3.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Subsystem_block1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Subsystem_block1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_block1' (76#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Subsystem_block1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Maximum_Hydro_3' (77#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Maximum_Hydro_3.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Calcul_Direction' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Calcul_Direction.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Calcul_Direction' (78#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Calcul_Direction.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Test_DOA' (79#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/DOA/Test_DOA.vhd:66]
INFO: [Synth 8-638] synthesizing module 'mb_system_wrapper' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/hdl/mb_system_wrapper.vhd:41]
INFO: [Synth 8-638] synthesizing module 'mb_system' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:1491]
INFO: [Synth 8-638] synthesizing module 'mb_system_axi_quad_spi_0_1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/.Xil/Vivado-2756-DESKTOP-3JGF4VF/realtime/mb_system_axi_quad_spi_0_1_stub.vhdl:51]
INFO: [Synth 8-638] synthesizing module 'mb_system_axi_uartlite_0_1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/.Xil/Vivado-2756-DESKTOP-3JGF4VF/realtime/mb_system_axi_uartlite_0_1_stub.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'mb_system_clk_wiz_0_0' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/.Xil/Vivado-2756-DESKTOP-3JGF4VF/realtime/mb_system_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'mb_system_clk_wiz_1_1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/.Xil/Vivado-2756-DESKTOP-3JGF4VF/realtime/mb_system_clk_wiz_1_1_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'mb_system_iomodule_0_1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/.Xil/Vivado-2756-DESKTOP-3JGF4VF/realtime/mb_system_iomodule_0_1_stub.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'mb_system_iomodule_1_1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/.Xil/Vivado-2756-DESKTOP-3JGF4VF/realtime/mb_system_iomodule_1_1_stub.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'mb_system_iomodule_2_1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/.Xil/Vivado-2756-DESKTOP-3JGF4VF/realtime/mb_system_iomodule_2_1_stub.vhdl:28]
INFO: [Synth 8-638] synthesizing module 'mb_system_mdm_1_2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/.Xil/Vivado-2756-DESKTOP-3JGF4VF/realtime/mb_system_mdm_1_2_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'mb_system_microblaze_0_2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/.Xil/Vivado-2756-DESKTOP-3JGF4VF/realtime/mb_system_microblaze_0_2_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'mb_system_microblaze_0_axi_periph_2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:1047]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_6TPEIZ' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_6TPEIZ' (80#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1LKHNRN' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1LKHNRN' (81#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_ZPICGN' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:917]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_ZPICGN' (82#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:917]
INFO: [Synth 8-638] synthesizing module 'mb_system_xbar_0' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/.Xil/Vivado-2756-DESKTOP-3JGF4VF/realtime/mb_system_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'mb_system_microblaze_0_axi_periph_2' (83#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:1047]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_TERCO3' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:275]
INFO: [Synth 8-638] synthesizing module 'mb_system_dlmb_bram_if_cntlr_2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/.Xil/Vivado-2756-DESKTOP-3JGF4VF/realtime/mb_system_dlmb_bram_if_cntlr_2_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'mb_system_dlmb_v10_2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/.Xil/Vivado-2756-DESKTOP-3JGF4VF/realtime/mb_system_dlmb_v10_2_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'mb_system_ilmb_bram_if_cntlr_2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/.Xil/Vivado-2756-DESKTOP-3JGF4VF/realtime/mb_system_ilmb_bram_if_cntlr_2_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'mb_system_ilmb_v10_2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/.Xil/Vivado-2756-DESKTOP-3JGF4VF/realtime/mb_system_ilmb_v10_2_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'mb_system_lmb_bram_2' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/.Xil/Vivado-2756-DESKTOP-3JGF4VF/realtime/mb_system_lmb_bram_2_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_TERCO3' (84#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:275]
INFO: [Synth 8-638] synthesizing module 'mb_system_rst_clk_wiz_1_100M_1' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/.Xil/Vivado-2756-DESKTOP-3JGF4VF/realtime/mb_system_rst_clk_wiz_1_100M_1_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'mb_system' (85#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:1491]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (86#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-256] done synthesizing module 'mb_system_wrapper' (87#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/hdl/mb_system_wrapper.vhd:41]
INFO: [Synth 8-638] synthesizing module 'ADS8327_SPI' [C:/Users/franc/OneDrive/Documents techniques/ETS/SONIA/Hydro software/ADS8327_SPI.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'ADS8327_SPI' (88#1) [C:/Users/franc/OneDrive/Documents techniques/ETS/SONIA/Hydro software/ADS8327_SPI.vhd:35]
INFO: [Synth 8-638] synthesizing module 'fifo_buffer' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/fifo_buffer.vhd:57]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/.Xil/Vivado-2756-DESKTOP-3JGF4VF/realtime/fifo_generator_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'fifo_buffer' (89#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/fifo_buffer.vhd:57]
INFO: [Synth 8-638] synthesizing module 'clock' [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/clock.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'clock' (90#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/clock.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'hydro_spartan_7' (91#1) [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/new/hydro_spartan_7.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1349.586 ; gain = 223.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1349.586 ; gain = 223.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1349.586 ; gain = 223.406
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1349.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_2/mb_system_microblaze_0_2/mb_system_microblaze_0_2_in_context.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_2/mb_system_microblaze_0_2/mb_system_microblaze_0_2_in_context.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_2/mb_system_dlmb_v10_2/mb_system_dlmb_v10_2_in_context.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_2/mb_system_dlmb_v10_2/mb_system_dlmb_v10_2_in_context.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_2/mb_system_ilmb_v10_2/mb_system_ilmb_v10_2_in_context.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_2/mb_system_ilmb_v10_2/mb_system_ilmb_v10_2_in_context.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_bram_if_cntlr_2/mb_system_dlmb_bram_if_cntlr_2/mb_system_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_bram_if_cntlr_2/mb_system_dlmb_bram_if_cntlr_2/mb_system_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_bram_if_cntlr_2/mb_system_ilmb_bram_if_cntlr_2/mb_system_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_bram_if_cntlr_2/mb_system_ilmb_bram_if_cntlr_2/mb_system_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_lmb_bram_2/mb_system_lmb_bram_2/mb_system_lmb_bram_2_in_context.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_lmb_bram_2/mb_system_lmb_bram_2/mb_system_lmb_bram_2_in_context.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_2/mb_system_mdm_1_2/mb_system_mdm_1_2_in_context.xdc] for cell 'FPGA_system/mb_system_i/mdm_1'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_2/mb_system_mdm_1_2/mb_system_mdm_1_2_in_context.xdc] for cell 'FPGA_system/mb_system_i/mdm_1'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_1_1/mb_system_clk_wiz_1_1/mb_system_clk_wiz_1_1_in_context.xdc] for cell 'FPGA_system/mb_system_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_1_1/mb_system_clk_wiz_1_1/mb_system_clk_wiz_1_1_in_context.xdc] for cell 'FPGA_system/mb_system_i/clk_wiz_1'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_rst_clk_wiz_1_100M_1/mb_system_rst_clk_wiz_1_100M_1/mb_system_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'FPGA_system/mb_system_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_rst_clk_wiz_1_100M_1/mb_system_rst_clk_wiz_1_100M_1/mb_system_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'FPGA_system/mb_system_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_1/mb_system_axi_uartlite_0_1/mb_system_axi_uartlite_0_1_in_context.xdc] for cell 'FPGA_system/mb_system_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_1/mb_system_axi_uartlite_0_1/mb_system_axi_uartlite_0_1_in_context.xdc] for cell 'FPGA_system/mb_system_i/axi_uartlite_0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_axi_quad_spi_0_1/mb_system_axi_quad_spi_0_1/mb_system_axi_quad_spi_0_1_in_context.xdc] for cell 'FPGA_system/mb_system_i/axi_quad_spi_0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_axi_quad_spi_0_1/mb_system_axi_quad_spi_0_1/mb_system_axi_quad_spi_0_1_in_context.xdc] for cell 'FPGA_system/mb_system_i/axi_quad_spi_0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_iomodule_0_1/mb_system_iomodule_0_1/mb_system_iomodule_0_1_in_context.xdc] for cell 'FPGA_system/mb_system_i/iomodule_0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_iomodule_0_1/mb_system_iomodule_0_1/mb_system_iomodule_0_1_in_context.xdc] for cell 'FPGA_system/mb_system_i/iomodule_0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_iomodule_1_1/mb_system_iomodule_1_1/mb_system_iomodule_1_1_in_context.xdc] for cell 'FPGA_system/mb_system_i/iomodule_1'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_iomodule_1_1/mb_system_iomodule_1_1/mb_system_iomodule_1_1_in_context.xdc] for cell 'FPGA_system/mb_system_i/iomodule_1'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_iomodule_2_1/mb_system_iomodule_2_1/mb_system_iomodule_2_1_in_context.xdc] for cell 'FPGA_system/mb_system_i/iomodule_2'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_iomodule_2_1/mb_system_iomodule_2_1/mb_system_iomodule_2_1_in_context.xdc] for cell 'FPGA_system/mb_system_i/iomodule_2'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_xbar_0/mb_system_xbar_0/mb_system_xbar_0_in_context.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_xbar_0/mb_system_xbar_0/mb_system_xbar_0_in_context.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_in_context.xdc] for cell 'FPGA_system/mb_system_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_in_context.xdc] for cell 'FPGA_system/mb_system_i/clk_wiz_0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_1'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_1'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_2'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_2'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_3'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_3'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_4'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_4'
Parsing XDC File [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/constrs_1/new/xc7s50_pinout.xdc]
Finished Parsing XDC File [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/constrs_1/new/xc7s50_pinout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/constrs_1/new/xc7s50_pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hydro_spartan_7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hydro_spartan_7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1501.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 1501.352 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1515.164 ; gain = 388.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50ftgb196-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1515.164 ; gain = 388.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_1_1/mb_system_clk_wiz_1_1/mb_system_clk_wiz_1_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_1_1/mb_system_clk_wiz_1_1/mb_system_clk_wiz_1_1_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for PhaseHydrophones. (constraint file  C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/constrs_1/new/xc7s50_pinout.xdc, line 130).
Applied set_property DONT_TOUCH = true for FPGA_system. (constraint file  C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/constrs_1/new/xc7s50_pinout.xdc, line 131).
Applied set_property DONT_TOUCH = true for ADC_ch1. (constraint file  C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/constrs_1/new/xc7s50_pinout.xdc, line 132).
Applied set_property DONT_TOUCH = true for ADC_ch2. (constraint file  C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/constrs_1/new/xc7s50_pinout.xdc, line 133).
Applied set_property DONT_TOUCH = true for ADC_ch3. (constraint file  C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/constrs_1/new/xc7s50_pinout.xdc, line 134).
Applied set_property DONT_TOUCH = true for ADC_ch4. (constraint file  C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/constrs_1/new/xc7s50_pinout.xdc, line 135).
Applied set_property DONT_TOUCH = true for Clock_device. (constraint file  C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/constrs_1/new/xc7s50_pinout.xdc, line 136).
Applied set_property DONT_TOUCH = true for FIFO_BUFFERS. (constraint file  C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/constrs_1/new/xc7s50_pinout.xdc, line 137).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i/axi_quad_spi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i/iomodule_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i/iomodule_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i/iomodule_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FPGA_system/mb_system_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FIFO_BUFFERS/FIFO_buffer_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FIFO_BUFFERS/FIFO_buffer_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FIFO_BUFFERS/FIFO_buffer_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FIFO_BUFFERS/FIFO_buffer_4. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1515.164 ; gain = 388.984
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'minResRX2FFTCtrl_state_reg' in module 'MINRESRX2FFT_CTRL_block2'
INFO: [Synth 8-802] inferred FSM for state register 'minResRX2FFTCtrl_state_reg' in module 'MINRESRX2FFT_CTRL'
INFO: [Synth 8-802] inferred FSM for state register 'minResRX2FFTCtrl_state_reg' in module 'MINRESRX2FFT_CTRL_block'
INFO: [Synth 8-802] inferred FSM for state register 'minResRX2FFTCtrl_state_reg' in module 'MINRESRX2FFT_CTRL_block1'
INFO: [Synth 8-802] inferred FSM for state register 'uart_progress_reg' in module 'fifo_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                       0000000001 |                             0000
                 iSTATE3 |                       0000000010 |                             0001
                 iSTATE1 |                       0000000100 |                             0010
                  iSTATE |                       0000001000 |                             0011
                 iSTATE7 |                       0000010000 |                             0110
                 iSTATE6 |                       0000100000 |                             0111
                 iSTATE8 |                       0001000000 |                             1000
                 iSTATE2 |                       0010000000 |                             1010
                 iSTATE0 |                       0100000000 |                             0100
                 iSTATE9 |                       1000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'minResRX2FFTCtrl_state_reg' using encoding 'one-hot' in module 'MINRESRX2FFT_CTRL_block2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                       0000000001 |                             0000
                 iSTATE3 |                       0000000010 |                             0001
                 iSTATE1 |                       0000000100 |                             0010
                  iSTATE |                       0000001000 |                             0011
                 iSTATE7 |                       0000010000 |                             0110
                 iSTATE6 |                       0000100000 |                             0111
                 iSTATE8 |                       0001000000 |                             1000
                 iSTATE2 |                       0010000000 |                             1010
                 iSTATE0 |                       0100000000 |                             0100
                 iSTATE9 |                       1000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'minResRX2FFTCtrl_state_reg' using encoding 'one-hot' in module 'MINRESRX2FFT_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                       0000000001 |                             0000
                 iSTATE3 |                       0000000010 |                             0001
                 iSTATE1 |                       0000000100 |                             0010
                  iSTATE |                       0000001000 |                             0011
                 iSTATE7 |                       0000010000 |                             0110
                 iSTATE6 |                       0000100000 |                             0111
                 iSTATE8 |                       0001000000 |                             1000
                 iSTATE2 |                       0010000000 |                             1010
                 iSTATE0 |                       0100000000 |                             0100
                 iSTATE9 |                       1000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'minResRX2FFTCtrl_state_reg' using encoding 'one-hot' in module 'MINRESRX2FFT_CTRL_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                       0000000001 |                             0000
                 iSTATE3 |                       0000000010 |                             0001
                 iSTATE1 |                       0000000100 |                             0010
                  iSTATE |                       0000001000 |                             0011
                 iSTATE7 |                       0000010000 |                             0110
                 iSTATE6 |                       0000100000 |                             0111
                 iSTATE8 |                       0001000000 |                             1000
                 iSTATE2 |                       0010000000 |                             1010
                 iSTATE0 |                       0100000000 |                             0100
                 iSTATE9 |                       1000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'minResRX2FFTCtrl_state_reg' using encoding 'one-hot' in module 'MINRESRX2FFT_CTRL_block1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
                 waiting |                               01 |                               10
                 reading |                               10 |                               01
                emptying |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_progress_reg' using encoding 'sequential' in module 'fifo_buffer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1515.164 ; gain = 388.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   55 Bit       Adders := 4     
	   2 Input   54 Bit       Adders := 12    
	   3 Input   54 Bit       Adders := 8     
	   3 Input   53 Bit       Adders := 4     
	   2 Input   53 Bit       Adders := 4     
	   2 Input   52 Bit       Adders := 8     
	   7 Input   42 Bit       Adders := 4     
	   2 Input   35 Bit       Adders := 1     
	   3 Input   30 Bit       Adders := 3     
	   2 Input   29 Bit       Adders := 8     
	   2 Input   28 Bit       Adders := 2     
	   2 Input   27 Bit       Adders := 17    
	   3 Input   27 Bit       Adders := 144   
	   2 Input   17 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 12    
	   2 Input    7 Bit       Adders := 41    
	   2 Input    5 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               55 Bit    Registers := 4     
	               54 Bit    Registers := 40    
	               53 Bit    Registers := 12    
	               52 Bit    Registers := 8     
	               48 Bit    Registers := 24    
	               31 Bit    Registers := 6     
	               29 Bit    Registers := 20    
	               27 Bit    Registers := 200   
	               26 Bit    Registers := 264   
	               18 Bit    Registers := 28    
	               17 Bit    Registers := 7     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 4     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 25    
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 77    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 68    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 235   
+---RAMs : 
	               3K Bit	(128 X 26 bit)          RAMs := 24    
+---Muxes : 
	   2 Input   31 Bit        Muxes := 8     
	   2 Input   29 Bit        Muxes := 40    
	   2 Input   28 Bit        Muxes := 4     
	   2 Input   27 Bit        Muxes := 183   
	   3 Input   26 Bit        Muxes := 4     
	   4 Input   26 Bit        Muxes := 4     
	   5 Input   26 Bit        Muxes := 8     
	   2 Input   26 Bit        Muxes := 80    
	  10 Input   26 Bit        Muxes := 24    
	   2 Input   17 Bit        Muxes := 4     
	  10 Input   10 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 64    
	   3 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 5     
	  10 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 24    
	   4 Input    7 Bit        Muxes := 4     
	   3 Input    7 Bit        Muxes := 4     
	  10 Input    7 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 4     
	   4 Input    5 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 4     
	  10 Input    3 Bit        Muxes := 4     
	   6 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 6     
	  10 Input    2 Bit        Muxes := 4     
	   5 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 90    
	   6 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 4     
	  10 Input    1 Bit        Muxes := 128   
	   4 Input    1 Bit        Muxes := 32    
	   5 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_din1_sum_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_twiddle_sum_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_din1_sum_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_twiddle_sum_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: Generating DSP Product2_out1, operation Mode is: A*B.
DSP Report: operator Product2_out1 is absorbed into DSP Product2_out1.
DSP Report: Generating DSP Product1_out1, operation Mode is: A*B.
DSP Report: operator Product1_out1 is absorbed into DSP Product1_out1.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_din1_sum_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_twiddle_sum_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: Generating DSP Product_out1, operation Mode is: A*B.
DSP Report: operator Product_out1 is absorbed into DSP Product_out1.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_ProdOfIm_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfRe_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_din1_sum_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe10.
DSP Report: Generating DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL3/Complex3Multiply_twiddle_sum_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: register u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: operator u_MUL3/Complex3Multiply_prodOfSum_pipe10 is absorbed into DSP u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg.
DSP Report: Generating DSP Product3_out1, operation Mode is: A*B.
DSP Report: operator Product3_out1 is absorbed into DSP Product3_out1.
DSP Report: Generating DSP Multiply_Accumulate_multiply_out, operation Mode is: A:B.
DSP Report: operator Multiply_Accumulate_multiply_out is absorbed into DSP Multiply_Accumulate_multiply_out.
DSP Report: Generating DSP Multiply_Accumulate_multiply_out, operation Mode is: (PCIN>>17)+A:B.
DSP Report: operator Multiply_Accumulate_multiply_out is absorbed into DSP Multiply_Accumulate_multiply_out.
DSP Report: Generating DSP Delay3_out1_reg, operation Mode is: (0 or C)+((A*(B:0x3e8))' or 0).
DSP Report: register Delay3_out1_reg is absorbed into DSP Delay3_out1_reg.
DSP Report: operator Product2_out1 is absorbed into DSP Delay3_out1_reg.
DSP Report: Generating DSP tmp_MatrixMultiply_dotp_2, operation Mode is: A*(B:0x1792).
DSP Report: operator tmp_MatrixMultiply_dotp_2 is absorbed into DSP tmp_MatrixMultiply_dotp_2.
DSP Report: Generating DSP Delay1_out1_reg, operation Mode is: PCIN+A*(B:0x3e86e).
DSP Report: register Delay1_out1_reg is absorbed into DSP Delay1_out1_reg.
DSP Report: operator MatrixMultiply_1_0 is absorbed into DSP Delay1_out1_reg.
DSP Report: operator tmp_MatrixMultiply_dotp_0 is absorbed into DSP Delay1_out1_reg.
DSP Report: Generating DSP tmp_MatrixMultiply_dotp_1_1, operation Mode is: A*(B:0x3d0dc).
DSP Report: operator tmp_MatrixMultiply_dotp_1_1 is absorbed into DSP tmp_MatrixMultiply_dotp_1_1.
DSP Report: Generating DSP MatrixMultiply_0_0, operation Mode is: PCIN+A*(B:0x1792).
DSP Report: operator MatrixMultiply_0_0 is absorbed into DSP MatrixMultiply_0_0.
DSP Report: operator tmp_MatrixMultiply_dotp_2 is absorbed into DSP MatrixMultiply_0_0.
DSP Report: Generating DSP Delay2_out1_reg, operation Mode is: PCIN+A*(B:0x1792).
DSP Report: register Delay2_out1_reg is absorbed into DSP Delay2_out1_reg.
DSP Report: operator MatrixMultiply_0_0 is absorbed into DSP Delay2_out1_reg.
DSP Report: operator tmp_MatrixMultiply_dotp_0_1 is absorbed into DSP Delay2_out1_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 1515.164 ; gain = 388.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------+---------------------------------------------------+---------------+----------------+
|Module Name    | RTL Object                                        | Depth x Width | Implemented As | 
+---------------+---------------------------------------------------+---------------+----------------+
|Fenetrage      | Direct_Lookup_Table_n_D_table_data[0]             | 256x9         | LUT            | 
|TWDLROM_block2 | Twiddle_re_table_data[0]                          | 32x25         | LUT            | 
|TWDLROM_block2 | Twiddle_im_table_data[0]                          | 32x26         | LUT            | 
|TWDLROM        | Twiddle_re_table_data[0]                          | 32x25         | LUT            | 
|TWDLROM        | Twiddle_im_table_data[0]                          | 32x26         | LUT            | 
|TWDLROM_block  | Twiddle_re_table_data[0]                          | 32x25         | LUT            | 
|TWDLROM_block  | Twiddle_im_table_data[0]                          | 32x26         | LUT            | 
|TWDLROM_block1 | Twiddle_re_table_data[0]                          | 32x25         | LUT            | 
|TWDLROM_block1 | Twiddle_im_table_data[0]                          | 32x26         | LUT            | 
|TWDLROM_block  | Twiddle_re_table_data[0]                          | 32x25         | LUT            | 
|TWDLROM_block  | Twiddle_im_table_data[0]                          | 32x26         | LUT            | 
|TWDLROM_block1 | Twiddle_re_table_data[0]                          | 32x25         | LUT            | 
|TWDLROM_block1 | Twiddle_im_table_data[0]                          | 32x26         | LUT            | 
|TWDLROM        | Twiddle_re_table_data[0]                          | 32x25         | LUT            | 
|TWDLROM        | Twiddle_im_table_data[0]                          | 32x26         | LUT            | 
|TWDLROM_block2 | Twiddle_re_table_data[0]                          | 32x25         | LUT            | 
|TWDLROM_block2 | Twiddle_im_table_data[0]                          | 32x26         | LUT            | 
|Test_DOA       | u_Fenetrage/Direct_Lookup_Table_n_D_table_data[0] | 256x9         | LUT            | 
+---------------+---------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object                                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|PhaseHydrophones/\u_FFTs/u_FFT_Hydro_2  | u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg                       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones/\u_FFTs/u_FFT_Hydro_2  | u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg                       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones/\u_FFTs/u_FFT_Hydro_2  | u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg                       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones/\u_FFTs/u_FFT_Hydro_2  | u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg                       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones/\u_FFTs/u_FFT_Hydro_2  | u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg                       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones/\u_FFTs/u_FFT_Hydro_2  | u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg                       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+---------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping                    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Complex3Multiply_block     | A2*B2                          | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply_block     | A2*B2                          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply_block     | (PCIN>>17)+A2*B2               | 18     | 9      | -      | -      | 35     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex3Multiply_block     | A2*B2                          | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply_block     | A2*B2                          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply_block     | (PCIN>>17)+A2*B2               | 18     | 9      | -      | -      | 35     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex3Multiply_block     | A2*B2                          | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MINRESRX2_BUTTERFLY_block  | A2*B2                          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply_block     | (PCIN>>17)+A2*B2               | 18     | 10     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex3Multiply_block1    | A2*B2                          | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply_block1    | A2*B2                          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply_block1    | (PCIN>>17)+A2*B2               | 18     | 9      | -      | -      | 35     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex3Multiply_block1    | A2*B2                          | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply_block1    | A2*B2                          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply_block1    | (PCIN>>17)+A2*B2               | 18     | 9      | -      | -      | 35     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex3Multiply_block1    | A2*B2                          | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MINRESRX2_BUTTERFLY_block1 | A2*B2                          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply_block1    | (PCIN>>17)+A2*B2               | 18     | 10     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FFTs                       | A*B                            | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FFTs                       | A*B                            | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply           | A2*B2                          | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply           | A2*B2                          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply           | (PCIN>>17)+A2*B2               | 18     | 9      | -      | -      | 35     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex3Multiply           | A2*B2                          | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply           | A2*B2                          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply           | (PCIN>>17)+A2*B2               | 18     | 9      | -      | -      | 35     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex3Multiply           | A2*B2                          | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MINRESRX2_BUTTERFLY        | A2*B2                          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply           | (PCIN>>17)+A2*B2               | 18     | 10     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FFTs                       | A*B                            | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply_block2    | A2*B2                          | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply_block2    | A2*B2                          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply_block2    | (PCIN>>17)+A2*B2               | 18     | 9      | -      | -      | 35     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex3Multiply_block2    | A2*B2                          | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply_block2    | A2*B2                          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply_block2    | (PCIN>>17)+A2*B2               | 18     | 9      | -      | -      | 35     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex3Multiply_block2    | A2*B2                          | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MINRESRX2_BUTTERFLY_block2 | A2*B2                          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex3Multiply_block2    | (PCIN>>17)+A2*B2               | 18     | 10     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FFTs                       | A*B                            | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SNR_Check                  | A:B                            | 11     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SNR_Check                  | (PCIN>>17)+A:B                 | 30     | 18     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Calcul_Direction           | (0 or C)+((A*(B:0x3e8))' or 0) | 17     | 10     | 27     | -      | 27     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|Calcul_Direction           | A*(B:0x1792)                   | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Calcul_Direction           | PCIN+A*(B:0x3e86e)             | 16     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Calcul_Direction           | A*(B:0x3d0dc)                  | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Calcul_Direction           | PCIN+A*(B:0x1792)              | 16     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Calcul_Direction           | PCIN+A*(B:0x1792)              | 16     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1515.164 ; gain = 388.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 1563.121 ; gain = 436.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object                                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|PhaseHydrophones/\u_FFTs/u_FFT_Hydro_2  | u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg                       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones/\u_FFTs/u_FFT_Hydro_2  | u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg                       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones/\u_FFTs/u_FFT_Hydro_2  | u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg                       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones/\u_FFTs/u_FFT_Hydro_2  | u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg                       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones/\u_FFTs/u_FFT_Hydro_2  | u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg                       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones/\u_FFTs/u_FFT_Hydro_2  | u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg                       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg         | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PhaseHydrophones                        | u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg       | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:41 ; elapsed = 00:02:45 . Memory (MB): peak = 1613.828 ; gain = 487.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:48 ; elapsed = 00:02:52 . Memory (MB): peak = 1620.605 ; gain = 494.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:48 ; elapsed = 00:02:53 . Memory (MB): peak = 1620.605 ; gain = 494.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:56 ; elapsed = 00:03:01 . Memory (MB): peak = 1620.605 ; gain = 494.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:57 ; elapsed = 00:03:01 . Memory (MB): peak = 1620.605 ; gain = 494.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:57 ; elapsed = 00:03:02 . Memory (MB): peak = 1622.539 ; gain = 496.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:58 ; elapsed = 00:03:02 . Memory (MB): peak = 1622.539 ; gain = 496.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_3_reg[7][25]                     | 9      | 26    | YES          | NO                 | YES               | 26     | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_4_reg[7][25]                     | 9      | 26    | YES          | NO                 | YES               | 26     | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/btfOut_vld_reg                                | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_re_reg_reg__0                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_re_reg_reg                         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_im_reg_reg__0                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_im_reg_reg                         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_re_reg_reg[17]                     | 4      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_im_reg_reg[17]                     | 4      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__35   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__35   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__34   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__34   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__33   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__33   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__32   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__32   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__31   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__31   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__30   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__30   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__29   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__29   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__28   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__28   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__27   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__27   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__26   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__26   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__25   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__25   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__24   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__24   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__23   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__23   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__22   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__22   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__21   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__21   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__20   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__20   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__19   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__19   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[14]                       | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[12][2]                  | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[12][1]                  | 14     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_3_reg[7][25]                     | 9      | 26    | YES          | NO                 | YES               | 26     | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_4_reg[7][25]                     | 9      | 26    | YES          | NO                 | YES               | 26     | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/btfOut_vld_reg                                | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_re_reg_reg__0                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_re_reg_reg                         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_im_reg_reg__0                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_im_reg_reg                         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_re_reg_reg[17]                     | 4      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_im_reg_reg[17]                     | 4      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__35   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__35   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__34   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__34   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__33   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__33   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__32   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__32   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__31   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__31   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__30   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__30   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__29   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__29   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__28   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__28   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__27   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__27   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__26   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__26   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__25   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__25   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__24   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__24   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__23   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__23   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__22   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__22   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__21   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__21   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__20   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__20   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__19   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__19   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[14]                       | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[12][2]                  | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[12][1]                  | 14     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_3_reg[7][25]                     | 9      | 26    | YES          | NO                 | YES               | 26     | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_4_reg[7][25]                     | 9      | 26    | YES          | NO                 | YES               | 26     | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/btfOut_vld_reg                                | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_re_reg_reg__0                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_re_reg_reg                         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_im_reg_reg__0                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_im_reg_reg                         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_re_reg_reg[17]                     | 4      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_im_reg_reg[17]                     | 4      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__35   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__35   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__34   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__34   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__33   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__33   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__32   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__32   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__31   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__31   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__30   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__30   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__29   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__29   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__28   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__28   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__27   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__27   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__26   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__26   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__25   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__25   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__24   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__24   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__23   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__23   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__22   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__22   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__21   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__21   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__20   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__20   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__19   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__19   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[14]                       | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[12][2]                  | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[12][1]                  | 14     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_3_reg[7][25]                   | 9      | 26    | YES          | NO                 | YES               | 26     | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_4_reg[7][25]                   | 9      | 26    | YES          | NO                 | YES               | 26     | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/btfOut_vld_reg                              | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_re_reg_reg__0                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_re_reg_reg                       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_im_reg_reg__0                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_im_reg_reg                       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_re_reg_reg[17]                   | 4      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/din_im_reg_reg[17]                   | 4      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__35 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__35 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__34 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__34 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__33 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__33 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__32 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__32 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__31 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__31 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__30 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__30 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__29 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__29 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__28 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__28 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__27 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__27 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__26 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__26 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__25 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__25 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__24 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__24 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__23 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__23 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__22 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__22 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__21 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__21 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__20 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__20 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe10__19 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe10__19 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[14]                     | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[12][2]                | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Test_DOA    | u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[12][1]                | 14     | 2     | YES          | NO                 | YES               | 2      | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |mb_system_xbar_0               |         1|
|2     |mb_system_axi_quad_spi_0_1     |         1|
|3     |mb_system_axi_uartlite_0_1     |         1|
|4     |mb_system_clk_wiz_0_0          |         1|
|5     |mb_system_clk_wiz_1_1          |         1|
|6     |mb_system_iomodule_0_1         |         1|
|7     |mb_system_iomodule_1_1         |         1|
|8     |mb_system_iomodule_2_1         |         1|
|9     |mb_system_mdm_1_2              |         1|
|10    |mb_system_microblaze_0_2       |         1|
|11    |mb_system_rst_clk_wiz_1_100M_1 |         1|
|12    |mb_system_dlmb_bram_if_cntlr_2 |         1|
|13    |mb_system_dlmb_v10_2           |         1|
|14    |mb_system_ilmb_bram_if_cntlr_2 |         1|
|15    |mb_system_ilmb_v10_2           |         1|
|16    |mb_system_lmb_bram_2           |         1|
|17    |fifo_generator_0               |         4|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |fifo_generator_0_bbox               |     4|
|5     |mb_system_axi_quad_spi_0_1_bbox     |     1|
|6     |mb_system_axi_uartlite_0_1_bbox     |     1|
|7     |mb_system_clk_wiz_0_0_bbox          |     1|
|8     |mb_system_clk_wiz_1_1_bbox          |     1|
|9     |mb_system_dlmb_bram_if_cntlr_2_bbox |     1|
|10    |mb_system_dlmb_v10_2_bbox           |     1|
|11    |mb_system_ilmb_bram_if_cntlr_2_bbox |     1|
|12    |mb_system_ilmb_v10_2_bbox           |     1|
|13    |mb_system_iomodule_0_1_bbox         |     1|
|14    |mb_system_iomodule_1_1_bbox         |     1|
|15    |mb_system_iomodule_2_1_bbox         |     1|
|16    |mb_system_lmb_bram_2_bbox           |     1|
|17    |mb_system_mdm_1_2_bbox              |     1|
|18    |mb_system_microblaze_0_2_bbox       |     1|
|19    |mb_system_rst_clk_wiz_1_100M_1_bbox |     1|
|20    |mb_system_xbar_0_bbox               |     1|
|21    |CARRY4                              |  2304|
|22    |DSP48E1                             |    48|
|28    |LUT1                                |   729|
|29    |LUT2                                |  4980|
|30    |LUT3                                |  3592|
|31    |LUT4                                |  1548|
|32    |LUT5                                |  1838|
|33    |LUT6                                |  2115|
|34    |RAMB18E1                            |    24|
|35    |SRL16E                              |   436|
|36    |FDRE                                | 14078|
|37    |FDSE                                |    41|
|38    |IBUF                                |    10|
|39    |IOBUF                               |     5|
|40    |OBUF                                |    21|
+------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:58 ; elapsed = 00:03:02 . Memory (MB): peak = 1622.539 ; gain = 496.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:25 ; elapsed = 00:02:48 . Memory (MB): peak = 1622.539 ; gain = 330.781
Synthesis Optimization Complete : Time (s): cpu = 00:02:58 ; elapsed = 00:03:02 . Memory (MB): peak = 1622.539 ; gain = 496.359
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1622.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1642.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
358 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:29 ; elapsed = 00:03:52 . Memory (MB): peak = 1642.324 ; gain = 516.145
INFO: [Common 17-1381] The checkpoint 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/synth_1/hydro_spartan_7.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1642.324 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hydro_spartan_7_utilization_synth.rpt -pb hydro_spartan_7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 15 13:39:41 2022...
