Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: TopBlock.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopBlock.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopBlock"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : TopBlock
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\sc_lut.v" into library work
Parsing module <sc_lut>.
Parsing verilog file "sc_lut_init.v" included at line 39.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\sine.v" into library work
Parsing module <sine>.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\clkgen.v" into library work
Parsing module <clkgen>.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Timer_1_Segundo.v" into library work
Parsing module <Timer_1Segundo>.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Salida_I2S.v" into library work
Parsing module <Salida_I2S>.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\ROM_Seg.v" into library work
Parsing module <ROM_Seg>.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\GeneradorFrecuencia.v" into library work
Parsing module <GeneradorFrecuencia>.
WARNING:HDLCompiler:568 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\GeneradorFrecuencia.v" Line 36: Constant value is truncated to fit in <3> bits.
WARNING:HDLCompiler:751 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\GeneradorFrecuencia.v" Line 74: Redeclaration of ansi port l_data is not allowed
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Contador_Random_Dir.v" into library work
Parsing module <Contador_Random_Dir>.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Clock_Div.v" into library work
Parsing module <Clock_Div>.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\VGA_Clock_Div.v" into library work
Parsing module <VGA_Clock_Div>.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Sonido_I2C.v" into library work
Parsing module <Sonido_I2C>.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Recibe_Senal.v" into library work
Parsing module <Recibe_Senal>.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\FSM_Modo_Reto.v" into library work
Parsing module <FSM_Modo_Reto>.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\FSM_Modo_Libre.v" into library work
Parsing module <FSM_Modo_Libre>.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\DibujarFiguras.v" into library work
Parsing module <DibujarFiguras>.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\DeBounce.v" into library work
Parsing module <DeBounce>.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Controlador7Seg.v" into library work
Parsing module <Controlador7Seg>.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Contador.v" into library work
Parsing module <Contador>.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Char_Serial.v" into library work
Parsing module <Char_Serial>.
Analyzing Verilog file "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\TopBlock.v" into library work
Parsing module <TopBlock>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TopBlock>.

Elaborating module <DeBounce>.

Elaborating module <VGA_Clock_Div>.
WARNING:HDLCompiler:413 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\VGA_Clock_Div.v" Line 41: Result of 26-bit expression is truncated to fit in 25-bit target.

Elaborating module <DibujarFiguras>.
WARNING:HDLCompiler:413 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\DibujarFiguras.v" Line 88: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\DibujarFiguras.v" Line 97: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\DibujarFiguras.v" Line 109: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\DibujarFiguras.v" Line 110: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\DibujarFiguras.v" Line 138: Signal <modoActivo> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\DibujarFiguras.v" Line 141: Signal <modoPerder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\DibujarFiguras.v" Line 147: Signal <modoPerder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\DibujarFiguras.v" Line 165: Signal <activacionNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\DibujarFiguras.v" Line 181: Signal <activacionNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\DibujarFiguras.v" Line 220: Signal <activacionNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\DibujarFiguras.v" Line 222: Signal <modoGanar> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\DibujarFiguras.v" Line 246: Signal <activacionNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <Contador>.
WARNING:HDLCompiler:413 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Contador.v" Line 42: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Contador.v" Line 48: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Contador.v" Line 54: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Contador.v" Line 58: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <Controlador7Seg>.

Elaborating module <Recibe_Senal>.

Elaborating module <Clock_Div(ClkFrequency=100000000,Baud=9600,Oversampling=16)>.

Elaborating module <Char_Serial>.

Elaborating module <Sonido_I2C>.

Elaborating module <GeneradorFrecuencia>.

Elaborating module <sine>.

Elaborating module <sc_lut(asz=10,dsz=14)>.

Elaborating module
<RAMB16_S18(INIT_00=256'b0110000101100000010110110001100001010100110100000100111010001000010010000100000001000001111110000011101110110000001101010110100000101111001000000010100011011000001000101001000000011100010010000001011000000000000011111011100000001001011100000000001100101,INIT_01=256'b01100010111011000101111111001000010111001010010001011001100000000101011001100000010100110011110001010000000110000100110011110100010010011101000001000110101011000100001110001000010000000110010000111101010000000011101000011100001101101111100000110011110101,INIT_02=256'b010010101000110001001000111110100100011101101010010001011101100001000100010010000100001010110110010000010010010000111111100101000011111000000010001111000111000000111010111000000011100101001110001101111011110000110110001010100011010010011010001100110000100,INIT_03=256'b011000111001011001100010000001100110000001110110010111101110011001011101010101000101101111000100010110100011010001011000101001000101011100010010010101011000001001010011111100100101001001100000010
100001101000001001111001111100100110110101110010011000001110,INIT_04=256'b011111001001001001111011000000100111100101110100011101111110010001110110010101000111010011000100011100110011011001110001101001100111000000010110011011101000011001101100111101100110101101100110011010011101011001101000010001100110011010110110011001010010011,INIT_05=256'b0100101010111101010010011111011001001001001011110100100001101000010001111010000101000110110110100100011000010010010001010100101101000100100001000100001110111101010000101111010101000010001011100100000101100111010000001001111100111111110110000011111100010000,INIT_06=256'b0101011100100101010101100101111101010101100110010101010011010010010101000000110001010011010001100101001001111111010100011011100101010000111100100101000000101100010011110110010101001110100111110100110111011000010011010001000101001100010010100100101110000100,INIT_07=256'b011000111000000001100010101110110110000111110110011000010011000001100000011010110101111110100101010111101110000001011110000110100101110101010
1000101110010001111010110111100100101011011000000110101101000111101010110010111011101011000101100010101011111101011,INIT_08=256'b0110111111001100011011110000011101101110010000110110110101111111011011001011101001101011111101100110101100110001011010100110110101101001101010000110100011100011011010000001111001100111010110010110011010010101011001011100111101100101000010100110010001000101,INIT_09=256'b0111110000000110011110110100001101111010100000000111100110111101011110001111100101111000001101100111011101110010011101101010111101110101111010110111010100101000011101000110010001110011101000000111001011011100011100100001100001110001010101000111000010010000,INIT_0A=256'b1000100000101101100001110110110010000110101010101000010111101000100001010010010110000100011000111000001110100001100000101101111110000010000111001000000101011010100000001001011101111111110101010111111100010010011111100100111101111101100011000111110011001001,INIT_0B=256'b1001010001000000100100110111111110010010101111111001000111111110100100010011110110010
000011111001000111110111011100011101111101010001110001110011000110101111000100011001011011110001011111101011000101100110100100010100111001010001001101100011000100011101111,INIT_0C=256'b1010000000111011100111110111110010011110101111011001110111111110100111010011111110011100011111111001101111000000100110110000000010011010010000001001100110000001100110001100000110011000000000011001011101000001100101101000000110010101110000001001010100000000,INIT_0D=256'b1010110000011110101010110110000010101010101000111010100111100101101010010010100010101000011010101010011110101100101001101110111010100110001100001010010101110001101001001011001110100011111101011010001100110110101000100111100010100001101110011010000011111010,INIT_0E=256'b1011011111100110101101110010101010110110011011101011010110110011101101001111011110110100001110101011001101111110101100101100001010110010000001011011000101001001101100001000110010101111110011111010111100010010101011100101010110101101100110001010110011011011,INIT_0F=256'b11000011100100101100001011011
00011000010000111101100000101100100110000001010101010111111111011111011111100110101101111100111101010111101110000001011110100000101101111000100101010111011100011111011101011010100101110100001100010111001010111011011100010100010,INIT_10=256'b1100111100011111110011100110100011001101101011111100110011110111110011000011111111001011100001111100101011001110110010100001010111001001010111011100100010100100110001111110101111000111001100011100011001111000110001011011111111000101000001011100010001001100,INIT_11=256'b1101101010001101110110011101011111011001001000011101100001101011110101111011010111010110111111101101011001001000110101011001000111010100110110101101010000100011110100110110110011010010101101011101000111111110110100010100011111010000100011111100111111010111,INIT_12=256'b111001011101100111100101001001011110010001110010111000111011111011100011000010011110001001010101111000011010000111100000111011001110000000111000110111111000001111011110110011101101111000011001110111010110001111011100101011101101101111111001110
1101101000011,INIT_13=256'b1111000100000010111100000101000011101111100111111110111011101101111011100011101111101101100010011110110011010111111011000010010011101011011100101110101010111111111010100000110111101001010110101110100010100111111001111111010011100111010000001110011010001101,INIT_14=256'b1111110000000101111110110101011011111010101001111111100111110111111110010100100011111000100110001111011111101000111101110011100011110110100010001111010111011000111101010010011111110100011101111111001111000110111100110001010111110010011001001111000110110011,INIT_15=256'b011011100010000001100011010100000101100010000000010011011011000001000010111000000011100000010000001011010100000000100010011000000001011110000000000011001011000000000001110111111111011011101111111011000000111111100001001011111101011000111111110010110100,INIT_16=256'b01000110010110000100001110110000010000010000010000111110010111000011101110110100001110010000100000110110010111000011001110110000001100010000010000101110010110000010101110101000001010001111100
000100110010011000010001110011100001000001110100000011110001110,INIT_17=256'b01110000100000000110110111100000011010110100010001101000101001000110011000000100011000110110010001100000110001000101111000100100010110111000000001011000110111000101011000111000010100111001010001010000111100000100111001001100010010111010010001001001000000,INIT_18=256'b010011001111110001001011101100100100101001101000010010010001111001000111110101000100011010001010010001010100000001000011111101000100001010101000010000010101110001000000000100000011111011000100001111010111011000111100001010100011101011011100001110011000111,INIT_19=256'b011000010101110001100000000110000101111011010110010111011001001001011100010011000101101100001000010110011100001001011000011111100101011100111000010101011111000001010100101010100101001101100100010100100001110001010000110101000100111110001100010011100100010,INIT_1A=256'b011101010110000001110100001000100111001011100100011100011010011001110000011010000110111100101000011011011110101001101100101010100110101101101
010011010100010101001101000111010000110011110101000011001100110011001100101001001000110001111100010011000101010000,INIT_1B=256'b0100010010000001010000111110010101000011010010010100001010101101010000100001000101000001011101010100000011011000010000000011101100111111100111100011111100000001001111100110010000111101110001100011110100101001001111001000101100111011111011010011101101001110,INIT_1C=256'b0100111000100000010011011000011101001100111011110100110001010110010010111011110101001011001001000100101010001010010010011111000101001001010101110100100010111101010010000010001001000111100010000100011011101101010001100101001101000101101101110100010100011100,INIT_1D=256'b0101011110001011010101101111011001010110011000010101010111001011010101010011010101010100100111110101010000001001010100110111001101010010110111000101001001000101010100011010111001010001000101110101000010000000010011111110100001001111010100000100111010111000,INIT_1E=256'b01100000110000100110000000110000010111111001111001011111000011000101111001111001010111
01111001110101110101010100010111001100000101011100001011010101101110011010010110110000011001011010011100100101100111011110010110010100101001011000101101010101100000100000,INIT_1F=256'b0110100111000010011010010011010001101000101001010110100000010110011001111000011101100110111110000110011001101000011001011101100101100101010010010110010010111001011001000010100001100011100110000110001100000111011000100111011001100001111001010110000101010100,INIT_20=256'b0111001010001010011100100000000001110001011101000111000011101001011100000101111001101111110100100110111101000110011011101011101001101110001011010110110110100001011011010001010001101100100001110110101111111001011010110110110001101010110111100110101001010000,INIT_21=256'b0111101100011010011110101001001001111010000010110111100110000011011110001111101101111000011100110111011111101011011101110110001001110110110110010111011001010000011101011100011101110101001111010111010010110100011101000010101001110011100111110111001100010101,INIT_22=256'b100000110110111010000010111010
1110000010011001111000000111100011100000010101111110000000110110101000000001010110011111111101000101111111010010110111111011000110011111100100000001111101101110100111110100110100011111001010111001111100001001110111101110100001,INIT_23=256'b1000101110000111100010110000100010001010100010001000101000000111100010011000011110001001000001101000100010000101100010000000010010000111100000101000011100000001100001100111111110000101111111011000010101111010100001001111100010000100011101011000001111110010,INIT_24=256'b1001001101100011100100101110100010010010011010111001000111101111100100010111001010010000111101011001000001111000100011111111101110001111011111011000111011111111100011101000000110001110000000111000110110000100100011010000010110001100100001101000110000000111,INIT_25=256'b1001101100000001100110101000100110011010000100011001100110011000100110010010000010011000101001111001100000101101100101111011010010010111001110101001011011000000100101100100011010010101110011001001010101010001100101001101011010010100010110111001
001111011111,INIT_26=256'b1010001001100000101000011110110010100001011101111010000100000011101000001000111010100000000110011001111110100100100111110010111010011110101110011001111001000010100111011100110010011101010101101001110011011111100111000110100010011011111100011001101101111001,INIT_27=256'b1010100101111110101010010000111010101000100111011010100000101101101001111011110010100111010010111010011011011010101001100110100110100101111101111010010110000101101001010001001110100100101000001010010000101101101000111011101010100011010001111010001011010100,INIT_28=256'b1011000001011010101011111110111010101111100000101010111100010110101011101010100110101110001111001010110111001111101011010110001010101100111101001010110010000110101011000001100010101011101010101010101100111011101010101100110010101010010111011010100111101101,INIT_29=256'b10110110111101001011011010001100101101100010010010110101101111001011010101010100101101001110101110110100100000101011010000011001101100111010111110110011010001011011001011011011101100100111
00011011001000000111101100011001110010110001001100011011000011000110,INIT_2A=256'b1011110101001010101111001110011010111100100000111011110000011111101110111011101010111011010101101011101011110001101110101000110010111010001001111011100111000010101110010101110010111000111101101011100010010000101110000010100110110111110000101011011101011011,INIT_2B=256'b1100001101011011110000101111110011000010100111011100001000111101110000011101110111000001011111011100000100011101110000001011110011000000010110111011111111111010101111111001100010111111001101101011111011010100101111100111001010111110000100001011110110101101,INIT_2C=256'b1100100100100111110010001100110011001000011100011100100000010110110001111011101011000111010111101100011100000010110001101010011011000110010010011100010111101101110001011000111111000101001100101100010011010100110001000111011011000100000110001100001110111010,INIT_2D=256'b110011101010110011001110010101101100110111111111110011011010100011001101010100011100110011111010110011001010001011001100010010101100
1011111100101100101110011010110010110100000111001010111010001100101010001111110010100011010111001001110110111100100110000001,INIT_2E=256'b1101001111101010110100111001100011010011010001101101001011110011110100101010000111010010010011101101000111111011110100011010011111010001010101001101000100000000110100001010101111010000010101111101000000000010110011111010110111001111010101111100111100000010,INIT_2F=256'b1101100011011111110110001001001011011000010001011101011111110111110101111010100111010111010110101101011100001100110101101011110111010110011011101101011000011110110101011100111011010101011111101101010100101110110101001101110111010100100011001101010000111011,INIT_30=256'b1101110110001100110111010100001111011100111110101101110010110001110111000110100011011100000111101101101111010100110110111000101011011011001111111101101011110100110110101010100111011010010111011101101000010001110110011100010111011001011110011101100100101100,INIT_31=256'b1110000111101111111000011010101111100001011001111110000100100010111000001101
110111100000100110001110000001010011111000000000110111011111110001111101111110000001110111110011101011011110111100111101111010101100110111100110010011011110000111011101110111010100,INIT_32=256'b1110011000001000111001011100100111100101100010011110010101001001111001010000100111100100110010001110010010000111111001000100011011100100000001011110001111000011111000111000000111100011001111111110001011111100111000101011101011100010011101101110001000110011,INIT_33=256'b1110100111010110111010011001101111101001011000001110100100100101111010001110100111101000101011101110100001110010111010000011010111100111111110001110011110111011111001110111111011100111010000001110011100000011111001101100010011100110100001101110011001000111,INIT_34=256'b1110110101011000111011010010001011101100111011001110110010110110111011000111111111101100010010001110110000010000111010111101100111101011101000011110101101101000111010110011000011101010111101111110101010111110111010101000010011101010010010101110101000010000,INIT_35=256'b11110000100011111111
00000101110111110000001011001110111111111010111011111100100011101111100101101110111101100011111011110011000011101110111111011110111011001001111011101001011011101110011000011110111000101101111011011111100011101101110000111110110110001110,INIT_36=256'b1111001101111000111100110100110011110011000111111111001011110010111100101100010111110010100101111111001001101010111100100011101111110010000011011111000111011110111100011010111111110001100000001111000101010000111100010010000011110000111100001111000010111111,INIT_37=256'b1111011000010101111101011110110111110101110001101111010110011101111101010111010111110101010011001111010100100011111101001111101011110100110100001111010010100110111101000111110011110100010100011111010000100111111100111111101111110011110100001111001110100100,INIT_38=256'b111110000110010011111000010000011111100000011110111101111111101111110111110110001111011110110100111101111000111111110111011010111111011101000110111101110010000111110110111111001111011011010110111101101011000011110110100010101111011001
1000111111011000111100,INIT_39=256'b1111101001100110111110100100100011111010001010101111101000001011111110011110110111111001110011011111100110101110111110011000111111111001011011111111100101001110111110010010111011111001000011011111100011101100111110001100101011111000101010011111100010000110,INIT_3A=256'b1111110000011001111111000000000011111011111001111111101111001101111110111011001111111011100110011111101101111111111110110110010011111011010010011111101100101110111110110001001011111010111101101111101011011010111110101011110111111010101000001111101010000011,INIT_3B=256'b1111110101111110111111010110101011111101010101101111110101000001111111010010110011111101000101111111110100000001111111001110101111111100110101011111110010111111111111001010100011111100100100011111110001111010111111000110001011111100010010101111110000110010,INIT_3C=256'b1111111010010100111111101000010111111110011101101111111001100110111111100101011011111110010001101111111000110101111111100010010011111110000100111111111000000001111111011111000011
111101110111011111110111001011111111011011100011111101101001011111110110010010,INIT_3D=256'b1111111101011100111111110101001011111111010001111111111100111101111111110011001011111111001001101111111100011010111111110000111011111111000000101111111011110101111111101110100111111110110110111111111011001110111111101100000011111110101100101111111010100011,INIT_3E=256'b1111111111010101111111111101000011111111110010101111111111000100111111111011111011111111101110001111111110110001111111111010101011111111101000101111111110011011111111111001001111111111100010101111111110000010111111110111100111111111011100001111111101100110,INIT_3F=256'b1111111111111111111111111111111111111111111111101111111111111101111111111111110011111111111110101111111111111000111111111111011011111111111101001111111111110001111111111110111011111111111010111111111111100111111111111110001111111111110111111111111111011010,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b01010101010101010101010101010101010101010101010101010101010101010101010101010101010101000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INITP_03=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_04=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_05=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_06=256'b01010101010101010101010101010
10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_07=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101>.
WARNING:HDLCompiler:413 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\sine.v" Line 54: Result of 15-bit expression is truncated to fit in 14-bit target.

Elaborating module <Salida_I2S>.

Elaborating module <clkgen>.
WARNING:HDLCompiler:413 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\clkgen.v" Line 33: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Salida_I2S.v" Line 46: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Salida_I2S.v" Line 84: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:634 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Sonido_I2C.v" Line 40: Net <reset> does not have a driver.

Elaborating module <FSM_Modo_Libre>.

Elaborating module <FSM_Modo_Reto>.

Elaborating module <Timer_1Segundo>.

Elaborating module <Contador_Random_Dir>.
WARNING:HDLCompiler:413 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Contador_Random_Dir.v" Line 38: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <ROM_Seg>.
WARNING:HDLCompiler:413 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\FSM_Modo_Reto.v" Line 257: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\FSM_Modo_Reto.v" Line 282: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\FSM_Modo_Reto.v" Line 329: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\FSM_Modo_Reto.v" Line 332: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\FSM_Modo_Reto.v" Line 335: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\FSM_Modo_Reto.v" Line 338: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\FSM_Modo_Reto.v" Line 341: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\FSM_Modo_Reto.v" Line 344: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\FSM_Modo_Reto.v" Line 347: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\FSM_Modo_Reto.v" Line 350: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\FSM_Modo_Reto.v" Line 353: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\FSM_Modo_Reto.v" Line 356: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\FSM_Modo_Reto.v" Line 359: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\TopBlock.v" Line 218: Signal <resultado> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopBlock>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\TopBlock.v".
        a = 4'b0001
        b = 4'b0010
        c = 4'b0011
        d = 4'b0100
        e = 4'b0101
        f = 4'b0110
        g = 4'b0111
        h = 4'b1000
        i = 4'b1001
        j = 4'b1010
        uno = 1'b1
        cero = 1'b0
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <clk2>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | BTN1_Clear (positive)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Power Up State     | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <perdio>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gano>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reiniciarContador>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <inicioReto>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <juegoActivo>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <inicioLibre>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   6 Latch(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <TopBlock> synthesized.

Synthesizing Unit <DeBounce>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\DeBounce.v".
    Found 1-bit register for signal <debounced>.
    Found 8-bit register for signal <rege>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <DeBounce> synthesized.

Synthesizing Unit <VGA_Clock_Div>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\VGA_Clock_Div.v".
    Found 25-bit register for signal <q>.
    Found 25-bit adder for signal <q[24]_GND_3_o_add_1_OUT> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <VGA_Clock_Div> synthesized.

Synthesizing Unit <DibujarFiguras>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\DibujarFiguras.v".
        hpixels = 800
        vlines = 521
        hpulse = 96
        vpulse = 2
        hbp = 144
        hfp = 784
        vbp = 31
        vfp = 511
    Found 10-bit register for signal <vc>.
    Found 10-bit register for signal <hc>.
    Found 32-bit subtractor for signal <GND_4_o_GND_4_o_sub_20_OUT> created at line 141.
    Found 32-bit subtractor for signal <GND_4_o_GND_4_o_sub_31_OUT> created at line 147.
    Found 32-bit subtractor for signal <GND_4_o_GND_4_o_sub_63_OUT> created at line 196.
    Found 11-bit subtractor for signal <GND_4_o_GND_4_o_sub_74_OUT> created at line 203.
    Found 11-bit subtractor for signal <GND_4_o_GND_4_o_sub_75_OUT> created at line 203.
    Found 32-bit subtractor for signal <n0307> created at line 203.
    Found 32-bit subtractor for signal <GND_4_o_GND_4_o_sub_78_OUT> created at line 203.
    Found 10-bit adder for signal <hc[9]_GND_4_o_add_2_OUT> created at line 88.
    Found 10-bit adder for signal <vc[9]_GND_4_o_add_4_OUT> created at line 97.
    Found 32-bit adder for signal <GND_4_o_GND_4_o_add_23_OUT> created at line 141.
    Found 32-bit adder for signal <GND_4_o_GND_4_o_add_36_OUT> created at line 147.
    Found 32-bit adder for signal <GND_4_o_GND_4_o_add_60_OUT> created at line 196.
    Found 32-bit adder for signal <GND_4_o_GND_4_o_add_67_OUT> created at line 196.
    Found 32-bit adder for signal <n0317> created at line 203.
    Found 32-bit adder for signal <GND_4_o_GND_4_o_add_83_OUT> created at line 203.
    Found 32-bit subtractor for signal <n0309> created at line 147.
    Found 10-bit comparator greater for signal <hc[9]_PWR_4_o_LessThan_2_o> created at line 87
    Found 10-bit comparator greater for signal <vc[9]_PWR_4_o_LessThan_4_o> created at line 96
    Found 10-bit comparator greater for signal <hc[9]_GND_4_o_LessThan_11_o> created at line 109
    Found 10-bit comparator greater for signal <vc[9]_GND_4_o_LessThan_13_o> created at line 110
    Found 10-bit comparator lessequal for signal <n0013> created at line 136
    Found 10-bit comparator greater for signal <vc[9]_GND_4_o_LessThan_16_o> created at line 136
    Found 32-bit comparator lessequal for signal <n0019> created at line 141
    Found 32-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_25_o> created at line 141
    Found 32-bit comparator lessequal for signal <n0027> created at line 147
    Found 32-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_38_o> created at line 147
    Found 10-bit comparator lessequal for signal <n0034> created at line 156
    Found 10-bit comparator lessequal for signal <n0036> created at line 156
    Found 10-bit comparator lessequal for signal <n0039> created at line 156
    Found 10-bit comparator lessequal for signal <n0043> created at line 163
    Found 10-bit comparator lessequal for signal <n0045> created at line 163
    Found 10-bit comparator lessequal for signal <n0053> created at line 179
    Found 10-bit comparator lessequal for signal <n0055> created at line 179
    Found 10-bit comparator lessequal for signal <n0058> created at line 179
    Found 10-bit comparator lessequal for signal <n0060> created at line 179
    Found 32-bit comparator lessequal for signal <n0070> created at line 196
    Found 32-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_69_o> created at line 196
    Found 10-bit comparator lessequal for signal <n0075> created at line 196
    Found 10-bit comparator greater for signal <hc[9]_GND_4_o_LessThan_71_o> created at line 196
    Found 32-bit comparator lessequal for signal <n0086> created at line 203
    Found 32-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_85_o> created at line 203
    Found 10-bit comparator lessequal for signal <n0091> created at line 203
    Found 10-bit comparator greater for signal <hc[9]_GND_4_o_LessThan_87_o> created at line 203
    Found 10-bit comparator lessequal for signal <n0095> created at line 203
    Found 10-bit comparator greater for signal <vc[9]_GND_4_o_LessThan_89_o> created at line 203
    Found 10-bit comparator lessequal for signal <n0103> created at line 210
    Found 10-bit comparator lessequal for signal <n0108> created at line 210
    Found 10-bit comparator lessequal for signal <n0112> created at line 212
    Found 10-bit comparator lessequal for signal <n0115> created at line 212
    Found 10-bit comparator lessequal for signal <n0119> created at line 212
    Found 10-bit comparator lessequal for signal <n0121> created at line 212
    Found 10-bit comparator lessequal for signal <n0127> created at line 222
    Found 10-bit comparator lessequal for signal <n0129> created at line 222
    Found 10-bit comparator lessequal for signal <n0132> created at line 222
    Found 10-bit comparator lessequal for signal <n0134> created at line 222
    Found 10-bit comparator lessequal for signal <n0137> created at line 222
    Found 10-bit comparator lessequal for signal <n0139> created at line 222
    Found 10-bit comparator lessequal for signal <n0144> created at line 222
    Found 10-bit comparator lessequal for signal <n0146> created at line 222
    Found 10-bit comparator lessequal for signal <n0158> created at line 244
    Found 10-bit comparator lessequal for signal <n0160> created at line 244
    Found 10-bit comparator lessequal for signal <n0163> created at line 244
    Found 10-bit comparator lessequal for signal <n0165> created at line 244
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  47 Comparator(s).
	inferred  38 Multiplexer(s).
Unit <DibujarFiguras> synthesized.

Synthesizing Unit <Contador>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Contador.v".
    Found 4-bit register for signal <decimas>.
    Found 4-bit register for signal <centesimas>.
    Found 4-bit register for signal <unidadesMillar>.
    Found 4-bit register for signal <unidades>.
    Found 4-bit adder for signal <decimas[0]_GND_6_o_add_1_OUT> created at line 42.
    Found 4-bit adder for signal <centesimas[0]_GND_6_o_add_3_OUT> created at line 48.
    Found 4-bit adder for signal <unidadesMillar[0]_GND_6_o_add_5_OUT> created at line 54.
    Found 4-bit adder for signal <unidades[0]_GND_6_o_add_6_OUT> created at line 58.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Contador> synthesized.

Synthesizing Unit <Controlador7Seg>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Controlador7Seg.v".
        Seg1 = 4'b1110
        Seg2 = 4'b1101
        Seg3 = 4'b1011
        Seg4 = 4'b0111
        Seg5 = 4'b0111
    Found 4-bit register for signal <Display2>.
    Found 4-bit register for signal <Display3>.
    Found 4-bit register for signal <Display4>.
    Found 4-bit register for signal <Enable7Seg>.
    Found 32-bit register for signal <count>.
    Found 4-bit register for signal <Display1>.
    Found finite state machine <FSM_1> for signal <Enable7Seg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <count[31]_GND_7_o_add_13_OUT> created at line 77.
    Found 16x7-bit Read Only RAM for signal <Display1[3]_GND_7_o_wide_mux_25_OUT>
    Found 16x7-bit Read Only RAM for signal <Display2[3]_GND_7_o_wide_mux_27_OUT>
    Found 16x7-bit Read Only RAM for signal <Display3[3]_GND_7_o_wide_mux_29_OUT>
    Found 16x7-bit Read Only RAM for signal <Display4[3]_GND_7_o_wide_mux_30_OUT>
    Summary:
	inferred   4 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Controlador7Seg> synthesized.

Synthesizing Unit <Recibe_Senal>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Recibe_Senal.v".
        ClkFrequency = 100000000
        Baud = 9600
        Oversampling = 16
    Found 2-bit register for signal <Filter_cnt>.
    Found 1-bit register for signal <RxD_bit>.
    Found 4-bit register for signal <OversamplingCnt>.
    Found 4-bit register for signal <RxD_state>.
    Found 8-bit register for signal <RxD_data>.
    Found 1-bit register for signal <RxD_data_ready>.
    Found 2-bit register for signal <RxD_sync>.
    Found finite state machine <FSM_2> for signal <RxD_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 32                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <Filter_cnt[1]_GND_8_o_sub_10_OUT> created at line 65.
    Found 2-bit adder for signal <Filter_cnt[1]_GND_8_o_add_6_OUT> created at line 63.
    Found 4-bit adder for signal <OversamplingCnt[3]_GND_8_o_add_18_OUT> created at line 76.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <Recibe_Senal> synthesized.

Synthesizing Unit <Clock_Div>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Clock_Div.v".
        ClkFrequency = 100000000
        Baud = 9600
        Oversampling = 16
    Found 23-bit register for signal <Acc>.
    Found 23-bit adder for signal <GND_9_o_BUS_0793_mux_2_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
Unit <Clock_Div> synthesized.

Synthesizing Unit <Char_Serial>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Char_Serial.v".
    Found 8-bit register for signal <datoEstable>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Char_Serial> synthesized.

Synthesizing Unit <Sonido_I2C>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Sonido_I2C.v".
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Sonido_I2C> synthesized.

Synthesizing Unit <GeneradorFrecuencia>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\GeneradorFrecuencia.v".
        FREQ1 = 103079215
        FREQ2 = 83079215
        FREQ3 = 32979215
        FREQ4 = 19979215
        nota0 = 3'b000
        nota1 = 3'b001
        nota2 = 3'b010
        nota3 = 3'b011
        nota4 = 3'b100
    Found 32-bit register for signal <phase>.
    Found 24-bit register for signal <l_data>.
    Found 24-bit register for signal <r_data>.
    Found 32-bit register for signal <freq>.
    Found 32-bit adder for signal <phase[31]_freq[31]_add_11_OUT> created at line 65.
    Found 8x32-bit Read Only RAM for signal <GND_12_o_GND_12_o_mux_8_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 112 D-type flip-flop(s).
Unit <GeneradorFrecuencia> synthesized.

Synthesizing Unit <sine>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\sine.v".
        psz = 12
        osz = 14
    Found 1-bit register for signal <sdid1>.
    Found 14-bit register for signal <sin>.
    Found 1-bit register for signal <sdid0>.
    Found 15-bit adder for signal <n0011> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <sine> synthesized.

Synthesizing Unit <sc_lut>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\sc_lut.v".
        asz = 10
        dsz = 14
    Found 10-bit register for signal <ADDR>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <sc_lut> synthesized.

Synthesizing Unit <Salida_I2S>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Salida_I2S.v".
    Found 1-bit register for signal <p_sclk>.
    Found 48-bit register for signal <sreg>.
    Found 1-bit register for signal <sdout>.
    Found 5-bit register for signal <lrcnt>.
    Found 1-bit register for signal <lrclk>.
    Found 1-bit register for signal <sclk_p0>.
    Found 1-bit register for signal <sclk>.
    Found 3-bit register for signal <scnt>.
    Found 3-bit adder for signal <scnt[2]_GND_16_o_add_1_OUT> created at line 46.
    Found 5-bit adder for signal <lrcnt[4]_GND_16_o_add_14_OUT> created at line 84.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  61 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Salida_I2S> synthesized.

Synthesizing Unit <clkgen>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\clkgen.v".
    Found 1-bit register for signal <rate>.
    Found 9-bit register for signal <cnt>.
    Found 9-bit subtractor for signal <GND_17_o_GND_17_o_sub_2_OUT<8:0>> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clkgen> synthesized.

Synthesizing Unit <FSM_Modo_Libre>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\FSM_Modo_Libre.v".
        uno = 1'b1
        cero = 1'b0
        nota0 = 3'b000
        nota1 = 3'b001
        nota2 = 3'b010
        nota3 = 3'b011
        nota4 = 3'b100
        a = 3'b001
        b = 3'b010
        c = 3'b011
        d = 3'b100
        e = 3'b101
        f = 3'b110
        A = 8'b01100001
        B = 8'b01100010
        C = 8'b01100011
        D = 8'b01100100
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Power Up State     | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <contar>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <notaSalida<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <notaSalida<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <notaSalida<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
	inferred   1 Finite State Machine(s).
Unit <FSM_Modo_Libre> synthesized.

Synthesizing Unit <FSM_Modo_Reto>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\FSM_Modo_Reto.v".
        uno = 1'b1
        cero = 1'b0
        nota0 = 3'b000
        nota1 = 3'b001
        nota2 = 3'b010
        nota3 = 3'b011
        nota4 = 3'b100
        a = 4'b0001
        b = 4'b0010
        c = 4'b0011
        d = 4'b0100
        e = 4'b0101
        f = 4'b0110
        g = 4'b0111
        h = 4'b1000
        i = 4'b1001
        j = 4'b1010
        k = 4'b1011
        l = 4'b1100
        m = 4'b1101
        n = 4'b1110
        o = 4'b1111
        A = 8'b01100001
        B = 8'b01100010
        C = 8'b01100011
        D = 8'b01100100
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <contarNotas>.
    Found 1-bit register for signal <resultado>.
    Found 1-bit register for signal <juegoListo>.
    Found 3-bit register for signal <notaSalida>.
    Found 4-bit register for signal <cuenta>.
    Found 1-bit register for signal <conto>.
    Found 1-bit register for signal <inicioTimer>.
    Found 1-bit register for signal <cargarSecuencia>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 21                                             |
    | Inputs             | 5                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Power Up State     | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <cuenta[3]_GND_24_o_add_22_OUT> created at line 282.
    Found 3-bit 12-to-1 multiplexer for signal <notaActualMemoria> created at line 327.
    Found 3-bit comparator equal for signal <notaActualUsuario[2]_notaActualMemoria[2]_equal_8_o> created at line 167
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM_Modo_Reto> synthesized.

Synthesizing Unit <Timer_1Segundo>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Timer_1_Segundo.v".
    Found 1-bit register for signal <termino>.
    Found 1-bit register for signal <listo>.
    Found 32-bit register for signal <cuenta>.
    Found 32-bit adder for signal <cuenta[31]_GND_25_o_add_4_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <Timer_1Segundo> synthesized.

Synthesizing Unit <Contador_Random_Dir>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\Contador_Random_Dir.v".
    Found 4-bit register for signal <posicion>.
    Found 4-bit register for signal <contador>.
    Found 4-bit adder for signal <contador[3]_GND_26_o_add_2_OUT> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <Contador_Random_Dir> synthesized.

Synthesizing Unit <ROM_Seg>.
    Related source file is "C:\Users\Gustavo\Documents\GitHub\LabFinalTaller\LabFinalTaller2\ROM_Seg.v".
    Found 30-bit register for signal <dato>.
    Found 16x30-bit Read Only RAM for signal <dir[3]_GND_27_o_wide_mux_1_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  30 D-type flip-flop(s).
Unit <ROM_Seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x30-bit single-port Read Only RAM                   : 1
 16x7-bit single-port Read Only RAM                    : 4
 8x32-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 33
 10-bit adder                                          : 2
 11-bit subtractor                                     : 2
 15-bit adder                                          : 1
 2-bit addsub                                          : 1
 23-bit adder                                          : 1
 25-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 9
 32-bit subtractor                                     : 6
 4-bit adder                                           : 7
 5-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 57
 1-bit register                                        : 21
 10-bit register                                       : 3
 14-bit register                                       : 1
 2-bit register                                        : 2
 23-bit register                                       : 1
 24-bit register                                       : 2
 25-bit register                                       : 1
 3-bit register                                        : 2
 30-bit register                                       : 1
 32-bit register                                       : 4
 4-bit register                                        : 12
 48-bit register                                       : 1
 5-bit register                                        : 1
 8-bit register                                        : 4
 9-bit register                                        : 1
# Latches                                              : 10
 1-bit latch                                           : 10
# Comparators                                          : 48
 10-bit comparator greater                             : 8
 10-bit comparator lessequal                           : 31
 3-bit comparator equal                                : 1
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 4
# Multiplexers                                         : 64
 1-bit 2-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 11
 3-bit 12-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 31
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 10
 48-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 5
# Xors                                                 : 2
 10-bit xor2                                           : 1
 15-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <r_data_0> in Unit <uag> is equivalent to the following 9 FFs/Latches, which will be removed : <r_data_1> <r_data_2> <r_data_3> <r_data_4> <r_data_5> <r_data_6> <r_data_7> <r_data_8> <r_data_9> 
WARNING:Xst:1710 - FF/Latch <r_data_0> (without init value) has a constant value of 0 in block <uag>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Contador>.
The following registers are absorbed into counter <decimas>: 1 register on signal <decimas>.
The following registers are absorbed into counter <centesimas>: 1 register on signal <centesimas>.
The following registers are absorbed into counter <unidades>: 1 register on signal <unidades>.
The following registers are absorbed into counter <unidadesMillar>: 1 register on signal <unidadesMillar>.
Unit <Contador> synthesized (advanced).

Synthesizing (advanced) Unit <Contador_Random_Dir>.
The following registers are absorbed into counter <contador>: 1 register on signal <contador>.
Unit <Contador_Random_Dir> synthesized (advanced).

Synthesizing (advanced) Unit <Controlador7Seg>.
INFO:Xst:3231 - The small RAM <Mram_Display1[3]_GND_7_o_wide_mux_25_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Display1>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_Display2[3]_GND_7_o_wide_mux_27_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Display2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_Display3[3]_GND_7_o_wide_mux_29_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Display3>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_Display4[3]_GND_7_o_wide_mux_30_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Display4>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Controlador7Seg> synthesized (advanced).

Synthesizing (advanced) Unit <DibujarFiguras>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
Unit <DibujarFiguras> synthesized (advanced).

Synthesizing (advanced) Unit <GeneradorFrecuencia>.
The following registers are absorbed into accumulator <phase>: 1 register on signal <phase>.
INFO:Xst:3231 - The small RAM <Mram_GND_12_o_GND_12_o_mux_8_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <f_ent>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <GeneradorFrecuencia> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_Seg>.
INFO:Xst:3231 - The small RAM <Mram_dir[3]_GND_27_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 30-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dir>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROM_Seg> synthesized (advanced).

Synthesizing (advanced) Unit <Recibe_Senal>.
The following registers are absorbed into counter <Filter_cnt>: 1 register on signal <Filter_cnt>.
The following registers are absorbed into counter <OversamplingCnt>: 1 register on signal <OversamplingCnt>.
Unit <Recibe_Senal> synthesized (advanced).

Synthesizing (advanced) Unit <Salida_I2S>.
The following registers are absorbed into counter <scnt>: 1 register on signal <scnt>.
The following registers are absorbed into counter <lrcnt>: 1 register on signal <lrcnt>.
Unit <Salida_I2S> synthesized (advanced).

Synthesizing (advanced) Unit <Timer_1Segundo>.
The following registers are absorbed into counter <cuenta>: 1 register on signal <cuenta>.
Unit <Timer_1Segundo> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_Clock_Div>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <VGA_Clock_Div> synthesized (advanced).

Synthesizing (advanced) Unit <clkgen>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clkgen> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x30-bit single-port distributed Read Only RAM       : 1
 16x7-bit single-port distributed Read Only RAM        : 4
 8x32-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 18
 11-bit subtractor                                     : 2
 14-bit adder                                          : 1
 23-bit adder                                          : 1
 31-bit subtractor                                     : 1
 32-bit adder                                          : 7
 32-bit subtractor                                     : 5
 4-bit adder                                           : 1
# Counters                                             : 14
 10-bit up counter                                     : 2
 2-bit updown counter                                  : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 6
 5-bit up counter                                      : 1
 9-bit down counter                                    : 1
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 319
 Flip-Flops                                            : 319
# Comparators                                          : 48
 10-bit comparator greater                             : 8
 10-bit comparator lessequal                           : 31
 3-bit comparator equal                                : 1
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 4
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 11
 3-bit 12-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 31
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 7
 48-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 5
# Xors                                                 : 2
 10-bit xor2                                           : 1
 15-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <r_data_0> (without init value) has a constant value of 0 in block <GeneradorFrecuencia>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_1> (without init value) has a constant value of 0 in block <GeneradorFrecuencia>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_2> (without init value) has a constant value of 0 in block <GeneradorFrecuencia>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_3> (without init value) has a constant value of 0 in block <GeneradorFrecuencia>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_4> (without init value) has a constant value of 0 in block <GeneradorFrecuencia>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_5> (without init value) has a constant value of 0 in block <GeneradorFrecuencia>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_6> (without init value) has a constant value of 0 in block <GeneradorFrecuencia>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_7> (without init value) has a constant value of 0 in block <GeneradorFrecuencia>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_8> (without init value) has a constant value of 0 in block <GeneradorFrecuencia>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_9> (without init value) has a constant value of 0 in block <GeneradorFrecuencia>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0001  | 0000000001
 0010  | 0000000010
 0011  | 0000000100
 0101  | 0000001000
 0100  | 0000010000
 0110  | 0000100000
 0111  | 0001000000
 1000  | 0010000000
 1010  | 0100000000
 1001  | 1000000000
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <display/FSM_1> on signal <Enable7Seg[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 1101  | 00
 1011  | 01
 1110  | 10
 0111  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mRecibeSerial/FSM_2> on signal <RxD_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <modo_Libre/FSM_3> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 000
 010   | 001
 110   | 010
 101   | 011
 100   | 100
 011   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <modo_Reto/FSM_4> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 1000  | 1000
 0111  | 0111
 1100  | 1100
 1101  | 1101
 1001  | 1001
 1010  | 1010
 1011  | 1011
-------------------
WARNING:Xst:1294 - Latch <notaSalida_2> is equivalent to a wire in block <FSM_Modo_Libre>.
WARNING:Xst:1294 - Latch <contar> is equivalent to a wire in block <FSM_Modo_Libre>.
WARNING:Xst:1294 - Latch <notaSalida_1> is equivalent to a wire in block <FSM_Modo_Libre>.
WARNING:Xst:1294 - Latch <notaSalida_0> is equivalent to a wire in block <FSM_Modo_Libre>.
WARNING:Xst:1710 - FF/Latch <freq_12> (without init value) has a constant value of 1 in block <GeneradorFrecuencia>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_19> (without init value) has a constant value of 0 in block <GeneradorFrecuencia>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_27> (without init value) has a constant value of 0 in block <GeneradorFrecuencia>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_28> (without init value) has a constant value of 0 in block <GeneradorFrecuencia>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_29> (without init value) has a constant value of 0 in block <GeneradorFrecuencia>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_30> (without init value) has a constant value of 0 in block <GeneradorFrecuencia>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_31> (without init value) has a constant value of 0 in block <GeneradorFrecuencia>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Acc_0> of sequential type is unconnected in block <Clock_Div>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_2> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_3> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_4> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_5> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_6> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_7> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_8> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_9> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_10> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_11> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_12> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_13> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_14> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_15> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_16> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_17> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_18> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_19> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_20> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_21> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_22> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_23> of sequential type is unconnected in block <TopBlock>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_24> of sequential type is unconnected in block <TopBlock>.
INFO:Xst:1901 - Instance RAMB16_inst in unit sc_lut of type RAMB16_S18 has been replaced by RAMB16BWER
INFO:Xst:2261 - The FF/Latch <freq_0> in Unit <GeneradorFrecuencia> is equivalent to the following 4 FFs/Latches, which will be removed : <freq_1> <freq_2> <freq_3> <freq_21> 
INFO:Xst:2261 - The FF/Latch <freq_6> in Unit <GeneradorFrecuencia> is equivalent to the following 2 FFs/Latches, which will be removed : <freq_7> <freq_9> 
INFO:Xst:2261 - The FF/Latch <freq_16> in Unit <GeneradorFrecuencia> is equivalent to the following 3 FFs/Latches, which will be removed : <freq_17> <freq_22> <freq_23> 

Optimizing unit <Clock_Div> ...

Optimizing unit <Char_Serial> ...

Optimizing unit <sc_lut> ...

Optimizing unit <TopBlock> ...

Optimizing unit <DeBounce> ...

Optimizing unit <Controlador7Seg> ...

Optimizing unit <Recibe_Senal> ...

Optimizing unit <ROM_Seg> ...

Optimizing unit <DibujarFiguras> ...

Optimizing unit <GeneradorFrecuencia> ...

Optimizing unit <sine> ...

Optimizing unit <Salida_I2S> ...

Optimizing unit <Contador> ...
WARNING:Xst:1710 - FF/Latch <ui2stst/ui2s/sreg_9> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ui2stst/ui2s/sreg_8> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ui2stst/ui2s/sreg_7> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ui2stst/ui2s/sreg_6> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ui2stst/ui2s/sreg_5> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ui2stst/ui2s/sreg_4> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ui2stst/ui2s/sreg_3> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ui2stst/ui2s/sreg_2> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ui2stst/ui2s/sreg_1> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ui2stst/ui2s/sreg_0> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <display/count_14> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/count_15> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/count_16> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/count_17> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/count_18> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/count_19> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/count_20> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/count_21> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/count_22> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/count_23> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/count_24> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/count_25> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/count_26> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/count_27> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/count_28> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/count_29> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/count_30> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display/count_31> (without init value) has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <modo_Reto/timerSegundo/cuenta_27> has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <modo_Reto/timerSegundo/cuenta_28> has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <modo_Reto/timerSegundo/cuenta_29> has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <modo_Reto/timerSegundo/cuenta_30> has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <modo_Reto/timerSegundo/cuenta_31> has a constant value of 0 in block <TopBlock>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <modo_Reto/contadorNumeros/contador_1> in Unit <TopBlock> is equivalent to the following FF/Latch, which will be removed : <mRecibeSerial/tickgen/Acc_2> 
INFO:Xst:2261 - The FF/Latch <clk2> in Unit <TopBlock> is equivalent to the following 2 FFs/Latches, which will be removed : <modo_Reto/contadorNumeros/contador_0> <mRecibeSerial/tickgen/Acc_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopBlock, actual ratio is 11.
FlipFlop MOD_vga_dibujafiguras/hc_0 has been replicated 1 time(s)
FlipFlop MOD_vga_dibujafiguras/hc_1 has been replicated 1 time(s)
FlipFlop MOD_vga_dibujafiguras/hc_2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <TopBlock> :
	Found 2-bit shift register for signal <mRecibeSerial/RxD_sync_1>.
	Found 2-bit shift register for signal <ui2stst/uag/usine/sdid1>.
	Found 2-bit shift register for signal <ui2stst/ui2s/sclk>.
Unit <TopBlock> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 405
 Flip-Flops                                            : 405
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopBlock.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1180
#      GND                         : 1
#      INV                         : 36
#      LUT1                        : 76
#      LUT2                        : 101
#      LUT3                        : 113
#      LUT4                        : 176
#      LUT5                        : 112
#      LUT6                        : 164
#      MUXCY                       : 211
#      MUXF7                       : 11
#      VCC                         : 1
#      XORCY                       : 178
# FlipFlops/Latches                : 414
#      FD                          : 165
#      FDC                         : 30
#      FDCE                        : 26
#      FDE                         : 128
#      FDP                         : 2
#      FDR                         : 21
#      FDRE                        : 36
#      LD                          : 6
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 5
#      OBUF                        : 30

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             414  out of  18224     2%  
 Number of Slice LUTs:                  781  out of   9112     8%  
    Number used as Logic:               778  out of   9112     8%  
    Number used as Memory:                3  out of   2176     0%  
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    843
   Number with an unused Flip Flop:     429  out of    843    50%  
   Number with an unused LUT:            62  out of    843     7%  
   Number of fully used LUT-FF pairs:   352  out of    843    41%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    232    15%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+-------------------------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)                     | Load  |
-----------------------------------------------+-------------------------------------------+-------+
state[3]_GND_31_o_Mux_19_o(state__n0083<5>1:O) | NONE(*)(reiniciarContador)                | 1     |
state[3]_GND_29_o_Mux_15_o(state__n0083<1>1:O) | NONE(*)(perdio)                           | 1     |
state[3]_GND_30_o_Mux_17_o(state__n0083<3>1:O) | NONE(*)(gano)                             | 1     |
state[3]_GND_34_o_Mux_25_o(state__n0083<11>1:O)| NONE(*)(inicioLibre)                      | 1     |
state[3]_GND_32_o_Mux_21_o(state__n0083<7>1:O) | NONE(*)(inicioReto)                       | 1     |
state[3]_GND_33_o_Mux_23_o(state__n0083<9>1:O) | NONE(*)(juegoActivo)                      | 1     |
clk                                            | BUFGP                                     | 187   |
modo_Reto/cargarSecuencia                      | NONE(modo_Reto/contadorNumeros/posicion_0)| 4     |
MOD_vga_clockdiv/q_1                           | BUFG                                      | 23    |
mRecibeSerial/RxD_data_ready                   | NONE(mchar/datoEstable_7)                 | 8     |
clk2                                           | BUFG                                      | 174   |
contar(Mmux_contar11:O)                        | NONE(*)(count/unidadesMillar_0)           | 16    |
-----------------------------------------------+-------------------------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.940ns (Maximum Frequency: 202.429MHz)
   Minimum input arrival time before clock: 2.844ns
   Maximum output required time after clock: 15.250ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.940ns (frequency: 202.429MHz)
  Total number of paths / destination ports: 2740 / 253
-------------------------------------------------------------------------
Delay:               4.940ns (Levels of Logic = 4)
  Source:            modo_Reto/cuenta_1 (FF)
  Destination:       modo_Reto/state_FSM_FFd4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: modo_Reto/cuenta_1 to modo_Reto/state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             15   0.447   1.086  modo_Reto/cuenta_1 (modo_Reto/cuenta_1)
     LUT5:I3->O            1   0.203   0.827  modo_Reto/Mmux_notaActualMemoria_71 (modo_Reto/Mmux_notaActualMemoria_71)
     LUT5:I1->O            5   0.203   0.819  modo_Reto/cuenta<3>1 (modo_Reto/notaActualMemoria<1>)
     LUT6:I4->O            2   0.203   0.845  modo_Reto/state_FSM_FFd4-In522 (modo_Reto/state_FSM_FFd4-In522)
     LUT6:I3->O            1   0.205   0.000  modo_Reto/state_FSM_FFd4-In6 (modo_Reto/state_FSM_FFd4-In)
     FDP:D                     0.102          modo_Reto/state_FSM_FFd4
    ----------------------------------------
    Total                      4.940ns (1.363ns logic, 3.577ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MOD_vga_clockdiv/q_1'
  Clock period: 4.878ns (frequency: 204.999MHz)
  Total number of paths / destination ports: 1326 / 33
-------------------------------------------------------------------------
Delay:               4.878ns (Levels of Logic = 13)
  Source:            MOD_vga_dibujafiguras/hc_6 (FF)
  Destination:       MOD_vga_dibujafiguras/hc_9 (FF)
  Source Clock:      MOD_vga_clockdiv/q_1 rising
  Destination Clock: MOD_vga_clockdiv/q_1 rising

  Data Path: MOD_vga_dibujafiguras/hc_6 to MOD_vga_dibujafiguras/hc_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             40   0.447   1.634  MOD_vga_dibujafiguras/hc_6 (MOD_vga_dibujafiguras/hc_6)
     LUT3:I0->O            7   0.205   0.774  MOD_vga_dibujafiguras/Madd_GND_4_o_GND_4_o_add_36_OUT_xor<8>1111 (MOD_vga_dibujafiguras/Madd_GND_4_o_GND_4_o_add_36_OUT_xor<8>111)
     LUT6:I5->O            8   0.205   0.803  MOD_vga_dibujafiguras/hc[9]_PWR_4_o_LessThan_2_o_inv1 (MOD_vga_dibujafiguras/hc[9]_PWR_4_o_LessThan_2_o_inv)
     LUT3:I2->O            1   0.205   0.000  MOD_vga_dibujafiguras/Mcount_hc_lut<0> (MOD_vga_dibujafiguras/Mcount_hc_lut<0>)
     MUXCY:S->O            1   0.172   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<0> (MOD_vga_dibujafiguras/Mcount_hc_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<1> (MOD_vga_dibujafiguras/Mcount_hc_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<2> (MOD_vga_dibujafiguras/Mcount_hc_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<3> (MOD_vga_dibujafiguras/Mcount_hc_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<4> (MOD_vga_dibujafiguras/Mcount_hc_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<5> (MOD_vga_dibujafiguras/Mcount_hc_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<6> (MOD_vga_dibujafiguras/Mcount_hc_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<7> (MOD_vga_dibujafiguras/Mcount_hc_cy<7>)
     MUXCY:CI->O           0   0.019   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<8> (MOD_vga_dibujafiguras/Mcount_hc_cy<8>)
     XORCY:CI->O           1   0.180   0.000  MOD_vga_dibujafiguras/Mcount_hc_xor<9> (MOD_vga_dibujafiguras/Mcount_hc9)
     FDC:D                     0.102          MOD_vga_dibujafiguras/hc_9
    ----------------------------------------
    Total                      4.878ns (1.668ns logic, 3.210ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk2'
  Clock period: 4.302ns (frequency: 232.474MHz)
  Total number of paths / destination ports: 2160 / 289
-------------------------------------------------------------------------
Delay:               4.302ns (Levels of Logic = 1)
  Source:            ui2stst/ui2s/uclk/rate (FF)
  Destination:       ui2stst/ui2s/sreg_47 (FF)
  Source Clock:      clk2 rising
  Destination Clock: clk2 rising

  Data Path: ui2stst/ui2s/uclk/rate to ui2stst/ui2s/sreg_47
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             128   0.447   1.951  ui2stst/ui2s/uclk/rate (ui2stst/ui2s/uclk/rate)
     LUT2:I1->O           38   0.205   1.376  ui2stst/ui2s/_n0048_inv1 (ui2stst/ui2s/_n0048_inv)
     FDE:CE                    0.322          ui2stst/ui2s/sreg_10
    ----------------------------------------
    Total                      4.302ns (0.974ns logic, 3.328ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'contar'
  Clock period: 3.950ns (frequency: 253.168MHz)
  Total number of paths / destination ports: 250 / 32
-------------------------------------------------------------------------
Delay:               3.950ns (Levels of Logic = 2)
  Source:            count/unidades_2 (FF)
  Destination:       count/decimas_0 (FF)
  Source Clock:      contar rising
  Destination Clock: contar rising

  Data Path: count/unidades_2 to count/decimas_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.447   1.002  count/unidades_2 (count/unidades_2)
     LUT4:I1->O            6   0.205   1.089  count/_n0080_inv11 (count/_n0080_inv1)
     LUT5:I0->O            4   0.203   0.683  count/_n0067_inv1 (count/_n0067_inv)
     FDCE:CE                   0.322          count/decimas_3
    ----------------------------------------
    Total                      3.950ns (1.177ns logic, 2.773ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              2.844ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       MOD_vga_clockdiv/q_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to MOD_vga_clockdiv/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.222   1.192  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.430          MOD_vga_clockdiv/q_0
    ----------------------------------------
    Total                      2.844ns (1.652ns logic, 1.192ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MOD_vga_clockdiv/q_1'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              2.844ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       MOD_vga_dibujafiguras/hc_9 (FF)
  Destination Clock: MOD_vga_clockdiv/q_1 rising

  Data Path: clr to MOD_vga_dibujafiguras/hc_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.222   1.192  clr_IBUF (clr_IBUF)
     FDCE:CLR                  0.430          MOD_vga_dibujafiguras/vc_0
    ----------------------------------------
    Total                      2.844ns (1.652ns logic, 1.192ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 292 / 25
-------------------------------------------------------------------------
Offset:              8.881ns (Levels of Logic = 5)
  Source:            modo_Libre/state_FSM_FFd3 (FF)
  Destination:       blue<1> (PAD)
  Source Clock:      clk rising

  Data Path: modo_Libre/state_FSM_FFd3 to blue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.447   1.362  modo_Libre/state_FSM_FFd3 (modo_Libre/state_FSM_FFd3)
     LUT5:I2->O           18   0.205   1.414  Mmux_notaSalida21 (notaSalida_1_OBUF)
     LUT6:I0->O            2   0.203   0.845  ui2stst/uag/Mram_GND_12_o_GND_12_o_mux_8_OUT11111 (MOD_vga_dibujafiguras/blue<1>1)
     LUT6:I3->O            1   0.205   0.808  MOD_vga_dibujafiguras/blue<1>4 (MOD_vga_dibujafiguras/blue<1>2)
     LUT6:I3->O            2   0.205   0.616  MOD_vga_dibujafiguras/blue<1>5 (blue_0_OBUF)
     OBUF:I->O                 2.571          blue_1_OBUF (blue<1>)
    ----------------------------------------
    Total                      8.881ns (3.836ns logic, 5.045ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state[3]_GND_34_o_Mux_25_o'
  Total number of paths / destination ports: 40 / 11
-------------------------------------------------------------------------
Offset:              9.026ns (Levels of Logic = 5)
  Source:            inicioLibre (LATCH)
  Destination:       blue<1> (PAD)
  Source Clock:      state[3]_GND_34_o_Mux_25_o falling

  Data Path: inicioLibre to blue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              21   0.498   1.458  inicioLibre (inicioLibre)
     LUT5:I0->O           18   0.203   1.414  Mmux_notaSalida21 (notaSalida_1_OBUF)
     LUT6:I0->O            2   0.203   0.845  ui2stst/uag/Mram_GND_12_o_GND_12_o_mux_8_OUT11111 (MOD_vga_dibujafiguras/blue<1>1)
     LUT6:I3->O            1   0.205   0.808  MOD_vga_dibujafiguras/blue<1>4 (MOD_vga_dibujafiguras/blue<1>2)
     LUT6:I3->O            2   0.205   0.616  MOD_vga_dibujafiguras/blue<1>5 (blue_0_OBUF)
     OBUF:I->O                 2.571          blue_1_OBUF (blue<1>)
    ----------------------------------------
    Total                      9.026ns (3.885ns logic, 5.141ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk2'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            ui2stst/ui2s/sdout (FF)
  Destination:       JA<3> (PAD)
  Source Clock:      clk2 rising

  Data Path: ui2stst/ui2s/sdout to JA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  ui2stst/ui2s/sdout (ui2stst/ui2s/sdout)
     OBUF:I->O                 2.571          JA_3_OBUF (JA<3>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MOD_vga_clockdiv/q_1'
  Total number of paths / destination ports: 118936 / 10
-------------------------------------------------------------------------
Offset:              15.250ns (Levels of Logic = 16)
  Source:            MOD_vga_dibujafiguras/hc_1 (FF)
  Destination:       green<2> (PAD)
  Source Clock:      MOD_vga_clockdiv/q_1 rising

  Data Path: MOD_vga_dibujafiguras/hc_1 to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             52   0.447   1.789  MOD_vga_dibujafiguras/hc_1 (MOD_vga_dibujafiguras/hc_1)
     LUT4:I1->O           14   0.205   0.958  MOD_vga_dibujafiguras/Msub_n0309_xor<9>111 (MOD_vga_dibujafiguras/Msub_n0309_xor<9>11)
     LUT5:I4->O            4   0.205   0.684  MOD_vga_dibujafiguras/Msub_GND_4_o_GND_4_o_sub_63_OUT_cy<8>11 (MOD_vga_dibujafiguras/Msub_GND_4_o_GND_4_o_sub_63_OUT_cy<8>)
     LUT5:I4->O            1   0.205   0.000  MOD_vga_dibujafiguras/Madd_n0317_lut<9> (MOD_vga_dibujafiguras/Madd_n0317_lut<9>)
     MUXCY:S->O            1   0.172   0.000  MOD_vga_dibujafiguras/Madd_n0317_cy<9> (MOD_vga_dibujafiguras/Madd_n0317_cy<9>)
     XORCY:CI->O           2   0.180   0.617  MOD_vga_dibujafiguras/Madd_n0317_xor<10> (MOD_vga_dibujafiguras/n0317<10>)
     LUT1:I0->O            1   0.205   0.000  MOD_vga_dibujafiguras/Madd_GND_4_o_GND_4_o_add_83_OUT_cy<10>_rt (MOD_vga_dibujafiguras/Madd_GND_4_o_GND_4_o_add_83_OUT_cy<10>_rt)
     MUXCY:S->O            1   0.172   0.000  MOD_vga_dibujafiguras/Madd_GND_4_o_GND_4_o_add_83_OUT_cy<10> (MOD_vga_dibujafiguras/Madd_GND_4_o_GND_4_o_add_83_OUT_cy<10>)
     XORCY:CI->O           2   0.180   0.864  MOD_vga_dibujafiguras/Madd_GND_4_o_GND_4_o_add_83_OUT_xor<11> (MOD_vga_dibujafiguras/GND_4_o_GND_4_o_add_83_OUT<11>)
     LUT5:I1->O            0   0.203   0.000  MOD_vga_dibujafiguras/Mcompar_GND_4_o_GND_4_o_LessThan_85_o_lutdi4 (MOD_vga_dibujafiguras/Mcompar_GND_4_o_GND_4_o_LessThan_85_o_lutdi4)
     MUXCY:DI->O           1   0.339   0.580  MOD_vga_dibujafiguras/Mcompar_GND_4_o_GND_4_o_LessThan_85_o_cy<4> (MOD_vga_dibujafiguras/Mcompar_GND_4_o_GND_4_o_LessThan_85_o_cy<4>)
     LUT5:I4->O            1   0.205   0.827  MOD_vga_dibujafiguras/Mcompar_GND_4_o_GND_4_o_LessThan_85_o_cy<5> (MOD_vga_dibujafiguras/Mcompar_GND_4_o_GND_4_o_LessThan_85_o_cy<5>)
     LUT5:I1->O            4   0.203   0.912  MOD_vga_dibujafiguras/GND_4_o_GND_4_o_AND_24_o4 (MOD_vga_dibujafiguras/GND_4_o_GND_4_o_AND_24_o)
     LUT4:I1->O            1   0.205   0.580  MOD_vga_dibujafiguras/green<1>4_SW0 (N62)
     LUT6:I5->O            1   0.205   0.684  MOD_vga_dibujafiguras/green<1>4 (MOD_vga_dibujafiguras/green<1>3)
     LUT6:I4->O            3   0.203   0.650  MOD_vga_dibujafiguras/green<1>5 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     15.250ns (6.105ns logic, 9.145ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state[3]_GND_33_o_Mux_23_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.305ns (Levels of Logic = 4)
  Source:            juegoActivo (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      state[3]_GND_33_o_Mux_23_o falling

  Data Path: juegoActivo to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              18   0.498   1.050  juegoActivo (juegoActivo)
     LUT3:I2->O            1   0.205   0.944  MOD_vga_dibujafiguras/blue<1>3_SW0 (N30)
     LUT6:I0->O            2   0.203   0.981  MOD_vga_dibujafiguras/blue<1>3 (MOD_vga_dibujafiguras/blue<1>3)
     LUT6:I0->O            3   0.203   0.650  MOD_vga_dibujafiguras/green<1>5 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      7.305ns (3.680ns logic, 3.625ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state[3]_GND_30_o_Mux_17_o'
  Total number of paths / destination ports: 22 / 8
-------------------------------------------------------------------------
Offset:              8.683ns (Levels of Logic = 6)
  Source:            gano (LATCH)
  Destination:       red<2> (PAD)
  Source Clock:      state[3]_GND_30_o_Mux_17_o falling

  Data Path: gano to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               6   0.498   0.849  gano (gano)
     LUT5:I3->O            1   0.203   0.808  MOD_vga_dibujafiguras/red<1>1213 (MOD_vga_dibujafiguras/red<1>1213)
     LUT6:I3->O            3   0.205   0.651  MOD_vga_dibujafiguras/red<1>1217 (MOD_vga_dibujafiguras/red<1>121)
     LUT6:I5->O            1   0.205   0.827  MOD_vga_dibujafiguras/red<1>5 (MOD_vga_dibujafiguras/red<1>4)
     LUT6:I2->O            1   0.203   0.808  MOD_vga_dibujafiguras/red<1>6 (MOD_vga_dibujafiguras/red<1>5)
     LUT5:I2->O            3   0.205   0.650  MOD_vga_dibujafiguras/red<1>7 (red_0_OBUF)
     OBUF:I->O                 2.571          red_2_OBUF (red<2>)
    ----------------------------------------
    Total                      8.683ns (4.090ns logic, 4.593ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state[3]_GND_29_o_Mux_15_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.726ns (Levels of Logic = 3)
  Source:            perdio (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      state[3]_GND_29_o_Mux_15_o falling

  Data Path: perdio to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.617  perdio (perdio)
     LUT6:I5->O            2   0.205   0.981  MOD_vga_dibujafiguras/blue<1>3 (MOD_vga_dibujafiguras/blue<1>3)
     LUT6:I0->O            3   0.203   0.650  MOD_vga_dibujafiguras/green<1>5 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      5.726ns (3.477ns logic, 2.249ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock MOD_vga_clockdiv/q_1
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
MOD_vga_clockdiv/q_1|    4.878|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clk                         |    4.940|         |         |         |
contar                      |    1.659|         |         |         |
mRecibeSerial/RxD_data_ready|    5.108|         |         |         |
modo_Reto/cargarSecuencia   |    2.263|         |         |         |
state[3]_GND_32_o_Mux_21_o  |         |    2.569|         |         |
state[3]_GND_33_o_Mux_23_o  |         |    2.083|         |         |
state[3]_GND_34_o_Mux_25_o  |         |    2.152|         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk2
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
clk                       |    3.733|         |         |         |
clk2                      |    4.302|         |         |         |
state[3]_GND_34_o_Mux_25_o|         |    3.878|         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock contar
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
contar                    |    3.950|         |         |         |
state[3]_GND_31_o_Mux_19_o|         |    1.932|         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mRecibeSerial/RxD_data_ready
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.165|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock modo_Reto/cargarSecuencia
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.351|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[3]_GND_29_o_Mux_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.134|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[3]_GND_30_o_Mux_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.134|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[3]_GND_31_o_Mux_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.601|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[3]_GND_32_o_Mux_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.228|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[3]_GND_33_o_Mux_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.601|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[3]_GND_34_o_Mux_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.408|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.24 secs
 
--> 

Total memory usage is 237716 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  129 (   0 filtered)
Number of infos    :   14 (   0 filtered)

