
SensorDemo_BLESensor-App.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08004000  08004000  00004000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc20  08004190  08004190  00004190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000800  08010db0  08010db0  00010db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080115b0  080115b0  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  080115b0  080115b0  000115b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080115b8  080115b8  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080115b8  080115b8  000115b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080115bc  080115bc  000115bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  080115c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ad4  200000a8  08011668  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b7c  08011668  00020b7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 13 .debug_line   00024122  00000000  00000000  0002011b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 000000a9  00000000  00000000  0004423d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   0002112e  00000000  00000000  000442e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00004930  00000000  00000000  00065414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001ae8  00000000  00000000  00069d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fce36  00000000  00000000  0006b830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 000014d5  00000000  00000000  00168666  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002cbea  00000000  00000000  00169b3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00007dd4  00000000  00000000  00196728  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08004190 <__do_global_dtors_aux>:
 8004190:	b510      	push	{r4, lr}
 8004192:	4c05      	ldr	r4, [pc, #20]	; (80041a8 <__do_global_dtors_aux+0x18>)
 8004194:	7823      	ldrb	r3, [r4, #0]
 8004196:	b933      	cbnz	r3, 80041a6 <__do_global_dtors_aux+0x16>
 8004198:	4b04      	ldr	r3, [pc, #16]	; (80041ac <__do_global_dtors_aux+0x1c>)
 800419a:	b113      	cbz	r3, 80041a2 <__do_global_dtors_aux+0x12>
 800419c:	4804      	ldr	r0, [pc, #16]	; (80041b0 <__do_global_dtors_aux+0x20>)
 800419e:	f3af 8000 	nop.w
 80041a2:	2301      	movs	r3, #1
 80041a4:	7023      	strb	r3, [r4, #0]
 80041a6:	bd10      	pop	{r4, pc}
 80041a8:	200000a8 	.word	0x200000a8
 80041ac:	00000000 	.word	0x00000000
 80041b0:	08010d98 	.word	0x08010d98

080041b4 <frame_dummy>:
 80041b4:	b508      	push	{r3, lr}
 80041b6:	4b03      	ldr	r3, [pc, #12]	; (80041c4 <frame_dummy+0x10>)
 80041b8:	b11b      	cbz	r3, 80041c2 <frame_dummy+0xe>
 80041ba:	4903      	ldr	r1, [pc, #12]	; (80041c8 <frame_dummy+0x14>)
 80041bc:	4803      	ldr	r0, [pc, #12]	; (80041cc <frame_dummy+0x18>)
 80041be:	f3af 8000 	nop.w
 80041c2:	bd08      	pop	{r3, pc}
 80041c4:	00000000 	.word	0x00000000
 80041c8:	200000ac 	.word	0x200000ac
 80041cc:	08010d98 	.word	0x08010d98

080041d0 <memchr>:
 80041d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80041d4:	2a10      	cmp	r2, #16
 80041d6:	db2b      	blt.n	8004230 <memchr+0x60>
 80041d8:	f010 0f07 	tst.w	r0, #7
 80041dc:	d008      	beq.n	80041f0 <memchr+0x20>
 80041de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80041e2:	3a01      	subs	r2, #1
 80041e4:	428b      	cmp	r3, r1
 80041e6:	d02d      	beq.n	8004244 <memchr+0x74>
 80041e8:	f010 0f07 	tst.w	r0, #7
 80041ec:	b342      	cbz	r2, 8004240 <memchr+0x70>
 80041ee:	d1f6      	bne.n	80041de <memchr+0xe>
 80041f0:	b4f0      	push	{r4, r5, r6, r7}
 80041f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80041f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80041fa:	f022 0407 	bic.w	r4, r2, #7
 80041fe:	f07f 0700 	mvns.w	r7, #0
 8004202:	2300      	movs	r3, #0
 8004204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8004208:	3c08      	subs	r4, #8
 800420a:	ea85 0501 	eor.w	r5, r5, r1
 800420e:	ea86 0601 	eor.w	r6, r6, r1
 8004212:	fa85 f547 	uadd8	r5, r5, r7
 8004216:	faa3 f587 	sel	r5, r3, r7
 800421a:	fa86 f647 	uadd8	r6, r6, r7
 800421e:	faa5 f687 	sel	r6, r5, r7
 8004222:	b98e      	cbnz	r6, 8004248 <memchr+0x78>
 8004224:	d1ee      	bne.n	8004204 <memchr+0x34>
 8004226:	bcf0      	pop	{r4, r5, r6, r7}
 8004228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800422c:	f002 0207 	and.w	r2, r2, #7
 8004230:	b132      	cbz	r2, 8004240 <memchr+0x70>
 8004232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004236:	3a01      	subs	r2, #1
 8004238:	ea83 0301 	eor.w	r3, r3, r1
 800423c:	b113      	cbz	r3, 8004244 <memchr+0x74>
 800423e:	d1f8      	bne.n	8004232 <memchr+0x62>
 8004240:	2000      	movs	r0, #0
 8004242:	4770      	bx	lr
 8004244:	3801      	subs	r0, #1
 8004246:	4770      	bx	lr
 8004248:	2d00      	cmp	r5, #0
 800424a:	bf06      	itte	eq
 800424c:	4635      	moveq	r5, r6
 800424e:	3803      	subeq	r0, #3
 8004250:	3807      	subne	r0, #7
 8004252:	f015 0f01 	tst.w	r5, #1
 8004256:	d107      	bne.n	8004268 <memchr+0x98>
 8004258:	3001      	adds	r0, #1
 800425a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800425e:	bf02      	ittt	eq
 8004260:	3001      	addeq	r0, #1
 8004262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8004266:	3001      	addeq	r0, #1
 8004268:	bcf0      	pop	{r4, r5, r6, r7}
 800426a:	3801      	subs	r0, #1
 800426c:	4770      	bx	lr
 800426e:	bf00      	nop

08004270 <__aeabi_drsub>:
 8004270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8004274:	e002      	b.n	800427c <__adddf3>
 8004276:	bf00      	nop

08004278 <__aeabi_dsub>:
 8004278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800427c <__adddf3>:
 800427c:	b530      	push	{r4, r5, lr}
 800427e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8004282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8004286:	ea94 0f05 	teq	r4, r5
 800428a:	bf08      	it	eq
 800428c:	ea90 0f02 	teqeq	r0, r2
 8004290:	bf1f      	itttt	ne
 8004292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8004296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800429a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800429e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80042a2:	f000 80e2 	beq.w	800446a <__adddf3+0x1ee>
 80042a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80042aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80042ae:	bfb8      	it	lt
 80042b0:	426d      	neglt	r5, r5
 80042b2:	dd0c      	ble.n	80042ce <__adddf3+0x52>
 80042b4:	442c      	add	r4, r5
 80042b6:	ea80 0202 	eor.w	r2, r0, r2
 80042ba:	ea81 0303 	eor.w	r3, r1, r3
 80042be:	ea82 0000 	eor.w	r0, r2, r0
 80042c2:	ea83 0101 	eor.w	r1, r3, r1
 80042c6:	ea80 0202 	eor.w	r2, r0, r2
 80042ca:	ea81 0303 	eor.w	r3, r1, r3
 80042ce:	2d36      	cmp	r5, #54	; 0x36
 80042d0:	bf88      	it	hi
 80042d2:	bd30      	pophi	{r4, r5, pc}
 80042d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80042d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80042dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80042e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80042e4:	d002      	beq.n	80042ec <__adddf3+0x70>
 80042e6:	4240      	negs	r0, r0
 80042e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80042ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80042f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80042f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80042f8:	d002      	beq.n	8004300 <__adddf3+0x84>
 80042fa:	4252      	negs	r2, r2
 80042fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004300:	ea94 0f05 	teq	r4, r5
 8004304:	f000 80a7 	beq.w	8004456 <__adddf3+0x1da>
 8004308:	f1a4 0401 	sub.w	r4, r4, #1
 800430c:	f1d5 0e20 	rsbs	lr, r5, #32
 8004310:	db0d      	blt.n	800432e <__adddf3+0xb2>
 8004312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8004316:	fa22 f205 	lsr.w	r2, r2, r5
 800431a:	1880      	adds	r0, r0, r2
 800431c:	f141 0100 	adc.w	r1, r1, #0
 8004320:	fa03 f20e 	lsl.w	r2, r3, lr
 8004324:	1880      	adds	r0, r0, r2
 8004326:	fa43 f305 	asr.w	r3, r3, r5
 800432a:	4159      	adcs	r1, r3
 800432c:	e00e      	b.n	800434c <__adddf3+0xd0>
 800432e:	f1a5 0520 	sub.w	r5, r5, #32
 8004332:	f10e 0e20 	add.w	lr, lr, #32
 8004336:	2a01      	cmp	r2, #1
 8004338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800433c:	bf28      	it	cs
 800433e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8004342:	fa43 f305 	asr.w	r3, r3, r5
 8004346:	18c0      	adds	r0, r0, r3
 8004348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800434c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004350:	d507      	bpl.n	8004362 <__adddf3+0xe6>
 8004352:	f04f 0e00 	mov.w	lr, #0
 8004356:	f1dc 0c00 	rsbs	ip, ip, #0
 800435a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800435e:	eb6e 0101 	sbc.w	r1, lr, r1
 8004362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8004366:	d31b      	bcc.n	80043a0 <__adddf3+0x124>
 8004368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800436c:	d30c      	bcc.n	8004388 <__adddf3+0x10c>
 800436e:	0849      	lsrs	r1, r1, #1
 8004370:	ea5f 0030 	movs.w	r0, r0, rrx
 8004374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8004378:	f104 0401 	add.w	r4, r4, #1
 800437c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8004380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8004384:	f080 809a 	bcs.w	80044bc <__adddf3+0x240>
 8004388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800438c:	bf08      	it	eq
 800438e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004392:	f150 0000 	adcs.w	r0, r0, #0
 8004396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800439a:	ea41 0105 	orr.w	r1, r1, r5
 800439e:	bd30      	pop	{r4, r5, pc}
 80043a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80043a4:	4140      	adcs	r0, r0
 80043a6:	eb41 0101 	adc.w	r1, r1, r1
 80043aa:	3c01      	subs	r4, #1
 80043ac:	bf28      	it	cs
 80043ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80043b2:	d2e9      	bcs.n	8004388 <__adddf3+0x10c>
 80043b4:	f091 0f00 	teq	r1, #0
 80043b8:	bf04      	itt	eq
 80043ba:	4601      	moveq	r1, r0
 80043bc:	2000      	moveq	r0, #0
 80043be:	fab1 f381 	clz	r3, r1
 80043c2:	bf08      	it	eq
 80043c4:	3320      	addeq	r3, #32
 80043c6:	f1a3 030b 	sub.w	r3, r3, #11
 80043ca:	f1b3 0220 	subs.w	r2, r3, #32
 80043ce:	da0c      	bge.n	80043ea <__adddf3+0x16e>
 80043d0:	320c      	adds	r2, #12
 80043d2:	dd08      	ble.n	80043e6 <__adddf3+0x16a>
 80043d4:	f102 0c14 	add.w	ip, r2, #20
 80043d8:	f1c2 020c 	rsb	r2, r2, #12
 80043dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80043e0:	fa21 f102 	lsr.w	r1, r1, r2
 80043e4:	e00c      	b.n	8004400 <__adddf3+0x184>
 80043e6:	f102 0214 	add.w	r2, r2, #20
 80043ea:	bfd8      	it	le
 80043ec:	f1c2 0c20 	rsble	ip, r2, #32
 80043f0:	fa01 f102 	lsl.w	r1, r1, r2
 80043f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80043f8:	bfdc      	itt	le
 80043fa:	ea41 010c 	orrle.w	r1, r1, ip
 80043fe:	4090      	lslle	r0, r2
 8004400:	1ae4      	subs	r4, r4, r3
 8004402:	bfa2      	ittt	ge
 8004404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8004408:	4329      	orrge	r1, r5
 800440a:	bd30      	popge	{r4, r5, pc}
 800440c:	ea6f 0404 	mvn.w	r4, r4
 8004410:	3c1f      	subs	r4, #31
 8004412:	da1c      	bge.n	800444e <__adddf3+0x1d2>
 8004414:	340c      	adds	r4, #12
 8004416:	dc0e      	bgt.n	8004436 <__adddf3+0x1ba>
 8004418:	f104 0414 	add.w	r4, r4, #20
 800441c:	f1c4 0220 	rsb	r2, r4, #32
 8004420:	fa20 f004 	lsr.w	r0, r0, r4
 8004424:	fa01 f302 	lsl.w	r3, r1, r2
 8004428:	ea40 0003 	orr.w	r0, r0, r3
 800442c:	fa21 f304 	lsr.w	r3, r1, r4
 8004430:	ea45 0103 	orr.w	r1, r5, r3
 8004434:	bd30      	pop	{r4, r5, pc}
 8004436:	f1c4 040c 	rsb	r4, r4, #12
 800443a:	f1c4 0220 	rsb	r2, r4, #32
 800443e:	fa20 f002 	lsr.w	r0, r0, r2
 8004442:	fa01 f304 	lsl.w	r3, r1, r4
 8004446:	ea40 0003 	orr.w	r0, r0, r3
 800444a:	4629      	mov	r1, r5
 800444c:	bd30      	pop	{r4, r5, pc}
 800444e:	fa21 f004 	lsr.w	r0, r1, r4
 8004452:	4629      	mov	r1, r5
 8004454:	bd30      	pop	{r4, r5, pc}
 8004456:	f094 0f00 	teq	r4, #0
 800445a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800445e:	bf06      	itte	eq
 8004460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8004464:	3401      	addeq	r4, #1
 8004466:	3d01      	subne	r5, #1
 8004468:	e74e      	b.n	8004308 <__adddf3+0x8c>
 800446a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800446e:	bf18      	it	ne
 8004470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8004474:	d029      	beq.n	80044ca <__adddf3+0x24e>
 8004476:	ea94 0f05 	teq	r4, r5
 800447a:	bf08      	it	eq
 800447c:	ea90 0f02 	teqeq	r0, r2
 8004480:	d005      	beq.n	800448e <__adddf3+0x212>
 8004482:	ea54 0c00 	orrs.w	ip, r4, r0
 8004486:	bf04      	itt	eq
 8004488:	4619      	moveq	r1, r3
 800448a:	4610      	moveq	r0, r2
 800448c:	bd30      	pop	{r4, r5, pc}
 800448e:	ea91 0f03 	teq	r1, r3
 8004492:	bf1e      	ittt	ne
 8004494:	2100      	movne	r1, #0
 8004496:	2000      	movne	r0, #0
 8004498:	bd30      	popne	{r4, r5, pc}
 800449a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800449e:	d105      	bne.n	80044ac <__adddf3+0x230>
 80044a0:	0040      	lsls	r0, r0, #1
 80044a2:	4149      	adcs	r1, r1
 80044a4:	bf28      	it	cs
 80044a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80044aa:	bd30      	pop	{r4, r5, pc}
 80044ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80044b0:	bf3c      	itt	cc
 80044b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80044b6:	bd30      	popcc	{r4, r5, pc}
 80044b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80044bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80044c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80044c4:	f04f 0000 	mov.w	r0, #0
 80044c8:	bd30      	pop	{r4, r5, pc}
 80044ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80044ce:	bf1a      	itte	ne
 80044d0:	4619      	movne	r1, r3
 80044d2:	4610      	movne	r0, r2
 80044d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80044d8:	bf1c      	itt	ne
 80044da:	460b      	movne	r3, r1
 80044dc:	4602      	movne	r2, r0
 80044de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80044e2:	bf06      	itte	eq
 80044e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80044e8:	ea91 0f03 	teqeq	r1, r3
 80044ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80044f0:	bd30      	pop	{r4, r5, pc}
 80044f2:	bf00      	nop

080044f4 <__aeabi_ui2d>:
 80044f4:	f090 0f00 	teq	r0, #0
 80044f8:	bf04      	itt	eq
 80044fa:	2100      	moveq	r1, #0
 80044fc:	4770      	bxeq	lr
 80044fe:	b530      	push	{r4, r5, lr}
 8004500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8004508:	f04f 0500 	mov.w	r5, #0
 800450c:	f04f 0100 	mov.w	r1, #0
 8004510:	e750      	b.n	80043b4 <__adddf3+0x138>
 8004512:	bf00      	nop

08004514 <__aeabi_i2d>:
 8004514:	f090 0f00 	teq	r0, #0
 8004518:	bf04      	itt	eq
 800451a:	2100      	moveq	r1, #0
 800451c:	4770      	bxeq	lr
 800451e:	b530      	push	{r4, r5, lr}
 8004520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8004528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800452c:	bf48      	it	mi
 800452e:	4240      	negmi	r0, r0
 8004530:	f04f 0100 	mov.w	r1, #0
 8004534:	e73e      	b.n	80043b4 <__adddf3+0x138>
 8004536:	bf00      	nop

08004538 <__aeabi_f2d>:
 8004538:	0042      	lsls	r2, r0, #1
 800453a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800453e:	ea4f 0131 	mov.w	r1, r1, rrx
 8004542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8004546:	bf1f      	itttt	ne
 8004548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800454c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8004550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8004554:	4770      	bxne	lr
 8004556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800455a:	bf08      	it	eq
 800455c:	4770      	bxeq	lr
 800455e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8004562:	bf04      	itt	eq
 8004564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8004568:	4770      	bxeq	lr
 800456a:	b530      	push	{r4, r5, lr}
 800456c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8004570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8004578:	e71c      	b.n	80043b4 <__adddf3+0x138>
 800457a:	bf00      	nop

0800457c <__aeabi_ul2d>:
 800457c:	ea50 0201 	orrs.w	r2, r0, r1
 8004580:	bf08      	it	eq
 8004582:	4770      	bxeq	lr
 8004584:	b530      	push	{r4, r5, lr}
 8004586:	f04f 0500 	mov.w	r5, #0
 800458a:	e00a      	b.n	80045a2 <__aeabi_l2d+0x16>

0800458c <__aeabi_l2d>:
 800458c:	ea50 0201 	orrs.w	r2, r0, r1
 8004590:	bf08      	it	eq
 8004592:	4770      	bxeq	lr
 8004594:	b530      	push	{r4, r5, lr}
 8004596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800459a:	d502      	bpl.n	80045a2 <__aeabi_l2d+0x16>
 800459c:	4240      	negs	r0, r0
 800459e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80045a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80045a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80045aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80045ae:	f43f aed8 	beq.w	8004362 <__adddf3+0xe6>
 80045b2:	f04f 0203 	mov.w	r2, #3
 80045b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80045ba:	bf18      	it	ne
 80045bc:	3203      	addne	r2, #3
 80045be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80045c2:	bf18      	it	ne
 80045c4:	3203      	addne	r2, #3
 80045c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80045ca:	f1c2 0320 	rsb	r3, r2, #32
 80045ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80045d2:	fa20 f002 	lsr.w	r0, r0, r2
 80045d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80045da:	ea40 000e 	orr.w	r0, r0, lr
 80045de:	fa21 f102 	lsr.w	r1, r1, r2
 80045e2:	4414      	add	r4, r2
 80045e4:	e6bd      	b.n	8004362 <__adddf3+0xe6>
 80045e6:	bf00      	nop

080045e8 <__aeabi_d2f>:
 80045e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80045ec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80045f0:	bf24      	itt	cs
 80045f2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80045f6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80045fa:	d90d      	bls.n	8004618 <__aeabi_d2f+0x30>
 80045fc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8004600:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8004604:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8004608:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800460c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8004610:	bf08      	it	eq
 8004612:	f020 0001 	biceq.w	r0, r0, #1
 8004616:	4770      	bx	lr
 8004618:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800461c:	d121      	bne.n	8004662 <__aeabi_d2f+0x7a>
 800461e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8004622:	bfbc      	itt	lt
 8004624:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8004628:	4770      	bxlt	lr
 800462a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800462e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8004632:	f1c2 0218 	rsb	r2, r2, #24
 8004636:	f1c2 0c20 	rsb	ip, r2, #32
 800463a:	fa10 f30c 	lsls.w	r3, r0, ip
 800463e:	fa20 f002 	lsr.w	r0, r0, r2
 8004642:	bf18      	it	ne
 8004644:	f040 0001 	orrne.w	r0, r0, #1
 8004648:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800464c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8004650:	fa03 fc0c 	lsl.w	ip, r3, ip
 8004654:	ea40 000c 	orr.w	r0, r0, ip
 8004658:	fa23 f302 	lsr.w	r3, r3, r2
 800465c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004660:	e7cc      	b.n	80045fc <__aeabi_d2f+0x14>
 8004662:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8004666:	d107      	bne.n	8004678 <__aeabi_d2f+0x90>
 8004668:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800466c:	bf1e      	ittt	ne
 800466e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8004672:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8004676:	4770      	bxne	lr
 8004678:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800467c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8004680:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop

08004688 <__aeabi_uldivmod>:
 8004688:	b953      	cbnz	r3, 80046a0 <__aeabi_uldivmod+0x18>
 800468a:	b94a      	cbnz	r2, 80046a0 <__aeabi_uldivmod+0x18>
 800468c:	2900      	cmp	r1, #0
 800468e:	bf08      	it	eq
 8004690:	2800      	cmpeq	r0, #0
 8004692:	bf1c      	itt	ne
 8004694:	f04f 31ff 	movne.w	r1, #4294967295
 8004698:	f04f 30ff 	movne.w	r0, #4294967295
 800469c:	f000 b970 	b.w	8004980 <__aeabi_idiv0>
 80046a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80046a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80046a8:	f000 f806 	bl	80046b8 <__udivmoddi4>
 80046ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80046b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80046b4:	b004      	add	sp, #16
 80046b6:	4770      	bx	lr

080046b8 <__udivmoddi4>:
 80046b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046bc:	9e08      	ldr	r6, [sp, #32]
 80046be:	460d      	mov	r5, r1
 80046c0:	4604      	mov	r4, r0
 80046c2:	460f      	mov	r7, r1
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d14a      	bne.n	800475e <__udivmoddi4+0xa6>
 80046c8:	428a      	cmp	r2, r1
 80046ca:	4694      	mov	ip, r2
 80046cc:	d965      	bls.n	800479a <__udivmoddi4+0xe2>
 80046ce:	fab2 f382 	clz	r3, r2
 80046d2:	b143      	cbz	r3, 80046e6 <__udivmoddi4+0x2e>
 80046d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80046d8:	f1c3 0220 	rsb	r2, r3, #32
 80046dc:	409f      	lsls	r7, r3
 80046de:	fa20 f202 	lsr.w	r2, r0, r2
 80046e2:	4317      	orrs	r7, r2
 80046e4:	409c      	lsls	r4, r3
 80046e6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80046ea:	fa1f f58c 	uxth.w	r5, ip
 80046ee:	fbb7 f1fe 	udiv	r1, r7, lr
 80046f2:	0c22      	lsrs	r2, r4, #16
 80046f4:	fb0e 7711 	mls	r7, lr, r1, r7
 80046f8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80046fc:	fb01 f005 	mul.w	r0, r1, r5
 8004700:	4290      	cmp	r0, r2
 8004702:	d90a      	bls.n	800471a <__udivmoddi4+0x62>
 8004704:	eb1c 0202 	adds.w	r2, ip, r2
 8004708:	f101 37ff 	add.w	r7, r1, #4294967295
 800470c:	f080 811c 	bcs.w	8004948 <__udivmoddi4+0x290>
 8004710:	4290      	cmp	r0, r2
 8004712:	f240 8119 	bls.w	8004948 <__udivmoddi4+0x290>
 8004716:	3902      	subs	r1, #2
 8004718:	4462      	add	r2, ip
 800471a:	1a12      	subs	r2, r2, r0
 800471c:	b2a4      	uxth	r4, r4
 800471e:	fbb2 f0fe 	udiv	r0, r2, lr
 8004722:	fb0e 2210 	mls	r2, lr, r0, r2
 8004726:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800472a:	fb00 f505 	mul.w	r5, r0, r5
 800472e:	42a5      	cmp	r5, r4
 8004730:	d90a      	bls.n	8004748 <__udivmoddi4+0x90>
 8004732:	eb1c 0404 	adds.w	r4, ip, r4
 8004736:	f100 32ff 	add.w	r2, r0, #4294967295
 800473a:	f080 8107 	bcs.w	800494c <__udivmoddi4+0x294>
 800473e:	42a5      	cmp	r5, r4
 8004740:	f240 8104 	bls.w	800494c <__udivmoddi4+0x294>
 8004744:	4464      	add	r4, ip
 8004746:	3802      	subs	r0, #2
 8004748:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800474c:	1b64      	subs	r4, r4, r5
 800474e:	2100      	movs	r1, #0
 8004750:	b11e      	cbz	r6, 800475a <__udivmoddi4+0xa2>
 8004752:	40dc      	lsrs	r4, r3
 8004754:	2300      	movs	r3, #0
 8004756:	e9c6 4300 	strd	r4, r3, [r6]
 800475a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800475e:	428b      	cmp	r3, r1
 8004760:	d908      	bls.n	8004774 <__udivmoddi4+0xbc>
 8004762:	2e00      	cmp	r6, #0
 8004764:	f000 80ed 	beq.w	8004942 <__udivmoddi4+0x28a>
 8004768:	2100      	movs	r1, #0
 800476a:	e9c6 0500 	strd	r0, r5, [r6]
 800476e:	4608      	mov	r0, r1
 8004770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004774:	fab3 f183 	clz	r1, r3
 8004778:	2900      	cmp	r1, #0
 800477a:	d149      	bne.n	8004810 <__udivmoddi4+0x158>
 800477c:	42ab      	cmp	r3, r5
 800477e:	d302      	bcc.n	8004786 <__udivmoddi4+0xce>
 8004780:	4282      	cmp	r2, r0
 8004782:	f200 80f8 	bhi.w	8004976 <__udivmoddi4+0x2be>
 8004786:	1a84      	subs	r4, r0, r2
 8004788:	eb65 0203 	sbc.w	r2, r5, r3
 800478c:	2001      	movs	r0, #1
 800478e:	4617      	mov	r7, r2
 8004790:	2e00      	cmp	r6, #0
 8004792:	d0e2      	beq.n	800475a <__udivmoddi4+0xa2>
 8004794:	e9c6 4700 	strd	r4, r7, [r6]
 8004798:	e7df      	b.n	800475a <__udivmoddi4+0xa2>
 800479a:	b902      	cbnz	r2, 800479e <__udivmoddi4+0xe6>
 800479c:	deff      	udf	#255	; 0xff
 800479e:	fab2 f382 	clz	r3, r2
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	f040 8090 	bne.w	80048c8 <__udivmoddi4+0x210>
 80047a8:	1a8a      	subs	r2, r1, r2
 80047aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80047ae:	fa1f fe8c 	uxth.w	lr, ip
 80047b2:	2101      	movs	r1, #1
 80047b4:	fbb2 f5f7 	udiv	r5, r2, r7
 80047b8:	fb07 2015 	mls	r0, r7, r5, r2
 80047bc:	0c22      	lsrs	r2, r4, #16
 80047be:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80047c2:	fb0e f005 	mul.w	r0, lr, r5
 80047c6:	4290      	cmp	r0, r2
 80047c8:	d908      	bls.n	80047dc <__udivmoddi4+0x124>
 80047ca:	eb1c 0202 	adds.w	r2, ip, r2
 80047ce:	f105 38ff 	add.w	r8, r5, #4294967295
 80047d2:	d202      	bcs.n	80047da <__udivmoddi4+0x122>
 80047d4:	4290      	cmp	r0, r2
 80047d6:	f200 80cb 	bhi.w	8004970 <__udivmoddi4+0x2b8>
 80047da:	4645      	mov	r5, r8
 80047dc:	1a12      	subs	r2, r2, r0
 80047de:	b2a4      	uxth	r4, r4
 80047e0:	fbb2 f0f7 	udiv	r0, r2, r7
 80047e4:	fb07 2210 	mls	r2, r7, r0, r2
 80047e8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80047ec:	fb0e fe00 	mul.w	lr, lr, r0
 80047f0:	45a6      	cmp	lr, r4
 80047f2:	d908      	bls.n	8004806 <__udivmoddi4+0x14e>
 80047f4:	eb1c 0404 	adds.w	r4, ip, r4
 80047f8:	f100 32ff 	add.w	r2, r0, #4294967295
 80047fc:	d202      	bcs.n	8004804 <__udivmoddi4+0x14c>
 80047fe:	45a6      	cmp	lr, r4
 8004800:	f200 80bb 	bhi.w	800497a <__udivmoddi4+0x2c2>
 8004804:	4610      	mov	r0, r2
 8004806:	eba4 040e 	sub.w	r4, r4, lr
 800480a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800480e:	e79f      	b.n	8004750 <__udivmoddi4+0x98>
 8004810:	f1c1 0720 	rsb	r7, r1, #32
 8004814:	408b      	lsls	r3, r1
 8004816:	fa22 fc07 	lsr.w	ip, r2, r7
 800481a:	ea4c 0c03 	orr.w	ip, ip, r3
 800481e:	fa05 f401 	lsl.w	r4, r5, r1
 8004822:	fa20 f307 	lsr.w	r3, r0, r7
 8004826:	40fd      	lsrs	r5, r7
 8004828:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800482c:	4323      	orrs	r3, r4
 800482e:	fbb5 f8f9 	udiv	r8, r5, r9
 8004832:	fa1f fe8c 	uxth.w	lr, ip
 8004836:	fb09 5518 	mls	r5, r9, r8, r5
 800483a:	0c1c      	lsrs	r4, r3, #16
 800483c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8004840:	fb08 f50e 	mul.w	r5, r8, lr
 8004844:	42a5      	cmp	r5, r4
 8004846:	fa02 f201 	lsl.w	r2, r2, r1
 800484a:	fa00 f001 	lsl.w	r0, r0, r1
 800484e:	d90b      	bls.n	8004868 <__udivmoddi4+0x1b0>
 8004850:	eb1c 0404 	adds.w	r4, ip, r4
 8004854:	f108 3aff 	add.w	sl, r8, #4294967295
 8004858:	f080 8088 	bcs.w	800496c <__udivmoddi4+0x2b4>
 800485c:	42a5      	cmp	r5, r4
 800485e:	f240 8085 	bls.w	800496c <__udivmoddi4+0x2b4>
 8004862:	f1a8 0802 	sub.w	r8, r8, #2
 8004866:	4464      	add	r4, ip
 8004868:	1b64      	subs	r4, r4, r5
 800486a:	b29d      	uxth	r5, r3
 800486c:	fbb4 f3f9 	udiv	r3, r4, r9
 8004870:	fb09 4413 	mls	r4, r9, r3, r4
 8004874:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8004878:	fb03 fe0e 	mul.w	lr, r3, lr
 800487c:	45a6      	cmp	lr, r4
 800487e:	d908      	bls.n	8004892 <__udivmoddi4+0x1da>
 8004880:	eb1c 0404 	adds.w	r4, ip, r4
 8004884:	f103 35ff 	add.w	r5, r3, #4294967295
 8004888:	d26c      	bcs.n	8004964 <__udivmoddi4+0x2ac>
 800488a:	45a6      	cmp	lr, r4
 800488c:	d96a      	bls.n	8004964 <__udivmoddi4+0x2ac>
 800488e:	3b02      	subs	r3, #2
 8004890:	4464      	add	r4, ip
 8004892:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8004896:	fba3 9502 	umull	r9, r5, r3, r2
 800489a:	eba4 040e 	sub.w	r4, r4, lr
 800489e:	42ac      	cmp	r4, r5
 80048a0:	46c8      	mov	r8, r9
 80048a2:	46ae      	mov	lr, r5
 80048a4:	d356      	bcc.n	8004954 <__udivmoddi4+0x29c>
 80048a6:	d053      	beq.n	8004950 <__udivmoddi4+0x298>
 80048a8:	b156      	cbz	r6, 80048c0 <__udivmoddi4+0x208>
 80048aa:	ebb0 0208 	subs.w	r2, r0, r8
 80048ae:	eb64 040e 	sbc.w	r4, r4, lr
 80048b2:	fa04 f707 	lsl.w	r7, r4, r7
 80048b6:	40ca      	lsrs	r2, r1
 80048b8:	40cc      	lsrs	r4, r1
 80048ba:	4317      	orrs	r7, r2
 80048bc:	e9c6 7400 	strd	r7, r4, [r6]
 80048c0:	4618      	mov	r0, r3
 80048c2:	2100      	movs	r1, #0
 80048c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048c8:	f1c3 0120 	rsb	r1, r3, #32
 80048cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80048d0:	fa20 f201 	lsr.w	r2, r0, r1
 80048d4:	fa25 f101 	lsr.w	r1, r5, r1
 80048d8:	409d      	lsls	r5, r3
 80048da:	432a      	orrs	r2, r5
 80048dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80048e0:	fa1f fe8c 	uxth.w	lr, ip
 80048e4:	fbb1 f0f7 	udiv	r0, r1, r7
 80048e8:	fb07 1510 	mls	r5, r7, r0, r1
 80048ec:	0c11      	lsrs	r1, r2, #16
 80048ee:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80048f2:	fb00 f50e 	mul.w	r5, r0, lr
 80048f6:	428d      	cmp	r5, r1
 80048f8:	fa04 f403 	lsl.w	r4, r4, r3
 80048fc:	d908      	bls.n	8004910 <__udivmoddi4+0x258>
 80048fe:	eb1c 0101 	adds.w	r1, ip, r1
 8004902:	f100 38ff 	add.w	r8, r0, #4294967295
 8004906:	d22f      	bcs.n	8004968 <__udivmoddi4+0x2b0>
 8004908:	428d      	cmp	r5, r1
 800490a:	d92d      	bls.n	8004968 <__udivmoddi4+0x2b0>
 800490c:	3802      	subs	r0, #2
 800490e:	4461      	add	r1, ip
 8004910:	1b49      	subs	r1, r1, r5
 8004912:	b292      	uxth	r2, r2
 8004914:	fbb1 f5f7 	udiv	r5, r1, r7
 8004918:	fb07 1115 	mls	r1, r7, r5, r1
 800491c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004920:	fb05 f10e 	mul.w	r1, r5, lr
 8004924:	4291      	cmp	r1, r2
 8004926:	d908      	bls.n	800493a <__udivmoddi4+0x282>
 8004928:	eb1c 0202 	adds.w	r2, ip, r2
 800492c:	f105 38ff 	add.w	r8, r5, #4294967295
 8004930:	d216      	bcs.n	8004960 <__udivmoddi4+0x2a8>
 8004932:	4291      	cmp	r1, r2
 8004934:	d914      	bls.n	8004960 <__udivmoddi4+0x2a8>
 8004936:	3d02      	subs	r5, #2
 8004938:	4462      	add	r2, ip
 800493a:	1a52      	subs	r2, r2, r1
 800493c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8004940:	e738      	b.n	80047b4 <__udivmoddi4+0xfc>
 8004942:	4631      	mov	r1, r6
 8004944:	4630      	mov	r0, r6
 8004946:	e708      	b.n	800475a <__udivmoddi4+0xa2>
 8004948:	4639      	mov	r1, r7
 800494a:	e6e6      	b.n	800471a <__udivmoddi4+0x62>
 800494c:	4610      	mov	r0, r2
 800494e:	e6fb      	b.n	8004748 <__udivmoddi4+0x90>
 8004950:	4548      	cmp	r0, r9
 8004952:	d2a9      	bcs.n	80048a8 <__udivmoddi4+0x1f0>
 8004954:	ebb9 0802 	subs.w	r8, r9, r2
 8004958:	eb65 0e0c 	sbc.w	lr, r5, ip
 800495c:	3b01      	subs	r3, #1
 800495e:	e7a3      	b.n	80048a8 <__udivmoddi4+0x1f0>
 8004960:	4645      	mov	r5, r8
 8004962:	e7ea      	b.n	800493a <__udivmoddi4+0x282>
 8004964:	462b      	mov	r3, r5
 8004966:	e794      	b.n	8004892 <__udivmoddi4+0x1da>
 8004968:	4640      	mov	r0, r8
 800496a:	e7d1      	b.n	8004910 <__udivmoddi4+0x258>
 800496c:	46d0      	mov	r8, sl
 800496e:	e77b      	b.n	8004868 <__udivmoddi4+0x1b0>
 8004970:	3d02      	subs	r5, #2
 8004972:	4462      	add	r2, ip
 8004974:	e732      	b.n	80047dc <__udivmoddi4+0x124>
 8004976:	4608      	mov	r0, r1
 8004978:	e70a      	b.n	8004790 <__udivmoddi4+0xd8>
 800497a:	4464      	add	r4, ip
 800497c:	3802      	subs	r0, #2
 800497e:	e742      	b.n	8004806 <__udivmoddi4+0x14e>

08004980 <__aeabi_idiv0>:
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop

08004984 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004984:	f8df d034 	ldr.w	sp, [pc, #52]	; 80049bc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004988:	f003 fed0 	bl	800872c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800498c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800498e:	e003      	b.n	8004998 <LoopCopyDataInit>

08004990 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004990:	4b0b      	ldr	r3, [pc, #44]	; (80049c0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004992:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004994:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004996:	3104      	adds	r1, #4

08004998 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004998:	480a      	ldr	r0, [pc, #40]	; (80049c4 <LoopForever+0xa>)
	ldr	r3, =_edata
 800499a:	4b0b      	ldr	r3, [pc, #44]	; (80049c8 <LoopForever+0xe>)
	adds	r2, r0, r1
 800499c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800499e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80049a0:	d3f6      	bcc.n	8004990 <CopyDataInit>
	ldr	r2, =_sbss
 80049a2:	4a0a      	ldr	r2, [pc, #40]	; (80049cc <LoopForever+0x12>)
	b	LoopFillZerobss
 80049a4:	e002      	b.n	80049ac <LoopFillZerobss>

080049a6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80049a6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80049a8:	f842 3b04 	str.w	r3, [r2], #4

080049ac <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80049ac:	4b08      	ldr	r3, [pc, #32]	; (80049d0 <LoopForever+0x16>)
	cmp	r2, r3
 80049ae:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80049b0:	d3f9      	bcc.n	80049a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80049b2:	f00b fa83 	bl	800febc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80049b6:	f002 ffb0 	bl	800791a <main>

080049ba <LoopForever>:

LoopForever:
    b LoopForever
 80049ba:	e7fe      	b.n	80049ba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80049bc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80049c0:	080115c0 	.word	0x080115c0
	ldr	r0, =_sdata
 80049c4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80049c8:	200000a8 	.word	0x200000a8
	ldr	r2, =_sbss
 80049cc:	200000a8 	.word	0x200000a8
	ldr	r3, = _ebss
 80049d0:	20000b7c 	.word	0x20000b7c

080049d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80049d4:	e7fe      	b.n	80049d4 <ADC1_2_IRQHandler>
	...

080049d8 <CheckBootLoaderCompliance>:
 * @brief Function for Testing the BootLoader Compliance
 * @param None
 * @retval int8_t Return value for checking purpouse (0/1 == Ok/Error)
 */
int8_t CheckBootLoaderCompliance(void)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	af00      	add	r7, sp, #0
  OTA_PRINTF("Testing BootLoaderCompliance:\r\n");
 80049dc:	483b      	ldr	r0, [pc, #236]	; (8004acc <CheckBootLoaderCompliance+0xf4>)
 80049de:	f00b f907 	bl	800fbf0 <puts>
  OTA_PRINTF("\tVersion  %d.%d.%d\r\n",
              (uint16_t)(BootLoaderFeatures->Version>>16),
 80049e2:	4b3b      	ldr	r3, [pc, #236]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	0c1b      	lsrs	r3, r3, #16
 80049ea:	b29b      	uxth	r3, r3
  OTA_PRINTF("\tVersion  %d.%d.%d\r\n",
 80049ec:	4619      	mov	r1, r3
              (uint16_t)((BootLoaderFeatures->Version>>8)&0xFF),
 80049ee:	4b38      	ldr	r3, [pc, #224]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	0a1b      	lsrs	r3, r3, #8
 80049f6:	b29b      	uxth	r3, r3
  OTA_PRINTF("\tVersion  %d.%d.%d\r\n",
 80049f8:	b2da      	uxtb	r2, r3
              (uint16_t)(BootLoaderFeatures->Version    &0xFF));
 80049fa:	4b35      	ldr	r3, [pc, #212]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	b29b      	uxth	r3, r3
  OTA_PRINTF("\tVersion  %d.%d.%d\r\n",
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	4833      	ldr	r0, [pc, #204]	; (8004ad4 <CheckBootLoaderCompliance+0xfc>)
 8004a06:	f00b f88d 	bl	800fb24 <iprintf>

  if((( BootLoaderFeatures->Version>>16      )!=BL_VERSION_MAJOR) |
 8004a0a:	4b31      	ldr	r3, [pc, #196]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	0c1b      	lsrs	r3, r3, #16
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	bf14      	ite	ne
 8004a16:	2301      	movne	r3, #1
 8004a18:	2300      	moveq	r3, #0
 8004a1a:	b2da      	uxtb	r2, r3
     (((BootLoaderFeatures->Version>>8 )&0xFF)!=BL_VERSION_MINOR) |
 8004a1c:	4b2c      	ldr	r3, [pc, #176]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	0a1b      	lsrs	r3, r3, #8
 8004a24:	b2db      	uxtb	r3, r3
  if((( BootLoaderFeatures->Version>>16      )!=BL_VERSION_MAJOR) |
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	bf14      	ite	ne
 8004a2a:	2301      	movne	r3, #1
 8004a2c:	2300      	moveq	r3, #0
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	4313      	orrs	r3, r2
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	461a      	mov	r2, r3
      ((BootLoaderFeatures->Version     &0xFF)!=BL_VERSION_PATCH)) {
 8004a36:	4b26      	ldr	r3, [pc, #152]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	bf14      	ite	ne
 8004a42:	2301      	movne	r3, #1
 8004a44:	2300      	moveq	r3, #0
 8004a46:	b2db      	uxtb	r3, r3
     (((BootLoaderFeatures->Version>>8 )&0xFF)!=BL_VERSION_MINOR) |
 8004a48:	4313      	orrs	r3, r2
  if((( BootLoaderFeatures->Version>>16      )!=BL_VERSION_MAJOR) |
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d004      	beq.n	8004a58 <CheckBootLoaderCompliance+0x80>
    OTA_PRINTF("\tBL Version  Ko\r\n");
 8004a4e:	4822      	ldr	r0, [pc, #136]	; (8004ad8 <CheckBootLoaderCompliance+0x100>)
 8004a50:	f00b f8ce 	bl	800fbf0 <puts>
    return 0;
 8004a54:	2300      	movs	r3, #0
 8004a56:	e036      	b.n	8004ac6 <CheckBootLoaderCompliance+0xee>
  } else {
    OTA_PRINTF("\tBL Version  Ok\r\n");
 8004a58:	4820      	ldr	r0, [pc, #128]	; (8004adc <CheckBootLoaderCompliance+0x104>)
 8004a5a:	f00b f8c9 	bl	800fbf0 <puts>
  }

  if(BootLoaderFeatures->MagicNum==OTA_MAGIC_NUM) {
 8004a5e:	4b1c      	ldr	r3, [pc, #112]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	4a1e      	ldr	r2, [pc, #120]	; (8004ae0 <CheckBootLoaderCompliance+0x108>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d110      	bne.n	8004a8c <CheckBootLoaderCompliance+0xb4>
    OTA_PRINTF("\tMagicNum    OK\r\n");
 8004a6a:	481e      	ldr	r0, [pc, #120]	; (8004ae4 <CheckBootLoaderCompliance+0x10c>)
 8004a6c:	f00b f8c0 	bl	800fbf0 <puts>
  } else {
    OTA_PRINTF("\tMagicNum    KO\r\n");
    return 0;
  }

  OTA_PRINTF("\tMaxSize =%lx\r\n", (long)BootLoaderFeatures->OTAMaxSize);
 8004a70:	4b17      	ldr	r3, [pc, #92]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	4619      	mov	r1, r3
 8004a78:	481b      	ldr	r0, [pc, #108]	; (8004ae8 <CheckBootLoaderCompliance+0x110>)
 8004a7a:	f00b f853 	bl	800fb24 <iprintf>

  if(BootLoaderFeatures->OTAStartAdd==(OTA_ADDRESS_START-16)) {
 8004a7e:	4b14      	ldr	r3, [pc, #80]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	4a19      	ldr	r2, [pc, #100]	; (8004aec <CheckBootLoaderCompliance+0x114>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d10f      	bne.n	8004aaa <CheckBootLoaderCompliance+0xd2>
 8004a8a:	e004      	b.n	8004a96 <CheckBootLoaderCompliance+0xbe>
    OTA_PRINTF("\tMagicNum    KO\r\n");
 8004a8c:	4818      	ldr	r0, [pc, #96]	; (8004af0 <CheckBootLoaderCompliance+0x118>)
 8004a8e:	f00b f8af 	bl	800fbf0 <puts>
    return 0;
 8004a92:	2300      	movs	r3, #0
 8004a94:	e017      	b.n	8004ac6 <CheckBootLoaderCompliance+0xee>
    OTA_PRINTF("\tOTAStartAdd OK\r\n");
 8004a96:	4817      	ldr	r0, [pc, #92]	; (8004af4 <CheckBootLoaderCompliance+0x11c>)
 8004a98:	f00b f8aa 	bl	800fbf0 <puts>
  } else {
    OTA_PRINTF("\tOTAStartAdd KO\r\n");
    return 0;
  }

  if(BootLoaderFeatures->OTADoneAdd==OTA_MAGIC_DONE_NUM_POS) {
 8004a9c:	4b0c      	ldr	r3, [pc, #48]	; (8004ad0 <CheckBootLoaderCompliance+0xf8>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	4a15      	ldr	r2, [pc, #84]	; (8004af8 <CheckBootLoaderCompliance+0x120>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d10a      	bne.n	8004abe <CheckBootLoaderCompliance+0xe6>
 8004aa8:	e004      	b.n	8004ab4 <CheckBootLoaderCompliance+0xdc>
    OTA_PRINTF("\tOTAStartAdd KO\r\n");
 8004aaa:	4814      	ldr	r0, [pc, #80]	; (8004afc <CheckBootLoaderCompliance+0x124>)
 8004aac:	f00b f8a0 	bl	800fbf0 <puts>
    return 0;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	e008      	b.n	8004ac6 <CheckBootLoaderCompliance+0xee>
    OTA_PRINTF("\tOTADoneAdd  OK\r\n");
 8004ab4:	4812      	ldr	r0, [pc, #72]	; (8004b00 <CheckBootLoaderCompliance+0x128>)
 8004ab6:	f00b f89b 	bl	800fbf0 <puts>
  } else {
    OTA_PRINTF("\tOTADoneAdd  KO\r\n");
    return 0;
  }

  return 1;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e003      	b.n	8004ac6 <CheckBootLoaderCompliance+0xee>
    OTA_PRINTF("\tOTADoneAdd  KO\r\n");
 8004abe:	4811      	ldr	r0, [pc, #68]	; (8004b04 <CheckBootLoaderCompliance+0x12c>)
 8004ac0:	f00b f896 	bl	800fbf0 <puts>
    return 0;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop
 8004acc:	08010db0 	.word	0x08010db0
 8004ad0:	20000004 	.word	0x20000004
 8004ad4:	08010dd0 	.word	0x08010dd0
 8004ad8:	08010de8 	.word	0x08010de8
 8004adc:	08010dfc 	.word	0x08010dfc
 8004ae0:	deadbeef 	.word	0xdeadbeef
 8004ae4:	08010e10 	.word	0x08010e10
 8004ae8:	08010e38 	.word	0x08010e38
 8004aec:	08080000 	.word	0x08080000
 8004af0:	08010e24 	.word	0x08010e24
 8004af4:	08010e48 	.word	0x08010e48
 8004af8:	08080008 	.word	0x08080008
 8004afc:	08010e5c 	.word	0x08010e5c
 8004b00:	08010e70 	.word	0x08010e70
 8004b04:	08010e84 	.word	0x08010e84

08004b08 <UpdateFWBlueNRG>:
 * @param int32_t data_length length of the data
 * @param uint8_t WriteMagicNum 1/0 for writing or not the magic number
 * @retval int8_t Return value for checking purpouse (1/-1 == Ok/Error)
 */
int8_t UpdateFWBlueNRG(uint32_t *SizeOfUpdate,uint8_t * att_data, int32_t data_length,uint8_t WriteMagicNum)
{
 8004b08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b0c:	b094      	sub	sp, #80	; 0x50
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	60f8      	str	r0, [r7, #12]
 8004b12:	60b9      	str	r1, [r7, #8]
 8004b14:	607a      	str	r2, [r7, #4]
 8004b16:	70fb      	strb	r3, [r7, #3]
  int8_t ReturnValue=0;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  /* Save the Packed received */

  if(data_length>(*SizeOfUpdate)){
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d20d      	bcs.n	8004b44 <UpdateFWBlueNRG+0x3c>
    /* Too many bytes...Something wrong... necessity to send it again... */
    OTA_PRINTF("OTA something wrong data_length=%ld RemSizeOfUpdate=%ld....\r\nPlease Try again\r\n", (long)data_length, (long)(*SizeOfUpdate));
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	6879      	ldr	r1, [r7, #4]
 8004b30:	4876      	ldr	r0, [pc, #472]	; (8004d0c <UpdateFWBlueNRG+0x204>)
 8004b32:	f00a fff7 	bl	800fb24 <iprintf>
    ReturnValue = -1;
 8004b36:	23ff      	movs	r3, #255	; 0xff
 8004b38:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    /* Reset for Restarting again */
    *SizeOfUpdate=0;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	601a      	str	r2, [r3, #0]
 8004b42:	e0db      	b.n	8004cfc <UpdateFWBlueNRG+0x1f4>
  } else {
    uint64_t ValueToWrite;
    int32_t Counter;
    /* Save the received OTA packed ad save it to flash */
    /* Unlock the Flash to enable the flash control register access *************/
    HAL_FLASH_Unlock();
 8004b44:	f004 fb36 	bl	80091b4 <HAL_FLASH_Unlock>

    for(Counter=0;Counter<data_length;Counter+=8) {
 8004b48:	2300      	movs	r3, #0
 8004b4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b4c:	e020      	b.n	8004b90 <UpdateFWBlueNRG+0x88>
      memcpy((uint8_t*) &ValueToWrite,att_data+Counter,data_length-Counter+1);
 8004b4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b50:	68ba      	ldr	r2, [r7, #8]
 8004b52:	18d1      	adds	r1, r2, r3
 8004b54:	687a      	ldr	r2, [r7, #4]
 8004b56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	3301      	adds	r3, #1
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004b62:	4618      	mov	r0, r3
 8004b64:	f00b f9d0 	bl	800ff08 <memcpy>

      if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, WritingAddress,ValueToWrite)==HAL_OK) {
 8004b68:	4b69      	ldr	r3, [pc, #420]	; (8004d10 <UpdateFWBlueNRG+0x208>)
 8004b6a:	6819      	ldr	r1, [r3, #0]
 8004b6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004b70:	2000      	movs	r0, #0
 8004b72:	f004 fab3 	bl	80090dc <HAL_FLASH_Program>
 8004b76:	4603      	mov	r3, r0
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d105      	bne.n	8004b88 <UpdateFWBlueNRG+0x80>
       WritingAddress+=8;
 8004b7c:	4b64      	ldr	r3, [pc, #400]	; (8004d10 <UpdateFWBlueNRG+0x208>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	3308      	adds	r3, #8
 8004b82:	4a63      	ldr	r2, [pc, #396]	; (8004d10 <UpdateFWBlueNRG+0x208>)
 8004b84:	6013      	str	r3, [r2, #0]
 8004b86:	e000      	b.n	8004b8a <UpdateFWBlueNRG+0x82>
      } else {
        /* Error occurred while writing data in Flash memory.
           User can add here some code to deal with this error
           FLASH_ErrorTypeDef errorcode = HAL_FLASH_GetError(); */
        OTA_ERROR_FUNCTION();
 8004b88:	e7fe      	b.n	8004b88 <UpdateFWBlueNRG+0x80>
    for(Counter=0;Counter<data_length;Counter+=8) {
 8004b8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b8c:	3308      	adds	r3, #8
 8004b8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	dbda      	blt.n	8004b4e <UpdateFWBlueNRG+0x46>
      }
    }
    /* Reduce the remaining bytes for OTA completion */
    *SizeOfUpdate -= data_length;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	1ad2      	subs	r2, r2, r3
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	601a      	str	r2, [r3, #0]

    if(*SizeOfUpdate==0) {
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	f040 80a5 	bne.w	8004cf8 <UpdateFWBlueNRG+0x1f0>
      /* We had received the whole firmware and we have saved it in Flash */
      OTA_PRINTF("OTA Update saved\r\n");
 8004bae:	4859      	ldr	r0, [pc, #356]	; (8004d14 <UpdateFWBlueNRG+0x20c>)
 8004bb0:	f00b f81e 	bl	800fbf0 <puts>

      if(WriteMagicNum) {
 8004bb4:	78fb      	ldrb	r3, [r7, #3]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	f000 809e 	beq.w	8004cf8 <UpdateFWBlueNRG+0x1f0>
        uint32_t uwCRCValue = 0;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	647b      	str	r3, [r7, #68]	; 0x44

        if(AspecteduwCRCValue) {
 8004bc0:	4b55      	ldr	r3, [pc, #340]	; (8004d18 <UpdateFWBlueNRG+0x210>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d03e      	beq.n	8004c46 <UpdateFWBlueNRG+0x13e>
          /* Make the CRC integrity check */
          /* CRC handler declaration */
          CRC_HandleTypeDef   CrcHandle;

          /* Init CRC for OTA-integrity check */
          CrcHandle.Instance = CRC;
 8004bc8:	4b54      	ldr	r3, [pc, #336]	; (8004d1c <UpdateFWBlueNRG+0x214>)
 8004bca:	617b      	str	r3, [r7, #20]
          /* The default polynomial is used */
          CrcHandle.Init.DefaultPolynomialUse    = DEFAULT_POLYNOMIAL_ENABLE;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	763b      	strb	r3, [r7, #24]

          /* The default init value is used */
          CrcHandle.Init.DefaultInitValueUse     = DEFAULT_INIT_VALUE_ENABLE;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	767b      	strb	r3, [r7, #25]

          /* The input data are not inverted */
          CrcHandle.Init.InputDataInversionMode  = CRC_INPUTDATA_INVERSION_NONE;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	62bb      	str	r3, [r7, #40]	; 0x28

          /* The output data are not inverted */
          CrcHandle.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	62fb      	str	r3, [r7, #44]	; 0x2c

          /* The input data are 32-bit long words */
          CrcHandle.InputDataFormat              = CRC_INPUTDATA_FORMAT_WORDS;
 8004bdc:	2303      	movs	r3, #3
 8004bde:	637b      	str	r3, [r7, #52]	; 0x34

          if(HAL_CRC_GetState(&CrcHandle) != HAL_CRC_STATE_RESET) {
 8004be0:	f107 0314 	add.w	r3, r7, #20
 8004be4:	4618      	mov	r0, r3
 8004be6:	f004 f8bf 	bl	8008d68 <HAL_CRC_GetState>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d004      	beq.n	8004bfa <UpdateFWBlueNRG+0xf2>
            HAL_CRC_DeInit(&CrcHandle);
 8004bf0:	f107 0314 	add.w	r3, r7, #20
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f004 f83b 	bl	8008c70 <HAL_CRC_DeInit>
          }

          if (HAL_CRC_Init(&CrcHandle) != HAL_OK) {
 8004bfa:	f107 0314 	add.w	r3, r7, #20
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f003 ffd2 	bl	8008ba8 <HAL_CRC_Init>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d000      	beq.n	8004c0c <UpdateFWBlueNRG+0x104>
            /* Initialization Error */
            OTA_ERROR_FUNCTION();
 8004c0a:	e7fe      	b.n	8004c0a <UpdateFWBlueNRG+0x102>
          } else {
            OTA_PRINTF("CRC  Initialized\n\r");
 8004c0c:	4844      	ldr	r0, [pc, #272]	; (8004d20 <UpdateFWBlueNRG+0x218>)
 8004c0e:	f00a ff89 	bl	800fb24 <iprintf>
          }
          /* Compute the CRC */
          uwCRCValue = HAL_CRC_Calculate(&CrcHandle, (uint32_t *)OTA_ADDRESS_START, SizeOfUpdateBlueFW>>2);
 8004c12:	4b44      	ldr	r3, [pc, #272]	; (8004d24 <UpdateFWBlueNRG+0x21c>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	089a      	lsrs	r2, r3, #2
 8004c18:	f107 0314 	add.w	r3, r7, #20
 8004c1c:	4942      	ldr	r1, [pc, #264]	; (8004d28 <UpdateFWBlueNRG+0x220>)
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f004 f856 	bl	8008cd0 <HAL_CRC_Calculate>
 8004c24:	6478      	str	r0, [r7, #68]	; 0x44

          if(uwCRCValue==AspecteduwCRCValue) {
 8004c26:	4b3c      	ldr	r3, [pc, #240]	; (8004d18 <UpdateFWBlueNRG+0x210>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d106      	bne.n	8004c3e <UpdateFWBlueNRG+0x136>
            ReturnValue=1;
 8004c30:	2301      	movs	r3, #1
 8004c32:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
            OTA_PRINTF("OTA CRC-checked\r\n");
 8004c36:	483d      	ldr	r0, [pc, #244]	; (8004d2c <UpdateFWBlueNRG+0x224>)
 8004c38:	f00a ffda 	bl	800fbf0 <puts>
 8004c3c:	e006      	b.n	8004c4c <UpdateFWBlueNRG+0x144>
          } else {
            OTA_PRINTF("OTA Error CRC-checking\r\n");
 8004c3e:	483c      	ldr	r0, [pc, #240]	; (8004d30 <UpdateFWBlueNRG+0x228>)
 8004c40:	f00a ffd6 	bl	800fbf0 <puts>
 8004c44:	e002      	b.n	8004c4c <UpdateFWBlueNRG+0x144>
          }
        } else {
          ReturnValue=1;
 8004c46:	2301      	movs	r3, #1
 8004c48:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

        }
        if(ReturnValue==1) {
 8004c4c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d143      	bne.n	8004cdc <UpdateFWBlueNRG+0x1d4>
          /* We write the Magic number for making the OTA at the next Board reset and the size of Update*/
          WritingAddress = OTA_MAGIC_NUM_POS;
 8004c54:	4b2e      	ldr	r3, [pc, #184]	; (8004d10 <UpdateFWBlueNRG+0x208>)
 8004c56:	4a37      	ldr	r2, [pc, #220]	; (8004d34 <UpdateFWBlueNRG+0x22c>)
 8004c58:	601a      	str	r2, [r3, #0]
          ValueToWrite=(((uint64_t)SizeOfUpdateBlueFW)<<32)| (OTA_MAGIC_NUM);
 8004c5a:	4b32      	ldr	r3, [pc, #200]	; (8004d24 <UpdateFWBlueNRG+0x21c>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	469a      	mov	sl, r3
 8004c62:	4693      	mov	fp, r2
 8004c64:	f04f 0200 	mov.w	r2, #0
 8004c68:	f04f 0300 	mov.w	r3, #0
 8004c6c:	4653      	mov	r3, sl
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f042 445e 	orr.w	r4, r2, #3724541952	; 0xde000000
 8004c74:	f444 042d 	orr.w	r4, r4, #11337728	; 0xad0000
 8004c78:	f444 443e 	orr.w	r4, r4, #48640	; 0xbe00
 8004c7c:	f044 04ef 	orr.w	r4, r4, #239	; 0xef
 8004c80:	461d      	mov	r5, r3
 8004c82:	e9c7 450e 	strd	r4, r5, [r7, #56]	; 0x38

          if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, WritingAddress,ValueToWrite)!=HAL_OK) {
 8004c86:	4b22      	ldr	r3, [pc, #136]	; (8004d10 <UpdateFWBlueNRG+0x208>)
 8004c88:	6819      	ldr	r1, [r3, #0]
 8004c8a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004c8e:	2000      	movs	r0, #0
 8004c90:	f004 fa24 	bl	80090dc <HAL_FLASH_Program>
 8004c94:	4603      	mov	r3, r0
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d000      	beq.n	8004c9c <UpdateFWBlueNRG+0x194>
            /* Error occurred while writing data in Flash memory.
               User can add here some code to deal with this error
               FLASH_ErrorTypeDef errorcode = HAL_FLASH_GetError(); */
            OTA_ERROR_FUNCTION();
 8004c9a:	e7fe      	b.n	8004c9a <UpdateFWBlueNRG+0x192>
          } else {
            WritingAddress = OTA_MAGIC_NUM_POS+8;
 8004c9c:	4b1c      	ldr	r3, [pc, #112]	; (8004d10 <UpdateFWBlueNRG+0x208>)
 8004c9e:	4a26      	ldr	r2, [pc, #152]	; (8004d38 <UpdateFWBlueNRG+0x230>)
 8004ca0:	601a      	str	r2, [r3, #0]
            /* Destination WritingAddress and HeaderSize==0 */
            ValueToWrite=((((uint64_t)(BootLoaderFeatures->ProgStartAdd))<<32)| (0x00));
 8004ca2:	4b26      	ldr	r3, [pc, #152]	; (8004d3c <UpdateFWBlueNRG+0x234>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	695b      	ldr	r3, [r3, #20]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	4698      	mov	r8, r3
 8004cac:	4691      	mov	r9, r2
 8004cae:	f04f 0200 	mov.w	r2, #0
 8004cb2:	f04f 0300 	mov.w	r3, #0
 8004cb6:	4643      	mov	r3, r8
 8004cb8:	2200      	movs	r2, #0
 8004cba:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

            if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, WritingAddress,ValueToWrite)!=HAL_OK) {
 8004cbe:	4b14      	ldr	r3, [pc, #80]	; (8004d10 <UpdateFWBlueNRG+0x208>)
 8004cc0:	6819      	ldr	r1, [r3, #0]
 8004cc2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004cc6:	2000      	movs	r0, #0
 8004cc8:	f004 fa08 	bl	80090dc <HAL_FLASH_Program>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d000      	beq.n	8004cd4 <UpdateFWBlueNRG+0x1cc>
              /* Error occurred while writing data in Flash memory.
                 User can add here some code to deal with this error
                 FLASH_ErrorTypeDef errorcode = HAL_FLASH_GetError(); */
              OTA_ERROR_FUNCTION();
 8004cd2:	e7fe      	b.n	8004cd2 <UpdateFWBlueNRG+0x1ca>
            } else {
              OTA_PRINTF("OTA will be installed at next board reset\r\n");
 8004cd4:	481a      	ldr	r0, [pc, #104]	; (8004d40 <UpdateFWBlueNRG+0x238>)
 8004cd6:	f00a ff8b 	bl	800fbf0 <puts>
 8004cda:	e00d      	b.n	8004cf8 <UpdateFWBlueNRG+0x1f0>
            }
          }
        } else {
          ReturnValue=-1;
 8004cdc:	23ff      	movs	r3, #255	; 0xff
 8004cde:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          if(AspecteduwCRCValue) {
 8004ce2:	4b0d      	ldr	r3, [pc, #52]	; (8004d18 <UpdateFWBlueNRG+0x210>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d006      	beq.n	8004cf8 <UpdateFWBlueNRG+0x1f0>
            OTA_PRINTF("Wrong CRC! Computed=%lx  expected=%lx ... Try again\r\n", (long)uwCRCValue, (long)AspecteduwCRCValue);
 8004cea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cec:	4a0a      	ldr	r2, [pc, #40]	; (8004d18 <UpdateFWBlueNRG+0x210>)
 8004cee:	6812      	ldr	r2, [r2, #0]
 8004cf0:	4619      	mov	r1, r3
 8004cf2:	4814      	ldr	r0, [pc, #80]	; (8004d44 <UpdateFWBlueNRG+0x23c>)
 8004cf4:	f00a ff16 	bl	800fb24 <iprintf>
      }
    }

    /* Lock the Flash to disable the flash control register access (recommended
     to protect the FLASH memory against possible unwanted operation) *********/
    HAL_FLASH_Lock();
 8004cf8:	f004 fa7e 	bl	80091f8 <HAL_FLASH_Lock>
  }
  return ReturnValue;
 8004cfc:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3750      	adds	r7, #80	; 0x50
 8004d04:	46bd      	mov	sp, r7
 8004d06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d0a:	bf00      	nop
 8004d0c:	08010e98 	.word	0x08010e98
 8004d10:	20000000 	.word	0x20000000
 8004d14:	08010ee8 	.word	0x08010ee8
 8004d18:	200000c8 	.word	0x200000c8
 8004d1c:	40023000 	.word	0x40023000
 8004d20:	08010efc 	.word	0x08010efc
 8004d24:	200000c4 	.word	0x200000c4
 8004d28:	08080010 	.word	0x08080010
 8004d2c:	08010f10 	.word	0x08010f10
 8004d30:	08010f24 	.word	0x08010f24
 8004d34:	08080000 	.word	0x08080000
 8004d38:	08080008 	.word	0x08080008
 8004d3c:	20000004 	.word	0x20000004
 8004d40:	08010f3c 	.word	0x08010f3c
 8004d44:	08010f68 	.word	0x08010f68

08004d48 <StartUpdateFWBlueNRG>:
 * @param uint32_t SizeOfUpdate  size of the firmware image [bytes]
 * @param uint32_t uwCRCValue expected CRV value
 * @retval None
 */
void StartUpdateFWBlueNRG(uint32_t SizeOfUpdate, uint32_t uwCRCValue)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b088      	sub	sp, #32
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
  FLASH_EraseInitTypeDef EraseInitStruct;
  uint32_t SectorError = 0;
 8004d52:	2300      	movs	r3, #0
 8004d54:	60fb      	str	r3, [r7, #12]
  OTA_PRINTF("Start FLASH Erase\r\n");
 8004d56:	481b      	ldr	r0, [pc, #108]	; (8004dc4 <StartUpdateFWBlueNRG+0x7c>)
 8004d58:	f00a ff4a 	bl	800fbf0 <puts>

  SizeOfUpdateBlueFW = SizeOfUpdate;
 8004d5c:	4a1a      	ldr	r2, [pc, #104]	; (8004dc8 <StartUpdateFWBlueNRG+0x80>)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6013      	str	r3, [r2, #0]
  AspecteduwCRCValue = uwCRCValue;
 8004d62:	4a1a      	ldr	r2, [pc, #104]	; (8004dcc <StartUpdateFWBlueNRG+0x84>)
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	6013      	str	r3, [r2, #0]
  WritingAddress = OTA_ADDRESS_START;
 8004d68:	4b19      	ldr	r3, [pc, #100]	; (8004dd0 <StartUpdateFWBlueNRG+0x88>)
 8004d6a:	4a1a      	ldr	r2, [pc, #104]	; (8004dd4 <StartUpdateFWBlueNRG+0x8c>)
 8004d6c:	601a      	str	r2, [r3, #0]

  EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	613b      	str	r3, [r7, #16]
  EraseInitStruct.Banks       = GetBank(OTA_MAGIC_NUM_POS);
 8004d72:	4819      	ldr	r0, [pc, #100]	; (8004dd8 <StartUpdateFWBlueNRG+0x90>)
 8004d74:	f003 fc8c 	bl	8008690 <GetBank>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	617b      	str	r3, [r7, #20]
  EraseInitStruct.Page        = GetPage(OTA_MAGIC_NUM_POS);
 8004d7c:	4816      	ldr	r0, [pc, #88]	; (8004dd8 <StartUpdateFWBlueNRG+0x90>)
 8004d7e:	f003 fc45 	bl	800860c <GetPage>
 8004d82:	4603      	mov	r3, r0
 8004d84:	61bb      	str	r3, [r7, #24]
  EraseInitStruct.NbPages     = (SizeOfUpdate+16+FLASH_PAGE_SIZE-1)/FLASH_PAGE_SIZE;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f603 030f 	addw	r3, r3, #2063	; 0x80f
 8004d8c:	0adb      	lsrs	r3, r3, #11
 8004d8e:	61fb      	str	r3, [r7, #28]

  /* Unlock the Flash to enable the flash control register access *************/
  HAL_FLASH_Unlock();
 8004d90:	f004 fa10 	bl	80091b4 <HAL_FLASH_Unlock>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PEMPTY) != 0) {
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PEMPTY);
  }
#endif /* STM32L4R9xx */

  if(HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK){
 8004d94:	f107 020c 	add.w	r2, r7, #12
 8004d98:	f107 0310 	add.w	r3, r7, #16
 8004d9c:	4611      	mov	r1, r2
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f004 faec 	bl	800937c <HAL_FLASHEx_Erase>
 8004da4:	4603      	mov	r3, r0
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d000      	beq.n	8004dac <StartUpdateFWBlueNRG+0x64>
    /* Error occurred while sector erase.
      User can add here some code to deal with this error.
      SectorError will contain the faulty sector and then to know the code error on this sector,
      user can call function 'HAL_FLASH_GetError()'
      FLASH_ErrorTypeDef errorcode = HAL_FLASH_GetError(); */
    OTA_ERROR_FUNCTION();
 8004daa:	e7fe      	b.n	8004daa <StartUpdateFWBlueNRG+0x62>
  } else {
    OTA_PRINTF("End FLASH Erase %ld Pages of 4KB\r\n", (long)EraseInitStruct.NbPages);
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	4619      	mov	r1, r3
 8004db0:	480a      	ldr	r0, [pc, #40]	; (8004ddc <StartUpdateFWBlueNRG+0x94>)
 8004db2:	f00a feb7 	bl	800fb24 <iprintf>
  }

  /* Lock the Flash to disable the flash control register access (recommended
  to protect the FLASH memory against possible unwanted operation) *********/
  HAL_FLASH_Lock();
 8004db6:	f004 fa1f 	bl	80091f8 <HAL_FLASH_Lock>
}
 8004dba:	bf00      	nop
 8004dbc:	3720      	adds	r7, #32
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	08010fa0 	.word	0x08010fa0
 8004dc8:	200000c4 	.word	0x200000c4
 8004dcc:	200000c8 	.word	0x200000c8
 8004dd0:	20000000 	.word	0x20000000
 8004dd4:	08080010 	.word	0x08080010
 8004dd8:	08080000 	.word	0x08080000
 8004ddc:	08010fb4 	.word	0x08010fb4

08004de0 <MX_BlueNRG_2_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_2_Init(void)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
  /* USER CODE END BlueNRG_2_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  uint8_t ret;

  User_Init();
 8004de6:	f000 f829 	bl	8004e3c <User_Init>

  /* Get the User Button initial state */
  user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8004dea:	2000      	movs	r0, #0
 8004dec:	f003 f902 	bl	8007ff4 <BSP_PB_GetState>
 8004df0:	4603      	mov	r3, r0
 8004df2:	b2da      	uxtb	r2, r3
 8004df4:	4b0b      	ldr	r3, [pc, #44]	; (8004e24 <MX_BlueNRG_2_Init+0x44>)
 8004df6:	701a      	strb	r2, [r3, #0]

  hci_init(APP_UserEvtRx, NULL);
 8004df8:	2100      	movs	r1, #0
 8004dfa:	480b      	ldr	r0, [pc, #44]	; (8004e28 <MX_BlueNRG_2_Init+0x48>)
 8004dfc:	f00a f9dc 	bl	800f1b8 <hci_init>
  PRINT_DBG("\033[2J"); /* serial console clear screen */
  PRINT_DBG("\033[H");  /* serial console cursor to home */
  PRINT_DBG("BlueNRG-2 SensorDemo_BLESensor-App Application\r\n");

  /* Init Sensor Device */
  ret = Sensor_DeviceInit();
 8004e00:	f000 f82a 	bl	8004e58 <Sensor_DeviceInit>
 8004e04:	4603      	mov	r3, r0
 8004e06:	71fb      	strb	r3, [r7, #7]
  if (ret != BLE_STATUS_SUCCESS)
 8004e08:	79fb      	ldrb	r3, [r7, #7]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d003      	beq.n	8004e16 <MX_BlueNRG_2_Init+0x36>
  {
    BSP_LED_On(LED2);
 8004e0e:	2000      	movs	r0, #0
 8004e10:	f003 f81c 	bl	8007e4c <BSP_LED_On>
    PRINT_DBG("SensorDeviceInit()--> Failed 0x%02x\r\n", ret);
    while(1);
 8004e14:	e7fe      	b.n	8004e14 <MX_BlueNRG_2_Init+0x34>

  PRINT_DBG("BLE Stack Initialized & Device Configured\r\n");

#ifdef STM32L476xx
  /* Check the BootLoader Compliance */
  if (CheckBootLoaderCompliance()) {
 8004e16:	f7ff fddf 	bl	80049d8 <CheckBootLoaderCompliance>
#endif /* STM32L476xx */

  /* USER CODE BEGIN BlueNRG_2_Init_PostTreatment */

  /* USER CODE END BlueNRG_2_Init_PostTreatment */
}
 8004e1a:	bf00      	nop
 8004e1c:	3708      	adds	r7, #8
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	bf00      	nop
 8004e24:	20000008 	.word	0x20000008
 8004e28:	08007c01 	.word	0x08007c01

08004e2c <MX_BlueNRG_2_Process>:

/*
 * BlueNRG-2 background task
 */
void MX_BlueNRG_2_Process(void)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BlueNRG_2_Process_PreTreatment */

  /* USER CODE END BlueNRG_2_Process_PreTreatment */

  hci_user_evt_proc();
 8004e30:	f00a fb3c 	bl	800f4ac <hci_user_evt_proc>
  User_Process();
 8004e34:	f000 f8b6 	bl	8004fa4 <User_Process>

  /* USER CODE BEGIN BlueNRG_2_Process_PostTreatment */

  /* USER CODE END BlueNRG_2_Process_PostTreatment */
}
 8004e38:	bf00      	nop
 8004e3a:	bd80      	pop	{r7, pc}

08004e3c <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 8004e40:	2101      	movs	r1, #1
 8004e42:	2000      	movs	r0, #0
 8004e44:	f003 f882 	bl	8007f4c <BSP_PB_Init>
  BSP_LED_Init(LED2);
 8004e48:	2000      	movs	r0, #0
 8004e4a:	f002 ffed 	bl	8007e28 <BSP_LED_Init>

  BSP_COM_Init(COM1);
 8004e4e:	2000      	movs	r0, #0
 8004e50:	f003 f92e 	bl	80080b0 <BSP_COM_Init>
}
 8004e54:	bf00      	nop
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <Sensor_DeviceInit>:
 *
 * @param  None
 * @retval None
 */
uint8_t Sensor_DeviceInit(void)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b08c      	sub	sp, #48	; 0x30
 8004e5c:	af06      	add	r7, sp, #24
  uint8_t ret;
  uint16_t service_handle, dev_name_char_handle, appearance_char_handle;
  uint8_t device_name[] = {SENSOR_DEMO_NAME};
 8004e5e:	4a4e      	ldr	r2, [pc, #312]	; (8004f98 <Sensor_DeviceInit+0x140>)
 8004e60:	f107 0308 	add.w	r3, r7, #8
 8004e64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004e68:	6018      	str	r0, [r3, #0]
 8004e6a:	3304      	adds	r3, #4
 8004e6c:	8019      	strh	r1, [r3, #0]
 8004e6e:	3302      	adds	r3, #2
 8004e70:	0c0a      	lsrs	r2, r1, #16
 8004e72:	701a      	strb	r2, [r3, #0]
  uint8_t  hwVersion;
  uint16_t fwVersion;
  uint8_t  bdaddr_len_out;
  uint8_t  config_data_stored_static_random_address = 0x80; /* Offset of the static random address stored in NVM */
 8004e74:	2380      	movs	r3, #128	; 0x80
 8004e76:	75fb      	strb	r3, [r7, #23]

  /* Sw reset of the device */
  hci_reset();
 8004e78:	f00a f81c 	bl	800eeb4 <hci_reset>
  /**
   *  To support both the BlueNRG-2 and the BlueNRG-2N a minimum delay of 2000ms is required at device boot
   */
  HAL_Delay(2000);
 8004e7c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004e80:	f003 fd06 	bl	8008890 <HAL_Delay>

  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 8004e84:	1d3a      	adds	r2, r7, #4
 8004e86:	1dfb      	adds	r3, r7, #7
 8004e88:	4611      	mov	r1, r2
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f001 fb10 	bl	80064b0 <getBlueNRGVersion>

  PRINT_DBG("HWver %d\nFWver %d\r\n", hwVersion, fwVersion);

  ret = aci_hal_read_config_data(config_data_stored_static_random_address,
 8004e90:	1cf9      	adds	r1, r7, #3
 8004e92:	7dfb      	ldrb	r3, [r7, #23]
 8004e94:	4a41      	ldr	r2, [pc, #260]	; (8004f9c <Sensor_DeviceInit+0x144>)
 8004e96:	4618      	mov	r0, r3
 8004e98:	f008 fb7d 	bl	800d596 <aci_hal_read_config_data>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	75bb      	strb	r3, [r7, #22]

  if (ret) {
    PRINT_DBG("Read Static Random address failed.\r\n");
  }

  if ((bdaddr[5] & 0xC0) != 0xC0) {
 8004ea0:	4b3e      	ldr	r3, [pc, #248]	; (8004f9c <Sensor_DeviceInit+0x144>)
 8004ea2:	795b      	ldrb	r3, [r3, #5]
 8004ea4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004ea8:	2bc0      	cmp	r3, #192	; 0xc0
 8004eaa:	d000      	beq.n	8004eae <Sensor_DeviceInit+0x56>
    PRINT_DBG("Static Random address not well formed.\r\n");
    while(1);
 8004eac:	e7fe      	b.n	8004eac <Sensor_DeviceInit+0x54>
  }

  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8004eae:	78fb      	ldrb	r3, [r7, #3]
 8004eb0:	4a3a      	ldr	r2, [pc, #232]	; (8004f9c <Sensor_DeviceInit+0x144>)
 8004eb2:	4619      	mov	r1, r3
 8004eb4:	2000      	movs	r0, #0
 8004eb6:	f008 fae0 	bl	800d47a <aci_hal_write_config_data>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	75bb      	strb	r3, [r7, #22]
  else {
    PRINT_DBG("aci_hal_write_config_data --> SUCCESS\r\n");
  }

  /* Set the TX power -2 dBm */
  aci_hal_set_tx_power_level(1, 4);
 8004ebe:	2104      	movs	r1, #4
 8004ec0:	2001      	movs	r0, #1
 8004ec2:	f008 fbec 	bl	800d69e <aci_hal_set_tx_power_level>
  else {
    PRINT_DBG("aci_hal_set_tx_power_level --> SUCCESS\r\n");
  }

  /* GATT Init */
  ret = aci_gatt_init();
 8004ec6:	f007 ff66 	bl	800cd96 <aci_gatt_init>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	75bb      	strb	r3, [r7, #22]
  if (ret != BLE_STATUS_SUCCESS) {
 8004ece:	7dbb      	ldrb	r3, [r7, #22]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d001      	beq.n	8004ed8 <Sensor_DeviceInit+0x80>
    PRINT_DBG("aci_gatt_init() failed: 0x%02x\r\n", ret);
    return ret;
 8004ed4:	7dbb      	ldrb	r3, [r7, #22]
 8004ed6:	e05b      	b.n	8004f90 <Sensor_DeviceInit+0x138>
  else {
    PRINT_DBG("aci_gatt_init() --> SUCCESS\r\n");
  }

  /* GAP Init */
  ret = aci_gap_init(GAP_PERIPHERAL_ROLE, 0x00, 0x07, &service_handle, &dev_name_char_handle,
 8004ed8:	f107 0214 	add.w	r2, r7, #20
 8004edc:	f107 0310 	add.w	r3, r7, #16
 8004ee0:	9301      	str	r3, [sp, #4]
 8004ee2:	f107 0312 	add.w	r3, r7, #18
 8004ee6:	9300      	str	r3, [sp, #0]
 8004ee8:	4613      	mov	r3, r2
 8004eea:	2207      	movs	r2, #7
 8004eec:	2100      	movs	r1, #0
 8004eee:	2001      	movs	r0, #1
 8004ef0:	f007 fda0 	bl	800ca34 <aci_gap_init>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	75bb      	strb	r3, [r7, #22]
                     &appearance_char_handle);
  if (ret != BLE_STATUS_SUCCESS) {
 8004ef8:	7dbb      	ldrb	r3, [r7, #22]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d001      	beq.n	8004f02 <Sensor_DeviceInit+0xaa>
    PRINT_DBG("aci_gap_init() failed: 0x%02x\r\n", ret);
    return ret;
 8004efe:	7dbb      	ldrb	r3, [r7, #22]
 8004f00:	e046      	b.n	8004f90 <Sensor_DeviceInit+0x138>
  else {
    PRINT_DBG("aci_gap_init() --> SUCCESS\r\n");
  }

  /* Update device name */
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0, sizeof(device_name),
 8004f02:	8ab8      	ldrh	r0, [r7, #20]
 8004f04:	8a79      	ldrh	r1, [r7, #18]
 8004f06:	f107 0308 	add.w	r3, r7, #8
 8004f0a:	9300      	str	r3, [sp, #0]
 8004f0c:	2307      	movs	r3, #7
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f008 f949 	bl	800d1a6 <aci_gatt_update_char_value>
 8004f14:	4603      	mov	r3, r0
 8004f16:	75bb      	strb	r3, [r7, #22]
                                   device_name);
  if (ret != BLE_STATUS_SUCCESS) {
 8004f18:	7dbb      	ldrb	r3, [r7, #22]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <Sensor_DeviceInit+0xca>
    PRINT_DBG("aci_gatt_update_char_value() failed: 0x%02x\r\n", ret);
    return ret;
 8004f1e:	7dbb      	ldrb	r3, [r7, #22]
 8004f20:	e036      	b.n	8004f90 <Sensor_DeviceInit+0x138>

  /*
   * Clear security database: this implies that each time the application is executed
   * the full bonding process is executed (with PassKey generation and setting).
   */
  ret = aci_gap_clear_security_db();
 8004f22:	f007 ff0f 	bl	800cd44 <aci_gap_clear_security_db>
 8004f26:	4603      	mov	r3, r0
 8004f28:	75bb      	strb	r3, [r7, #22]

  /*
   * Set the I/O capability otherwise the Central device (e.g. the smartphone) will
   * propose a PIN that will be accepted without any control.
   */
  if (aci_gap_set_io_capability(IO_CAP_DISPLAY_ONLY)==BLE_STATUS_SUCCESS) {
 8004f2a:	2000      	movs	r0, #0
 8004f2c:	f007 fbe8 	bl	800c700 <aci_gap_set_io_capability>
  } else {
    PRINT_DBG("Error Setting I/O Capability\r\n");
  }

  /* BLE Security v4.2 is supported: BLE stack FW version >= 2.x (new API prototype) */
  ret = aci_gap_set_authentication_requirement(BONDING,
 8004f30:	2300      	movs	r3, #0
 8004f32:	9304      	str	r3, [sp, #16]
 8004f34:	4b1a      	ldr	r3, [pc, #104]	; (8004fa0 <Sensor_DeviceInit+0x148>)
 8004f36:	9303      	str	r3, [sp, #12]
 8004f38:	2301      	movs	r3, #1
 8004f3a:	9302      	str	r3, [sp, #8]
 8004f3c:	2310      	movs	r3, #16
 8004f3e:	9301      	str	r3, [sp, #4]
 8004f40:	2307      	movs	r3, #7
 8004f42:	9300      	str	r3, [sp, #0]
 8004f44:	2300      	movs	r3, #0
 8004f46:	2201      	movs	r2, #1
 8004f48:	2101      	movs	r1, #1
 8004f4a:	2001      	movs	r0, #1
 8004f4c:	f007 fc35 	bl	800c7ba <aci_gap_set_authentication_requirement>
 8004f50:	4603      	mov	r3, r0
 8004f52:	75bb      	strb	r3, [r7, #22]
                                               16,
                                               DONOT_USE_FIXED_PIN_FOR_PAIRING,
                                               PERIPHERAL_PASS_KEY,
                                               0x00); /* - 0x00: Public Identity Address
                                                         - 0x01: Random (static) Identity Address */
  if (ret != BLE_STATUS_SUCCESS) {
 8004f54:	7dbb      	ldrb	r3, [r7, #22]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d001      	beq.n	8004f5e <Sensor_DeviceInit+0x106>
    PRINT_DBG("aci_gap_set_authentication_requirement()failed: 0x%02x\r\n", ret);
    return ret;
 8004f5a:	7dbb      	ldrb	r3, [r7, #22]
 8004f5c:	e018      	b.n	8004f90 <Sensor_DeviceInit+0x138>
    PRINT_DBG("aci_gap_set_authentication_requirement() --> SUCCESS\r\n");
  }

  PRINT_DBG("BLE Stack Initialized with SUCCESS\r\n");

  ret = Add_HWServW2ST_Service();
 8004f5e:	f001 fbab 	bl	80066b8 <Add_HWServW2ST_Service>
 8004f62:	4603      	mov	r3, r0
 8004f64:	75bb      	strb	r3, [r7, #22]
  if (ret == BLE_STATUS_SUCCESS) {
 8004f66:	7dbb      	ldrb	r3, [r7, #22]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d000      	beq.n	8004f6e <Sensor_DeviceInit+0x116>
    PRINT_DBG("BlueNRG2 HW service added successfully.\r\n");
  }
  else {
    PRINT_DBG("Error while adding BlueNRG2 HW service: 0x%02x\r\n", ret);
    while(1);
 8004f6c:	e7fe      	b.n	8004f6c <Sensor_DeviceInit+0x114>
  }

  ret = Add_SWServW2ST_Service();
 8004f6e:	f001 fc7d 	bl	800686c <Add_SWServW2ST_Service>
 8004f72:	4603      	mov	r3, r0
 8004f74:	75bb      	strb	r3, [r7, #22]
  if(ret == BLE_STATUS_SUCCESS) {
 8004f76:	7dbb      	ldrb	r3, [r7, #22]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d000      	beq.n	8004f7e <Sensor_DeviceInit+0x126>
     PRINT_DBG("BlueNRG2 SW service added successfully.\r\n");
  }
  else {
     PRINT_DBG("Error while adding BlueNRG2 HW service: 0x%02x\r\n", ret);
     while(1);
 8004f7c:	e7fe      	b.n	8004f7c <Sensor_DeviceInit+0x124>
  }

#ifdef STM32L476xx
  ret = Add_ConsoleW2ST_Service();
 8004f7e:	f001 fd05 	bl	800698c <Add_ConsoleW2ST_Service>
 8004f82:	4603      	mov	r3, r0
 8004f84:	75bb      	strb	r3, [r7, #22]
  if(ret == BLE_STATUS_SUCCESS) {
 8004f86:	7dbb      	ldrb	r3, [r7, #22]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d000      	beq.n	8004f8e <Sensor_DeviceInit+0x136>
     PRINT_DBG("BlueNRG2 Console service added successfully.\r\n");
  }
  else {
     PRINT_DBG("Error while adding BlueNRG2 Console service: 0x%02x\r\n", ret);
     while(1);
 8004f8c:	e7fe      	b.n	8004f8c <Sensor_DeviceInit+0x134>
  }

#endif /* STM32L476xx */
  return BLE_STATUS_SUCCESS;
 8004f8e:	2300      	movs	r3, #0
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3718      	adds	r7, #24
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}
 8004f98:	08010fd8 	.word	0x08010fd8
 8004f9c:	200000cc 	.word	0x200000cc
 8004fa0:	0001e240 	.word	0x0001e240

08004fa4 <User_Process>:
 *
 * @param  None
 * @retval None
 */
static void User_Process(void)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
  float data_t;
  float data_p;
  static uint32_t counter = 0;

  /* Make the device discoverable */
  if(set_connectable)
 8004faa:	4b47      	ldr	r3, [pc, #284]	; (80050c8 <User_Process+0x124>)
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d004      	beq.n	8004fbe <User_Process+0x1a>
  {
    Set_DeviceConnectable();
 8004fb4:	f002 fdb0 	bl	8007b18 <Set_DeviceConnectable>
    set_connectable = FALSE;
 8004fb8:	4b43      	ldr	r3, [pc, #268]	; (80050c8 <User_Process+0x124>)
 8004fba:	2200      	movs	r2, #0
 8004fbc:	701a      	strb	r2, [r3, #0]
  }

  if ((connected) && (!pairing))
 8004fbe:	4b43      	ldr	r3, [pc, #268]	; (80050cc <User_Process+0x128>)
 8004fc0:	781b      	ldrb	r3, [r3, #0]
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d00f      	beq.n	8004fe8 <User_Process+0x44>
 8004fc8:	4b41      	ldr	r3, [pc, #260]	; (80050d0 <User_Process+0x12c>)
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d10a      	bne.n	8004fe8 <User_Process+0x44>
  {
    ret = aci_gap_slave_security_req(connection_handle);
 8004fd2:	4b40      	ldr	r3, [pc, #256]	; (80050d4 <User_Process+0x130>)
 8004fd4:	881b      	ldrh	r3, [r3, #0]
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f007 fdd8 	bl	800cb8e <aci_gap_slave_security_req>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	73fb      	strb	r3, [r7, #15]
      PRINT_DBG("aci_gap_slave_security_req() failed:0x%02x\r\n", ret);
    }
    else {
      PRINT_DBG("aci_gap_slave_security_req --> SUCCESS\r\n");
    }
    pairing = TRUE;
 8004fe2:	4b3b      	ldr	r3, [pc, #236]	; (80050d0 <User_Process+0x12c>)
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	701a      	strb	r2, [r3, #0]
    HAL_Delay(50);

    BSP_LED_Toggle(LED2);
#endif /* USE_BUTTON */

    if (paired)
 8004fe8:	4b3b      	ldr	r3, [pc, #236]	; (80050d8 <User_Process+0x134>)
 8004fea:	781b      	ldrb	r3, [r3, #0]
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d066      	beq.n	80050c0 <User_Process+0x11c>
    {
      /* Set a random seed */
      srand(HAL_GetTick());
 8004ff2:	f003 fc41 	bl	8008878 <HAL_GetTick>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f00a fbeb 	bl	800f7d4 <srand>

      if (send_env) {
 8004ffe:	4b37      	ldr	r3, [pc, #220]	; (80050dc <User_Process+0x138>)
 8005000:	781b      	ldrb	r3, [r3, #0]
 8005002:	b2db      	uxtb	r3, r3
 8005004:	2b00      	cmp	r3, #0
 8005006:	d025      	beq.n	8005054 <User_Process+0xb0>
        /* Update emulated Environmental data */
        Set_Random_Environmental_Values(&data_t, &data_p);
 8005008:	1d3a      	adds	r2, r7, #4
 800500a:	f107 0308 	add.w	r3, r7, #8
 800500e:	4611      	mov	r1, r2
 8005010:	4618      	mov	r0, r3
 8005012:	f000 f875 	bl	8005100 <Set_Random_Environmental_Values>
        Environmental_Update((int32_t)(data_p *100), (int16_t)(data_t * 10));
 8005016:	edd7 7a01 	vldr	s15, [r7, #4]
 800501a:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80050e0 <User_Process+0x13c>
 800501e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005022:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8005026:	edd7 7a02 	vldr	s15, [r7, #8]
 800502a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800502e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005032:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005036:	ee17 3a90 	vmov	r3, s15
 800503a:	b21b      	sxth	r3, r3
 800503c:	4619      	mov	r1, r3
 800503e:	ee16 0a90 	vmov	r0, s13
 8005042:	f001 fd75 	bl	8006b30 <Environmental_Update>
#if (!USE_BUTTON)
        BSP_LED_Toggle(LED2);
 8005046:	2000      	movs	r0, #0
 8005048:	f002 ff2c 	bl	8007ea4 <BSP_LED_Toggle>
        HAL_Delay(1000); /* wait 1 sec before sending new data */
 800504c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005050:	f003 fc1e 	bl	8008890 <HAL_Delay>
#endif /* (!USE_BUTTON) */
      }

      if ((send_mot) || (send_quat)) {
 8005054:	4b23      	ldr	r3, [pc, #140]	; (80050e4 <User_Process+0x140>)
 8005056:	781b      	ldrb	r3, [r3, #0]
 8005058:	b2db      	uxtb	r3, r3
 800505a:	2b00      	cmp	r3, #0
 800505c:	d104      	bne.n	8005068 <User_Process+0xc4>
 800505e:	4b22      	ldr	r3, [pc, #136]	; (80050e8 <User_Process+0x144>)
 8005060:	781b      	ldrb	r3, [r3, #0]
 8005062:	b2db      	uxtb	r3, r3
 8005064:	2b00      	cmp	r3, #0
 8005066:	d02b      	beq.n	80050c0 <User_Process+0x11c>
        /* Update emulated Acceleration, Gyroscope and Sensor Fusion data */
        Set_Random_Motion_Values(counter);
 8005068:	4b20      	ldr	r3, [pc, #128]	; (80050ec <User_Process+0x148>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4618      	mov	r0, r3
 800506e:	f000 f8c7 	bl	8005200 <Set_Random_Motion_Values>
        if (send_mot) {
 8005072:	4b1c      	ldr	r3, [pc, #112]	; (80050e4 <User_Process+0x140>)
 8005074:	781b      	ldrb	r3, [r3, #0]
 8005076:	b2db      	uxtb	r3, r3
 8005078:	2b00      	cmp	r3, #0
 800507a:	d004      	beq.n	8005086 <User_Process+0xe2>
          Acc_Update(&x_axes, &g_axes, &m_axes);
 800507c:	4a1c      	ldr	r2, [pc, #112]	; (80050f0 <User_Process+0x14c>)
 800507e:	491d      	ldr	r1, [pc, #116]	; (80050f4 <User_Process+0x150>)
 8005080:	481d      	ldr	r0, [pc, #116]	; (80050f8 <User_Process+0x154>)
 8005082:	f001 fd9b 	bl	8006bbc <Acc_Update>
        }
        if (send_quat) {
 8005086:	4b18      	ldr	r3, [pc, #96]	; (80050e8 <User_Process+0x144>)
 8005088:	781b      	ldrb	r3, [r3, #0]
 800508a:	b2db      	uxtb	r3, r3
 800508c:	2b00      	cmp	r3, #0
 800508e:	d002      	beq.n	8005096 <User_Process+0xf2>
          Quat_Update(&q_axes);
 8005090:	481a      	ldr	r0, [pc, #104]	; (80050fc <User_Process+0x158>)
 8005092:	f001 fe1d 	bl	8006cd0 <Quat_Update>
        }
        counter ++;
 8005096:	4b15      	ldr	r3, [pc, #84]	; (80050ec <User_Process+0x148>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	3301      	adds	r3, #1
 800509c:	4a13      	ldr	r2, [pc, #76]	; (80050ec <User_Process+0x148>)
 800509e:	6013      	str	r3, [r2, #0]
        if (counter == 40) {
 80050a0:	4b12      	ldr	r3, [pc, #72]	; (80050ec <User_Process+0x148>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	2b28      	cmp	r3, #40	; 0x28
 80050a6:	d104      	bne.n	80050b2 <User_Process+0x10e>
          counter = 0;
 80050a8:	4b10      	ldr	r3, [pc, #64]	; (80050ec <User_Process+0x148>)
 80050aa:	2200      	movs	r2, #0
 80050ac:	601a      	str	r2, [r3, #0]
          Reset_Motion_Values();
 80050ae:	f001 f915 	bl	80062dc <Reset_Motion_Values>
        }
#if (!USE_BUTTON)
        BSP_LED_Toggle(LED2);
 80050b2:	2000      	movs	r0, #0
 80050b4:	f002 fef6 	bl	8007ea4 <BSP_LED_Toggle>
        HAL_Delay(1000); /* wait 1 sec before sending new data */
 80050b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80050bc:	f003 fbe8 	bl	8008890 <HAL_Delay>
#if USE_BUTTON
    /* Reset the User Button flag */
    user_button_pressed = 0;
  }
#endif /* USE_BUTTON */
}
 80050c0:	bf00      	nop
 80050c2:	3710      	adds	r7, #16
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	20000009 	.word	0x20000009
 80050cc:	2000035a 	.word	0x2000035a
 80050d0:	2000035b 	.word	0x2000035b
 80050d4:	20000358 	.word	0x20000358
 80050d8:	2000035c 	.word	0x2000035c
 80050dc:	20000228 	.word	0x20000228
 80050e0:	42c80000 	.word	0x42c80000
 80050e4:	20000229 	.word	0x20000229
 80050e8:	2000022a 	.word	0x2000022a
 80050ec:	200000d4 	.word	0x200000d4
 80050f0:	20000378 	.word	0x20000378
 80050f4:	2000036c 	.word	0x2000036c
 80050f8:	20000360 	.word	0x20000360
 80050fc:	20000384 	.word	0x20000384

08005100 <Set_Random_Environmental_Values>:
 * @param  float pointer to temperature data
 * @param  float pointer to pressure data
 * @retval None
 */
static void Set_Random_Environmental_Values(float *data_t, float *data_p)
{
 8005100:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005104:	b084      	sub	sp, #16
 8005106:	af00      	add	r7, sp, #0
 8005108:	60f8      	str	r0, [r7, #12]
 800510a:	60b9      	str	r1, [r7, #8]
  *data_t = 27.0 + ((uint64_t)rand()*5)/RAND_MAX;     /* T sensor emulation */
 800510c:	f00a fb90 	bl	800f830 <rand>
 8005110:	4603      	mov	r3, r0
 8005112:	17da      	asrs	r2, r3, #31
 8005114:	469a      	mov	sl, r3
 8005116:	4693      	mov	fp, r2
 8005118:	4652      	mov	r2, sl
 800511a:	465b      	mov	r3, fp
 800511c:	f04f 0000 	mov.w	r0, #0
 8005120:	f04f 0100 	mov.w	r1, #0
 8005124:	0099      	lsls	r1, r3, #2
 8005126:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800512a:	0090      	lsls	r0, r2, #2
 800512c:	4602      	mov	r2, r0
 800512e:	460b      	mov	r3, r1
 8005130:	eb12 010a 	adds.w	r1, r2, sl
 8005134:	6039      	str	r1, [r7, #0]
 8005136:	eb43 030b 	adc.w	r3, r3, fp
 800513a:	607b      	str	r3, [r7, #4]
 800513c:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005140:	f04f 0300 	mov.w	r3, #0
 8005144:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005148:	f7ff fa9e 	bl	8004688 <__aeabi_uldivmod>
 800514c:	4602      	mov	r2, r0
 800514e:	460b      	mov	r3, r1
 8005150:	4610      	mov	r0, r2
 8005152:	4619      	mov	r1, r3
 8005154:	f7ff fa12 	bl	800457c <__aeabi_ul2d>
 8005158:	f04f 0200 	mov.w	r2, #0
 800515c:	4b26      	ldr	r3, [pc, #152]	; (80051f8 <Set_Random_Environmental_Values+0xf8>)
 800515e:	f7ff f88d 	bl	800427c <__adddf3>
 8005162:	4602      	mov	r2, r0
 8005164:	460b      	mov	r3, r1
 8005166:	4610      	mov	r0, r2
 8005168:	4619      	mov	r1, r3
 800516a:	f7ff fa3d 	bl	80045e8 <__aeabi_d2f>
 800516e:	4602      	mov	r2, r0
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	601a      	str	r2, [r3, #0]
  *data_p = 1000.0 + ((uint64_t)rand()*80)/RAND_MAX; /* P sensor emulation */
 8005174:	f00a fb5c 	bl	800f830 <rand>
 8005178:	4603      	mov	r3, r0
 800517a:	17da      	asrs	r2, r3, #31
 800517c:	4698      	mov	r8, r3
 800517e:	4691      	mov	r9, r2
 8005180:	4642      	mov	r2, r8
 8005182:	464b      	mov	r3, r9
 8005184:	f04f 0000 	mov.w	r0, #0
 8005188:	f04f 0100 	mov.w	r1, #0
 800518c:	0099      	lsls	r1, r3, #2
 800518e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8005192:	0090      	lsls	r0, r2, #2
 8005194:	4602      	mov	r2, r0
 8005196:	460b      	mov	r3, r1
 8005198:	eb12 0408 	adds.w	r4, r2, r8
 800519c:	eb43 0509 	adc.w	r5, r3, r9
 80051a0:	f04f 0200 	mov.w	r2, #0
 80051a4:	f04f 0300 	mov.w	r3, #0
 80051a8:	012b      	lsls	r3, r5, #4
 80051aa:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80051ae:	0122      	lsls	r2, r4, #4
 80051b0:	4614      	mov	r4, r2
 80051b2:	461d      	mov	r5, r3
 80051b4:	4620      	mov	r0, r4
 80051b6:	4629      	mov	r1, r5
 80051b8:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80051bc:	f04f 0300 	mov.w	r3, #0
 80051c0:	f7ff fa62 	bl	8004688 <__aeabi_uldivmod>
 80051c4:	4602      	mov	r2, r0
 80051c6:	460b      	mov	r3, r1
 80051c8:	4610      	mov	r0, r2
 80051ca:	4619      	mov	r1, r3
 80051cc:	f7ff f9d6 	bl	800457c <__aeabi_ul2d>
 80051d0:	f04f 0200 	mov.w	r2, #0
 80051d4:	4b09      	ldr	r3, [pc, #36]	; (80051fc <Set_Random_Environmental_Values+0xfc>)
 80051d6:	f7ff f851 	bl	800427c <__adddf3>
 80051da:	4602      	mov	r2, r0
 80051dc:	460b      	mov	r3, r1
 80051de:	4610      	mov	r0, r2
 80051e0:	4619      	mov	r1, r3
 80051e2:	f7ff fa01 	bl	80045e8 <__aeabi_d2f>
 80051e6:	4602      	mov	r2, r0
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	601a      	str	r2, [r3, #0]
}
 80051ec:	bf00      	nop
 80051ee:	3710      	adds	r7, #16
 80051f0:	46bd      	mov	sp, r7
 80051f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051f6:	bf00      	nop
 80051f8:	403b0000 	.word	0x403b0000
 80051fc:	408f4000 	.word	0x408f4000

08005200 <Set_Random_Motion_Values>:
 *
 * @param  uint32_t counter for changing the rotation direction
 * @retval None
 */
static void Set_Random_Motion_Values(uint32_t cnt)
{
 8005200:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005204:	f5ad 7d7a 	sub.w	sp, sp, #1000	; 0x3e8
 8005208:	af00      	add	r7, sp, #0
 800520a:	f8c7 03e4 	str.w	r0, [r7, #996]	; 0x3e4
  /* Update Acceleration, Gyroscope and Sensor Fusion data */
  if (cnt < 20) {
 800520e:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005212:	2b13      	cmp	r3, #19
 8005214:	f200 8426 	bhi.w	8005a64 <Set_Random_Motion_Values+0x864>
    x_axes.AXIS_X +=  (10  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8005218:	f00a fb0a 	bl	800f830 <rand>
 800521c:	4603      	mov	r3, r0
 800521e:	17da      	asrs	r2, r3, #31
 8005220:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
 8005224:	f8c7 232c 	str.w	r2, [r7, #812]	; 0x32c
 8005228:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 800522c:	2200      	movs	r2, #0
 800522e:	f8c7 3320 	str.w	r3, [r7, #800]	; 0x320
 8005232:	f8c7 2324 	str.w	r2, [r7, #804]	; 0x324
 8005236:	e9d7 45ca 	ldrd	r4, r5, [r7, #808]	; 0x328
 800523a:	462b      	mov	r3, r5
 800523c:	e9d7 abc8 	ldrd	sl, fp, [r7, #800]	; 0x320
 8005240:	4652      	mov	r2, sl
 8005242:	fb02 f203 	mul.w	r2, r2, r3
 8005246:	465b      	mov	r3, fp
 8005248:	4621      	mov	r1, r4
 800524a:	fb01 f303 	mul.w	r3, r1, r3
 800524e:	4413      	add	r3, r2
 8005250:	4622      	mov	r2, r4
 8005252:	4651      	mov	r1, sl
 8005254:	fba2 8901 	umull	r8, r9, r2, r1
 8005258:	444b      	add	r3, r9
 800525a:	4699      	mov	r9, r3
 800525c:	4642      	mov	r2, r8
 800525e:	464b      	mov	r3, r9
 8005260:	1891      	adds	r1, r2, r2
 8005262:	66b9      	str	r1, [r7, #104]	; 0x68
 8005264:	415b      	adcs	r3, r3
 8005266:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005268:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800526c:	eb12 0108 	adds.w	r1, r2, r8
 8005270:	f8c7 1318 	str.w	r1, [r7, #792]	; 0x318
 8005274:	eb43 0309 	adc.w	r3, r3, r9
 8005278:	f8c7 331c 	str.w	r3, [r7, #796]	; 0x31c
 800527c:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005280:	f04f 0300 	mov.w	r3, #0
 8005284:	e9d7 01c6 	ldrd	r0, r1, [r7, #792]	; 0x318
 8005288:	f7ff f9fe 	bl	8004688 <__aeabi_uldivmod>
 800528c:	4602      	mov	r2, r0
 800528e:	460b      	mov	r3, r1
 8005290:	f112 010a 	adds.w	r1, r2, #10
 8005294:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 8005298:	f143 0300 	adc.w	r3, r3, #0
 800529c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80052a0:	4bec      	ldr	r3, [pc, #944]	; (8005654 <Set_Random_Motion_Values+0x454>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	461a      	mov	r2, r3
 80052a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80052aa:	4413      	add	r3, r2
 80052ac:	461a      	mov	r2, r3
 80052ae:	4be9      	ldr	r3, [pc, #932]	; (8005654 <Set_Random_Motion_Values+0x454>)
 80052b0:	601a      	str	r2, [r3, #0]
    x_axes.AXIS_Y += -(10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 80052b2:	f00a fabd 	bl	800f830 <rand>
 80052b6:	4603      	mov	r3, r0
 80052b8:	17da      	asrs	r2, r3, #31
 80052ba:	f8c7 3310 	str.w	r3, [r7, #784]	; 0x310
 80052be:	f8c7 2314 	str.w	r2, [r7, #788]	; 0x314
 80052c2:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 80052c6:	2200      	movs	r2, #0
 80052c8:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
 80052cc:	f8c7 230c 	str.w	r2, [r7, #780]	; 0x30c
 80052d0:	e9d7 45c4 	ldrd	r4, r5, [r7, #784]	; 0x310
 80052d4:	462b      	mov	r3, r5
 80052d6:	e9d7 89c2 	ldrd	r8, r9, [r7, #776]	; 0x308
 80052da:	4642      	mov	r2, r8
 80052dc:	fb02 f203 	mul.w	r2, r2, r3
 80052e0:	464b      	mov	r3, r9
 80052e2:	4621      	mov	r1, r4
 80052e4:	fb01 f303 	mul.w	r3, r1, r3
 80052e8:	4413      	add	r3, r2
 80052ea:	4622      	mov	r2, r4
 80052ec:	4641      	mov	r1, r8
 80052ee:	fba2 1201 	umull	r1, r2, r2, r1
 80052f2:	f8c7 23dc 	str.w	r2, [r7, #988]	; 0x3dc
 80052f6:	460a      	mov	r2, r1
 80052f8:	f8c7 23d8 	str.w	r2, [r7, #984]	; 0x3d8
 80052fc:	f8d7 23dc 	ldr.w	r2, [r7, #988]	; 0x3dc
 8005300:	4413      	add	r3, r2
 8005302:	f8c7 33dc 	str.w	r3, [r7, #988]	; 0x3dc
 8005306:	e9d7 45f6 	ldrd	r4, r5, [r7, #984]	; 0x3d8
 800530a:	4622      	mov	r2, r4
 800530c:	462b      	mov	r3, r5
 800530e:	f04f 0000 	mov.w	r0, #0
 8005312:	f04f 0100 	mov.w	r1, #0
 8005316:	0099      	lsls	r1, r3, #2
 8005318:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800531c:	0090      	lsls	r0, r2, #2
 800531e:	4602      	mov	r2, r0
 8005320:	460b      	mov	r3, r1
 8005322:	4621      	mov	r1, r4
 8005324:	1851      	adds	r1, r2, r1
 8005326:	f8c7 1300 	str.w	r1, [r7, #768]	; 0x300
 800532a:	4629      	mov	r1, r5
 800532c:	eb43 0101 	adc.w	r1, r3, r1
 8005330:	f8c7 1304 	str.w	r1, [r7, #772]	; 0x304
 8005334:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005338:	f04f 0300 	mov.w	r3, #0
 800533c:	e9d7 01c0 	ldrd	r0, r1, [r7, #768]	; 0x300
 8005340:	f7ff f9a2 	bl	8004688 <__aeabi_uldivmod>
 8005344:	4602      	mov	r2, r0
 8005346:	460b      	mov	r3, r1
 8005348:	f06f 0009 	mvn.w	r0, #9
 800534c:	f04f 31ff 	mov.w	r1, #4294967295
 8005350:	1a80      	subs	r0, r0, r2
 8005352:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
 8005356:	eb61 0303 	sbc.w	r3, r1, r3
 800535a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800535e:	4bbd      	ldr	r3, [pc, #756]	; (8005654 <Set_Random_Motion_Values+0x454>)
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	461a      	mov	r2, r3
 8005364:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005368:	4413      	add	r3, r2
 800536a:	461a      	mov	r2, r3
 800536c:	4bb9      	ldr	r3, [pc, #740]	; (8005654 <Set_Random_Motion_Values+0x454>)
 800536e:	605a      	str	r2, [r3, #4]
    x_axes.AXIS_Z +=  (10  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8005370:	f00a fa5e 	bl	800f830 <rand>
 8005374:	4603      	mov	r3, r0
 8005376:	17da      	asrs	r2, r3, #31
 8005378:	f8c7 32f8 	str.w	r3, [r7, #760]	; 0x2f8
 800537c:	f8c7 22fc 	str.w	r2, [r7, #764]	; 0x2fc
 8005380:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005384:	2200      	movs	r2, #0
 8005386:	f8c7 32f0 	str.w	r3, [r7, #752]	; 0x2f0
 800538a:	f8c7 22f4 	str.w	r2, [r7, #756]	; 0x2f4
 800538e:	e9d7 45be 	ldrd	r4, r5, [r7, #760]	; 0x2f8
 8005392:	462b      	mov	r3, r5
 8005394:	e9d7 89bc 	ldrd	r8, r9, [r7, #752]	; 0x2f0
 8005398:	4642      	mov	r2, r8
 800539a:	fb02 f203 	mul.w	r2, r2, r3
 800539e:	464b      	mov	r3, r9
 80053a0:	4621      	mov	r1, r4
 80053a2:	fb01 f303 	mul.w	r3, r1, r3
 80053a6:	4413      	add	r3, r2
 80053a8:	4622      	mov	r2, r4
 80053aa:	4641      	mov	r1, r8
 80053ac:	fba2 1201 	umull	r1, r2, r2, r1
 80053b0:	f8c7 23d4 	str.w	r2, [r7, #980]	; 0x3d4
 80053b4:	460a      	mov	r2, r1
 80053b6:	f8c7 23d0 	str.w	r2, [r7, #976]	; 0x3d0
 80053ba:	f8d7 23d4 	ldr.w	r2, [r7, #980]	; 0x3d4
 80053be:	4413      	add	r3, r2
 80053c0:	f8c7 33d4 	str.w	r3, [r7, #980]	; 0x3d4
 80053c4:	e9d7 45f4 	ldrd	r4, r5, [r7, #976]	; 0x3d0
 80053c8:	4622      	mov	r2, r4
 80053ca:	462b      	mov	r3, r5
 80053cc:	f04f 0000 	mov.w	r0, #0
 80053d0:	f04f 0100 	mov.w	r1, #0
 80053d4:	00d9      	lsls	r1, r3, #3
 80053d6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80053da:	00d0      	lsls	r0, r2, #3
 80053dc:	4602      	mov	r2, r0
 80053de:	460b      	mov	r3, r1
 80053e0:	4621      	mov	r1, r4
 80053e2:	1a51      	subs	r1, r2, r1
 80053e4:	f8c7 12e8 	str.w	r1, [r7, #744]	; 0x2e8
 80053e8:	4629      	mov	r1, r5
 80053ea:	eb63 0301 	sbc.w	r3, r3, r1
 80053ee:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
 80053f2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80053f6:	f04f 0300 	mov.w	r3, #0
 80053fa:	e9d7 01ba 	ldrd	r0, r1, [r7, #744]	; 0x2e8
 80053fe:	f7ff f943 	bl	8004688 <__aeabi_uldivmod>
 8005402:	4602      	mov	r2, r0
 8005404:	460b      	mov	r3, r1
 8005406:	f112 010a 	adds.w	r1, r2, #10
 800540a:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800540e:	f143 0300 	adc.w	r3, r3, #0
 8005412:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8005416:	4b8f      	ldr	r3, [pc, #572]	; (8005654 <Set_Random_Motion_Values+0x454>)
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	461a      	mov	r2, r3
 800541c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005420:	4413      	add	r3, r2
 8005422:	461a      	mov	r2, r3
 8005424:	4b8b      	ldr	r3, [pc, #556]	; (8005654 <Set_Random_Motion_Values+0x454>)
 8005426:	609a      	str	r2, [r3, #8]
    g_axes.AXIS_X +=  (100 + ((uint64_t)rand()*2*cnt)/RAND_MAX);
 8005428:	f00a fa02 	bl	800f830 <rand>
 800542c:	4603      	mov	r3, r0
 800542e:	17da      	asrs	r2, r3, #31
 8005430:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 8005434:	f8c7 22e4 	str.w	r2, [r7, #740]	; 0x2e4
 8005438:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 800543c:	2200      	movs	r2, #0
 800543e:	f8c7 32d8 	str.w	r3, [r7, #728]	; 0x2d8
 8005442:	f8c7 22dc 	str.w	r2, [r7, #732]	; 0x2dc
 8005446:	e9d7 45b8 	ldrd	r4, r5, [r7, #736]	; 0x2e0
 800544a:	462b      	mov	r3, r5
 800544c:	e9d7 89b6 	ldrd	r8, r9, [r7, #728]	; 0x2d8
 8005450:	4642      	mov	r2, r8
 8005452:	fb02 f203 	mul.w	r2, r2, r3
 8005456:	464b      	mov	r3, r9
 8005458:	4621      	mov	r1, r4
 800545a:	fb01 f303 	mul.w	r3, r1, r3
 800545e:	4413      	add	r3, r2
 8005460:	4622      	mov	r2, r4
 8005462:	4641      	mov	r1, r8
 8005464:	fba2 1201 	umull	r1, r2, r2, r1
 8005468:	f8c7 23cc 	str.w	r2, [r7, #972]	; 0x3cc
 800546c:	460a      	mov	r2, r1
 800546e:	f8c7 23c8 	str.w	r2, [r7, #968]	; 0x3c8
 8005472:	f8d7 23cc 	ldr.w	r2, [r7, #972]	; 0x3cc
 8005476:	4413      	add	r3, r2
 8005478:	f8c7 33cc 	str.w	r3, [r7, #972]	; 0x3cc
 800547c:	e9d7 12f2 	ldrd	r1, r2, [r7, #968]	; 0x3c8
 8005480:	460b      	mov	r3, r1
 8005482:	18db      	adds	r3, r3, r3
 8005484:	663b      	str	r3, [r7, #96]	; 0x60
 8005486:	4613      	mov	r3, r2
 8005488:	eb42 0303 	adc.w	r3, r2, r3
 800548c:	667b      	str	r3, [r7, #100]	; 0x64
 800548e:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005492:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005496:	f04f 0300 	mov.w	r3, #0
 800549a:	f7ff f8f5 	bl	8004688 <__aeabi_uldivmod>
 800549e:	4602      	mov	r2, r0
 80054a0:	460b      	mov	r3, r1
 80054a2:	f112 0164 	adds.w	r1, r2, #100	; 0x64
 80054a6:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 80054aa:	f143 0300 	adc.w	r3, r3, #0
 80054ae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80054b2:	4b69      	ldr	r3, [pc, #420]	; (8005658 <Set_Random_Motion_Values+0x458>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	461a      	mov	r2, r3
 80054b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80054bc:	4413      	add	r3, r2
 80054be:	461a      	mov	r2, r3
 80054c0:	4b65      	ldr	r3, [pc, #404]	; (8005658 <Set_Random_Motion_Values+0x458>)
 80054c2:	601a      	str	r2, [r3, #0]
    g_axes.AXIS_Y += -(100 + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 80054c4:	f00a f9b4 	bl	800f830 <rand>
 80054c8:	4603      	mov	r3, r0
 80054ca:	17da      	asrs	r2, r3, #31
 80054cc:	f8c7 32d0 	str.w	r3, [r7, #720]	; 0x2d0
 80054d0:	f8c7 22d4 	str.w	r2, [r7, #724]	; 0x2d4
 80054d4:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 80054d8:	2200      	movs	r2, #0
 80054da:	f8c7 32c8 	str.w	r3, [r7, #712]	; 0x2c8
 80054de:	f8c7 22cc 	str.w	r2, [r7, #716]	; 0x2cc
 80054e2:	e9d7 45b4 	ldrd	r4, r5, [r7, #720]	; 0x2d0
 80054e6:	462b      	mov	r3, r5
 80054e8:	e9d7 89b2 	ldrd	r8, r9, [r7, #712]	; 0x2c8
 80054ec:	4642      	mov	r2, r8
 80054ee:	fb02 f203 	mul.w	r2, r2, r3
 80054f2:	464b      	mov	r3, r9
 80054f4:	4621      	mov	r1, r4
 80054f6:	fb01 f303 	mul.w	r3, r1, r3
 80054fa:	4413      	add	r3, r2
 80054fc:	4622      	mov	r2, r4
 80054fe:	4641      	mov	r1, r8
 8005500:	fba2 1201 	umull	r1, r2, r2, r1
 8005504:	f8c7 23c4 	str.w	r2, [r7, #964]	; 0x3c4
 8005508:	460a      	mov	r2, r1
 800550a:	f8c7 23c0 	str.w	r2, [r7, #960]	; 0x3c0
 800550e:	f8d7 23c4 	ldr.w	r2, [r7, #964]	; 0x3c4
 8005512:	4413      	add	r3, r2
 8005514:	f8c7 33c4 	str.w	r3, [r7, #964]	; 0x3c4
 8005518:	f04f 0000 	mov.w	r0, #0
 800551c:	f04f 0100 	mov.w	r1, #0
 8005520:	e9d7 45f0 	ldrd	r4, r5, [r7, #960]	; 0x3c0
 8005524:	462b      	mov	r3, r5
 8005526:	0099      	lsls	r1, r3, #2
 8005528:	4623      	mov	r3, r4
 800552a:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 800552e:	4623      	mov	r3, r4
 8005530:	0098      	lsls	r0, r3, #2
 8005532:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005536:	f04f 0300 	mov.w	r3, #0
 800553a:	f7ff f8a5 	bl	8004688 <__aeabi_uldivmod>
 800553e:	4602      	mov	r2, r0
 8005540:	460b      	mov	r3, r1
 8005542:	f06f 0063 	mvn.w	r0, #99	; 0x63
 8005546:	f04f 31ff 	mov.w	r1, #4294967295
 800554a:	1a80      	subs	r0, r0, r2
 800554c:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
 8005550:	eb61 0303 	sbc.w	r3, r1, r3
 8005554:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005558:	4b3f      	ldr	r3, [pc, #252]	; (8005658 <Set_Random_Motion_Values+0x458>)
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	461a      	mov	r2, r3
 800555e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005562:	4413      	add	r3, r2
 8005564:	461a      	mov	r2, r3
 8005566:	4b3c      	ldr	r3, [pc, #240]	; (8005658 <Set_Random_Motion_Values+0x458>)
 8005568:	605a      	str	r2, [r3, #4]
    g_axes.AXIS_Z +=  (100 + ((uint64_t)rand()*6*cnt)/RAND_MAX);
 800556a:	f00a f961 	bl	800f830 <rand>
 800556e:	4603      	mov	r3, r0
 8005570:	17da      	asrs	r2, r3, #31
 8005572:	f8c7 32c0 	str.w	r3, [r7, #704]	; 0x2c0
 8005576:	f8c7 22c4 	str.w	r2, [r7, #708]	; 0x2c4
 800557a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 800557e:	2200      	movs	r2, #0
 8005580:	f8c7 32b8 	str.w	r3, [r7, #696]	; 0x2b8
 8005584:	f8c7 22bc 	str.w	r2, [r7, #700]	; 0x2bc
 8005588:	e9d7 45b0 	ldrd	r4, r5, [r7, #704]	; 0x2c0
 800558c:	462b      	mov	r3, r5
 800558e:	e9d7 89ae 	ldrd	r8, r9, [r7, #696]	; 0x2b8
 8005592:	4642      	mov	r2, r8
 8005594:	fb02 f203 	mul.w	r2, r2, r3
 8005598:	464b      	mov	r3, r9
 800559a:	4621      	mov	r1, r4
 800559c:	fb01 f303 	mul.w	r3, r1, r3
 80055a0:	4413      	add	r3, r2
 80055a2:	4622      	mov	r2, r4
 80055a4:	4641      	mov	r1, r8
 80055a6:	fba2 1201 	umull	r1, r2, r2, r1
 80055aa:	f8c7 23bc 	str.w	r2, [r7, #956]	; 0x3bc
 80055ae:	460a      	mov	r2, r1
 80055b0:	f8c7 23b8 	str.w	r2, [r7, #952]	; 0x3b8
 80055b4:	f8d7 23bc 	ldr.w	r2, [r7, #956]	; 0x3bc
 80055b8:	4413      	add	r3, r2
 80055ba:	f8c7 33bc 	str.w	r3, [r7, #956]	; 0x3bc
 80055be:	e9d7 45ee 	ldrd	r4, r5, [r7, #952]	; 0x3b8
 80055c2:	4622      	mov	r2, r4
 80055c4:	462b      	mov	r3, r5
 80055c6:	1891      	adds	r1, r2, r2
 80055c8:	65b9      	str	r1, [r7, #88]	; 0x58
 80055ca:	415b      	adcs	r3, r3
 80055cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80055ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80055d2:	4621      	mov	r1, r4
 80055d4:	1851      	adds	r1, r2, r1
 80055d6:	6539      	str	r1, [r7, #80]	; 0x50
 80055d8:	4629      	mov	r1, r5
 80055da:	eb43 0101 	adc.w	r1, r3, r1
 80055de:	6579      	str	r1, [r7, #84]	; 0x54
 80055e0:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 80055e4:	460b      	mov	r3, r1
 80055e6:	18db      	adds	r3, r3, r3
 80055e8:	64bb      	str	r3, [r7, #72]	; 0x48
 80055ea:	4613      	mov	r3, r2
 80055ec:	eb42 0303 	adc.w	r3, r2, r3
 80055f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055f2:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 80055f6:	4618      	mov	r0, r3
 80055f8:	4621      	mov	r1, r4
 80055fa:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80055fe:	f04f 0300 	mov.w	r3, #0
 8005602:	f7ff f841 	bl	8004688 <__aeabi_uldivmod>
 8005606:	4602      	mov	r2, r0
 8005608:	460b      	mov	r3, r1
 800560a:	f112 0164 	adds.w	r1, r2, #100	; 0x64
 800560e:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 8005612:	f143 0300 	adc.w	r3, r3, #0
 8005616:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800561a:	4b0f      	ldr	r3, [pc, #60]	; (8005658 <Set_Random_Motion_Values+0x458>)
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	461a      	mov	r2, r3
 8005620:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005624:	4413      	add	r3, r2
 8005626:	461a      	mov	r2, r3
 8005628:	4b0b      	ldr	r3, [pc, #44]	; (8005658 <Set_Random_Motion_Values+0x458>)
 800562a:	609a      	str	r2, [r3, #8]
    m_axes.AXIS_X +=  (3  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 800562c:	f00a f900 	bl	800f830 <rand>
 8005630:	4603      	mov	r3, r0
 8005632:	17da      	asrs	r2, r3, #31
 8005634:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
 8005638:	f8c7 22b4 	str.w	r2, [r7, #692]	; 0x2b4
 800563c:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005640:	2200      	movs	r2, #0
 8005642:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
 8005646:	f8c7 22ac 	str.w	r2, [r7, #684]	; 0x2ac
 800564a:	e9d7 45ac 	ldrd	r4, r5, [r7, #688]	; 0x2b0
 800564e:	462b      	mov	r3, r5
 8005650:	e004      	b.n	800565c <Set_Random_Motion_Values+0x45c>
 8005652:	bf00      	nop
 8005654:	20000360 	.word	0x20000360
 8005658:	2000036c 	.word	0x2000036c
 800565c:	e9d7 89aa 	ldrd	r8, r9, [r7, #680]	; 0x2a8
 8005660:	4642      	mov	r2, r8
 8005662:	fb02 f203 	mul.w	r2, r2, r3
 8005666:	464b      	mov	r3, r9
 8005668:	4621      	mov	r1, r4
 800566a:	fb01 f303 	mul.w	r3, r1, r3
 800566e:	4413      	add	r3, r2
 8005670:	4622      	mov	r2, r4
 8005672:	4641      	mov	r1, r8
 8005674:	fba2 1201 	umull	r1, r2, r2, r1
 8005678:	f8c7 23b4 	str.w	r2, [r7, #948]	; 0x3b4
 800567c:	460a      	mov	r2, r1
 800567e:	f8c7 23b0 	str.w	r2, [r7, #944]	; 0x3b0
 8005682:	f8d7 23b4 	ldr.w	r2, [r7, #948]	; 0x3b4
 8005686:	4413      	add	r3, r2
 8005688:	f8c7 33b4 	str.w	r3, [r7, #948]	; 0x3b4
 800568c:	e9d7 45ec 	ldrd	r4, r5, [r7, #944]	; 0x3b0
 8005690:	4622      	mov	r2, r4
 8005692:	462b      	mov	r3, r5
 8005694:	1891      	adds	r1, r2, r2
 8005696:	6439      	str	r1, [r7, #64]	; 0x40
 8005698:	415b      	adcs	r3, r3
 800569a:	647b      	str	r3, [r7, #68]	; 0x44
 800569c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80056a0:	4621      	mov	r1, r4
 80056a2:	1851      	adds	r1, r2, r1
 80056a4:	f8c7 12a0 	str.w	r1, [r7, #672]	; 0x2a0
 80056a8:	4629      	mov	r1, r5
 80056aa:	eb43 0101 	adc.w	r1, r3, r1
 80056ae:	f8c7 12a4 	str.w	r1, [r7, #676]	; 0x2a4
 80056b2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80056b6:	f04f 0300 	mov.w	r3, #0
 80056ba:	e9d7 01a8 	ldrd	r0, r1, [r7, #672]	; 0x2a0
 80056be:	f7fe ffe3 	bl	8004688 <__aeabi_uldivmod>
 80056c2:	4602      	mov	r2, r0
 80056c4:	460b      	mov	r3, r1
 80056c6:	1cd1      	adds	r1, r2, #3
 80056c8:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 80056cc:	f143 0300 	adc.w	r3, r3, #0
 80056d0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80056d4:	4be1      	ldr	r3, [pc, #900]	; (8005a5c <Set_Random_Motion_Values+0x85c>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	461a      	mov	r2, r3
 80056da:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80056de:	4413      	add	r3, r2
 80056e0:	461a      	mov	r2, r3
 80056e2:	4bde      	ldr	r3, [pc, #888]	; (8005a5c <Set_Random_Motion_Values+0x85c>)
 80056e4:	601a      	str	r2, [r3, #0]
    m_axes.AXIS_Y += -(3  + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 80056e6:	f00a f8a3 	bl	800f830 <rand>
 80056ea:	4603      	mov	r3, r0
 80056ec:	17da      	asrs	r2, r3, #31
 80056ee:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 80056f2:	f8c7 229c 	str.w	r2, [r7, #668]	; 0x29c
 80056f6:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 80056fa:	2200      	movs	r2, #0
 80056fc:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
 8005700:	f8c7 2294 	str.w	r2, [r7, #660]	; 0x294
 8005704:	e9d7 45a6 	ldrd	r4, r5, [r7, #664]	; 0x298
 8005708:	462b      	mov	r3, r5
 800570a:	e9d7 89a4 	ldrd	r8, r9, [r7, #656]	; 0x290
 800570e:	4642      	mov	r2, r8
 8005710:	fb02 f203 	mul.w	r2, r2, r3
 8005714:	464b      	mov	r3, r9
 8005716:	4621      	mov	r1, r4
 8005718:	fb01 f303 	mul.w	r3, r1, r3
 800571c:	4413      	add	r3, r2
 800571e:	4622      	mov	r2, r4
 8005720:	4641      	mov	r1, r8
 8005722:	fba2 1201 	umull	r1, r2, r2, r1
 8005726:	f8c7 23ac 	str.w	r2, [r7, #940]	; 0x3ac
 800572a:	460a      	mov	r2, r1
 800572c:	f8c7 23a8 	str.w	r2, [r7, #936]	; 0x3a8
 8005730:	f8d7 23ac 	ldr.w	r2, [r7, #940]	; 0x3ac
 8005734:	4413      	add	r3, r2
 8005736:	f8c7 33ac 	str.w	r3, [r7, #940]	; 0x3ac
 800573a:	f04f 0000 	mov.w	r0, #0
 800573e:	f04f 0100 	mov.w	r1, #0
 8005742:	e9d7 45ea 	ldrd	r4, r5, [r7, #936]	; 0x3a8
 8005746:	462b      	mov	r3, r5
 8005748:	0099      	lsls	r1, r3, #2
 800574a:	4623      	mov	r3, r4
 800574c:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 8005750:	4623      	mov	r3, r4
 8005752:	0098      	lsls	r0, r3, #2
 8005754:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005758:	f04f 0300 	mov.w	r3, #0
 800575c:	f7fe ff94 	bl	8004688 <__aeabi_uldivmod>
 8005760:	4602      	mov	r2, r0
 8005762:	460b      	mov	r3, r1
 8005764:	f06f 0002 	mvn.w	r0, #2
 8005768:	f04f 31ff 	mov.w	r1, #4294967295
 800576c:	1a80      	subs	r0, r0, r2
 800576e:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
 8005772:	eb61 0303 	sbc.w	r3, r1, r3
 8005776:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800577a:	4bb8      	ldr	r3, [pc, #736]	; (8005a5c <Set_Random_Motion_Values+0x85c>)
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	461a      	mov	r2, r3
 8005780:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005784:	4413      	add	r3, r2
 8005786:	461a      	mov	r2, r3
 8005788:	4bb4      	ldr	r3, [pc, #720]	; (8005a5c <Set_Random_Motion_Values+0x85c>)
 800578a:	605a      	str	r2, [r3, #4]
    m_axes.AXIS_Z +=  (3  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 800578c:	f00a f850 	bl	800f830 <rand>
 8005790:	4603      	mov	r3, r0
 8005792:	17da      	asrs	r2, r3, #31
 8005794:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 8005798:	f8c7 228c 	str.w	r2, [r7, #652]	; 0x28c
 800579c:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 80057a0:	2200      	movs	r2, #0
 80057a2:	f8c7 3280 	str.w	r3, [r7, #640]	; 0x280
 80057a6:	f8c7 2284 	str.w	r2, [r7, #644]	; 0x284
 80057aa:	e9d7 45a2 	ldrd	r4, r5, [r7, #648]	; 0x288
 80057ae:	462b      	mov	r3, r5
 80057b0:	e9d7 89a0 	ldrd	r8, r9, [r7, #640]	; 0x280
 80057b4:	4642      	mov	r2, r8
 80057b6:	fb02 f203 	mul.w	r2, r2, r3
 80057ba:	464b      	mov	r3, r9
 80057bc:	4621      	mov	r1, r4
 80057be:	fb01 f303 	mul.w	r3, r1, r3
 80057c2:	4413      	add	r3, r2
 80057c4:	4622      	mov	r2, r4
 80057c6:	4641      	mov	r1, r8
 80057c8:	fba2 1201 	umull	r1, r2, r2, r1
 80057cc:	f8c7 23a4 	str.w	r2, [r7, #932]	; 0x3a4
 80057d0:	460a      	mov	r2, r1
 80057d2:	f8c7 23a0 	str.w	r2, [r7, #928]	; 0x3a0
 80057d6:	f8d7 23a4 	ldr.w	r2, [r7, #932]	; 0x3a4
 80057da:	4413      	add	r3, r2
 80057dc:	f8c7 33a4 	str.w	r3, [r7, #932]	; 0x3a4
 80057e0:	e9d7 45e8 	ldrd	r4, r5, [r7, #928]	; 0x3a0
 80057e4:	4622      	mov	r2, r4
 80057e6:	462b      	mov	r3, r5
 80057e8:	f04f 0000 	mov.w	r0, #0
 80057ec:	f04f 0100 	mov.w	r1, #0
 80057f0:	0099      	lsls	r1, r3, #2
 80057f2:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80057f6:	0090      	lsls	r0, r2, #2
 80057f8:	4602      	mov	r2, r0
 80057fa:	460b      	mov	r3, r1
 80057fc:	4621      	mov	r1, r4
 80057fe:	1851      	adds	r1, r2, r1
 8005800:	f8c7 1278 	str.w	r1, [r7, #632]	; 0x278
 8005804:	4629      	mov	r1, r5
 8005806:	eb43 0101 	adc.w	r1, r3, r1
 800580a:	f8c7 127c 	str.w	r1, [r7, #636]	; 0x27c
 800580e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005812:	f04f 0300 	mov.w	r3, #0
 8005816:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 800581a:	f7fe ff35 	bl	8004688 <__aeabi_uldivmod>
 800581e:	4602      	mov	r2, r0
 8005820:	460b      	mov	r3, r1
 8005822:	1cd1      	adds	r1, r2, #3
 8005824:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8005828:	f143 0300 	adc.w	r3, r3, #0
 800582c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005830:	4b8a      	ldr	r3, [pc, #552]	; (8005a5c <Set_Random_Motion_Values+0x85c>)
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	461a      	mov	r2, r3
 8005836:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800583a:	4413      	add	r3, r2
 800583c:	461a      	mov	r2, r3
 800583e:	4b87      	ldr	r3, [pc, #540]	; (8005a5c <Set_Random_Motion_Values+0x85c>)
 8005840:	609a      	str	r2, [r3, #8]

    q_axes.AXIS_X -= (100  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8005842:	f009 fff5 	bl	800f830 <rand>
 8005846:	4603      	mov	r3, r0
 8005848:	17da      	asrs	r2, r3, #31
 800584a:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
 800584e:	f8c7 2274 	str.w	r2, [r7, #628]	; 0x274
 8005852:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005856:	2200      	movs	r2, #0
 8005858:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
 800585c:	f8c7 226c 	str.w	r2, [r7, #620]	; 0x26c
 8005860:	e9d7 459c 	ldrd	r4, r5, [r7, #624]	; 0x270
 8005864:	462b      	mov	r3, r5
 8005866:	e9d7 899a 	ldrd	r8, r9, [r7, #616]	; 0x268
 800586a:	4642      	mov	r2, r8
 800586c:	fb02 f203 	mul.w	r2, r2, r3
 8005870:	464b      	mov	r3, r9
 8005872:	4621      	mov	r1, r4
 8005874:	fb01 f303 	mul.w	r3, r1, r3
 8005878:	4413      	add	r3, r2
 800587a:	4622      	mov	r2, r4
 800587c:	4641      	mov	r1, r8
 800587e:	fba2 1201 	umull	r1, r2, r2, r1
 8005882:	f8c7 239c 	str.w	r2, [r7, #924]	; 0x39c
 8005886:	460a      	mov	r2, r1
 8005888:	f8c7 2398 	str.w	r2, [r7, #920]	; 0x398
 800588c:	f8d7 239c 	ldr.w	r2, [r7, #924]	; 0x39c
 8005890:	4413      	add	r3, r2
 8005892:	f8c7 339c 	str.w	r3, [r7, #924]	; 0x39c
 8005896:	e9d7 45e6 	ldrd	r4, r5, [r7, #920]	; 0x398
 800589a:	4622      	mov	r2, r4
 800589c:	462b      	mov	r3, r5
 800589e:	1891      	adds	r1, r2, r2
 80058a0:	63b9      	str	r1, [r7, #56]	; 0x38
 80058a2:	415b      	adcs	r3, r3
 80058a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058a6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80058aa:	4621      	mov	r1, r4
 80058ac:	1851      	adds	r1, r2, r1
 80058ae:	f8c7 1260 	str.w	r1, [r7, #608]	; 0x260
 80058b2:	4629      	mov	r1, r5
 80058b4:	eb43 0101 	adc.w	r1, r3, r1
 80058b8:	f8c7 1264 	str.w	r1, [r7, #612]	; 0x264
 80058bc:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80058c0:	f04f 0300 	mov.w	r3, #0
 80058c4:	e9d7 0198 	ldrd	r0, r1, [r7, #608]	; 0x260
 80058c8:	f7fe fede 	bl	8004688 <__aeabi_uldivmod>
 80058cc:	4602      	mov	r2, r0
 80058ce:	460b      	mov	r3, r1
 80058d0:	f112 0164 	adds.w	r1, r2, #100	; 0x64
 80058d4:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 80058d8:	f143 0300 	adc.w	r3, r3, #0
 80058dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80058e0:	4b5f      	ldr	r3, [pc, #380]	; (8005a60 <Set_Random_Motion_Values+0x860>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	461a      	mov	r2, r3
 80058e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	461a      	mov	r2, r3
 80058ee:	4b5c      	ldr	r3, [pc, #368]	; (8005a60 <Set_Random_Motion_Values+0x860>)
 80058f0:	601a      	str	r2, [r3, #0]
    q_axes.AXIS_Y += (100  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 80058f2:	f009 ff9d 	bl	800f830 <rand>
 80058f6:	4603      	mov	r3, r0
 80058f8:	17da      	asrs	r2, r3, #31
 80058fa:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
 80058fe:	f8c7 225c 	str.w	r2, [r7, #604]	; 0x25c
 8005902:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005906:	2200      	movs	r2, #0
 8005908:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
 800590c:	f8c7 2254 	str.w	r2, [r7, #596]	; 0x254
 8005910:	e9d7 4596 	ldrd	r4, r5, [r7, #600]	; 0x258
 8005914:	462b      	mov	r3, r5
 8005916:	e9d7 8994 	ldrd	r8, r9, [r7, #592]	; 0x250
 800591a:	4642      	mov	r2, r8
 800591c:	fb02 f203 	mul.w	r2, r2, r3
 8005920:	464b      	mov	r3, r9
 8005922:	4621      	mov	r1, r4
 8005924:	fb01 f303 	mul.w	r3, r1, r3
 8005928:	4413      	add	r3, r2
 800592a:	4622      	mov	r2, r4
 800592c:	4641      	mov	r1, r8
 800592e:	fba2 1201 	umull	r1, r2, r2, r1
 8005932:	f8c7 2394 	str.w	r2, [r7, #916]	; 0x394
 8005936:	460a      	mov	r2, r1
 8005938:	f8c7 2390 	str.w	r2, [r7, #912]	; 0x390
 800593c:	f8d7 2394 	ldr.w	r2, [r7, #916]	; 0x394
 8005940:	4413      	add	r3, r2
 8005942:	f8c7 3394 	str.w	r3, [r7, #916]	; 0x394
 8005946:	e9d7 45e4 	ldrd	r4, r5, [r7, #912]	; 0x390
 800594a:	4622      	mov	r2, r4
 800594c:	462b      	mov	r3, r5
 800594e:	f04f 0000 	mov.w	r0, #0
 8005952:	f04f 0100 	mov.w	r1, #0
 8005956:	0099      	lsls	r1, r3, #2
 8005958:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800595c:	0090      	lsls	r0, r2, #2
 800595e:	4602      	mov	r2, r0
 8005960:	460b      	mov	r3, r1
 8005962:	4621      	mov	r1, r4
 8005964:	1851      	adds	r1, r2, r1
 8005966:	f8c7 1248 	str.w	r1, [r7, #584]	; 0x248
 800596a:	4629      	mov	r1, r5
 800596c:	eb43 0101 	adc.w	r1, r3, r1
 8005970:	f8c7 124c 	str.w	r1, [r7, #588]	; 0x24c
 8005974:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005978:	f04f 0300 	mov.w	r3, #0
 800597c:	e9d7 0192 	ldrd	r0, r1, [r7, #584]	; 0x248
 8005980:	f7fe fe82 	bl	8004688 <__aeabi_uldivmod>
 8005984:	4602      	mov	r2, r0
 8005986:	460b      	mov	r3, r1
 8005988:	f112 0164 	adds.w	r1, r2, #100	; 0x64
 800598c:	67b9      	str	r1, [r7, #120]	; 0x78
 800598e:	f143 0300 	adc.w	r3, r3, #0
 8005992:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005994:	4b32      	ldr	r3, [pc, #200]	; (8005a60 <Set_Random_Motion_Values+0x860>)
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	461a      	mov	r2, r3
 800599a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800599c:	4413      	add	r3, r2
 800599e:	461a      	mov	r2, r3
 80059a0:	4b2f      	ldr	r3, [pc, #188]	; (8005a60 <Set_Random_Motion_Values+0x860>)
 80059a2:	605a      	str	r2, [r3, #4]
    q_axes.AXIS_Z -= (100  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 80059a4:	f009 ff44 	bl	800f830 <rand>
 80059a8:	4603      	mov	r3, r0
 80059aa:	17da      	asrs	r2, r3, #31
 80059ac:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
 80059b0:	f8c7 2244 	str.w	r2, [r7, #580]	; 0x244
 80059b4:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 80059b8:	2200      	movs	r2, #0
 80059ba:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
 80059be:	f8c7 223c 	str.w	r2, [r7, #572]	; 0x23c
 80059c2:	e9d7 4590 	ldrd	r4, r5, [r7, #576]	; 0x240
 80059c6:	462b      	mov	r3, r5
 80059c8:	e9d7 898e 	ldrd	r8, r9, [r7, #568]	; 0x238
 80059cc:	4642      	mov	r2, r8
 80059ce:	fb02 f203 	mul.w	r2, r2, r3
 80059d2:	464b      	mov	r3, r9
 80059d4:	4621      	mov	r1, r4
 80059d6:	fb01 f303 	mul.w	r3, r1, r3
 80059da:	4413      	add	r3, r2
 80059dc:	4622      	mov	r2, r4
 80059de:	4641      	mov	r1, r8
 80059e0:	fba2 1201 	umull	r1, r2, r2, r1
 80059e4:	f8c7 238c 	str.w	r2, [r7, #908]	; 0x38c
 80059e8:	460a      	mov	r2, r1
 80059ea:	f8c7 2388 	str.w	r2, [r7, #904]	; 0x388
 80059ee:	f8d7 238c 	ldr.w	r2, [r7, #908]	; 0x38c
 80059f2:	4413      	add	r3, r2
 80059f4:	f8c7 338c 	str.w	r3, [r7, #908]	; 0x38c
 80059f8:	e9d7 45e2 	ldrd	r4, r5, [r7, #904]	; 0x388
 80059fc:	4622      	mov	r2, r4
 80059fe:	462b      	mov	r3, r5
 8005a00:	f04f 0000 	mov.w	r0, #0
 8005a04:	f04f 0100 	mov.w	r1, #0
 8005a08:	00d9      	lsls	r1, r3, #3
 8005a0a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005a0e:	00d0      	lsls	r0, r2, #3
 8005a10:	4602      	mov	r2, r0
 8005a12:	460b      	mov	r3, r1
 8005a14:	4621      	mov	r1, r4
 8005a16:	1a51      	subs	r1, r2, r1
 8005a18:	f8c7 1230 	str.w	r1, [r7, #560]	; 0x230
 8005a1c:	4629      	mov	r1, r5
 8005a1e:	eb63 0301 	sbc.w	r3, r3, r1
 8005a22:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
 8005a26:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005a2a:	f04f 0300 	mov.w	r3, #0
 8005a2e:	e9d7 018c 	ldrd	r0, r1, [r7, #560]	; 0x230
 8005a32:	f7fe fe29 	bl	8004688 <__aeabi_uldivmod>
 8005a36:	4602      	mov	r2, r0
 8005a38:	460b      	mov	r3, r1
 8005a3a:	f112 0164 	adds.w	r1, r2, #100	; 0x64
 8005a3e:	6739      	str	r1, [r7, #112]	; 0x70
 8005a40:	f143 0300 	adc.w	r3, r3, #0
 8005a44:	677b      	str	r3, [r7, #116]	; 0x74
 8005a46:	4b06      	ldr	r3, [pc, #24]	; (8005a60 <Set_Random_Motion_Values+0x860>)
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	461a      	mov	r2, r3
 8005a4c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a4e:	1ad3      	subs	r3, r2, r3
 8005a50:	461a      	mov	r2, r3
 8005a52:	4b03      	ldr	r3, [pc, #12]	; (8005a60 <Set_Random_Motion_Values+0x860>)
 8005a54:	609a      	str	r2, [r3, #8]

    q_axes.AXIS_X += (200 + ((uint64_t)rand()*7*cnt)/RAND_MAX);
    q_axes.AXIS_Y -= (150 + ((uint64_t)rand()*3*cnt)/RAND_MAX);
    q_axes.AXIS_Z += (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
  }
}
 8005a56:	f000 bc37 	b.w	80062c8 <Set_Random_Motion_Values+0x10c8>
 8005a5a:	bf00      	nop
 8005a5c:	20000378 	.word	0x20000378
 8005a60:	20000384 	.word	0x20000384
    x_axes.AXIS_X += -(10  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8005a64:	f009 fee4 	bl	800f830 <rand>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	17da      	asrs	r2, r3, #31
 8005a6c:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
 8005a70:	f8c7 222c 	str.w	r2, [r7, #556]	; 0x22c
 8005a74:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005a78:	2200      	movs	r2, #0
 8005a7a:	469a      	mov	sl, r3
 8005a7c:	4693      	mov	fp, r2
 8005a7e:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8005a82:	460b      	mov	r3, r1
 8005a84:	fb0a f203 	mul.w	r2, sl, r3
 8005a88:	4603      	mov	r3, r0
 8005a8a:	fb03 f30b 	mul.w	r3, r3, fp
 8005a8e:	4413      	add	r3, r2
 8005a90:	4602      	mov	r2, r0
 8005a92:	fba2 450a 	umull	r4, r5, r2, sl
 8005a96:	442b      	add	r3, r5
 8005a98:	461d      	mov	r5, r3
 8005a9a:	4622      	mov	r2, r4
 8005a9c:	462b      	mov	r3, r5
 8005a9e:	1891      	adds	r1, r2, r2
 8005aa0:	6339      	str	r1, [r7, #48]	; 0x30
 8005aa2:	415b      	adcs	r3, r3
 8005aa4:	637b      	str	r3, [r7, #52]	; 0x34
 8005aa6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005aaa:	1911      	adds	r1, r2, r4
 8005aac:	f8c7 1220 	str.w	r1, [r7, #544]	; 0x220
 8005ab0:	416b      	adcs	r3, r5
 8005ab2:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 8005ab6:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005aba:	f04f 0300 	mov.w	r3, #0
 8005abe:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	; 0x220
 8005ac2:	f7fe fde1 	bl	8004688 <__aeabi_uldivmod>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	460b      	mov	r3, r1
 8005aca:	f06f 0009 	mvn.w	r0, #9
 8005ace:	f04f 31ff 	mov.w	r1, #4294967295
 8005ad2:	1a80      	subs	r0, r0, r2
 8005ad4:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128
 8005ad8:	eb61 0303 	sbc.w	r3, r1, r3
 8005adc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8005ae0:	4beb      	ldr	r3, [pc, #940]	; (8005e90 <Set_Random_Motion_Values+0xc90>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	461a      	mov	r2, r3
 8005ae6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005aea:	4413      	add	r3, r2
 8005aec:	461a      	mov	r2, r3
 8005aee:	4be8      	ldr	r3, [pc, #928]	; (8005e90 <Set_Random_Motion_Values+0xc90>)
 8005af0:	601a      	str	r2, [r3, #0]
    x_axes.AXIS_Y +=  (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 8005af2:	f009 fe9d 	bl	800f830 <rand>
 8005af6:	4603      	mov	r3, r0
 8005af8:	17da      	asrs	r2, r3, #31
 8005afa:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8005afe:	f8c7 221c 	str.w	r2, [r7, #540]	; 0x21c
 8005b02:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005b06:	2200      	movs	r2, #0
 8005b08:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8005b0c:	f8c7 2214 	str.w	r2, [r7, #532]	; 0x214
 8005b10:	e9d7 4586 	ldrd	r4, r5, [r7, #536]	; 0x218
 8005b14:	462b      	mov	r3, r5
 8005b16:	e9d7 8984 	ldrd	r8, r9, [r7, #528]	; 0x210
 8005b1a:	4642      	mov	r2, r8
 8005b1c:	fb02 f203 	mul.w	r2, r2, r3
 8005b20:	464b      	mov	r3, r9
 8005b22:	4621      	mov	r1, r4
 8005b24:	fb01 f303 	mul.w	r3, r1, r3
 8005b28:	4413      	add	r3, r2
 8005b2a:	4622      	mov	r2, r4
 8005b2c:	4641      	mov	r1, r8
 8005b2e:	fba2 1201 	umull	r1, r2, r2, r1
 8005b32:	f8c7 2384 	str.w	r2, [r7, #900]	; 0x384
 8005b36:	460a      	mov	r2, r1
 8005b38:	f8c7 2380 	str.w	r2, [r7, #896]	; 0x380
 8005b3c:	f8d7 2384 	ldr.w	r2, [r7, #900]	; 0x384
 8005b40:	4413      	add	r3, r2
 8005b42:	f8c7 3384 	str.w	r3, [r7, #900]	; 0x384
 8005b46:	e9d7 45e0 	ldrd	r4, r5, [r7, #896]	; 0x380
 8005b4a:	4622      	mov	r2, r4
 8005b4c:	462b      	mov	r3, r5
 8005b4e:	f04f 0000 	mov.w	r0, #0
 8005b52:	f04f 0100 	mov.w	r1, #0
 8005b56:	0099      	lsls	r1, r3, #2
 8005b58:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8005b5c:	0090      	lsls	r0, r2, #2
 8005b5e:	4602      	mov	r2, r0
 8005b60:	460b      	mov	r3, r1
 8005b62:	4621      	mov	r1, r4
 8005b64:	1851      	adds	r1, r2, r1
 8005b66:	f8c7 1208 	str.w	r1, [r7, #520]	; 0x208
 8005b6a:	4629      	mov	r1, r5
 8005b6c:	eb43 0101 	adc.w	r1, r3, r1
 8005b70:	f8c7 120c 	str.w	r1, [r7, #524]	; 0x20c
 8005b74:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005b78:	f04f 0300 	mov.w	r3, #0
 8005b7c:	e9d7 0182 	ldrd	r0, r1, [r7, #520]	; 0x208
 8005b80:	f7fe fd82 	bl	8004688 <__aeabi_uldivmod>
 8005b84:	4602      	mov	r2, r0
 8005b86:	460b      	mov	r3, r1
 8005b88:	f112 010a 	adds.w	r1, r2, #10
 8005b8c:	f8c7 1120 	str.w	r1, [r7, #288]	; 0x120
 8005b90:	f143 0300 	adc.w	r3, r3, #0
 8005b94:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005b98:	4bbd      	ldr	r3, [pc, #756]	; (8005e90 <Set_Random_Motion_Values+0xc90>)
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	461a      	mov	r2, r3
 8005b9e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005ba2:	4413      	add	r3, r2
 8005ba4:	461a      	mov	r2, r3
 8005ba6:	4bba      	ldr	r3, [pc, #744]	; (8005e90 <Set_Random_Motion_Values+0xc90>)
 8005ba8:	605a      	str	r2, [r3, #4]
    x_axes.AXIS_Z += -(10  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8005baa:	f009 fe41 	bl	800f830 <rand>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	17da      	asrs	r2, r3, #31
 8005bb2:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
 8005bb6:	f8c7 2204 	str.w	r2, [r7, #516]	; 0x204
 8005bba:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 8005bc4:	f8c7 21fc 	str.w	r2, [r7, #508]	; 0x1fc
 8005bc8:	e9d7 4580 	ldrd	r4, r5, [r7, #512]	; 0x200
 8005bcc:	462b      	mov	r3, r5
 8005bce:	e9d7 897e 	ldrd	r8, r9, [r7, #504]	; 0x1f8
 8005bd2:	4642      	mov	r2, r8
 8005bd4:	fb02 f203 	mul.w	r2, r2, r3
 8005bd8:	464b      	mov	r3, r9
 8005bda:	4621      	mov	r1, r4
 8005bdc:	fb01 f303 	mul.w	r3, r1, r3
 8005be0:	4413      	add	r3, r2
 8005be2:	4622      	mov	r2, r4
 8005be4:	4641      	mov	r1, r8
 8005be6:	fba2 1201 	umull	r1, r2, r2, r1
 8005bea:	f8c7 237c 	str.w	r2, [r7, #892]	; 0x37c
 8005bee:	460a      	mov	r2, r1
 8005bf0:	f8c7 2378 	str.w	r2, [r7, #888]	; 0x378
 8005bf4:	f8d7 237c 	ldr.w	r2, [r7, #892]	; 0x37c
 8005bf8:	4413      	add	r3, r2
 8005bfa:	f8c7 337c 	str.w	r3, [r7, #892]	; 0x37c
 8005bfe:	e9d7 45de 	ldrd	r4, r5, [r7, #888]	; 0x378
 8005c02:	4622      	mov	r2, r4
 8005c04:	462b      	mov	r3, r5
 8005c06:	f04f 0000 	mov.w	r0, #0
 8005c0a:	f04f 0100 	mov.w	r1, #0
 8005c0e:	00d9      	lsls	r1, r3, #3
 8005c10:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005c14:	00d0      	lsls	r0, r2, #3
 8005c16:	4602      	mov	r2, r0
 8005c18:	460b      	mov	r3, r1
 8005c1a:	4621      	mov	r1, r4
 8005c1c:	1a51      	subs	r1, r2, r1
 8005c1e:	f8c7 11f0 	str.w	r1, [r7, #496]	; 0x1f0
 8005c22:	4629      	mov	r1, r5
 8005c24:	eb63 0301 	sbc.w	r3, r3, r1
 8005c28:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
 8005c2c:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005c30:	f04f 0300 	mov.w	r3, #0
 8005c34:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	; 0x1f0
 8005c38:	f7fe fd26 	bl	8004688 <__aeabi_uldivmod>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	460b      	mov	r3, r1
 8005c40:	f06f 0009 	mvn.w	r0, #9
 8005c44:	f04f 31ff 	mov.w	r1, #4294967295
 8005c48:	1a80      	subs	r0, r0, r2
 8005c4a:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118
 8005c4e:	eb61 0303 	sbc.w	r3, r1, r3
 8005c52:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005c56:	4b8e      	ldr	r3, [pc, #568]	; (8005e90 <Set_Random_Motion_Values+0xc90>)
 8005c58:	689b      	ldr	r3, [r3, #8]
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8005c60:	4413      	add	r3, r2
 8005c62:	461a      	mov	r2, r3
 8005c64:	4b8a      	ldr	r3, [pc, #552]	; (8005e90 <Set_Random_Motion_Values+0xc90>)
 8005c66:	609a      	str	r2, [r3, #8]
    g_axes.AXIS_X += -(100 + ((uint64_t)rand()*2*cnt)/RAND_MAX);
 8005c68:	f009 fde2 	bl	800f830 <rand>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	17da      	asrs	r2, r3, #31
 8005c70:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8005c74:	f8c7 21ec 	str.w	r2, [r7, #492]	; 0x1ec
 8005c78:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8005c82:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 8005c86:	e9d7 457a 	ldrd	r4, r5, [r7, #488]	; 0x1e8
 8005c8a:	462b      	mov	r3, r5
 8005c8c:	e9d7 8978 	ldrd	r8, r9, [r7, #480]	; 0x1e0
 8005c90:	4642      	mov	r2, r8
 8005c92:	fb02 f203 	mul.w	r2, r2, r3
 8005c96:	464b      	mov	r3, r9
 8005c98:	4621      	mov	r1, r4
 8005c9a:	fb01 f303 	mul.w	r3, r1, r3
 8005c9e:	4413      	add	r3, r2
 8005ca0:	4622      	mov	r2, r4
 8005ca2:	4641      	mov	r1, r8
 8005ca4:	fba2 1201 	umull	r1, r2, r2, r1
 8005ca8:	f8c7 2374 	str.w	r2, [r7, #884]	; 0x374
 8005cac:	460a      	mov	r2, r1
 8005cae:	f8c7 2370 	str.w	r2, [r7, #880]	; 0x370
 8005cb2:	f8d7 2374 	ldr.w	r2, [r7, #884]	; 0x374
 8005cb6:	4413      	add	r3, r2
 8005cb8:	f8c7 3374 	str.w	r3, [r7, #884]	; 0x374
 8005cbc:	e9d7 12dc 	ldrd	r1, r2, [r7, #880]	; 0x370
 8005cc0:	460b      	mov	r3, r1
 8005cc2:	18db      	adds	r3, r3, r3
 8005cc4:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cc6:	4613      	mov	r3, r2
 8005cc8:	eb42 0303 	adc.w	r3, r2, r3
 8005ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005cd2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005cd6:	f04f 0300 	mov.w	r3, #0
 8005cda:	f7fe fcd5 	bl	8004688 <__aeabi_uldivmod>
 8005cde:	4602      	mov	r2, r0
 8005ce0:	460b      	mov	r3, r1
 8005ce2:	f06f 0063 	mvn.w	r0, #99	; 0x63
 8005ce6:	f04f 31ff 	mov.w	r1, #4294967295
 8005cea:	1a80      	subs	r0, r0, r2
 8005cec:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
 8005cf0:	eb61 0303 	sbc.w	r3, r1, r3
 8005cf4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8005cf8:	4b66      	ldr	r3, [pc, #408]	; (8005e94 <Set_Random_Motion_Values+0xc94>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005d02:	4413      	add	r3, r2
 8005d04:	461a      	mov	r2, r3
 8005d06:	4b63      	ldr	r3, [pc, #396]	; (8005e94 <Set_Random_Motion_Values+0xc94>)
 8005d08:	601a      	str	r2, [r3, #0]
    g_axes.AXIS_Y +=  (100 + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 8005d0a:	f009 fd91 	bl	800f830 <rand>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	17da      	asrs	r2, r3, #31
 8005d12:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8005d16:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8005d1a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8005d24:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
 8005d28:	e9d7 4576 	ldrd	r4, r5, [r7, #472]	; 0x1d8
 8005d2c:	462b      	mov	r3, r5
 8005d2e:	e9d7 8974 	ldrd	r8, r9, [r7, #464]	; 0x1d0
 8005d32:	4642      	mov	r2, r8
 8005d34:	fb02 f203 	mul.w	r2, r2, r3
 8005d38:	464b      	mov	r3, r9
 8005d3a:	4621      	mov	r1, r4
 8005d3c:	fb01 f303 	mul.w	r3, r1, r3
 8005d40:	4413      	add	r3, r2
 8005d42:	4622      	mov	r2, r4
 8005d44:	4641      	mov	r1, r8
 8005d46:	fba2 1201 	umull	r1, r2, r2, r1
 8005d4a:	f8c7 236c 	str.w	r2, [r7, #876]	; 0x36c
 8005d4e:	460a      	mov	r2, r1
 8005d50:	f8c7 2368 	str.w	r2, [r7, #872]	; 0x368
 8005d54:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8005d58:	4413      	add	r3, r2
 8005d5a:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8005d5e:	f04f 0000 	mov.w	r0, #0
 8005d62:	f04f 0100 	mov.w	r1, #0
 8005d66:	e9d7 45da 	ldrd	r4, r5, [r7, #872]	; 0x368
 8005d6a:	462b      	mov	r3, r5
 8005d6c:	0099      	lsls	r1, r3, #2
 8005d6e:	4623      	mov	r3, r4
 8005d70:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 8005d74:	4623      	mov	r3, r4
 8005d76:	0098      	lsls	r0, r3, #2
 8005d78:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005d7c:	f04f 0300 	mov.w	r3, #0
 8005d80:	f7fe fc82 	bl	8004688 <__aeabi_uldivmod>
 8005d84:	4602      	mov	r2, r0
 8005d86:	460b      	mov	r3, r1
 8005d88:	f112 0164 	adds.w	r1, r2, #100	; 0x64
 8005d8c:	f8c7 1108 	str.w	r1, [r7, #264]	; 0x108
 8005d90:	f143 0300 	adc.w	r3, r3, #0
 8005d94:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8005d98:	4b3e      	ldr	r3, [pc, #248]	; (8005e94 <Set_Random_Motion_Values+0xc94>)
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	461a      	mov	r2, r3
 8005d9e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005da2:	4413      	add	r3, r2
 8005da4:	461a      	mov	r2, r3
 8005da6:	4b3b      	ldr	r3, [pc, #236]	; (8005e94 <Set_Random_Motion_Values+0xc94>)
 8005da8:	605a      	str	r2, [r3, #4]
    g_axes.AXIS_Z += -(100 + ((uint64_t)rand()*6*cnt)/RAND_MAX);
 8005daa:	f009 fd41 	bl	800f830 <rand>
 8005dae:	4603      	mov	r3, r0
 8005db0:	17da      	asrs	r2, r3, #31
 8005db2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8005db6:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 8005dba:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8005dc4:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 8005dc8:	e9d7 4572 	ldrd	r4, r5, [r7, #456]	; 0x1c8
 8005dcc:	462b      	mov	r3, r5
 8005dce:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 8005dd2:	4642      	mov	r2, r8
 8005dd4:	fb02 f203 	mul.w	r2, r2, r3
 8005dd8:	464b      	mov	r3, r9
 8005dda:	4621      	mov	r1, r4
 8005ddc:	fb01 f303 	mul.w	r3, r1, r3
 8005de0:	4413      	add	r3, r2
 8005de2:	4622      	mov	r2, r4
 8005de4:	4641      	mov	r1, r8
 8005de6:	fba2 1201 	umull	r1, r2, r2, r1
 8005dea:	f8c7 2364 	str.w	r2, [r7, #868]	; 0x364
 8005dee:	460a      	mov	r2, r1
 8005df0:	f8c7 2360 	str.w	r2, [r7, #864]	; 0x360
 8005df4:	f8d7 2364 	ldr.w	r2, [r7, #868]	; 0x364
 8005df8:	4413      	add	r3, r2
 8005dfa:	f8c7 3364 	str.w	r3, [r7, #868]	; 0x364
 8005dfe:	e9d7 45d8 	ldrd	r4, r5, [r7, #864]	; 0x360
 8005e02:	4622      	mov	r2, r4
 8005e04:	462b      	mov	r3, r5
 8005e06:	1891      	adds	r1, r2, r2
 8005e08:	6239      	str	r1, [r7, #32]
 8005e0a:	415b      	adcs	r3, r3
 8005e0c:	627b      	str	r3, [r7, #36]	; 0x24
 8005e0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e12:	4621      	mov	r1, r4
 8005e14:	1851      	adds	r1, r2, r1
 8005e16:	61b9      	str	r1, [r7, #24]
 8005e18:	4629      	mov	r1, r5
 8005e1a:	eb43 0101 	adc.w	r1, r3, r1
 8005e1e:	61f9      	str	r1, [r7, #28]
 8005e20:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005e24:	460b      	mov	r3, r1
 8005e26:	18db      	adds	r3, r3, r3
 8005e28:	613b      	str	r3, [r7, #16]
 8005e2a:	4613      	mov	r3, r2
 8005e2c:	eb42 0303 	adc.w	r3, r2, r3
 8005e30:	617b      	str	r3, [r7, #20]
 8005e32:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8005e36:	4618      	mov	r0, r3
 8005e38:	4621      	mov	r1, r4
 8005e3a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005e3e:	f04f 0300 	mov.w	r3, #0
 8005e42:	f7fe fc21 	bl	8004688 <__aeabi_uldivmod>
 8005e46:	4602      	mov	r2, r0
 8005e48:	460b      	mov	r3, r1
 8005e4a:	f06f 0063 	mvn.w	r0, #99	; 0x63
 8005e4e:	f04f 31ff 	mov.w	r1, #4294967295
 8005e52:	1a80      	subs	r0, r0, r2
 8005e54:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
 8005e58:	eb61 0303 	sbc.w	r3, r1, r3
 8005e5c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005e60:	4b0c      	ldr	r3, [pc, #48]	; (8005e94 <Set_Random_Motion_Values+0xc94>)
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	461a      	mov	r2, r3
 8005e66:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005e6a:	4413      	add	r3, r2
 8005e6c:	461a      	mov	r2, r3
 8005e6e:	4b09      	ldr	r3, [pc, #36]	; (8005e94 <Set_Random_Motion_Values+0xc94>)
 8005e70:	609a      	str	r2, [r3, #8]
    m_axes.AXIS_X += -(3  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8005e72:	f009 fcdd 	bl	800f830 <rand>
 8005e76:	4603      	mov	r3, r0
 8005e78:	17da      	asrs	r2, r3, #31
 8005e7a:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 8005e7e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8005e82:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005e86:	2200      	movs	r2, #0
 8005e88:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 8005e8c:	e004      	b.n	8005e98 <Set_Random_Motion_Values+0xc98>
 8005e8e:	bf00      	nop
 8005e90:	20000360 	.word	0x20000360
 8005e94:	2000036c 	.word	0x2000036c
 8005e98:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 8005e9c:	e9d7 456e 	ldrd	r4, r5, [r7, #440]	; 0x1b8
 8005ea0:	462b      	mov	r3, r5
 8005ea2:	e9d7 896c 	ldrd	r8, r9, [r7, #432]	; 0x1b0
 8005ea6:	4642      	mov	r2, r8
 8005ea8:	fb02 f203 	mul.w	r2, r2, r3
 8005eac:	464b      	mov	r3, r9
 8005eae:	4621      	mov	r1, r4
 8005eb0:	fb01 f303 	mul.w	r3, r1, r3
 8005eb4:	4413      	add	r3, r2
 8005eb6:	4622      	mov	r2, r4
 8005eb8:	4641      	mov	r1, r8
 8005eba:	fba2 1201 	umull	r1, r2, r2, r1
 8005ebe:	f8c7 235c 	str.w	r2, [r7, #860]	; 0x35c
 8005ec2:	460a      	mov	r2, r1
 8005ec4:	f8c7 2358 	str.w	r2, [r7, #856]	; 0x358
 8005ec8:	f8d7 235c 	ldr.w	r2, [r7, #860]	; 0x35c
 8005ecc:	4413      	add	r3, r2
 8005ece:	f8c7 335c 	str.w	r3, [r7, #860]	; 0x35c
 8005ed2:	e9d7 45d6 	ldrd	r4, r5, [r7, #856]	; 0x358
 8005ed6:	4622      	mov	r2, r4
 8005ed8:	462b      	mov	r3, r5
 8005eda:	f04f 0000 	mov.w	r0, #0
 8005ede:	f04f 0100 	mov.w	r1, #0
 8005ee2:	00d9      	lsls	r1, r3, #3
 8005ee4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005ee8:	00d0      	lsls	r0, r2, #3
 8005eea:	4602      	mov	r2, r0
 8005eec:	460b      	mov	r3, r1
 8005eee:	4621      	mov	r1, r4
 8005ef0:	1a51      	subs	r1, r2, r1
 8005ef2:	f8c7 11a8 	str.w	r1, [r7, #424]	; 0x1a8
 8005ef6:	4629      	mov	r1, r5
 8005ef8:	eb63 0301 	sbc.w	r3, r3, r1
 8005efc:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
 8005f00:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005f04:	f04f 0300 	mov.w	r3, #0
 8005f08:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	; 0x1a8
 8005f0c:	f7fe fbbc 	bl	8004688 <__aeabi_uldivmod>
 8005f10:	4602      	mov	r2, r0
 8005f12:	460b      	mov	r3, r1
 8005f14:	f06f 0002 	mvn.w	r0, #2
 8005f18:	f04f 31ff 	mov.w	r1, #4294967295
 8005f1c:	1a80      	subs	r0, r0, r2
 8005f1e:	f8c7 00f8 	str.w	r0, [r7, #248]	; 0xf8
 8005f22:	eb61 0303 	sbc.w	r3, r1, r3
 8005f26:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005f2a:	4bea      	ldr	r3, [pc, #936]	; (80062d4 <Set_Random_Motion_Values+0x10d4>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	461a      	mov	r2, r3
 8005f30:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005f34:	4413      	add	r3, r2
 8005f36:	461a      	mov	r2, r3
 8005f38:	4be6      	ldr	r3, [pc, #920]	; (80062d4 <Set_Random_Motion_Values+0x10d4>)
 8005f3a:	601a      	str	r2, [r3, #0]
    m_axes.AXIS_Y +=  (3  + ((uint64_t)rand()*9*cnt)/RAND_MAX);
 8005f3c:	f009 fc78 	bl	800f830 <rand>
 8005f40:	4603      	mov	r3, r0
 8005f42:	17da      	asrs	r2, r3, #31
 8005f44:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8005f48:	f8c7 21a4 	str.w	r2, [r7, #420]	; 0x1a4
 8005f4c:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8005f50:	2200      	movs	r2, #0
 8005f52:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 8005f56:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8005f5a:	e9d7 4568 	ldrd	r4, r5, [r7, #416]	; 0x1a0
 8005f5e:	462b      	mov	r3, r5
 8005f60:	e9d7 8966 	ldrd	r8, r9, [r7, #408]	; 0x198
 8005f64:	4642      	mov	r2, r8
 8005f66:	fb02 f203 	mul.w	r2, r2, r3
 8005f6a:	464b      	mov	r3, r9
 8005f6c:	4621      	mov	r1, r4
 8005f6e:	fb01 f303 	mul.w	r3, r1, r3
 8005f72:	4413      	add	r3, r2
 8005f74:	4622      	mov	r2, r4
 8005f76:	4641      	mov	r1, r8
 8005f78:	fba2 1201 	umull	r1, r2, r2, r1
 8005f7c:	f8c7 2354 	str.w	r2, [r7, #852]	; 0x354
 8005f80:	460a      	mov	r2, r1
 8005f82:	f8c7 2350 	str.w	r2, [r7, #848]	; 0x350
 8005f86:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
 8005f8a:	4413      	add	r3, r2
 8005f8c:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 8005f90:	e9d7 45d4 	ldrd	r4, r5, [r7, #848]	; 0x350
 8005f94:	4622      	mov	r2, r4
 8005f96:	462b      	mov	r3, r5
 8005f98:	f04f 0000 	mov.w	r0, #0
 8005f9c:	f04f 0100 	mov.w	r1, #0
 8005fa0:	00d9      	lsls	r1, r3, #3
 8005fa2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005fa6:	00d0      	lsls	r0, r2, #3
 8005fa8:	4602      	mov	r2, r0
 8005faa:	460b      	mov	r3, r1
 8005fac:	4621      	mov	r1, r4
 8005fae:	1851      	adds	r1, r2, r1
 8005fb0:	f8c7 1190 	str.w	r1, [r7, #400]	; 0x190
 8005fb4:	4629      	mov	r1, r5
 8005fb6:	eb43 0101 	adc.w	r1, r3, r1
 8005fba:	f8c7 1194 	str.w	r1, [r7, #404]	; 0x194
 8005fbe:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005fc2:	f04f 0300 	mov.w	r3, #0
 8005fc6:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8005fca:	f7fe fb5d 	bl	8004688 <__aeabi_uldivmod>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	1cd1      	adds	r1, r2, #3
 8005fd4:	f8c7 10f0 	str.w	r1, [r7, #240]	; 0xf0
 8005fd8:	f143 0300 	adc.w	r3, r3, #0
 8005fdc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005fe0:	4bbc      	ldr	r3, [pc, #752]	; (80062d4 <Set_Random_Motion_Values+0x10d4>)
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005fea:	4413      	add	r3, r2
 8005fec:	461a      	mov	r2, r3
 8005fee:	4bb9      	ldr	r3, [pc, #740]	; (80062d4 <Set_Random_Motion_Values+0x10d4>)
 8005ff0:	605a      	str	r2, [r3, #4]
    m_axes.AXIS_Z += -(3  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8005ff2:	f009 fc1d 	bl	800f830 <rand>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	17da      	asrs	r2, r3, #31
 8005ffa:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8005ffe:	f8c7 218c 	str.w	r2, [r7, #396]	; 0x18c
 8006002:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8006006:	2200      	movs	r2, #0
 8006008:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800600c:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 8006010:	e9d7 4562 	ldrd	r4, r5, [r7, #392]	; 0x188
 8006014:	462b      	mov	r3, r5
 8006016:	e9d7 8960 	ldrd	r8, r9, [r7, #384]	; 0x180
 800601a:	4642      	mov	r2, r8
 800601c:	fb02 f203 	mul.w	r2, r2, r3
 8006020:	464b      	mov	r3, r9
 8006022:	4621      	mov	r1, r4
 8006024:	fb01 f303 	mul.w	r3, r1, r3
 8006028:	4413      	add	r3, r2
 800602a:	4622      	mov	r2, r4
 800602c:	4641      	mov	r1, r8
 800602e:	fba2 1201 	umull	r1, r2, r2, r1
 8006032:	f8c7 234c 	str.w	r2, [r7, #844]	; 0x34c
 8006036:	460a      	mov	r2, r1
 8006038:	f8c7 2348 	str.w	r2, [r7, #840]	; 0x348
 800603c:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
 8006040:	4413      	add	r3, r2
 8006042:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
 8006046:	e9d7 45d2 	ldrd	r4, r5, [r7, #840]	; 0x348
 800604a:	4622      	mov	r2, r4
 800604c:	462b      	mov	r3, r5
 800604e:	1891      	adds	r1, r2, r2
 8006050:	60b9      	str	r1, [r7, #8]
 8006052:	415b      	adcs	r3, r3
 8006054:	60fb      	str	r3, [r7, #12]
 8006056:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800605a:	4621      	mov	r1, r4
 800605c:	1851      	adds	r1, r2, r1
 800605e:	f8c7 1178 	str.w	r1, [r7, #376]	; 0x178
 8006062:	4629      	mov	r1, r5
 8006064:	eb43 0101 	adc.w	r1, r3, r1
 8006068:	f8c7 117c 	str.w	r1, [r7, #380]	; 0x17c
 800606c:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8006070:	f04f 0300 	mov.w	r3, #0
 8006074:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8006078:	f7fe fb06 	bl	8004688 <__aeabi_uldivmod>
 800607c:	4602      	mov	r2, r0
 800607e:	460b      	mov	r3, r1
 8006080:	f06f 0002 	mvn.w	r0, #2
 8006084:	f04f 31ff 	mov.w	r1, #4294967295
 8006088:	1a80      	subs	r0, r0, r2
 800608a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
 800608e:	eb61 0303 	sbc.w	r3, r1, r3
 8006092:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006096:	4b8f      	ldr	r3, [pc, #572]	; (80062d4 <Set_Random_Motion_Values+0x10d4>)
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	461a      	mov	r2, r3
 800609c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80060a0:	4413      	add	r3, r2
 80060a2:	461a      	mov	r2, r3
 80060a4:	4b8b      	ldr	r3, [pc, #556]	; (80062d4 <Set_Random_Motion_Values+0x10d4>)
 80060a6:	609a      	str	r2, [r3, #8]
    q_axes.AXIS_X += (200 + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 80060a8:	f009 fbc2 	bl	800f830 <rand>
 80060ac:	4603      	mov	r3, r0
 80060ae:	17da      	asrs	r2, r3, #31
 80060b0:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 80060b4:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
 80060b8:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 80060bc:	2200      	movs	r2, #0
 80060be:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 80060c2:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 80060c6:	e9d7 455c 	ldrd	r4, r5, [r7, #368]	; 0x170
 80060ca:	462b      	mov	r3, r5
 80060cc:	e9d7 895a 	ldrd	r8, r9, [r7, #360]	; 0x168
 80060d0:	4642      	mov	r2, r8
 80060d2:	fb02 f203 	mul.w	r2, r2, r3
 80060d6:	464b      	mov	r3, r9
 80060d8:	4621      	mov	r1, r4
 80060da:	fb01 f303 	mul.w	r3, r1, r3
 80060de:	4413      	add	r3, r2
 80060e0:	4622      	mov	r2, r4
 80060e2:	4641      	mov	r1, r8
 80060e4:	fba2 1201 	umull	r1, r2, r2, r1
 80060e8:	f8c7 2344 	str.w	r2, [r7, #836]	; 0x344
 80060ec:	460a      	mov	r2, r1
 80060ee:	f8c7 2340 	str.w	r2, [r7, #832]	; 0x340
 80060f2:	f8d7 2344 	ldr.w	r2, [r7, #836]	; 0x344
 80060f6:	4413      	add	r3, r2
 80060f8:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
 80060fc:	e9d7 45d0 	ldrd	r4, r5, [r7, #832]	; 0x340
 8006100:	4622      	mov	r2, r4
 8006102:	462b      	mov	r3, r5
 8006104:	f04f 0000 	mov.w	r0, #0
 8006108:	f04f 0100 	mov.w	r1, #0
 800610c:	00d9      	lsls	r1, r3, #3
 800610e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006112:	00d0      	lsls	r0, r2, #3
 8006114:	4602      	mov	r2, r0
 8006116:	460b      	mov	r3, r1
 8006118:	4621      	mov	r1, r4
 800611a:	1a51      	subs	r1, r2, r1
 800611c:	f8c7 1160 	str.w	r1, [r7, #352]	; 0x160
 8006120:	4629      	mov	r1, r5
 8006122:	eb63 0301 	sbc.w	r3, r3, r1
 8006126:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 800612a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800612e:	f04f 0300 	mov.w	r3, #0
 8006132:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	; 0x160
 8006136:	f7fe faa7 	bl	8004688 <__aeabi_uldivmod>
 800613a:	4602      	mov	r2, r0
 800613c:	460b      	mov	r3, r1
 800613e:	f112 01c8 	adds.w	r1, r2, #200	; 0xc8
 8006142:	f8c7 10e0 	str.w	r1, [r7, #224]	; 0xe0
 8006146:	f143 0300 	adc.w	r3, r3, #0
 800614a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800614e:	4b62      	ldr	r3, [pc, #392]	; (80062d8 <Set_Random_Motion_Values+0x10d8>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	461a      	mov	r2, r3
 8006154:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006158:	4413      	add	r3, r2
 800615a:	461a      	mov	r2, r3
 800615c:	4b5e      	ldr	r3, [pc, #376]	; (80062d8 <Set_Random_Motion_Values+0x10d8>)
 800615e:	601a      	str	r2, [r3, #0]
    q_axes.AXIS_Y -= (150 + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8006160:	f009 fb66 	bl	800f830 <rand>
 8006164:	4603      	mov	r3, r0
 8006166:	17da      	asrs	r2, r3, #31
 8006168:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800616c:	f8c7 215c 	str.w	r2, [r7, #348]	; 0x15c
 8006170:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8006174:	2200      	movs	r2, #0
 8006176:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800617a:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 800617e:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	; 0x158
 8006182:	462b      	mov	r3, r5
 8006184:	e9d7 8954 	ldrd	r8, r9, [r7, #336]	; 0x150
 8006188:	4642      	mov	r2, r8
 800618a:	fb02 f203 	mul.w	r2, r2, r3
 800618e:	464b      	mov	r3, r9
 8006190:	4621      	mov	r1, r4
 8006192:	fb01 f303 	mul.w	r3, r1, r3
 8006196:	4413      	add	r3, r2
 8006198:	4622      	mov	r2, r4
 800619a:	4641      	mov	r1, r8
 800619c:	fba2 1201 	umull	r1, r2, r2, r1
 80061a0:	f8c7 233c 	str.w	r2, [r7, #828]	; 0x33c
 80061a4:	460a      	mov	r2, r1
 80061a6:	f8c7 2338 	str.w	r2, [r7, #824]	; 0x338
 80061aa:	f8d7 233c 	ldr.w	r2, [r7, #828]	; 0x33c
 80061ae:	4413      	add	r3, r2
 80061b0:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
 80061b4:	e9d7 45ce 	ldrd	r4, r5, [r7, #824]	; 0x338
 80061b8:	4622      	mov	r2, r4
 80061ba:	462b      	mov	r3, r5
 80061bc:	1891      	adds	r1, r2, r2
 80061be:	6039      	str	r1, [r7, #0]
 80061c0:	415b      	adcs	r3, r3
 80061c2:	607b      	str	r3, [r7, #4]
 80061c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061c8:	4621      	mov	r1, r4
 80061ca:	1851      	adds	r1, r2, r1
 80061cc:	f8c7 1148 	str.w	r1, [r7, #328]	; 0x148
 80061d0:	4629      	mov	r1, r5
 80061d2:	eb43 0101 	adc.w	r1, r3, r1
 80061d6:	f8c7 114c 	str.w	r1, [r7, #332]	; 0x14c
 80061da:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80061de:	f04f 0300 	mov.w	r3, #0
 80061e2:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 80061e6:	f7fe fa4f 	bl	8004688 <__aeabi_uldivmod>
 80061ea:	4602      	mov	r2, r0
 80061ec:	460b      	mov	r3, r1
 80061ee:	f112 0196 	adds.w	r1, r2, #150	; 0x96
 80061f2:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 80061f6:	f143 0300 	adc.w	r3, r3, #0
 80061fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80061fe:	4b36      	ldr	r3, [pc, #216]	; (80062d8 <Set_Random_Motion_Values+0x10d8>)
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	461a      	mov	r2, r3
 8006204:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006208:	1ad3      	subs	r3, r2, r3
 800620a:	461a      	mov	r2, r3
 800620c:	4b32      	ldr	r3, [pc, #200]	; (80062d8 <Set_Random_Motion_Values+0x10d8>)
 800620e:	605a      	str	r2, [r3, #4]
    q_axes.AXIS_Z += (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 8006210:	f009 fb0e 	bl	800f830 <rand>
 8006214:	4603      	mov	r3, r0
 8006216:	17da      	asrs	r2, r3, #31
 8006218:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 800621c:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
 8006220:	f8d7 33e4 	ldr.w	r3, [r7, #996]	; 0x3e4
 8006224:	2200      	movs	r2, #0
 8006226:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 800622a:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 800622e:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	; 0x140
 8006232:	462b      	mov	r3, r5
 8006234:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 8006238:	4642      	mov	r2, r8
 800623a:	fb02 f203 	mul.w	r2, r2, r3
 800623e:	464b      	mov	r3, r9
 8006240:	4621      	mov	r1, r4
 8006242:	fb01 f303 	mul.w	r3, r1, r3
 8006246:	4413      	add	r3, r2
 8006248:	4622      	mov	r2, r4
 800624a:	4641      	mov	r1, r8
 800624c:	fba2 1201 	umull	r1, r2, r2, r1
 8006250:	f8c7 2334 	str.w	r2, [r7, #820]	; 0x334
 8006254:	460a      	mov	r2, r1
 8006256:	f8c7 2330 	str.w	r2, [r7, #816]	; 0x330
 800625a:	f8d7 2334 	ldr.w	r2, [r7, #820]	; 0x334
 800625e:	4413      	add	r3, r2
 8006260:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
 8006264:	e9d7 45cc 	ldrd	r4, r5, [r7, #816]	; 0x330
 8006268:	4622      	mov	r2, r4
 800626a:	462b      	mov	r3, r5
 800626c:	f04f 0000 	mov.w	r0, #0
 8006270:	f04f 0100 	mov.w	r1, #0
 8006274:	0099      	lsls	r1, r3, #2
 8006276:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800627a:	0090      	lsls	r0, r2, #2
 800627c:	4602      	mov	r2, r0
 800627e:	460b      	mov	r3, r1
 8006280:	4621      	mov	r1, r4
 8006282:	1851      	adds	r1, r2, r1
 8006284:	f8c7 1130 	str.w	r1, [r7, #304]	; 0x130
 8006288:	4629      	mov	r1, r5
 800628a:	eb43 0101 	adc.w	r1, r3, r1
 800628e:	f8c7 1134 	str.w	r1, [r7, #308]	; 0x134
 8006292:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8006296:	f04f 0300 	mov.w	r3, #0
 800629a:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	; 0x130
 800629e:	f7fe f9f3 	bl	8004688 <__aeabi_uldivmod>
 80062a2:	4602      	mov	r2, r0
 80062a4:	460b      	mov	r3, r1
 80062a6:	f112 010a 	adds.w	r1, r2, #10
 80062aa:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 80062ae:	f143 0300 	adc.w	r3, r3, #0
 80062b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80062b6:	4b08      	ldr	r3, [pc, #32]	; (80062d8 <Set_Random_Motion_Values+0x10d8>)
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	461a      	mov	r2, r3
 80062bc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80062c0:	4413      	add	r3, r2
 80062c2:	461a      	mov	r2, r3
 80062c4:	4b04      	ldr	r3, [pc, #16]	; (80062d8 <Set_Random_Motion_Values+0x10d8>)
 80062c6:	609a      	str	r2, [r3, #8]
}
 80062c8:	bf00      	nop
 80062ca:	f507 777a 	add.w	r7, r7, #1000	; 0x3e8
 80062ce:	46bd      	mov	sp, r7
 80062d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062d4:	20000378 	.word	0x20000378
 80062d8:	20000384 	.word	0x20000384

080062dc <Reset_Motion_Values>:
 *
 * @param  None
 * @retval None
 */
static void Reset_Motion_Values(void)
{
 80062dc:	b480      	push	{r7}
 80062de:	af00      	add	r7, sp, #0
  x_axes.AXIS_X = (x_axes.AXIS_X)%2000 == 0 ? -x_axes.AXIS_X : 10;
 80062e0:	4b6e      	ldr	r3, [pc, #440]	; (800649c <Reset_Motion_Values+0x1c0>)
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	4b6e      	ldr	r3, [pc, #440]	; (80064a0 <Reset_Motion_Values+0x1c4>)
 80062e6:	fb83 1302 	smull	r1, r3, r3, r2
 80062ea:	11d9      	asrs	r1, r3, #7
 80062ec:	17d3      	asrs	r3, r2, #31
 80062ee:	1acb      	subs	r3, r1, r3
 80062f0:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80062f4:	fb01 f303 	mul.w	r3, r1, r3
 80062f8:	1ad3      	subs	r3, r2, r3
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d103      	bne.n	8006306 <Reset_Motion_Values+0x2a>
 80062fe:	4b67      	ldr	r3, [pc, #412]	; (800649c <Reset_Motion_Values+0x1c0>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	425b      	negs	r3, r3
 8006304:	e000      	b.n	8006308 <Reset_Motion_Values+0x2c>
 8006306:	230a      	movs	r3, #10
 8006308:	4a64      	ldr	r2, [pc, #400]	; (800649c <Reset_Motion_Values+0x1c0>)
 800630a:	6013      	str	r3, [r2, #0]
  x_axes.AXIS_Y = (x_axes.AXIS_Y)%2000 == 0 ? -x_axes.AXIS_Y : -10;
 800630c:	4b63      	ldr	r3, [pc, #396]	; (800649c <Reset_Motion_Values+0x1c0>)
 800630e:	685a      	ldr	r2, [r3, #4]
 8006310:	4b63      	ldr	r3, [pc, #396]	; (80064a0 <Reset_Motion_Values+0x1c4>)
 8006312:	fb83 1302 	smull	r1, r3, r3, r2
 8006316:	11d9      	asrs	r1, r3, #7
 8006318:	17d3      	asrs	r3, r2, #31
 800631a:	1acb      	subs	r3, r1, r3
 800631c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006320:	fb01 f303 	mul.w	r3, r1, r3
 8006324:	1ad3      	subs	r3, r2, r3
 8006326:	2b00      	cmp	r3, #0
 8006328:	d103      	bne.n	8006332 <Reset_Motion_Values+0x56>
 800632a:	4b5c      	ldr	r3, [pc, #368]	; (800649c <Reset_Motion_Values+0x1c0>)
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	425b      	negs	r3, r3
 8006330:	e001      	b.n	8006336 <Reset_Motion_Values+0x5a>
 8006332:	f06f 0309 	mvn.w	r3, #9
 8006336:	4a59      	ldr	r2, [pc, #356]	; (800649c <Reset_Motion_Values+0x1c0>)
 8006338:	6053      	str	r3, [r2, #4]
  x_axes.AXIS_Z = (x_axes.AXIS_Z)%2000 == 0 ? -x_axes.AXIS_Z : 10;
 800633a:	4b58      	ldr	r3, [pc, #352]	; (800649c <Reset_Motion_Values+0x1c0>)
 800633c:	689a      	ldr	r2, [r3, #8]
 800633e:	4b58      	ldr	r3, [pc, #352]	; (80064a0 <Reset_Motion_Values+0x1c4>)
 8006340:	fb83 1302 	smull	r1, r3, r3, r2
 8006344:	11d9      	asrs	r1, r3, #7
 8006346:	17d3      	asrs	r3, r2, #31
 8006348:	1acb      	subs	r3, r1, r3
 800634a:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800634e:	fb01 f303 	mul.w	r3, r1, r3
 8006352:	1ad3      	subs	r3, r2, r3
 8006354:	2b00      	cmp	r3, #0
 8006356:	d103      	bne.n	8006360 <Reset_Motion_Values+0x84>
 8006358:	4b50      	ldr	r3, [pc, #320]	; (800649c <Reset_Motion_Values+0x1c0>)
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	425b      	negs	r3, r3
 800635e:	e000      	b.n	8006362 <Reset_Motion_Values+0x86>
 8006360:	230a      	movs	r3, #10
 8006362:	4a4e      	ldr	r2, [pc, #312]	; (800649c <Reset_Motion_Values+0x1c0>)
 8006364:	6093      	str	r3, [r2, #8]
  g_axes.AXIS_X = (g_axes.AXIS_X)%2000 == 0 ? -g_axes.AXIS_X : 100;
 8006366:	4b4f      	ldr	r3, [pc, #316]	; (80064a4 <Reset_Motion_Values+0x1c8>)
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	4b4d      	ldr	r3, [pc, #308]	; (80064a0 <Reset_Motion_Values+0x1c4>)
 800636c:	fb83 1302 	smull	r1, r3, r3, r2
 8006370:	11d9      	asrs	r1, r3, #7
 8006372:	17d3      	asrs	r3, r2, #31
 8006374:	1acb      	subs	r3, r1, r3
 8006376:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800637a:	fb01 f303 	mul.w	r3, r1, r3
 800637e:	1ad3      	subs	r3, r2, r3
 8006380:	2b00      	cmp	r3, #0
 8006382:	d103      	bne.n	800638c <Reset_Motion_Values+0xb0>
 8006384:	4b47      	ldr	r3, [pc, #284]	; (80064a4 <Reset_Motion_Values+0x1c8>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	425b      	negs	r3, r3
 800638a:	e000      	b.n	800638e <Reset_Motion_Values+0xb2>
 800638c:	2364      	movs	r3, #100	; 0x64
 800638e:	4a45      	ldr	r2, [pc, #276]	; (80064a4 <Reset_Motion_Values+0x1c8>)
 8006390:	6013      	str	r3, [r2, #0]
  g_axes.AXIS_Y = (g_axes.AXIS_Y)%2000 == 0 ? -g_axes.AXIS_Y : -100;
 8006392:	4b44      	ldr	r3, [pc, #272]	; (80064a4 <Reset_Motion_Values+0x1c8>)
 8006394:	685a      	ldr	r2, [r3, #4]
 8006396:	4b42      	ldr	r3, [pc, #264]	; (80064a0 <Reset_Motion_Values+0x1c4>)
 8006398:	fb83 1302 	smull	r1, r3, r3, r2
 800639c:	11d9      	asrs	r1, r3, #7
 800639e:	17d3      	asrs	r3, r2, #31
 80063a0:	1acb      	subs	r3, r1, r3
 80063a2:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80063a6:	fb01 f303 	mul.w	r3, r1, r3
 80063aa:	1ad3      	subs	r3, r2, r3
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d103      	bne.n	80063b8 <Reset_Motion_Values+0xdc>
 80063b0:	4b3c      	ldr	r3, [pc, #240]	; (80064a4 <Reset_Motion_Values+0x1c8>)
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	425b      	negs	r3, r3
 80063b6:	e001      	b.n	80063bc <Reset_Motion_Values+0xe0>
 80063b8:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80063bc:	4a39      	ldr	r2, [pc, #228]	; (80064a4 <Reset_Motion_Values+0x1c8>)
 80063be:	6053      	str	r3, [r2, #4]
  g_axes.AXIS_Z = (g_axes.AXIS_Z)%2000 == 0 ? -g_axes.AXIS_Z : 100;
 80063c0:	4b38      	ldr	r3, [pc, #224]	; (80064a4 <Reset_Motion_Values+0x1c8>)
 80063c2:	689a      	ldr	r2, [r3, #8]
 80063c4:	4b36      	ldr	r3, [pc, #216]	; (80064a0 <Reset_Motion_Values+0x1c4>)
 80063c6:	fb83 1302 	smull	r1, r3, r3, r2
 80063ca:	11d9      	asrs	r1, r3, #7
 80063cc:	17d3      	asrs	r3, r2, #31
 80063ce:	1acb      	subs	r3, r1, r3
 80063d0:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80063d4:	fb01 f303 	mul.w	r3, r1, r3
 80063d8:	1ad3      	subs	r3, r2, r3
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d103      	bne.n	80063e6 <Reset_Motion_Values+0x10a>
 80063de:	4b31      	ldr	r3, [pc, #196]	; (80064a4 <Reset_Motion_Values+0x1c8>)
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	425b      	negs	r3, r3
 80063e4:	e000      	b.n	80063e8 <Reset_Motion_Values+0x10c>
 80063e6:	2364      	movs	r3, #100	; 0x64
 80063e8:	4a2e      	ldr	r2, [pc, #184]	; (80064a4 <Reset_Motion_Values+0x1c8>)
 80063ea:	6093      	str	r3, [r2, #8]
  m_axes.AXIS_X = (g_axes.AXIS_X)%2000 == 0 ? -m_axes.AXIS_X : 3;
 80063ec:	4b2d      	ldr	r3, [pc, #180]	; (80064a4 <Reset_Motion_Values+0x1c8>)
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	4b2b      	ldr	r3, [pc, #172]	; (80064a0 <Reset_Motion_Values+0x1c4>)
 80063f2:	fb83 1302 	smull	r1, r3, r3, r2
 80063f6:	11d9      	asrs	r1, r3, #7
 80063f8:	17d3      	asrs	r3, r2, #31
 80063fa:	1acb      	subs	r3, r1, r3
 80063fc:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006400:	fb01 f303 	mul.w	r3, r1, r3
 8006404:	1ad3      	subs	r3, r2, r3
 8006406:	2b00      	cmp	r3, #0
 8006408:	d103      	bne.n	8006412 <Reset_Motion_Values+0x136>
 800640a:	4b27      	ldr	r3, [pc, #156]	; (80064a8 <Reset_Motion_Values+0x1cc>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	425b      	negs	r3, r3
 8006410:	e000      	b.n	8006414 <Reset_Motion_Values+0x138>
 8006412:	2303      	movs	r3, #3
 8006414:	4a24      	ldr	r2, [pc, #144]	; (80064a8 <Reset_Motion_Values+0x1cc>)
 8006416:	6013      	str	r3, [r2, #0]
  m_axes.AXIS_Y = (g_axes.AXIS_Y)%2000 == 0 ? -m_axes.AXIS_Y : -3;
 8006418:	4b22      	ldr	r3, [pc, #136]	; (80064a4 <Reset_Motion_Values+0x1c8>)
 800641a:	685a      	ldr	r2, [r3, #4]
 800641c:	4b20      	ldr	r3, [pc, #128]	; (80064a0 <Reset_Motion_Values+0x1c4>)
 800641e:	fb83 1302 	smull	r1, r3, r3, r2
 8006422:	11d9      	asrs	r1, r3, #7
 8006424:	17d3      	asrs	r3, r2, #31
 8006426:	1acb      	subs	r3, r1, r3
 8006428:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800642c:	fb01 f303 	mul.w	r3, r1, r3
 8006430:	1ad3      	subs	r3, r2, r3
 8006432:	2b00      	cmp	r3, #0
 8006434:	d103      	bne.n	800643e <Reset_Motion_Values+0x162>
 8006436:	4b1c      	ldr	r3, [pc, #112]	; (80064a8 <Reset_Motion_Values+0x1cc>)
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	425b      	negs	r3, r3
 800643c:	e001      	b.n	8006442 <Reset_Motion_Values+0x166>
 800643e:	f06f 0302 	mvn.w	r3, #2
 8006442:	4a19      	ldr	r2, [pc, #100]	; (80064a8 <Reset_Motion_Values+0x1cc>)
 8006444:	6053      	str	r3, [r2, #4]
  m_axes.AXIS_Z = (g_axes.AXIS_Z)%2000 == 0 ? -m_axes.AXIS_Z : 3;
 8006446:	4b17      	ldr	r3, [pc, #92]	; (80064a4 <Reset_Motion_Values+0x1c8>)
 8006448:	689a      	ldr	r2, [r3, #8]
 800644a:	4b15      	ldr	r3, [pc, #84]	; (80064a0 <Reset_Motion_Values+0x1c4>)
 800644c:	fb83 1302 	smull	r1, r3, r3, r2
 8006450:	11d9      	asrs	r1, r3, #7
 8006452:	17d3      	asrs	r3, r2, #31
 8006454:	1acb      	subs	r3, r1, r3
 8006456:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800645a:	fb01 f303 	mul.w	r3, r1, r3
 800645e:	1ad3      	subs	r3, r2, r3
 8006460:	2b00      	cmp	r3, #0
 8006462:	d103      	bne.n	800646c <Reset_Motion_Values+0x190>
 8006464:	4b10      	ldr	r3, [pc, #64]	; (80064a8 <Reset_Motion_Values+0x1cc>)
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	425b      	negs	r3, r3
 800646a:	e000      	b.n	800646e <Reset_Motion_Values+0x192>
 800646c:	2303      	movs	r3, #3
 800646e:	4a0e      	ldr	r2, [pc, #56]	; (80064a8 <Reset_Motion_Values+0x1cc>)
 8006470:	6093      	str	r3, [r2, #8]
  q_axes.AXIS_X = -q_axes.AXIS_X;
 8006472:	4b0e      	ldr	r3, [pc, #56]	; (80064ac <Reset_Motion_Values+0x1d0>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	425b      	negs	r3, r3
 8006478:	4a0c      	ldr	r2, [pc, #48]	; (80064ac <Reset_Motion_Values+0x1d0>)
 800647a:	6013      	str	r3, [r2, #0]
  q_axes.AXIS_Y = -q_axes.AXIS_Y;
 800647c:	4b0b      	ldr	r3, [pc, #44]	; (80064ac <Reset_Motion_Values+0x1d0>)
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	425b      	negs	r3, r3
 8006482:	4a0a      	ldr	r2, [pc, #40]	; (80064ac <Reset_Motion_Values+0x1d0>)
 8006484:	6053      	str	r3, [r2, #4]
  q_axes.AXIS_Z = -q_axes.AXIS_Z;
 8006486:	4b09      	ldr	r3, [pc, #36]	; (80064ac <Reset_Motion_Values+0x1d0>)
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	425b      	negs	r3, r3
 800648c:	4a07      	ldr	r2, [pc, #28]	; (80064ac <Reset_Motion_Values+0x1d0>)
 800648e:	6093      	str	r3, [r2, #8]
}
 8006490:	bf00      	nop
 8006492:	46bd      	mov	sp, r7
 8006494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006498:	4770      	bx	lr
 800649a:	bf00      	nop
 800649c:	20000360 	.word	0x20000360
 80064a0:	10624dd3 	.word	0x10624dd3
 80064a4:	2000036c 	.word	0x2000036c
 80064a8:	20000378 	.word	0x20000378
 80064ac:	20000384 	.word	0x20000384

080064b0 <getBlueNRGVersion>:
 * @param  Hardware version
 * @param  Firmware version
 * @retval Status
 */
uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 80064b0:	b590      	push	{r4, r7, lr}
 80064b2:	b089      	sub	sp, #36	; 0x24
 80064b4:	af02      	add	r7, sp, #8
 80064b6:	6078      	str	r0, [r7, #4]
 80064b8:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_read_local_version_information(&hci_version, &hci_revision, &lmp_pal_version,
 80064ba:	f107 0410 	add.w	r4, r7, #16
 80064be:	f107 0215 	add.w	r2, r7, #21
 80064c2:	f107 0112 	add.w	r1, r7, #18
 80064c6:	f107 0016 	add.w	r0, r7, #22
 80064ca:	f107 030e 	add.w	r3, r7, #14
 80064ce:	9300      	str	r3, [sp, #0]
 80064d0:	4623      	mov	r3, r4
 80064d2:	f008 fd18 	bl	800ef06 <hci_read_local_version_information>
 80064d6:	4603      	mov	r3, r0
 80064d8:	75fb      	strb	r3, [r7, #23]
                                              &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 80064da:	7dfb      	ldrb	r3, [r7, #23]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d126      	bne.n	800652e <getBlueNRGVersion+0x7e>
    *hwVersion = hci_revision >> 8;
 80064e0:	8a7b      	ldrh	r3, [r7, #18]
 80064e2:	0a1b      	lsrs	r3, r3, #8
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	b2da      	uxtb	r2, r3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 80064ec:	8a7b      	ldrh	r3, [r7, #18]
 80064ee:	021b      	lsls	r3, r3, #8
 80064f0:	b29a      	uxth	r2, r3
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	881b      	ldrh	r3, [r3, #0]
 80064fa:	b21a      	sxth	r2, r3
 80064fc:	89fb      	ldrh	r3, [r7, #14]
 80064fe:	091b      	lsrs	r3, r3, #4
 8006500:	b29b      	uxth	r3, r3
 8006502:	011b      	lsls	r3, r3, #4
 8006504:	b21b      	sxth	r3, r3
 8006506:	b2db      	uxtb	r3, r3
 8006508:	b21b      	sxth	r3, r3
 800650a:	4313      	orrs	r3, r2
 800650c:	b21b      	sxth	r3, r3
 800650e:	b29a      	uxth	r2, r3
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	881b      	ldrh	r3, [r3, #0]
 8006518:	b21a      	sxth	r2, r3
 800651a:	89fb      	ldrh	r3, [r7, #14]
 800651c:	b21b      	sxth	r3, r3
 800651e:	f003 030f 	and.w	r3, r3, #15
 8006522:	b21b      	sxth	r3, r3
 8006524:	4313      	orrs	r3, r2
 8006526:	b21b      	sxth	r3, r3
 8006528:	b29a      	uxth	r2, r3
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	801a      	strh	r2, [r3, #0]
  }
  return status;
 800652e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006530:	4618      	mov	r0, r3
 8006532:	371c      	adds	r7, #28
 8006534:	46bd      	mov	sp, r7
 8006536:	bd90      	pop	{r4, r7, pc}

08006538 <BSP_PB_Callback>:
 *
 * @param  Button Specifies the pin connected EXTI line
 * @retval None
 */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	4603      	mov	r3, r0
 8006540:	71fb      	strb	r3, [r7, #7]
  /* Set the User Button flag */
  user_button_pressed = 1;
 8006542:	4b04      	ldr	r3, [pc, #16]	; (8006554 <BSP_PB_Callback+0x1c>)
 8006544:	2201      	movs	r2, #1
 8006546:	701a      	strb	r2, [r3, #0]
}
 8006548:	bf00      	nop
 800654a:	370c      	adds	r7, #12
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr
 8006554:	200000d2 	.word	0x200000d2

08006558 <hci_le_connection_complete_event>:
                                      uint8_t Peer_Address[6],
                                      uint16_t Conn_Interval,
                                      uint16_t Conn_Latency,
                                      uint16_t Supervision_Timeout,
                                      uint8_t Master_Clock_Accuracy)
{
 8006558:	b590      	push	{r4, r7, lr}
 800655a:	b083      	sub	sp, #12
 800655c:	af00      	add	r7, sp, #0
 800655e:	4604      	mov	r4, r0
 8006560:	4608      	mov	r0, r1
 8006562:	4611      	mov	r1, r2
 8006564:	461a      	mov	r2, r3
 8006566:	4623      	mov	r3, r4
 8006568:	71fb      	strb	r3, [r7, #7]
 800656a:	4603      	mov	r3, r0
 800656c:	80bb      	strh	r3, [r7, #4]
 800656e:	460b      	mov	r3, r1
 8006570:	71bb      	strb	r3, [r7, #6]
 8006572:	4613      	mov	r3, r2
 8006574:	70fb      	strb	r3, [r7, #3]
  connected = TRUE;
 8006576:	4b09      	ldr	r3, [pc, #36]	; (800659c <hci_le_connection_complete_event+0x44>)
 8006578:	2201      	movs	r2, #1
 800657a:	701a      	strb	r2, [r3, #0]
#if (!SECURE_PAIRING)
  pairing = TRUE;
 800657c:	4b08      	ldr	r3, [pc, #32]	; (80065a0 <hci_le_connection_complete_event+0x48>)
 800657e:	2201      	movs	r2, #1
 8006580:	701a      	strb	r2, [r3, #0]
  paired = TRUE;
 8006582:	4b08      	ldr	r3, [pc, #32]	; (80065a4 <hci_le_connection_complete_event+0x4c>)
 8006584:	2201      	movs	r2, #1
 8006586:	701a      	strb	r2, [r3, #0]
#endif
  connection_handle = Connection_Handle;
 8006588:	4a07      	ldr	r2, [pc, #28]	; (80065a8 <hci_le_connection_complete_event+0x50>)
 800658a:	88bb      	ldrh	r3, [r7, #4]
 800658c:	8013      	strh	r3, [r2, #0]

  PRINT_DBG("Connected (%02x %02x %02x %02x %02x %02x)\r\n", Peer_Address[5], Peer_Address[4], Peer_Address[3],
                                                             Peer_Address[2], Peer_Address[1], Peer_Address[0]);

  BSP_LED_Off(LED2); //activity led
 800658e:	2000      	movs	r0, #0
 8006590:	f001 fc72 	bl	8007e78 <BSP_LED_Off>
}
 8006594:	bf00      	nop
 8006596:	370c      	adds	r7, #12
 8006598:	46bd      	mov	sp, r7
 800659a:	bd90      	pop	{r4, r7, pc}
 800659c:	2000035a 	.word	0x2000035a
 80065a0:	2000035b 	.word	0x2000035b
 80065a4:	2000035c 	.word	0x2000035c
 80065a8:	20000358 	.word	0x20000358

080065ac <hci_disconnection_complete_event>:
 * @retval See file bluenrg1_events.h
 */
void hci_disconnection_complete_event(uint8_t Status,
                                      uint16_t Connection_Handle,
                                      uint8_t Reason)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b082      	sub	sp, #8
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	4603      	mov	r3, r0
 80065b4:	71fb      	strb	r3, [r7, #7]
 80065b6:	460b      	mov	r3, r1
 80065b8:	80bb      	strh	r3, [r7, #4]
 80065ba:	4613      	mov	r3, r2
 80065bc:	71bb      	strb	r3, [r7, #6]
  connected = FALSE;
 80065be:	4b0b      	ldr	r3, [pc, #44]	; (80065ec <hci_disconnection_complete_event+0x40>)
 80065c0:	2200      	movs	r2, #0
 80065c2:	701a      	strb	r2, [r3, #0]
  pairing = FALSE;
 80065c4:	4b0a      	ldr	r3, [pc, #40]	; (80065f0 <hci_disconnection_complete_event+0x44>)
 80065c6:	2200      	movs	r2, #0
 80065c8:	701a      	strb	r2, [r3, #0]
  paired = FALSE;
 80065ca:	4b0a      	ldr	r3, [pc, #40]	; (80065f4 <hci_disconnection_complete_event+0x48>)
 80065cc:	2200      	movs	r2, #0
 80065ce:	701a      	strb	r2, [r3, #0]

  /* Make the device connectable again */
  set_connectable = TRUE;
 80065d0:	4b09      	ldr	r3, [pc, #36]	; (80065f8 <hci_disconnection_complete_event+0x4c>)
 80065d2:	2201      	movs	r2, #1
 80065d4:	701a      	strb	r2, [r3, #0]
  connection_handle = 0;
 80065d6:	4b09      	ldr	r3, [pc, #36]	; (80065fc <hci_disconnection_complete_event+0x50>)
 80065d8:	2200      	movs	r2, #0
 80065da:	801a      	strh	r2, [r3, #0]
  PRINT_DBG("Disconnected (0x%02x)\r\n", Reason);

  BSP_LED_On(LED2); //activity led
 80065dc:	2000      	movs	r0, #0
 80065de:	f001 fc35 	bl	8007e4c <BSP_LED_On>
}
 80065e2:	bf00      	nop
 80065e4:	3708      	adds	r7, #8
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
 80065ea:	bf00      	nop
 80065ec:	2000035a 	.word	0x2000035a
 80065f0:	2000035b 	.word	0x2000035b
 80065f4:	2000035c 	.word	0x2000035c
 80065f8:	20000009 	.word	0x20000009
 80065fc:	20000358 	.word	0x20000358

08006600 <aci_gatt_read_permit_req_event>:
 * @retval See file bluenrg1_events.h
 */
void aci_gatt_read_permit_req_event(uint16_t Connection_Handle,
                                    uint16_t Attribute_Handle,
                                    uint16_t Offset)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b082      	sub	sp, #8
 8006604:	af00      	add	r7, sp, #0
 8006606:	4603      	mov	r3, r0
 8006608:	80fb      	strh	r3, [r7, #6]
 800660a:	460b      	mov	r3, r1
 800660c:	80bb      	strh	r3, [r7, #4]
 800660e:	4613      	mov	r3, r2
 8006610:	807b      	strh	r3, [r7, #2]
  Read_Request_CB(Attribute_Handle);
 8006612:	88bb      	ldrh	r3, [r7, #4]
 8006614:	4618      	mov	r0, r3
 8006616:	f000 fc0b 	bl	8006e30 <Read_Request_CB>
}
 800661a:	bf00      	nop
 800661c:	3708      	adds	r7, #8
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}

08006622 <aci_gatt_attribute_modified_event>:
void aci_gatt_attribute_modified_event(uint16_t Connection_Handle,
                                       uint16_t Attribute_Handle,
                                       uint16_t Offset,
                                       uint16_t Attr_Data_Length,
                                       uint8_t Attr_Data[])
{
 8006622:	b590      	push	{r4, r7, lr}
 8006624:	b085      	sub	sp, #20
 8006626:	af02      	add	r7, sp, #8
 8006628:	4604      	mov	r4, r0
 800662a:	4608      	mov	r0, r1
 800662c:	4611      	mov	r1, r2
 800662e:	461a      	mov	r2, r3
 8006630:	4623      	mov	r3, r4
 8006632:	80fb      	strh	r3, [r7, #6]
 8006634:	4603      	mov	r3, r0
 8006636:	80bb      	strh	r3, [r7, #4]
 8006638:	460b      	mov	r3, r1
 800663a:	807b      	strh	r3, [r7, #2]
 800663c:	4613      	mov	r3, r2
 800663e:	803b      	strh	r3, [r7, #0]
  Attribute_Modified_Request_CB(Connection_Handle, Attribute_Handle, Offset, Attr_Data_Length, Attr_Data);
 8006640:	883b      	ldrh	r3, [r7, #0]
 8006642:	b2dc      	uxtb	r4, r3
 8006644:	887a      	ldrh	r2, [r7, #2]
 8006646:	88b9      	ldrh	r1, [r7, #4]
 8006648:	88f8      	ldrh	r0, [r7, #6]
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	9300      	str	r3, [sp, #0]
 800664e:	4623      	mov	r3, r4
 8006650:	f000 fcc2 	bl	8006fd8 <Attribute_Modified_Request_CB>
}
 8006654:	bf00      	nop
 8006656:	370c      	adds	r7, #12
 8006658:	46bd      	mov	sp, r7
 800665a:	bd90      	pop	{r4, r7, pc}

0800665c <aci_gap_pass_key_req_event>:
 *         aci_gap_pass_key_resp command.
 * @param  See file bluenrg1_events.h
 * @retval See file bluenrg1_events.h
 */
void aci_gap_pass_key_req_event(uint16_t Connection_Handle)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b084      	sub	sp, #16
 8006660:	af00      	add	r7, sp, #0
 8006662:	4603      	mov	r3, r0
 8006664:	80fb      	strh	r3, [r7, #6]
  uint8_t ret;

  ret = aci_gap_pass_key_resp(connection_handle, PERIPHERAL_PASS_KEY);
 8006666:	4b06      	ldr	r3, [pc, #24]	; (8006680 <aci_gap_pass_key_req_event+0x24>)
 8006668:	881b      	ldrh	r3, [r3, #0]
 800666a:	b29b      	uxth	r3, r3
 800666c:	4905      	ldr	r1, [pc, #20]	; (8006684 <aci_gap_pass_key_req_event+0x28>)
 800666e:	4618      	mov	r0, r3
 8006670:	f006 f970 	bl	800c954 <aci_gap_pass_key_resp>
 8006674:	4603      	mov	r3, r0
 8006676:	73fb      	strb	r3, [r7, #15]
  if (ret != BLE_STATUS_SUCCESS) {
    PRINT_DBG("aci_gap_pass_key_resp failed:0x%02x\r\n", ret);
  } else {
    PRINT_DBG("aci_gap_pass_key_resp OK\r\n");
  }
}
 8006678:	bf00      	nop
 800667a:	3710      	adds	r7, #16
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}
 8006680:	20000358 	.word	0x20000358
 8006684:	0001e240 	.word	0x0001e240

08006688 <aci_gap_pairing_complete_event>:
 *         timeout has occurred so that the upper layer can decide to disconnect the link.
 * @param  See file bluenrg1_events.h
 * @retval See file bluenrg1_events.h
 */
void aci_gap_pairing_complete_event(uint16_t connection_handle, uint8_t status, uint8_t reason)
{
 8006688:	b480      	push	{r7}
 800668a:	b083      	sub	sp, #12
 800668c:	af00      	add	r7, sp, #0
 800668e:	4603      	mov	r3, r0
 8006690:	80fb      	strh	r3, [r7, #6]
 8006692:	460b      	mov	r3, r1
 8006694:	717b      	strb	r3, [r7, #5]
 8006696:	4613      	mov	r3, r2
 8006698:	713b      	strb	r3, [r7, #4]
  if (status == 0x02) { /* Pairing Failed */
 800669a:	797b      	ldrb	r3, [r7, #5]
 800669c:	2b02      	cmp	r3, #2
 800669e:	d002      	beq.n	80066a6 <aci_gap_pairing_complete_event+0x1e>
    PRINT_DBG("aci_gap_pairing_complete_event failed:0x%02x with reason 0x%02x\r\n", status, reason);
  }
  else {
    paired = TRUE;
 80066a0:	4b04      	ldr	r3, [pc, #16]	; (80066b4 <aci_gap_pairing_complete_event+0x2c>)
 80066a2:	2201      	movs	r2, #1
 80066a4:	701a      	strb	r2, [r3, #0]
    PRINT_DBG("aci_gap_pairing_complete_event with status 0x%02x\r\n", status);
  }
}
 80066a6:	bf00      	nop
 80066a8:	370c      	adds	r7, #12
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr
 80066b2:	bf00      	nop
 80066b4:	2000035c 	.word	0x2000035c

080066b8 <Add_HWServW2ST_Service>:
 * @brief  Add the 'HW' service (and the Environmental and AccGyr characteristics).
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_HWServW2ST_Service(void)
{
 80066b8:	b590      	push	{r4, r7, lr}
 80066ba:	b08d      	sub	sp, #52	; 0x34
 80066bc:	af06      	add	r7, sp, #24
  tBleStatus ret;
  uint8_t uuid[16];
  /* num of characteristics of this service */
  uint8_t char_number = 5;
 80066be:	2305      	movs	r3, #5
 80066c0:	75fb      	strb	r3, [r7, #23]
  /* number of attribute records that can be added to this service */
  uint8_t max_attribute_records = 1+(3*char_number);
 80066c2:	7dfb      	ldrb	r3, [r7, #23]
 80066c4:	461a      	mov	r2, r3
 80066c6:	0052      	lsls	r2, r2, #1
 80066c8:	4413      	add	r3, r2
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	3301      	adds	r3, #1
 80066ce:	75bb      	strb	r3, [r7, #22]

  /* add HW_SENS_W2ST service */
  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 80066d0:	231b      	movs	r3, #27
 80066d2:	713b      	strb	r3, [r7, #4]
 80066d4:	23c5      	movs	r3, #197	; 0xc5
 80066d6:	717b      	strb	r3, [r7, #5]
 80066d8:	23d5      	movs	r3, #213	; 0xd5
 80066da:	71bb      	strb	r3, [r7, #6]
 80066dc:	23a5      	movs	r3, #165	; 0xa5
 80066de:	71fb      	strb	r3, [r7, #7]
 80066e0:	2302      	movs	r3, #2
 80066e2:	723b      	strb	r3, [r7, #8]
 80066e4:	2300      	movs	r3, #0
 80066e6:	727b      	strb	r3, [r7, #9]
 80066e8:	23b4      	movs	r3, #180	; 0xb4
 80066ea:	72bb      	strb	r3, [r7, #10]
 80066ec:	239a      	movs	r3, #154	; 0x9a
 80066ee:	72fb      	strb	r3, [r7, #11]
 80066f0:	23e1      	movs	r3, #225	; 0xe1
 80066f2:	733b      	strb	r3, [r7, #12]
 80066f4:	2311      	movs	r3, #17
 80066f6:	737b      	strb	r3, [r7, #13]
 80066f8:	2301      	movs	r3, #1
 80066fa:	73bb      	strb	r3, [r7, #14]
 80066fc:	2300      	movs	r3, #0
 80066fe:	73fb      	strb	r3, [r7, #15]
 8006700:	2300      	movs	r3, #0
 8006702:	743b      	strb	r3, [r7, #16]
 8006704:	2300      	movs	r3, #0
 8006706:	747b      	strb	r3, [r7, #17]
 8006708:	2300      	movs	r3, #0
 800670a:	74bb      	strb	r3, [r7, #18]
 800670c:	2300      	movs	r3, #0
 800670e:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 8006710:	4b51      	ldr	r3, [pc, #324]	; (8006858 <Add_HWServW2ST_Service+0x1a0>)
 8006712:	461c      	mov	r4, r3
 8006714:	1d3b      	adds	r3, r7, #4
 8006716:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006718:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_service(UUID_TYPE_128, &service_uuid, PRIMARY_SERVICE,
 800671c:	7dbb      	ldrb	r3, [r7, #22]
 800671e:	4a4f      	ldr	r2, [pc, #316]	; (800685c <Add_HWServW2ST_Service+0x1a4>)
 8006720:	9200      	str	r2, [sp, #0]
 8006722:	2201      	movs	r2, #1
 8006724:	494c      	ldr	r1, [pc, #304]	; (8006858 <Add_HWServW2ST_Service+0x1a0>)
 8006726:	2002      	movs	r0, #2
 8006728:	f006 fb5f 	bl	800cdea <aci_gatt_add_service>
 800672c:	4603      	mov	r3, r0
 800672e:	757b      	strb	r3, [r7, #21]
                             max_attribute_records, &HWServW2STHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8006730:	7d7b      	ldrb	r3, [r7, #21]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d001      	beq.n	800673a <Add_HWServW2ST_Service+0x82>
    return BLE_STATUS_ERROR;
 8006736:	2347      	movs	r3, #71	; 0x47
 8006738:	e08a      	b.n	8006850 <Add_HWServW2ST_Service+0x198>

  /* Fill the Environmental BLE Characteristc */
  COPY_ENVIRONMENTAL_W2ST_CHAR_UUID(uuid);
 800673a:	231b      	movs	r3, #27
 800673c:	713b      	strb	r3, [r7, #4]
 800673e:	23c5      	movs	r3, #197	; 0xc5
 8006740:	717b      	strb	r3, [r7, #5]
 8006742:	23d5      	movs	r3, #213	; 0xd5
 8006744:	71bb      	strb	r3, [r7, #6]
 8006746:	23a5      	movs	r3, #165	; 0xa5
 8006748:	71fb      	strb	r3, [r7, #7]
 800674a:	2302      	movs	r3, #2
 800674c:	723b      	strb	r3, [r7, #8]
 800674e:	2300      	movs	r3, #0
 8006750:	727b      	strb	r3, [r7, #9]
 8006752:	2336      	movs	r3, #54	; 0x36
 8006754:	72bb      	strb	r3, [r7, #10]
 8006756:	23ac      	movs	r3, #172	; 0xac
 8006758:	72fb      	strb	r3, [r7, #11]
 800675a:	23e1      	movs	r3, #225	; 0xe1
 800675c:	733b      	strb	r3, [r7, #12]
 800675e:	2311      	movs	r3, #17
 8006760:	737b      	strb	r3, [r7, #13]
 8006762:	2301      	movs	r3, #1
 8006764:	73bb      	strb	r3, [r7, #14]
 8006766:	2300      	movs	r3, #0
 8006768:	73fb      	strb	r3, [r7, #15]
 800676a:	2300      	movs	r3, #0
 800676c:	743b      	strb	r3, [r7, #16]
 800676e:	2300      	movs	r3, #0
 8006770:	747b      	strb	r3, [r7, #17]
 8006772:	2300      	movs	r3, #0
 8006774:	74bb      	strb	r3, [r7, #18]
 8006776:	2300      	movs	r3, #0
 8006778:	74fb      	strb	r3, [r7, #19]
  uuid[14] |= 0x04; /* One Temperature value*/
 800677a:	7cbb      	ldrb	r3, [r7, #18]
 800677c:	f043 0304 	orr.w	r3, r3, #4
 8006780:	b2db      	uxtb	r3, r3
 8006782:	74bb      	strb	r3, [r7, #18]
  uuid[14] |= 0x10; /* Pressure value*/
 8006784:	7cbb      	ldrb	r3, [r7, #18]
 8006786:	f043 0310 	orr.w	r3, r3, #16
 800678a:	b2db      	uxtb	r3, r3
 800678c:	74bb      	strb	r3, [r7, #18]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 800678e:	4b34      	ldr	r3, [pc, #208]	; (8006860 <Add_HWServW2ST_Service+0x1a8>)
 8006790:	461c      	mov	r4, r3
 8006792:	1d3b      	adds	r3, r7, #4
 8006794:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006796:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, &char_uuid,
 800679a:	4b30      	ldr	r3, [pc, #192]	; (800685c <Add_HWServW2ST_Service+0x1a4>)
 800679c:	8818      	ldrh	r0, [r3, #0]
 800679e:	4b31      	ldr	r3, [pc, #196]	; (8006864 <Add_HWServW2ST_Service+0x1ac>)
 80067a0:	9305      	str	r3, [sp, #20]
 80067a2:	2300      	movs	r3, #0
 80067a4:	9304      	str	r3, [sp, #16]
 80067a6:	2310      	movs	r3, #16
 80067a8:	9303      	str	r3, [sp, #12]
 80067aa:	2304      	movs	r3, #4
 80067ac:	9302      	str	r3, [sp, #8]
 80067ae:	2300      	movs	r3, #0
 80067b0:	9301      	str	r3, [sp, #4]
 80067b2:	2312      	movs	r3, #18
 80067b4:	9300      	str	r3, [sp, #0]
 80067b6:	2308      	movs	r3, #8
 80067b8:	4a29      	ldr	r2, [pc, #164]	; (8006860 <Add_HWServW2ST_Service+0x1a8>)
 80067ba:	2102      	movs	r1, #2
 80067bc:	f006 fbeb 	bl	800cf96 <aci_gatt_add_char>
 80067c0:	4603      	mov	r3, r0
 80067c2:	757b      	strb	r3, [r7, #21]
                           2+2+4,
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &EnvironmentalCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 80067c4:	7d7b      	ldrb	r3, [r7, #21]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d001      	beq.n	80067ce <Add_HWServW2ST_Service+0x116>
    return BLE_STATUS_ERROR;
 80067ca:	2347      	movs	r3, #71	; 0x47
 80067cc:	e040      	b.n	8006850 <Add_HWServW2ST_Service+0x198>

  /* Fill the AccGyroMag BLE Characteristc */
  COPY_ACC_GYRO_MAG_W2ST_CHAR_UUID(uuid);
 80067ce:	231b      	movs	r3, #27
 80067d0:	713b      	strb	r3, [r7, #4]
 80067d2:	23c5      	movs	r3, #197	; 0xc5
 80067d4:	717b      	strb	r3, [r7, #5]
 80067d6:	23d5      	movs	r3, #213	; 0xd5
 80067d8:	71bb      	strb	r3, [r7, #6]
 80067da:	23a5      	movs	r3, #165	; 0xa5
 80067dc:	71fb      	strb	r3, [r7, #7]
 80067de:	2302      	movs	r3, #2
 80067e0:	723b      	strb	r3, [r7, #8]
 80067e2:	2300      	movs	r3, #0
 80067e4:	727b      	strb	r3, [r7, #9]
 80067e6:	2336      	movs	r3, #54	; 0x36
 80067e8:	72bb      	strb	r3, [r7, #10]
 80067ea:	23ac      	movs	r3, #172	; 0xac
 80067ec:	72fb      	strb	r3, [r7, #11]
 80067ee:	23e1      	movs	r3, #225	; 0xe1
 80067f0:	733b      	strb	r3, [r7, #12]
 80067f2:	2311      	movs	r3, #17
 80067f4:	737b      	strb	r3, [r7, #13]
 80067f6:	2301      	movs	r3, #1
 80067f8:	73bb      	strb	r3, [r7, #14]
 80067fa:	2300      	movs	r3, #0
 80067fc:	73fb      	strb	r3, [r7, #15]
 80067fe:	2300      	movs	r3, #0
 8006800:	743b      	strb	r3, [r7, #16]
 8006802:	2300      	movs	r3, #0
 8006804:	747b      	strb	r3, [r7, #17]
 8006806:	23e0      	movs	r3, #224	; 0xe0
 8006808:	74bb      	strb	r3, [r7, #18]
 800680a:	2300      	movs	r3, #0
 800680c:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 800680e:	4b14      	ldr	r3, [pc, #80]	; (8006860 <Add_HWServW2ST_Service+0x1a8>)
 8006810:	461c      	mov	r4, r3
 8006812:	1d3b      	adds	r3, r7, #4
 8006814:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006816:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, &char_uuid,
 800681a:	4b10      	ldr	r3, [pc, #64]	; (800685c <Add_HWServW2ST_Service+0x1a4>)
 800681c:	8818      	ldrh	r0, [r3, #0]
 800681e:	4b12      	ldr	r3, [pc, #72]	; (8006868 <Add_HWServW2ST_Service+0x1b0>)
 8006820:	9305      	str	r3, [sp, #20]
 8006822:	2300      	movs	r3, #0
 8006824:	9304      	str	r3, [sp, #16]
 8006826:	2310      	movs	r3, #16
 8006828:	9303      	str	r3, [sp, #12]
 800682a:	2304      	movs	r3, #4
 800682c:	9302      	str	r3, [sp, #8]
 800682e:	2300      	movs	r3, #0
 8006830:	9301      	str	r3, [sp, #4]
 8006832:	2310      	movs	r3, #16
 8006834:	9300      	str	r3, [sp, #0]
 8006836:	2314      	movs	r3, #20
 8006838:	4a09      	ldr	r2, [pc, #36]	; (8006860 <Add_HWServW2ST_Service+0x1a8>)
 800683a:	2102      	movs	r1, #2
 800683c:	f006 fbab 	bl	800cf96 <aci_gatt_add_char>
 8006840:	4603      	mov	r3, r0
 8006842:	757b      	strb	r3, [r7, #21]
                           2+3*3*2,
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccGyroMagCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8006844:	7d7b      	ldrb	r3, [r7, #21]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d001      	beq.n	800684e <Add_HWServW2ST_Service+0x196>
    return BLE_STATUS_ERROR;
 800684a:	2347      	movs	r3, #71	; 0x47
 800684c:	e000      	b.n	8006850 <Add_HWServW2ST_Service+0x198>

  return BLE_STATUS_SUCCESS;
 800684e:	2300      	movs	r3, #0
}
 8006850:	4618      	mov	r0, r3
 8006852:	371c      	adds	r7, #28
 8006854:	46bd      	mov	sp, r7
 8006856:	bd90      	pop	{r4, r7, pc}
 8006858:	20000208 	.word	0x20000208
 800685c:	200000d8 	.word	0x200000d8
 8006860:	20000218 	.word	0x20000218
 8006864:	200000da 	.word	0x200000da
 8006868:	200000dc 	.word	0x200000dc

0800686c <Add_SWServW2ST_Service>:
 * @brief  Add the SW Feature service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_SWServW2ST_Service(void)
{
 800686c:	b590      	push	{r4, r7, lr}
 800686e:	b08d      	sub	sp, #52	; 0x34
 8006870:	af06      	add	r7, sp, #24
  tBleStatus ret;
  uint8_t uuid[16];
  /* num of characteristics of this service */
  uint8_t char_number = 1;
 8006872:	2301      	movs	r3, #1
 8006874:	75fb      	strb	r3, [r7, #23]
  /* number of attribute records that can be added to this service */
  uint8_t max_attribute_records = 1+(3*char_number);
 8006876:	7dfb      	ldrb	r3, [r7, #23]
 8006878:	461a      	mov	r2, r3
 800687a:	0052      	lsls	r2, r2, #1
 800687c:	4413      	add	r3, r2
 800687e:	b2db      	uxtb	r3, r3
 8006880:	3301      	adds	r3, #1
 8006882:	75bb      	strb	r3, [r7, #22]

  /* add SW_SENS_W2ST service */
  COPY_SW_SENS_W2ST_SERVICE_UUID(uuid);
 8006884:	231b      	movs	r3, #27
 8006886:	713b      	strb	r3, [r7, #4]
 8006888:	23c5      	movs	r3, #197	; 0xc5
 800688a:	717b      	strb	r3, [r7, #5]
 800688c:	23d5      	movs	r3, #213	; 0xd5
 800688e:	71bb      	strb	r3, [r7, #6]
 8006890:	23a5      	movs	r3, #165	; 0xa5
 8006892:	71fb      	strb	r3, [r7, #7]
 8006894:	2302      	movs	r3, #2
 8006896:	723b      	strb	r3, [r7, #8]
 8006898:	2300      	movs	r3, #0
 800689a:	727b      	strb	r3, [r7, #9]
 800689c:	23b4      	movs	r3, #180	; 0xb4
 800689e:	72bb      	strb	r3, [r7, #10]
 80068a0:	239a      	movs	r3, #154	; 0x9a
 80068a2:	72fb      	strb	r3, [r7, #11]
 80068a4:	23e1      	movs	r3, #225	; 0xe1
 80068a6:	733b      	strb	r3, [r7, #12]
 80068a8:	2311      	movs	r3, #17
 80068aa:	737b      	strb	r3, [r7, #13]
 80068ac:	2302      	movs	r3, #2
 80068ae:	73bb      	strb	r3, [r7, #14]
 80068b0:	2300      	movs	r3, #0
 80068b2:	73fb      	strb	r3, [r7, #15]
 80068b4:	2300      	movs	r3, #0
 80068b6:	743b      	strb	r3, [r7, #16]
 80068b8:	2300      	movs	r3, #0
 80068ba:	747b      	strb	r3, [r7, #17]
 80068bc:	2300      	movs	r3, #0
 80068be:	74bb      	strb	r3, [r7, #18]
 80068c0:	2300      	movs	r3, #0
 80068c2:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 80068c4:	4b2d      	ldr	r3, [pc, #180]	; (800697c <Add_SWServW2ST_Service+0x110>)
 80068c6:	461c      	mov	r4, r3
 80068c8:	1d3b      	adds	r3, r7, #4
 80068ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80068cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_service(UUID_TYPE_128, &service_uuid, PRIMARY_SERVICE,
 80068d0:	7dbb      	ldrb	r3, [r7, #22]
 80068d2:	4a2b      	ldr	r2, [pc, #172]	; (8006980 <Add_SWServW2ST_Service+0x114>)
 80068d4:	9200      	str	r2, [sp, #0]
 80068d6:	2201      	movs	r2, #1
 80068d8:	4928      	ldr	r1, [pc, #160]	; (800697c <Add_SWServW2ST_Service+0x110>)
 80068da:	2002      	movs	r0, #2
 80068dc:	f006 fa85 	bl	800cdea <aci_gatt_add_service>
 80068e0:	4603      	mov	r3, r0
 80068e2:	757b      	strb	r3, [r7, #21]
                             max_attribute_records, &SWServW2STHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 80068e4:	7d7b      	ldrb	r3, [r7, #21]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d13f      	bne.n	800696a <Add_SWServW2ST_Service+0xfe>
    goto fail;
  }

  COPY_QUATERNIONS_W2ST_CHAR_UUID(uuid);
 80068ea:	231b      	movs	r3, #27
 80068ec:	713b      	strb	r3, [r7, #4]
 80068ee:	23c5      	movs	r3, #197	; 0xc5
 80068f0:	717b      	strb	r3, [r7, #5]
 80068f2:	23d5      	movs	r3, #213	; 0xd5
 80068f4:	71bb      	strb	r3, [r7, #6]
 80068f6:	23a5      	movs	r3, #165	; 0xa5
 80068f8:	71fb      	strb	r3, [r7, #7]
 80068fa:	2302      	movs	r3, #2
 80068fc:	723b      	strb	r3, [r7, #8]
 80068fe:	2300      	movs	r3, #0
 8006900:	727b      	strb	r3, [r7, #9]
 8006902:	2336      	movs	r3, #54	; 0x36
 8006904:	72bb      	strb	r3, [r7, #10]
 8006906:	23ac      	movs	r3, #172	; 0xac
 8006908:	72fb      	strb	r3, [r7, #11]
 800690a:	23e1      	movs	r3, #225	; 0xe1
 800690c:	733b      	strb	r3, [r7, #12]
 800690e:	2311      	movs	r3, #17
 8006910:	737b      	strb	r3, [r7, #13]
 8006912:	2301      	movs	r3, #1
 8006914:	73bb      	strb	r3, [r7, #14]
 8006916:	2300      	movs	r3, #0
 8006918:	73fb      	strb	r3, [r7, #15]
 800691a:	2300      	movs	r3, #0
 800691c:	743b      	strb	r3, [r7, #16]
 800691e:	2301      	movs	r3, #1
 8006920:	747b      	strb	r3, [r7, #17]
 8006922:	2300      	movs	r3, #0
 8006924:	74bb      	strb	r3, [r7, #18]
 8006926:	2300      	movs	r3, #0
 8006928:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 800692a:	4b16      	ldr	r3, [pc, #88]	; (8006984 <Add_SWServW2ST_Service+0x118>)
 800692c:	461c      	mov	r4, r3
 800692e:	1d3b      	adds	r3, r7, #4
 8006930:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006932:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(SWServW2STHandle, UUID_TYPE_128, &char_uuid,
 8006936:	4b12      	ldr	r3, [pc, #72]	; (8006980 <Add_SWServW2ST_Service+0x114>)
 8006938:	8818      	ldrh	r0, [r3, #0]
 800693a:	4b13      	ldr	r3, [pc, #76]	; (8006988 <Add_SWServW2ST_Service+0x11c>)
 800693c:	9305      	str	r3, [sp, #20]
 800693e:	2300      	movs	r3, #0
 8006940:	9304      	str	r3, [sp, #16]
 8006942:	2310      	movs	r3, #16
 8006944:	9303      	str	r3, [sp, #12]
 8006946:	2304      	movs	r3, #4
 8006948:	9302      	str	r3, [sp, #8]
 800694a:	2300      	movs	r3, #0
 800694c:	9301      	str	r3, [sp, #4]
 800694e:	2310      	movs	r3, #16
 8006950:	9300      	str	r3, [sp, #0]
 8006952:	2308      	movs	r3, #8
 8006954:	4a0b      	ldr	r2, [pc, #44]	; (8006984 <Add_SWServW2ST_Service+0x118>)
 8006956:	2102      	movs	r1, #2
 8006958:	f006 fb1d 	bl	800cf96 <aci_gatt_add_char>
 800695c:	4603      	mov	r3, r0
 800695e:	757b      	strb	r3, [r7, #21]
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &QuaternionsCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8006960:	7d7b      	ldrb	r3, [r7, #21]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d103      	bne.n	800696e <Add_SWServW2ST_Service+0x102>
    goto fail;
  }

  return BLE_STATUS_SUCCESS;
 8006966:	2300      	movs	r3, #0
 8006968:	e003      	b.n	8006972 <Add_SWServW2ST_Service+0x106>
    goto fail;
 800696a:	bf00      	nop
 800696c:	e000      	b.n	8006970 <Add_SWServW2ST_Service+0x104>
    goto fail;
 800696e:	bf00      	nop

fail:
  return BLE_STATUS_ERROR;
 8006970:	2347      	movs	r3, #71	; 0x47
}
 8006972:	4618      	mov	r0, r3
 8006974:	371c      	adds	r7, #28
 8006976:	46bd      	mov	sp, r7
 8006978:	bd90      	pop	{r4, r7, pc}
 800697a:	bf00      	nop
 800697c:	20000208 	.word	0x20000208
 8006980:	200000de 	.word	0x200000de
 8006984:	20000218 	.word	0x20000218
 8006988:	200000e0 	.word	0x200000e0

0800698c <Add_ConsoleW2ST_Service>:
 * @brief  Add the Console service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_ConsoleW2ST_Service(void)
{
 800698c:	b590      	push	{r4, r7, lr}
 800698e:	b08d      	sub	sp, #52	; 0x34
 8006990:	af06      	add	r7, sp, #24
  /* num of characteristics of this service */
  uint8_t char_number = 2;
 8006992:	2302      	movs	r3, #2
 8006994:	75fb      	strb	r3, [r7, #23]
  /* number of attribute records that can be added to this service */
  uint8_t max_attribute_records = 1+(3*char_number);
 8006996:	7dfb      	ldrb	r3, [r7, #23]
 8006998:	461a      	mov	r2, r3
 800699a:	0052      	lsls	r2, r2, #1
 800699c:	4413      	add	r3, r2
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	3301      	adds	r3, #1
 80069a2:	75bb      	strb	r3, [r7, #22]
  tBleStatus ret;

  uint8_t uuid[16];

  COPY_CONSOLE_SERVICE_UUID(uuid);
 80069a4:	231b      	movs	r3, #27
 80069a6:	713b      	strb	r3, [r7, #4]
 80069a8:	23c5      	movs	r3, #197	; 0xc5
 80069aa:	717b      	strb	r3, [r7, #5]
 80069ac:	23d5      	movs	r3, #213	; 0xd5
 80069ae:	71bb      	strb	r3, [r7, #6]
 80069b0:	23a5      	movs	r3, #165	; 0xa5
 80069b2:	71fb      	strb	r3, [r7, #7]
 80069b4:	2302      	movs	r3, #2
 80069b6:	723b      	strb	r3, [r7, #8]
 80069b8:	2300      	movs	r3, #0
 80069ba:	727b      	strb	r3, [r7, #9]
 80069bc:	23b4      	movs	r3, #180	; 0xb4
 80069be:	72bb      	strb	r3, [r7, #10]
 80069c0:	239a      	movs	r3, #154	; 0x9a
 80069c2:	72fb      	strb	r3, [r7, #11]
 80069c4:	23e1      	movs	r3, #225	; 0xe1
 80069c6:	733b      	strb	r3, [r7, #12]
 80069c8:	2311      	movs	r3, #17
 80069ca:	737b      	strb	r3, [r7, #13]
 80069cc:	230e      	movs	r3, #14
 80069ce:	73bb      	strb	r3, [r7, #14]
 80069d0:	2300      	movs	r3, #0
 80069d2:	73fb      	strb	r3, [r7, #15]
 80069d4:	2300      	movs	r3, #0
 80069d6:	743b      	strb	r3, [r7, #16]
 80069d8:	2300      	movs	r3, #0
 80069da:	747b      	strb	r3, [r7, #17]
 80069dc:	2300      	movs	r3, #0
 80069de:	74bb      	strb	r3, [r7, #18]
 80069e0:	2300      	movs	r3, #0
 80069e2:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 80069e4:	4b4d      	ldr	r3, [pc, #308]	; (8006b1c <Add_ConsoleW2ST_Service+0x190>)
 80069e6:	461c      	mov	r4, r3
 80069e8:	1d3b      	adds	r3, r7, #4
 80069ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80069ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_service(UUID_TYPE_128,  &service_uuid, PRIMARY_SERVICE,
 80069f0:	7dbb      	ldrb	r3, [r7, #22]
 80069f2:	4a4b      	ldr	r2, [pc, #300]	; (8006b20 <Add_ConsoleW2ST_Service+0x194>)
 80069f4:	9200      	str	r2, [sp, #0]
 80069f6:	2201      	movs	r2, #1
 80069f8:	4948      	ldr	r1, [pc, #288]	; (8006b1c <Add_ConsoleW2ST_Service+0x190>)
 80069fa:	2002      	movs	r0, #2
 80069fc:	f006 f9f5 	bl	800cdea <aci_gatt_add_service>
 8006a00:	4603      	mov	r3, r0
 8006a02:	757b      	strb	r3, [r7, #21]
                             max_attribute_records,
                             &ConsoleW2STHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8006a04:	7d7b      	ldrb	r3, [r7, #21]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d17d      	bne.n	8006b06 <Add_ConsoleW2ST_Service+0x17a>
    goto fail;
  }

  COPY_TERM_CHAR_UUID(uuid);
 8006a0a:	231b      	movs	r3, #27
 8006a0c:	713b      	strb	r3, [r7, #4]
 8006a0e:	23c5      	movs	r3, #197	; 0xc5
 8006a10:	717b      	strb	r3, [r7, #5]
 8006a12:	23d5      	movs	r3, #213	; 0xd5
 8006a14:	71bb      	strb	r3, [r7, #6]
 8006a16:	23a5      	movs	r3, #165	; 0xa5
 8006a18:	71fb      	strb	r3, [r7, #7]
 8006a1a:	2302      	movs	r3, #2
 8006a1c:	723b      	strb	r3, [r7, #8]
 8006a1e:	2300      	movs	r3, #0
 8006a20:	727b      	strb	r3, [r7, #9]
 8006a22:	2336      	movs	r3, #54	; 0x36
 8006a24:	72bb      	strb	r3, [r7, #10]
 8006a26:	23ac      	movs	r3, #172	; 0xac
 8006a28:	72fb      	strb	r3, [r7, #11]
 8006a2a:	23e1      	movs	r3, #225	; 0xe1
 8006a2c:	733b      	strb	r3, [r7, #12]
 8006a2e:	2311      	movs	r3, #17
 8006a30:	737b      	strb	r3, [r7, #13]
 8006a32:	230e      	movs	r3, #14
 8006a34:	73bb      	strb	r3, [r7, #14]
 8006a36:	2300      	movs	r3, #0
 8006a38:	73fb      	strb	r3, [r7, #15]
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	743b      	strb	r3, [r7, #16]
 8006a3e:	2300      	movs	r3, #0
 8006a40:	747b      	strb	r3, [r7, #17]
 8006a42:	2300      	movs	r3, #0
 8006a44:	74bb      	strb	r3, [r7, #18]
 8006a46:	2300      	movs	r3, #0
 8006a48:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8006a4a:	4b36      	ldr	r3, [pc, #216]	; (8006b24 <Add_ConsoleW2ST_Service+0x198>)
 8006a4c:	461c      	mov	r4, r3
 8006a4e:	1d3b      	adds	r3, r7, #4
 8006a50:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006a52:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(ConsoleW2STHandle, UUID_TYPE_128, &char_uuid, W2ST_MAX_CHAR_LEN,
 8006a56:	4b32      	ldr	r3, [pc, #200]	; (8006b20 <Add_ConsoleW2ST_Service+0x194>)
 8006a58:	8818      	ldrh	r0, [r3, #0]
 8006a5a:	4b33      	ldr	r3, [pc, #204]	; (8006b28 <Add_ConsoleW2ST_Service+0x19c>)
 8006a5c:	9305      	str	r3, [sp, #20]
 8006a5e:	2301      	movs	r3, #1
 8006a60:	9304      	str	r3, [sp, #16]
 8006a62:	2310      	movs	r3, #16
 8006a64:	9303      	str	r3, [sp, #12]
 8006a66:	2305      	movs	r3, #5
 8006a68:	9302      	str	r3, [sp, #8]
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	9301      	str	r3, [sp, #4]
 8006a6e:	231e      	movs	r3, #30
 8006a70:	9300      	str	r3, [sp, #0]
 8006a72:	2314      	movs	r3, #20
 8006a74:	4a2b      	ldr	r2, [pc, #172]	; (8006b24 <Add_ConsoleW2ST_Service+0x198>)
 8006a76:	2102      	movs	r1, #2
 8006a78:	f006 fa8d 	bl	800cf96 <aci_gatt_add_char>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	757b      	strb	r3, [r7, #21]
                           CHAR_PROP_NOTIFY| CHAR_PROP_WRITE_WITHOUT_RESP | CHAR_PROP_WRITE | CHAR_PROP_READ ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_ATTRIBUTE_WRITE | GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 1, &TermCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8006a80:	7d7b      	ldrb	r3, [r7, #21]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d141      	bne.n	8006b0a <Add_ConsoleW2ST_Service+0x17e>
    goto fail;
  }

  COPY_STDERR_CHAR_UUID(uuid);
 8006a86:	231b      	movs	r3, #27
 8006a88:	713b      	strb	r3, [r7, #4]
 8006a8a:	23c5      	movs	r3, #197	; 0xc5
 8006a8c:	717b      	strb	r3, [r7, #5]
 8006a8e:	23d5      	movs	r3, #213	; 0xd5
 8006a90:	71bb      	strb	r3, [r7, #6]
 8006a92:	23a5      	movs	r3, #165	; 0xa5
 8006a94:	71fb      	strb	r3, [r7, #7]
 8006a96:	2302      	movs	r3, #2
 8006a98:	723b      	strb	r3, [r7, #8]
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	727b      	strb	r3, [r7, #9]
 8006a9e:	2336      	movs	r3, #54	; 0x36
 8006aa0:	72bb      	strb	r3, [r7, #10]
 8006aa2:	23ac      	movs	r3, #172	; 0xac
 8006aa4:	72fb      	strb	r3, [r7, #11]
 8006aa6:	23e1      	movs	r3, #225	; 0xe1
 8006aa8:	733b      	strb	r3, [r7, #12]
 8006aaa:	2311      	movs	r3, #17
 8006aac:	737b      	strb	r3, [r7, #13]
 8006aae:	230e      	movs	r3, #14
 8006ab0:	73bb      	strb	r3, [r7, #14]
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	73fb      	strb	r3, [r7, #15]
 8006ab6:	2302      	movs	r3, #2
 8006ab8:	743b      	strb	r3, [r7, #16]
 8006aba:	2300      	movs	r3, #0
 8006abc:	747b      	strb	r3, [r7, #17]
 8006abe:	2300      	movs	r3, #0
 8006ac0:	74bb      	strb	r3, [r7, #18]
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8006ac6:	4b17      	ldr	r3, [pc, #92]	; (8006b24 <Add_ConsoleW2ST_Service+0x198>)
 8006ac8:	461c      	mov	r4, r3
 8006aca:	1d3b      	adds	r3, r7, #4
 8006acc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006ace:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(ConsoleW2STHandle, UUID_TYPE_128, &char_uuid, W2ST_MAX_CHAR_LEN,
 8006ad2:	4b13      	ldr	r3, [pc, #76]	; (8006b20 <Add_ConsoleW2ST_Service+0x194>)
 8006ad4:	8818      	ldrh	r0, [r3, #0]
 8006ad6:	4b15      	ldr	r3, [pc, #84]	; (8006b2c <Add_ConsoleW2ST_Service+0x1a0>)
 8006ad8:	9305      	str	r3, [sp, #20]
 8006ada:	2301      	movs	r3, #1
 8006adc:	9304      	str	r3, [sp, #16]
 8006ade:	2310      	movs	r3, #16
 8006ae0:	9303      	str	r3, [sp, #12]
 8006ae2:	2304      	movs	r3, #4
 8006ae4:	9302      	str	r3, [sp, #8]
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	9301      	str	r3, [sp, #4]
 8006aea:	2312      	movs	r3, #18
 8006aec:	9300      	str	r3, [sp, #0]
 8006aee:	2314      	movs	r3, #20
 8006af0:	4a0c      	ldr	r2, [pc, #48]	; (8006b24 <Add_ConsoleW2ST_Service+0x198>)
 8006af2:	2102      	movs	r1, #2
 8006af4:	f006 fa4f 	bl	800cf96 <aci_gatt_add_char>
 8006af8:	4603      	mov	r3, r0
 8006afa:	757b      	strb	r3, [r7, #21]
                           CHAR_PROP_NOTIFY | CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 1, &StdErrCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8006afc:	7d7b      	ldrb	r3, [r7, #21]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d105      	bne.n	8006b0e <Add_ConsoleW2ST_Service+0x182>
     goto fail;
  }

  return BLE_STATUS_SUCCESS;
 8006b02:	2300      	movs	r3, #0
 8006b04:	e005      	b.n	8006b12 <Add_ConsoleW2ST_Service+0x186>
    goto fail;
 8006b06:	bf00      	nop
 8006b08:	e002      	b.n	8006b10 <Add_ConsoleW2ST_Service+0x184>
    goto fail;
 8006b0a:	bf00      	nop
 8006b0c:	e000      	b.n	8006b10 <Add_ConsoleW2ST_Service+0x184>
     goto fail;
 8006b0e:	bf00      	nop

fail:
  return BLE_STATUS_ERROR;
 8006b10:	2347      	movs	r3, #71	; 0x47
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	371c      	adds	r7, #28
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd90      	pop	{r4, r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	20000208 	.word	0x20000208
 8006b20:	200000e2 	.word	0x200000e2
 8006b24:	20000218 	.word	0x20000218
 8006b28:	200000e4 	.word	0x200000e4
 8006b2c:	200000e6 	.word	0x200000e6

08006b30 <Environmental_Update>:
 * @param  int32_t pressure value
 * @param  int16_t temperature value
 * @retval tBleStatus Status
 */
tBleStatus Environmental_Update(int32_t press, int16_t temp)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b088      	sub	sp, #32
 8006b34:	af02      	add	r7, sp, #8
 8006b36:	6078      	str	r0, [r7, #4]
 8006b38:	460b      	mov	r3, r1
 8006b3a:	807b      	strh	r3, [r7, #2]
  tBleStatus ret;
  uint8_t buff[8];
  HOST_TO_LE_16(buff, HAL_GetTick()>>3);
 8006b3c:	f001 fe9c 	bl	8008878 <HAL_GetTick>
 8006b40:	4603      	mov	r3, r0
 8006b42:	08db      	lsrs	r3, r3, #3
 8006b44:	b2db      	uxtb	r3, r3
 8006b46:	733b      	strb	r3, [r7, #12]
 8006b48:	f001 fe96 	bl	8008878 <HAL_GetTick>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	0adb      	lsrs	r3, r3, #11
 8006b50:	b2db      	uxtb	r3, r3
 8006b52:	737b      	strb	r3, [r7, #13]

  HOST_TO_LE_32(buff+2,press);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	73bb      	strb	r3, [r7, #14]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	121b      	asrs	r3, r3, #8
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	73fb      	strb	r3, [r7, #15]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	141b      	asrs	r3, r3, #16
 8006b66:	b2db      	uxtb	r3, r3
 8006b68:	743b      	strb	r3, [r7, #16]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	161b      	asrs	r3, r3, #24
 8006b6e:	b2db      	uxtb	r3, r3
 8006b70:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,temp);
 8006b72:	887b      	ldrh	r3, [r7, #2]
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	74bb      	strb	r3, [r7, #18]
 8006b78:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006b7c:	121b      	asrs	r3, r3, #8
 8006b7e:	b21b      	sxth	r3, r3
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	74fb      	strb	r3, [r7, #19]

  ret = aci_gatt_update_char_value(HWServW2STHandle, EnvironmentalCharHandle,
 8006b84:	4b0b      	ldr	r3, [pc, #44]	; (8006bb4 <Environmental_Update+0x84>)
 8006b86:	8818      	ldrh	r0, [r3, #0]
 8006b88:	4b0b      	ldr	r3, [pc, #44]	; (8006bb8 <Environmental_Update+0x88>)
 8006b8a:	8819      	ldrh	r1, [r3, #0]
 8006b8c:	f107 030c 	add.w	r3, r7, #12
 8006b90:	9300      	str	r3, [sp, #0]
 8006b92:	2308      	movs	r3, #8
 8006b94:	2200      	movs	r2, #0
 8006b96:	f006 fb06 	bl	800d1a6 <aci_gatt_update_char_value>
 8006b9a:	4603      	mov	r3, r0
 8006b9c:	75fb      	strb	r3, [r7, #23]
                                   0, 8, buff);

  if (ret != BLE_STATUS_SUCCESS){
 8006b9e:	7dfb      	ldrb	r3, [r7, #23]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d001      	beq.n	8006ba8 <Environmental_Update+0x78>
    PRINT_DBG("Error while updating TEMP characteristic: 0x%04X\r\n",ret) ;
    return BLE_STATUS_ERROR ;
 8006ba4:	2347      	movs	r3, #71	; 0x47
 8006ba6:	e000      	b.n	8006baa <Environmental_Update+0x7a>
  }

  return BLE_STATUS_SUCCESS;
 8006ba8:	2300      	movs	r3, #0
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3718      	adds	r7, #24
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}
 8006bb2:	bf00      	nop
 8006bb4:	200000d8 	.word	0x200000d8
 8006bb8:	200000da 	.word	0x200000da

08006bbc <Acc_Update>:
 * @brief  Update acceleration characteristic value
 * @param  AxesRaw_t structure containing acceleration value in mg.
 * @retval tBleStatus Status
 */
tBleStatus Acc_Update(AxesRaw_t *x_axes, AxesRaw_t *g_axes, AxesRaw_t *m_axes)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b08c      	sub	sp, #48	; 0x30
 8006bc0:	af02      	add	r7, sp, #8
 8006bc2:	60f8      	str	r0, [r7, #12]
 8006bc4:	60b9      	str	r1, [r7, #8]
 8006bc6:	607a      	str	r2, [r7, #4]
  uint8_t buff[2+2*3*3];
  tBleStatus ret;

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8006bc8:	f001 fe56 	bl	8008878 <HAL_GetTick>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	08db      	lsrs	r3, r3, #3
 8006bd0:	b2db      	uxtb	r3, r3
 8006bd2:	743b      	strb	r3, [r7, #16]
 8006bd4:	f001 fe50 	bl	8008878 <HAL_GetTick>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	0adb      	lsrs	r3, r3, #11
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	747b      	strb	r3, [r7, #17]

  HOST_TO_LE_16(buff+2, -x_axes->AXIS_X);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	425b      	negs	r3, r3
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	74bb      	strb	r3, [r7, #18]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	425b      	negs	r3, r3
 8006bf2:	121b      	asrs	r3, r3, #8
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+4,  x_axes->AXIS_Y);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	753b      	strb	r3, [r7, #20]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	121b      	asrs	r3, r3, #8
 8006c06:	b2db      	uxtb	r3, r3
 8006c08:	757b      	strb	r3, [r7, #21]
  HOST_TO_LE_16(buff+6, -x_axes->AXIS_Z);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	425b      	negs	r3, r3
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	75bb      	strb	r3, [r7, #22]
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	425b      	negs	r3, r3
 8006c1c:	121b      	asrs	r3, r3, #8
 8006c1e:	b2db      	uxtb	r3, r3
 8006c20:	75fb      	strb	r3, [r7, #23]

  HOST_TO_LE_16(buff+8,  g_axes->AXIS_X);
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	763b      	strb	r3, [r7, #24]
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	121b      	asrs	r3, r3, #8
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	767b      	strb	r3, [r7, #25]
  HOST_TO_LE_16(buff+10, g_axes->AXIS_Y);
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	b2db      	uxtb	r3, r3
 8006c3a:	76bb      	strb	r3, [r7, #26]
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	121b      	asrs	r3, r3, #8
 8006c42:	b2db      	uxtb	r3, r3
 8006c44:	76fb      	strb	r3, [r7, #27]
  HOST_TO_LE_16(buff+12, g_axes->AXIS_Z);
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	689b      	ldr	r3, [r3, #8]
 8006c4a:	b2db      	uxtb	r3, r3
 8006c4c:	773b      	strb	r3, [r7, #28]
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	121b      	asrs	r3, r3, #8
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	777b      	strb	r3, [r7, #29]

  HOST_TO_LE_16(buff+14, m_axes->AXIS_X);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	b2db      	uxtb	r3, r3
 8006c5e:	77bb      	strb	r3, [r7, #30]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	121b      	asrs	r3, r3, #8
 8006c66:	b2db      	uxtb	r3, r3
 8006c68:	77fb      	strb	r3, [r7, #31]
  HOST_TO_LE_16(buff+16, m_axes->AXIS_Y);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	f887 3020 	strb.w	r3, [r7, #32]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	121b      	asrs	r3, r3, #8
 8006c7a:	b2db      	uxtb	r3, r3
 8006c7c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  HOST_TO_LE_16(buff+18, m_axes->AXIS_Z);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	689b      	ldr	r3, [r3, #8]
 8006c8e:	121b      	asrs	r3, r3, #8
 8006c90:	b2db      	uxtb	r3, r3
 8006c92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  ret = aci_gatt_update_char_value(HWServW2STHandle, AccGyroMagCharHandle,
 8006c96:	4b0c      	ldr	r3, [pc, #48]	; (8006cc8 <Acc_Update+0x10c>)
 8006c98:	8818      	ldrh	r0, [r3, #0]
 8006c9a:	4b0c      	ldr	r3, [pc, #48]	; (8006ccc <Acc_Update+0x110>)
 8006c9c:	8819      	ldrh	r1, [r3, #0]
 8006c9e:	f107 0310 	add.w	r3, r7, #16
 8006ca2:	9300      	str	r3, [sp, #0]
 8006ca4:	2314      	movs	r3, #20
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f006 fa7d 	bl	800d1a6 <aci_gatt_update_char_value>
 8006cac:	4603      	mov	r3, r0
 8006cae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				   0, 2+2*3*3, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8006cb2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d001      	beq.n	8006cbe <Acc_Update+0x102>
    PRINT_DBG("Error while updating Acceleration characteristic: 0x%02X\r\n",ret) ;
    return BLE_STATUS_ERROR ;
 8006cba:	2347      	movs	r3, #71	; 0x47
 8006cbc:	e000      	b.n	8006cc0 <Acc_Update+0x104>
  }

  return BLE_STATUS_SUCCESS;
 8006cbe:	2300      	movs	r3, #0
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3728      	adds	r7, #40	; 0x28
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}
 8006cc8:	200000d8 	.word	0x200000d8
 8006ccc:	200000dc 	.word	0x200000dc

08006cd0 <Quat_Update>:
 * @brief  Update quaternions characteristic value
 * @param  SensorAxes_t *data Structure containing the quaterions
 * @retval tBleStatus      Status
 */
tBleStatus Quat_Update(AxesRaw_t *data)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b088      	sub	sp, #32
 8006cd4:	af02      	add	r7, sp, #8
 8006cd6:	6078      	str	r0, [r7, #4]
  tBleStatus ret;
  uint8_t buff[2+6*SEND_N_QUATERNIONS];

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8006cd8:	f001 fdce 	bl	8008878 <HAL_GetTick>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	08db      	lsrs	r3, r3, #3
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	733b      	strb	r3, [r7, #12]
 8006ce4:	f001 fdc8 	bl	8008878 <HAL_GetTick>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	0adb      	lsrs	r3, r3, #11
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	737b      	strb	r3, [r7, #13]

#if SEND_N_QUATERNIONS == 1
  HOST_TO_LE_16(buff+2,data[0].AXIS_X);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	73bb      	strb	r3, [r7, #14]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	121b      	asrs	r3, r3, #8
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	73fb      	strb	r3, [r7, #15]
  HOST_TO_LE_16(buff+4,data[0].AXIS_Y);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	b2db      	uxtb	r3, r3
 8006d08:	743b      	strb	r3, [r7, #16]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	121b      	asrs	r3, r3, #8
 8006d10:	b2db      	uxtb	r3, r3
 8006d12:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,data[0].AXIS_Z);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	b2db      	uxtb	r3, r3
 8006d1a:	74bb      	strb	r3, [r7, #18]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	121b      	asrs	r3, r3, #8
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+18,data[2].AXIS_Z);
#else
#error SEND_N_QUATERNIONS could be only 1,2,3
#endif

  ret = aci_gatt_update_char_value(SWServW2STHandle, QuaternionsCharHandle,
 8006d26:	4b0b      	ldr	r3, [pc, #44]	; (8006d54 <Quat_Update+0x84>)
 8006d28:	8818      	ldrh	r0, [r3, #0]
 8006d2a:	4b0b      	ldr	r3, [pc, #44]	; (8006d58 <Quat_Update+0x88>)
 8006d2c:	8819      	ldrh	r1, [r3, #0]
 8006d2e:	f107 030c 	add.w	r3, r7, #12
 8006d32:	9300      	str	r3, [sp, #0]
 8006d34:	2308      	movs	r3, #8
 8006d36:	2200      	movs	r2, #0
 8006d38:	f006 fa35 	bl	800d1a6 <aci_gatt_update_char_value>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	75fb      	strb	r3, [r7, #23]
				   0, 2+6*SEND_N_QUATERNIONS, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8006d40:	7dfb      	ldrb	r3, [r7, #23]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d001      	beq.n	8006d4a <Quat_Update+0x7a>
    PRINT_DBG("Error while updating Sensor Fusion characteristic: 0x%02X\r\n",ret) ;
    return BLE_STATUS_ERROR ;
 8006d46:	2347      	movs	r3, #71	; 0x47
 8006d48:	e000      	b.n	8006d4c <Quat_Update+0x7c>
  }

  return BLE_STATUS_SUCCESS;
 8006d4a:	2300      	movs	r3, #0
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3718      	adds	r7, #24
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}
 8006d54:	200000de 	.word	0x200000de
 8006d58:	200000e0 	.word	0x200000e0

08006d5c <Term_Update>:
 * @param  uint8_t    *data string to write
 * @param  uint8_t    length length of string to write
 * @retval tBleStatus Status
 */
tBleStatus Term_Update(uint8_t *data,uint8_t length)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b086      	sub	sp, #24
 8006d60:	af02      	add	r7, sp, #8
 8006d62:	6078      	str	r0, [r7, #4]
 8006d64:	460b      	mov	r3, r1
 8006d66:	70fb      	strb	r3, [r7, #3]
  tBleStatus ret;
  uint8_t Offset;
  uint8_t DataToSend;

  /* Split the code in packages */
  for(Offset =0; Offset<length; Offset +=W2ST_MAX_CHAR_LEN){
 8006d68:	2300      	movs	r3, #0
 8006d6a:	73fb      	strb	r3, [r7, #15]
 8006d6c:	e02d      	b.n	8006dca <Term_Update+0x6e>
    DataToSend = (length-Offset);
 8006d6e:	78fa      	ldrb	r2, [r7, #3]
 8006d70:	7bfb      	ldrb	r3, [r7, #15]
 8006d72:	1ad3      	subs	r3, r2, r3
 8006d74:	73bb      	strb	r3, [r7, #14]
    DataToSend = (DataToSend>W2ST_MAX_CHAR_LEN) ?  W2ST_MAX_CHAR_LEN : DataToSend;
 8006d76:	7bbb      	ldrb	r3, [r7, #14]
 8006d78:	2b14      	cmp	r3, #20
 8006d7a:	bf28      	it	cs
 8006d7c:	2314      	movcs	r3, #20
 8006d7e:	73bb      	strb	r3, [r7, #14]

    /* keep a copy */
    memcpy(LastTermBuffer,data+Offset,DataToSend);
 8006d80:	7bfb      	ldrb	r3, [r7, #15]
 8006d82:	687a      	ldr	r2, [r7, #4]
 8006d84:	4413      	add	r3, r2
 8006d86:	7bba      	ldrb	r2, [r7, #14]
 8006d88:	4619      	mov	r1, r3
 8006d8a:	4814      	ldr	r0, [pc, #80]	; (8006ddc <Term_Update+0x80>)
 8006d8c:	f009 f8bc 	bl	800ff08 <memcpy>
    LastTermLen = DataToSend;
 8006d90:	4a13      	ldr	r2, [pc, #76]	; (8006de0 <Term_Update+0x84>)
 8006d92:	7bbb      	ldrb	r3, [r7, #14]
 8006d94:	7013      	strb	r3, [r2, #0]

    ret = aci_gatt_update_char_value(ConsoleW2STHandle, TermCharHandle, 0, DataToSend , data+Offset);
 8006d96:	4b13      	ldr	r3, [pc, #76]	; (8006de4 <Term_Update+0x88>)
 8006d98:	8818      	ldrh	r0, [r3, #0]
 8006d9a:	4b13      	ldr	r3, [pc, #76]	; (8006de8 <Term_Update+0x8c>)
 8006d9c:	8819      	ldrh	r1, [r3, #0]
 8006d9e:	7bfb      	ldrb	r3, [r7, #15]
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	4413      	add	r3, r2
 8006da4:	7bba      	ldrb	r2, [r7, #14]
 8006da6:	9300      	str	r3, [sp, #0]
 8006da8:	4613      	mov	r3, r2
 8006daa:	2200      	movs	r2, #0
 8006dac:	f006 f9fb 	bl	800d1a6 <aci_gatt_update_char_value>
 8006db0:	4603      	mov	r3, r0
 8006db2:	737b      	strb	r3, [r7, #13]
    if (ret != BLE_STATUS_SUCCESS) {
 8006db4:	7b7b      	ldrb	r3, [r7, #13]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d001      	beq.n	8006dbe <Term_Update+0x62>
        PRINT_DBG("Term_Update: Error Updating Stdout Char\r\n");
      return BLE_STATUS_ERROR;
 8006dba:	2347      	movs	r3, #71	; 0x47
 8006dbc:	e00a      	b.n	8006dd4 <Term_Update+0x78>
    }
    HAL_Delay(20);
 8006dbe:	2014      	movs	r0, #20
 8006dc0:	f001 fd66 	bl	8008890 <HAL_Delay>
  for(Offset =0; Offset<length; Offset +=W2ST_MAX_CHAR_LEN){
 8006dc4:	7bfb      	ldrb	r3, [r7, #15]
 8006dc6:	3314      	adds	r3, #20
 8006dc8:	73fb      	strb	r3, [r7, #15]
 8006dca:	7bfa      	ldrb	r2, [r7, #15]
 8006dcc:	78fb      	ldrb	r3, [r7, #3]
 8006dce:	429a      	cmp	r2, r3
 8006dd0:	d3cd      	bcc.n	8006d6e <Term_Update+0x12>
  }

  return BLE_STATUS_SUCCESS;
 8006dd2:	2300      	movs	r3, #0
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	3710      	adds	r7, #16
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bd80      	pop	{r7, pc}
 8006ddc:	200001f0 	.word	0x200001f0
 8006de0:	20000204 	.word	0x20000204
 8006de4:	200000e2 	.word	0x200000e2
 8006de8:	200000e4 	.word	0x200000e4

08006dec <Term_Update_AfterRead>:
 * @brief  Update Terminal characteristic value after a read request
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Term_Update_AfterRead(void)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b084      	sub	sp, #16
 8006df0:	af02      	add	r7, sp, #8
  tBleStatus ret;

  ret = aci_gatt_update_char_value(ConsoleW2STHandle, TermCharHandle, 0, LastTermLen , LastTermBuffer);
 8006df2:	4b0b      	ldr	r3, [pc, #44]	; (8006e20 <Term_Update_AfterRead+0x34>)
 8006df4:	8818      	ldrh	r0, [r3, #0]
 8006df6:	4b0b      	ldr	r3, [pc, #44]	; (8006e24 <Term_Update_AfterRead+0x38>)
 8006df8:	8819      	ldrh	r1, [r3, #0]
 8006dfa:	4b0b      	ldr	r3, [pc, #44]	; (8006e28 <Term_Update_AfterRead+0x3c>)
 8006dfc:	781b      	ldrb	r3, [r3, #0]
 8006dfe:	4a0b      	ldr	r2, [pc, #44]	; (8006e2c <Term_Update_AfterRead+0x40>)
 8006e00:	9200      	str	r2, [sp, #0]
 8006e02:	2200      	movs	r2, #0
 8006e04:	f006 f9cf 	bl	800d1a6 <aci_gatt_update_char_value>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	71fb      	strb	r3, [r7, #7]
  if (ret != BLE_STATUS_SUCCESS) {
 8006e0c:	79fb      	ldrb	r3, [r7, #7]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d001      	beq.n	8006e16 <Term_Update_AfterRead+0x2a>
    return BLE_STATUS_ERROR;
 8006e12:	2347      	movs	r3, #71	; 0x47
 8006e14:	e000      	b.n	8006e18 <Term_Update_AfterRead+0x2c>
  }

  return BLE_STATUS_SUCCESS;
 8006e16:	2300      	movs	r3, #0
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3708      	adds	r7, #8
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}
 8006e20:	200000e2 	.word	0x200000e2
 8006e24:	200000e4 	.word	0x200000e4
 8006e28:	20000204 	.word	0x20000204
 8006e2c:	200001f0 	.word	0x200001f0

08006e30 <Read_Request_CB>:
 *
 * @param  Handle of the characteristic to update
 * @retval None
 */
void Read_Request_CB(uint16_t handle)
{
 8006e30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e34:	b08e      	sub	sp, #56	; 0x38
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	4603      	mov	r3, r0
 8006e3a:	84fb      	strh	r3, [r7, #38]	; 0x26
  tBleStatus ret;

  if(handle == AccGyroMagCharHandle + 1)
 8006e3c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006e3e:	4b5c      	ldr	r3, [pc, #368]	; (8006fb0 <Read_Request_CB+0x180>)
 8006e40:	881b      	ldrh	r3, [r3, #0]
 8006e42:	3301      	adds	r3, #1
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d105      	bne.n	8006e54 <Read_Request_CB+0x24>
  {
    Acc_Update(&x_axes, &g_axes, &m_axes);
 8006e48:	4a5a      	ldr	r2, [pc, #360]	; (8006fb4 <Read_Request_CB+0x184>)
 8006e4a:	495b      	ldr	r1, [pc, #364]	; (8006fb8 <Read_Request_CB+0x188>)
 8006e4c:	485b      	ldr	r0, [pc, #364]	; (8006fbc <Read_Request_CB+0x18c>)
 8006e4e:	f7ff feb5 	bl	8006bbc <Acc_Update>
 8006e52:	e09a      	b.n	8006f8a <Read_Request_CB+0x15a>
  }
  else if (handle == EnvironmentalCharHandle + 1)
 8006e54:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006e56:	4b5a      	ldr	r3, [pc, #360]	; (8006fc0 <Read_Request_CB+0x190>)
 8006e58:	881b      	ldrh	r3, [r3, #0]
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	f040 808c 	bne.w	8006f7a <Read_Request_CB+0x14a>
  {
    float data_t, data_p;
    data_t = 27.0 + ((uint64_t)rand()*5)/RAND_MAX; //T sensor emulation
 8006e62:	f008 fce5 	bl	800f830 <rand>
 8006e66:	4603      	mov	r3, r0
 8006e68:	17da      	asrs	r2, r3, #31
 8006e6a:	61bb      	str	r3, [r7, #24]
 8006e6c:	61fa      	str	r2, [r7, #28]
 8006e6e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e72:	f04f 0000 	mov.w	r0, #0
 8006e76:	f04f 0100 	mov.w	r1, #0
 8006e7a:	0099      	lsls	r1, r3, #2
 8006e7c:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8006e80:	0090      	lsls	r0, r2, #2
 8006e82:	4602      	mov	r2, r0
 8006e84:	460b      	mov	r3, r1
 8006e86:	69b9      	ldr	r1, [r7, #24]
 8006e88:	1851      	adds	r1, r2, r1
 8006e8a:	6139      	str	r1, [r7, #16]
 8006e8c:	69f9      	ldr	r1, [r7, #28]
 8006e8e:	eb43 0101 	adc.w	r1, r3, r1
 8006e92:	6179      	str	r1, [r7, #20]
 8006e94:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8006e98:	f04f 0300 	mov.w	r3, #0
 8006e9c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006ea0:	f7fd fbf2 	bl	8004688 <__aeabi_uldivmod>
 8006ea4:	4602      	mov	r2, r0
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	4610      	mov	r0, r2
 8006eaa:	4619      	mov	r1, r3
 8006eac:	f7fd fb66 	bl	800457c <__aeabi_ul2d>
 8006eb0:	f04f 0200 	mov.w	r2, #0
 8006eb4:	4b43      	ldr	r3, [pc, #268]	; (8006fc4 <Read_Request_CB+0x194>)
 8006eb6:	f7fd f9e1 	bl	800427c <__adddf3>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	460b      	mov	r3, r1
 8006ebe:	4610      	mov	r0, r2
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	f7fd fb91 	bl	80045e8 <__aeabi_d2f>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	637b      	str	r3, [r7, #52]	; 0x34
    data_p = 1000.0 + ((uint64_t)rand()*100)/RAND_MAX; //P sensor emulation
 8006eca:	f008 fcb1 	bl	800f830 <rand>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	17da      	asrs	r2, r3, #31
 8006ed2:	4698      	mov	r8, r3
 8006ed4:	4691      	mov	r9, r2
 8006ed6:	4642      	mov	r2, r8
 8006ed8:	464b      	mov	r3, r9
 8006eda:	1891      	adds	r1, r2, r2
 8006edc:	6039      	str	r1, [r7, #0]
 8006ede:	415b      	adcs	r3, r3
 8006ee0:	607b      	str	r3, [r7, #4]
 8006ee2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ee6:	eb12 0408 	adds.w	r4, r2, r8
 8006eea:	eb43 0509 	adc.w	r5, r3, r9
 8006eee:	f04f 0200 	mov.w	r2, #0
 8006ef2:	f04f 0300 	mov.w	r3, #0
 8006ef6:	016b      	lsls	r3, r5, #5
 8006ef8:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8006efc:	0162      	lsls	r2, r4, #5
 8006efe:	eb14 0a02 	adds.w	sl, r4, r2
 8006f02:	eb45 0b03 	adc.w	fp, r5, r3
 8006f06:	eb1a 0308 	adds.w	r3, sl, r8
 8006f0a:	60bb      	str	r3, [r7, #8]
 8006f0c:	eb4b 0309 	adc.w	r3, fp, r9
 8006f10:	60fb      	str	r3, [r7, #12]
 8006f12:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8006f16:	f04f 0300 	mov.w	r3, #0
 8006f1a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006f1e:	f7fd fbb3 	bl	8004688 <__aeabi_uldivmod>
 8006f22:	4602      	mov	r2, r0
 8006f24:	460b      	mov	r3, r1
 8006f26:	4610      	mov	r0, r2
 8006f28:	4619      	mov	r1, r3
 8006f2a:	f7fd fb27 	bl	800457c <__aeabi_ul2d>
 8006f2e:	f04f 0200 	mov.w	r2, #0
 8006f32:	4b25      	ldr	r3, [pc, #148]	; (8006fc8 <Read_Request_CB+0x198>)
 8006f34:	f7fd f9a2 	bl	800427c <__adddf3>
 8006f38:	4602      	mov	r2, r0
 8006f3a:	460b      	mov	r3, r1
 8006f3c:	4610      	mov	r0, r2
 8006f3e:	4619      	mov	r1, r3
 8006f40:	f7fd fb52 	bl	80045e8 <__aeabi_d2f>
 8006f44:	4603      	mov	r3, r0
 8006f46:	633b      	str	r3, [r7, #48]	; 0x30
    Environmental_Update((int32_t)(data_p *100), (int16_t)(data_t * 10));
 8006f48:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8006f4c:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8006fcc <Read_Request_CB+0x19c>
 8006f50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006f54:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8006f58:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8006f5c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8006f60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006f64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006f68:	ee17 3a90 	vmov	r3, s15
 8006f6c:	b21b      	sxth	r3, r3
 8006f6e:	4619      	mov	r1, r3
 8006f70:	ee16 0a90 	vmov	r0, s13
 8006f74:	f7ff fddc 	bl	8006b30 <Environmental_Update>
 8006f78:	e007      	b.n	8006f8a <Read_Request_CB+0x15a>
  }
#ifdef STM32L476xx
  else if (handle == TermCharHandle + 1) {
 8006f7a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006f7c:	4b14      	ldr	r3, [pc, #80]	; (8006fd0 <Read_Request_CB+0x1a0>)
 8006f7e:	881b      	ldrh	r3, [r3, #0]
 8006f80:	3301      	adds	r3, #1
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d101      	bne.n	8006f8a <Read_Request_CB+0x15a>
    /* Send again the last packet for Terminal */
    Term_Update_AfterRead();
 8006f86:	f7ff ff31 	bl	8006dec <Term_Update_AfterRead>
  }
#endif /* STM32L476xx */

  if(connection_handle !=0)
 8006f8a:	4b12      	ldr	r3, [pc, #72]	; (8006fd4 <Read_Request_CB+0x1a4>)
 8006f8c:	881b      	ldrh	r3, [r3, #0]
 8006f8e:	b29b      	uxth	r3, r3
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d008      	beq.n	8006fa6 <Read_Request_CB+0x176>
  {
    ret = aci_gatt_allow_read(connection_handle);
 8006f94:	4b0f      	ldr	r3, [pc, #60]	; (8006fd4 <Read_Request_CB+0x1a4>)
 8006f96:	881b      	ldrh	r3, [r3, #0]
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f006 f9b5 	bl	800d30a <aci_gatt_allow_read>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (ret != BLE_STATUS_SUCCESS)
    {
      PRINT_DBG("aci_gatt_allow_read() failed: 0x%02x\r\n", ret);
    }
  }
}
 8006fa6:	bf00      	nop
 8006fa8:	3738      	adds	r7, #56	; 0x38
 8006faa:	46bd      	mov	sp, r7
 8006fac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fb0:	200000dc 	.word	0x200000dc
 8006fb4:	20000378 	.word	0x20000378
 8006fb8:	2000036c 	.word	0x2000036c
 8006fbc:	20000360 	.word	0x20000360
 8006fc0:	200000da 	.word	0x200000da
 8006fc4:	403b0000 	.word	0x403b0000
 8006fc8:	408f4000 	.word	0x408f4000
 8006fcc:	42c80000 	.word	0x42c80000
 8006fd0:	200000e4 	.word	0x200000e4
 8006fd4:	20000358 	.word	0x20000358

08006fd8 <Attribute_Modified_Request_CB>:
 * @param  uint8_t  *att_data attribute data
 * @param  uint8_t  data_length length of the data
 * @retval None
 */
void Attribute_Modified_Request_CB(uint16_t Connection_Handle, uint16_t attr_handle, uint16_t Offset, uint8_t data_length, uint8_t *att_data)
{
 8006fd8:	b590      	push	{r4, r7, lr}
 8006fda:	b087      	sub	sp, #28
 8006fdc:	af02      	add	r7, sp, #8
 8006fde:	4604      	mov	r4, r0
 8006fe0:	4608      	mov	r0, r1
 8006fe2:	4611      	mov	r1, r2
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	4623      	mov	r3, r4
 8006fe8:	80fb      	strh	r3, [r7, #6]
 8006fea:	4603      	mov	r3, r0
 8006fec:	80bb      	strh	r3, [r7, #4]
 8006fee:	460b      	mov	r3, r1
 8006ff0:	807b      	strh	r3, [r7, #2]
 8006ff2:	4613      	mov	r3, r2
 8006ff4:	707b      	strb	r3, [r7, #1]
  if(attr_handle == EnvironmentalCharHandle + 2) {
 8006ff6:	88ba      	ldrh	r2, [r7, #4]
 8006ff8:	4b48      	ldr	r3, [pc, #288]	; (800711c <Attribute_Modified_Request_CB+0x144>)
 8006ffa:	881b      	ldrh	r3, [r3, #0]
 8006ffc:	3302      	adds	r3, #2
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d10f      	bne.n	8007022 <Attribute_Modified_Request_CB+0x4a>
    if (att_data[0] == 1) {
 8007002:	6a3b      	ldr	r3, [r7, #32]
 8007004:	781b      	ldrb	r3, [r3, #0]
 8007006:	2b01      	cmp	r3, #1
 8007008:	d103      	bne.n	8007012 <Attribute_Modified_Request_CB+0x3a>
      send_env = TRUE;
 800700a:	4b45      	ldr	r3, [pc, #276]	; (8007120 <Attribute_Modified_Request_CB+0x148>)
 800700c:	2201      	movs	r2, #1
 800700e:	701a      	strb	r2, [r3, #0]
    if (SendBackData) {
      Term_Update(att_data,data_length);
    }
  }
#endif /* STM32L476xx */
}
 8007010:	e07f      	b.n	8007112 <Attribute_Modified_Request_CB+0x13a>
    } else if (att_data[0] == 0){
 8007012:	6a3b      	ldr	r3, [r7, #32]
 8007014:	781b      	ldrb	r3, [r3, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d17b      	bne.n	8007112 <Attribute_Modified_Request_CB+0x13a>
      send_env = FALSE;
 800701a:	4b41      	ldr	r3, [pc, #260]	; (8007120 <Attribute_Modified_Request_CB+0x148>)
 800701c:	2200      	movs	r2, #0
 800701e:	701a      	strb	r2, [r3, #0]
}
 8007020:	e077      	b.n	8007112 <Attribute_Modified_Request_CB+0x13a>
  else if (attr_handle == AccGyroMagCharHandle +2) {
 8007022:	88ba      	ldrh	r2, [r7, #4]
 8007024:	4b3f      	ldr	r3, [pc, #252]	; (8007124 <Attribute_Modified_Request_CB+0x14c>)
 8007026:	881b      	ldrh	r3, [r3, #0]
 8007028:	3302      	adds	r3, #2
 800702a:	429a      	cmp	r2, r3
 800702c:	d10f      	bne.n	800704e <Attribute_Modified_Request_CB+0x76>
    if (att_data[0] == 1) {
 800702e:	6a3b      	ldr	r3, [r7, #32]
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	2b01      	cmp	r3, #1
 8007034:	d103      	bne.n	800703e <Attribute_Modified_Request_CB+0x66>
      send_mot = TRUE;
 8007036:	4b3c      	ldr	r3, [pc, #240]	; (8007128 <Attribute_Modified_Request_CB+0x150>)
 8007038:	2201      	movs	r2, #1
 800703a:	701a      	strb	r2, [r3, #0]
}
 800703c:	e069      	b.n	8007112 <Attribute_Modified_Request_CB+0x13a>
    } else if (att_data[0] == 0){
 800703e:	6a3b      	ldr	r3, [r7, #32]
 8007040:	781b      	ldrb	r3, [r3, #0]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d165      	bne.n	8007112 <Attribute_Modified_Request_CB+0x13a>
      send_mot = FALSE;
 8007046:	4b38      	ldr	r3, [pc, #224]	; (8007128 <Attribute_Modified_Request_CB+0x150>)
 8007048:	2200      	movs	r2, #0
 800704a:	701a      	strb	r2, [r3, #0]
}
 800704c:	e061      	b.n	8007112 <Attribute_Modified_Request_CB+0x13a>
  else if (attr_handle == QuaternionsCharHandle +2) {
 800704e:	88ba      	ldrh	r2, [r7, #4]
 8007050:	4b36      	ldr	r3, [pc, #216]	; (800712c <Attribute_Modified_Request_CB+0x154>)
 8007052:	881b      	ldrh	r3, [r3, #0]
 8007054:	3302      	adds	r3, #2
 8007056:	429a      	cmp	r2, r3
 8007058:	d10f      	bne.n	800707a <Attribute_Modified_Request_CB+0xa2>
    if (att_data[0] == 1) {
 800705a:	6a3b      	ldr	r3, [r7, #32]
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	2b01      	cmp	r3, #1
 8007060:	d103      	bne.n	800706a <Attribute_Modified_Request_CB+0x92>
      send_quat = TRUE;
 8007062:	4b33      	ldr	r3, [pc, #204]	; (8007130 <Attribute_Modified_Request_CB+0x158>)
 8007064:	2201      	movs	r2, #1
 8007066:	701a      	strb	r2, [r3, #0]
}
 8007068:	e053      	b.n	8007112 <Attribute_Modified_Request_CB+0x13a>
    } else if (att_data[0] == 0){
 800706a:	6a3b      	ldr	r3, [r7, #32]
 800706c:	781b      	ldrb	r3, [r3, #0]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d14f      	bne.n	8007112 <Attribute_Modified_Request_CB+0x13a>
      send_quat = FALSE;
 8007072:	4b2f      	ldr	r3, [pc, #188]	; (8007130 <Attribute_Modified_Request_CB+0x158>)
 8007074:	2200      	movs	r2, #0
 8007076:	701a      	strb	r2, [r3, #0]
}
 8007078:	e04b      	b.n	8007112 <Attribute_Modified_Request_CB+0x13a>
  else if (attr_handle == TermCharHandle + 1) {
 800707a:	88ba      	ldrh	r2, [r7, #4]
 800707c:	4b2d      	ldr	r3, [pc, #180]	; (8007134 <Attribute_Modified_Request_CB+0x15c>)
 800707e:	881b      	ldrh	r3, [r3, #0]
 8007080:	3301      	adds	r3, #1
 8007082:	429a      	cmp	r2, r3
 8007084:	d145      	bne.n	8007112 <Attribute_Modified_Request_CB+0x13a>
    uint32_t SendBackData =1; /* By default Answer with the same message received */
 8007086:	2301      	movs	r3, #1
 8007088:	60fb      	str	r3, [r7, #12]
    if (SizeOfUpdateBlueFW != 0) {
 800708a:	4b2b      	ldr	r3, [pc, #172]	; (8007138 <Attribute_Modified_Request_CB+0x160>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d031      	beq.n	80070f6 <Attribute_Modified_Request_CB+0x11e>
      int8_t RetValue = UpdateFWBlueNRG(&SizeOfUpdateBlueFW, att_data, data_length, 1);
 8007092:	787a      	ldrb	r2, [r7, #1]
 8007094:	2301      	movs	r3, #1
 8007096:	6a39      	ldr	r1, [r7, #32]
 8007098:	4827      	ldr	r0, [pc, #156]	; (8007138 <Attribute_Modified_Request_CB+0x160>)
 800709a:	f7fd fd35 	bl	8004b08 <UpdateFWBlueNRG>
 800709e:	4603      	mov	r3, r0
 80070a0:	72fb      	strb	r3, [r7, #11]
      if (RetValue != 0) {
 80070a2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d022      	beq.n	80070f0 <Attribute_Modified_Request_CB+0x118>
        MCR_FAST_TERM_UPDATE_FOR_OTA(((uint8_t *)&RetValue));
 80070aa:	4b24      	ldr	r3, [pc, #144]	; (800713c <Attribute_Modified_Request_CB+0x164>)
 80070ac:	8818      	ldrh	r0, [r3, #0]
 80070ae:	4b21      	ldr	r3, [pc, #132]	; (8007134 <Attribute_Modified_Request_CB+0x15c>)
 80070b0:	8819      	ldrh	r1, [r3, #0]
 80070b2:	f107 030b 	add.w	r3, r7, #11
 80070b6:	9300      	str	r3, [sp, #0]
 80070b8:	2301      	movs	r3, #1
 80070ba:	2200      	movs	r2, #0
 80070bc:	f006 f873 	bl	800d1a6 <aci_gatt_update_char_value>
        if (RetValue == 1) {
 80070c0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	d113      	bne.n	80070f0 <Attribute_Modified_Request_CB+0x118>
          BytesToWrite = sprintf((char *)BufferToWrite, "The Board will restart in 5 seconds\r\n");
 80070c8:	491d      	ldr	r1, [pc, #116]	; (8007140 <Attribute_Modified_Request_CB+0x168>)
 80070ca:	481e      	ldr	r0, [pc, #120]	; (8007144 <Attribute_Modified_Request_CB+0x16c>)
 80070cc:	f008 fd98 	bl	800fc00 <siprintf>
 80070d0:	4603      	mov	r3, r0
 80070d2:	4a1d      	ldr	r2, [pc, #116]	; (8007148 <Attribute_Modified_Request_CB+0x170>)
 80070d4:	6013      	str	r3, [r2, #0]
          Term_Update(BufferToWrite,BytesToWrite);
 80070d6:	4b1c      	ldr	r3, [pc, #112]	; (8007148 <Attribute_Modified_Request_CB+0x170>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	b2db      	uxtb	r3, r3
 80070dc:	4619      	mov	r1, r3
 80070de:	4819      	ldr	r0, [pc, #100]	; (8007144 <Attribute_Modified_Request_CB+0x16c>)
 80070e0:	f7ff fe3c 	bl	8006d5c <Term_Update>
          HAL_Delay(5000);
 80070e4:	f241 3088 	movw	r0, #5000	; 0x1388
 80070e8:	f001 fbd2 	bl	8008890 <HAL_Delay>
          HAL_NVIC_SystemReset();
 80070ec:	f001 fd4b 	bl	8008b86 <HAL_NVIC_SystemReset>
      SendBackData = 0;
 80070f0:	2300      	movs	r3, #0
 80070f2:	60fb      	str	r3, [r7, #12]
 80070f4:	e005      	b.n	8007102 <Attribute_Modified_Request_CB+0x12a>
      SendBackData = DebugConsoleCommandParsing(att_data,data_length);
 80070f6:	787b      	ldrb	r3, [r7, #1]
 80070f8:	4619      	mov	r1, r3
 80070fa:	6a38      	ldr	r0, [r7, #32]
 80070fc:	f000 f826 	bl	800714c <DebugConsoleCommandParsing>
 8007100:	60f8      	str	r0, [r7, #12]
    if (SendBackData) {
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d004      	beq.n	8007112 <Attribute_Modified_Request_CB+0x13a>
      Term_Update(att_data,data_length);
 8007108:	787b      	ldrb	r3, [r7, #1]
 800710a:	4619      	mov	r1, r3
 800710c:	6a38      	ldr	r0, [r7, #32]
 800710e:	f7ff fe25 	bl	8006d5c <Term_Update>
}
 8007112:	bf00      	nop
 8007114:	3714      	adds	r7, #20
 8007116:	46bd      	mov	sp, r7
 8007118:	bd90      	pop	{r4, r7, pc}
 800711a:	bf00      	nop
 800711c:	200000da 	.word	0x200000da
 8007120:	20000228 	.word	0x20000228
 8007124:	200000dc 	.word	0x200000dc
 8007128:	20000229 	.word	0x20000229
 800712c:	200000e0 	.word	0x200000e0
 8007130:	2000022a 	.word	0x2000022a
 8007134:	200000e4 	.word	0x200000e4
 8007138:	200000e8 	.word	0x200000e8
 800713c:	200000e2 	.word	0x200000e2
 8007140:	08010fe0 	.word	0x08010fe0
 8007144:	200000ec 	.word	0x200000ec
 8007148:	200001ec 	.word	0x200001ec

0800714c <DebugConsoleCommandParsing>:
 * @param uint8_t *att_data attribute data
 * @param uint8_t data_length length of the data
 * @retval uint32_t SendItBack true/false
 */
static uint32_t DebugConsoleCommandParsing(uint8_t * att_data, uint8_t data_length)
{
 800714c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800714e:	b08d      	sub	sp, #52	; 0x34
 8007150:	af04      	add	r7, sp, #16
 8007152:	6078      	str	r0, [r7, #4]
 8007154:	460b      	mov	r3, r1
 8007156:	70fb      	strb	r3, [r7, #3]
  uint32_t SendBackData = 1;
 8007158:	2301      	movs	r3, #1
 800715a:	61fb      	str	r3, [r7, #28]

  /* Help Command */
  if(!strncmp("help",(char *)(att_data),4)) {
 800715c:	2204      	movs	r2, #4
 800715e:	6879      	ldr	r1, [r7, #4]
 8007160:	489b      	ldr	r0, [pc, #620]	; (80073d0 <DebugConsoleCommandParsing+0x284>)
 8007162:	f008 fe4d 	bl	800fe00 <strncmp>
 8007166:	4603      	mov	r3, r0
 8007168:	2b00      	cmp	r3, #0
 800716a:	d110      	bne.n	800718e <DebugConsoleCommandParsing+0x42>
    /* Print Legend */
    SendBackData=0;
 800716c:	2300      	movs	r3, #0
 800716e:	61fb      	str	r3, [r7, #28]

    BytesToWrite =sprintf((char *)BufferToWrite,"Command:\r\n"
 8007170:	4998      	ldr	r1, [pc, #608]	; (80073d4 <DebugConsoleCommandParsing+0x288>)
 8007172:	4899      	ldr	r0, [pc, #612]	; (80073d8 <DebugConsoleCommandParsing+0x28c>)
 8007174:	f008 fd44 	bl	800fc00 <siprintf>
 8007178:	4603      	mov	r3, r0
 800717a:	4a98      	ldr	r2, [pc, #608]	; (80073dc <DebugConsoleCommandParsing+0x290>)
 800717c:	6013      	str	r3, [r2, #0]
                          "info -> System Info\r\n"
                          "versionFw  -> FW Version\r\n"
                          "versionBle -> Ble Version\r\n");
    Term_Update(BufferToWrite,BytesToWrite);
 800717e:	4b97      	ldr	r3, [pc, #604]	; (80073dc <DebugConsoleCommandParsing+0x290>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	b2db      	uxtb	r3, r3
 8007184:	4619      	mov	r1, r3
 8007186:	4894      	ldr	r0, [pc, #592]	; (80073d8 <DebugConsoleCommandParsing+0x28c>)
 8007188:	f7ff fde8 	bl	8006d5c <Term_Update>
 800718c:	e16d      	b.n	800746a <DebugConsoleCommandParsing+0x31e>
  }
  else if (!strncmp("versionFw",(char *)(att_data),9)) {
 800718e:	2209      	movs	r2, #9
 8007190:	6879      	ldr	r1, [r7, #4]
 8007192:	4893      	ldr	r0, [pc, #588]	; (80073e0 <DebugConsoleCommandParsing+0x294>)
 8007194:	f008 fe34 	bl	800fe00 <strncmp>
 8007198:	4603      	mov	r3, r0
 800719a:	2b00      	cmp	r3, #0
 800719c:	d118      	bne.n	80071d0 <DebugConsoleCommandParsing+0x84>
    BytesToWrite = sprintf((char *)BufferToWrite,"%s_%s_%c.%c.%c\r\n",
 800719e:	2332      	movs	r3, #50	; 0x32
 80071a0:	9302      	str	r3, [sp, #8]
 80071a2:	2332      	movs	r3, #50	; 0x32
 80071a4:	9301      	str	r3, [sp, #4]
 80071a6:	2333      	movs	r3, #51	; 0x33
 80071a8:	9300      	str	r3, [sp, #0]
 80071aa:	4b8e      	ldr	r3, [pc, #568]	; (80073e4 <DebugConsoleCommandParsing+0x298>)
 80071ac:	4a8e      	ldr	r2, [pc, #568]	; (80073e8 <DebugConsoleCommandParsing+0x29c>)
 80071ae:	498f      	ldr	r1, [pc, #572]	; (80073ec <DebugConsoleCommandParsing+0x2a0>)
 80071b0:	4889      	ldr	r0, [pc, #548]	; (80073d8 <DebugConsoleCommandParsing+0x28c>)
 80071b2:	f008 fd25 	bl	800fc00 <siprintf>
 80071b6:	4603      	mov	r3, r0
 80071b8:	4a88      	ldr	r2, [pc, #544]	; (80073dc <DebugConsoleCommandParsing+0x290>)
 80071ba:	6013      	str	r3, [r2, #0]
                            ,BLUENRG_PACKAGENAME,
                             PACK_VERSION_MAJOR,
                             PACK_VERSION_MINOR,
                             PACK_VERSION_PATCH);

    Term_Update(BufferToWrite,BytesToWrite);
 80071bc:	4b87      	ldr	r3, [pc, #540]	; (80073dc <DebugConsoleCommandParsing+0x290>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	b2db      	uxtb	r3, r3
 80071c2:	4619      	mov	r1, r3
 80071c4:	4884      	ldr	r0, [pc, #528]	; (80073d8 <DebugConsoleCommandParsing+0x28c>)
 80071c6:	f7ff fdc9 	bl	8006d5c <Term_Update>
    SendBackData=0;
 80071ca:	2300      	movs	r3, #0
 80071cc:	61fb      	str	r3, [r7, #28]
 80071ce:	e14c      	b.n	800746a <DebugConsoleCommandParsing+0x31e>

  }
  else if (!strncmp("info",(char *)(att_data),4)) {
 80071d0:	2204      	movs	r2, #4
 80071d2:	6879      	ldr	r1, [r7, #4]
 80071d4:	4886      	ldr	r0, [pc, #536]	; (80073f0 <DebugConsoleCommandParsing+0x2a4>)
 80071d6:	f008 fe13 	bl	800fe00 <strncmp>
 80071da:	4603      	mov	r3, r0
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d143      	bne.n	8007268 <DebugConsoleCommandParsing+0x11c>
    SendBackData=0;
 80071e0:	2300      	movs	r3, #0
 80071e2:	61fb      	str	r3, [r7, #28]

    BytesToWrite = sprintf((char *)BufferToWrite,
 80071e4:	2332      	movs	r3, #50	; 0x32
 80071e6:	9301      	str	r3, [sp, #4]
 80071e8:	2332      	movs	r3, #50	; 0x32
 80071ea:	9300      	str	r3, [sp, #0]
 80071ec:	2333      	movs	r3, #51	; 0x33
 80071ee:	4a7d      	ldr	r2, [pc, #500]	; (80073e4 <DebugConsoleCommandParsing+0x298>)
 80071f0:	4980      	ldr	r1, [pc, #512]	; (80073f4 <DebugConsoleCommandParsing+0x2a8>)
 80071f2:	4879      	ldr	r0, [pc, #484]	; (80073d8 <DebugConsoleCommandParsing+0x28c>)
 80071f4:	f008 fd04 	bl	800fc00 <siprintf>
 80071f8:	4603      	mov	r3, r0
 80071fa:	4a78      	ldr	r2, [pc, #480]	; (80073dc <DebugConsoleCommandParsing+0x290>)
 80071fc:	6013      	str	r3, [r2, #0]
                           "\tVersion %c.%c.%c\r\n"
                           "\tSTM32L476RG-Nucleo board"
                           "\r\n",
                           BLUENRG_PACKAGENAME,
                           PACK_VERSION_MAJOR, PACK_VERSION_MINOR, PACK_VERSION_PATCH);
    Term_Update(BufferToWrite, BytesToWrite);
 80071fe:	4b77      	ldr	r3, [pc, #476]	; (80073dc <DebugConsoleCommandParsing+0x290>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	b2db      	uxtb	r3, r3
 8007204:	4619      	mov	r1, r3
 8007206:	4874      	ldr	r0, [pc, #464]	; (80073d8 <DebugConsoleCommandParsing+0x28c>)
 8007208:	f7ff fda8 	bl	8006d5c <Term_Update>
#elif defined (__CC_ARM)
                           " (KEIL)\r\n",
#elif defined (__GNUC__)
                           " (STM32CubeIDE)\r\n",
#endif
                           (uint16_t)((HAL_GetHalVersion() >>24)),
 800720c:	f001 fb64 	bl	80088d8 <HAL_GetHalVersion>
 8007210:	4603      	mov	r3, r0
 8007212:	0e1b      	lsrs	r3, r3, #24
 8007214:	b29b      	uxth	r3, r3
    BytesToWrite = sprintf((char *)BufferToWrite,
 8007216:	461e      	mov	r6, r3
                           (uint16_t)((HAL_GetHalVersion() >>16)&0xFF),
 8007218:	f001 fb5e 	bl	80088d8 <HAL_GetHalVersion>
 800721c:	4603      	mov	r3, r0
 800721e:	0c1b      	lsrs	r3, r3, #16
 8007220:	b29b      	uxth	r3, r3
    BytesToWrite = sprintf((char *)BufferToWrite,
 8007222:	b2dd      	uxtb	r5, r3
                           (uint16_t)((HAL_GetHalVersion() >> 8)&0xFF),
 8007224:	f001 fb58 	bl	80088d8 <HAL_GetHalVersion>
 8007228:	4603      	mov	r3, r0
 800722a:	0a1b      	lsrs	r3, r3, #8
 800722c:	b29b      	uxth	r3, r3
    BytesToWrite = sprintf((char *)BufferToWrite,
 800722e:	b2dc      	uxtb	r4, r3
                           (uint16_t)((HAL_GetHalVersion()     )&0xFF),
 8007230:	f001 fb52 	bl	80088d8 <HAL_GetHalVersion>
 8007234:	4603      	mov	r3, r0
 8007236:	b29b      	uxth	r3, r3
    BytesToWrite = sprintf((char *)BufferToWrite,
 8007238:	b2db      	uxtb	r3, r3
 800723a:	4a6f      	ldr	r2, [pc, #444]	; (80073f8 <DebugConsoleCommandParsing+0x2ac>)
 800723c:	9203      	str	r2, [sp, #12]
 800723e:	4a6f      	ldr	r2, [pc, #444]	; (80073fc <DebugConsoleCommandParsing+0x2b0>)
 8007240:	9202      	str	r2, [sp, #8]
 8007242:	9301      	str	r3, [sp, #4]
 8007244:	9400      	str	r4, [sp, #0]
 8007246:	462b      	mov	r3, r5
 8007248:	4632      	mov	r2, r6
 800724a:	496d      	ldr	r1, [pc, #436]	; (8007400 <DebugConsoleCommandParsing+0x2b4>)
 800724c:	4862      	ldr	r0, [pc, #392]	; (80073d8 <DebugConsoleCommandParsing+0x28c>)
 800724e:	f008 fcd7 	bl	800fc00 <siprintf>
 8007252:	4603      	mov	r3, r0
 8007254:	4a61      	ldr	r2, [pc, #388]	; (80073dc <DebugConsoleCommandParsing+0x290>)
 8007256:	6013      	str	r3, [r2, #0]
                           __DATE__,__TIME__);
    Term_Update(BufferToWrite,BytesToWrite);
 8007258:	4b60      	ldr	r3, [pc, #384]	; (80073dc <DebugConsoleCommandParsing+0x290>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	b2db      	uxtb	r3, r3
 800725e:	4619      	mov	r1, r3
 8007260:	485d      	ldr	r0, [pc, #372]	; (80073d8 <DebugConsoleCommandParsing+0x28c>)
 8007262:	f7ff fd7b 	bl	8006d5c <Term_Update>
 8007266:	e100      	b.n	800746a <DebugConsoleCommandParsing+0x31e>
  }
  else if (!strncmp("upgradeFw", (char *)(att_data), 9)) {
 8007268:	2209      	movs	r2, #9
 800726a:	6879      	ldr	r1, [r7, #4]
 800726c:	4865      	ldr	r0, [pc, #404]	; (8007404 <DebugConsoleCommandParsing+0x2b8>)
 800726e:	f008 fdc7 	bl	800fe00 <strncmp>
 8007272:	4603      	mov	r3, r0
 8007274:	2b00      	cmp	r3, #0
 8007276:	f040 8092 	bne.w	800739e <DebugConsoleCommandParsing+0x252>
    uint32_t uwCRCValue;
    uint8_t *PointerByte = (uint8_t*) &SizeOfUpdateBlueFW;
 800727a:	4b63      	ldr	r3, [pc, #396]	; (8007408 <DebugConsoleCommandParsing+0x2bc>)
 800727c:	61bb      	str	r3, [r7, #24]

    SizeOfUpdateBlueFW = atoi((char *)(att_data + 9));
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	3309      	adds	r3, #9
 8007282:	4618      	mov	r0, r3
 8007284:	f008 faa1 	bl	800f7ca <atoi>
 8007288:	4603      	mov	r3, r0
 800728a:	461a      	mov	r2, r3
 800728c:	4b5e      	ldr	r3, [pc, #376]	; (8007408 <DebugConsoleCommandParsing+0x2bc>)
 800728e:	601a      	str	r2, [r3, #0]
    PointerByte[0] = att_data[ 9];
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	7a5a      	ldrb	r2, [r3, #9]
 8007294:	69bb      	ldr	r3, [r7, #24]
 8007296:	701a      	strb	r2, [r3, #0]
    PointerByte[1] = att_data[10];
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	3301      	adds	r3, #1
 800729c:	687a      	ldr	r2, [r7, #4]
 800729e:	7a92      	ldrb	r2, [r2, #10]
 80072a0:	701a      	strb	r2, [r3, #0]
    PointerByte[2] = att_data[11];
 80072a2:	69bb      	ldr	r3, [r7, #24]
 80072a4:	3302      	adds	r3, #2
 80072a6:	687a      	ldr	r2, [r7, #4]
 80072a8:	7ad2      	ldrb	r2, [r2, #11]
 80072aa:	701a      	strb	r2, [r3, #0]
    PointerByte[3] = att_data[12];
 80072ac:	69bb      	ldr	r3, [r7, #24]
 80072ae:	3303      	adds	r3, #3
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	7b12      	ldrb	r2, [r2, #12]
 80072b4:	701a      	strb	r2, [r3, #0]

    /* Check the Maximum Possible OTA size */
    if (SizeOfUpdateBlueFW > OTA_MAX_PROG_SIZE) {
 80072b6:	4b54      	ldr	r3, [pc, #336]	; (8007408 <DebugConsoleCommandParsing+0x2bc>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a54      	ldr	r2, [pc, #336]	; (800740c <DebugConsoleCommandParsing+0x2c0>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d923      	bls.n	8007308 <DebugConsoleCommandParsing+0x1bc>
      PRINT_DBG("OTA %s SIZE=%ld > %d Max Allowed\r\n", BLUENRG_PACKAGENAME, (long)(SizeOfUpdateBlueFW), OTA_MAX_PROG_SIZE);
      /* Answer with a wrong CRC value for signaling the problem to BlueMS application */
      PointerByte[0] = att_data[13];
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	7b5a      	ldrb	r2, [r3, #13]
 80072c4:	69bb      	ldr	r3, [r7, #24]
 80072c6:	701a      	strb	r2, [r3, #0]
      PointerByte[1] = (att_data[14]!=0) ? 0 : 1; /* In order to be sure to have a wrong CRC */
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	330e      	adds	r3, #14
 80072cc:	781b      	ldrb	r3, [r3, #0]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	bf0c      	ite	eq
 80072d2:	2301      	moveq	r3, #1
 80072d4:	2300      	movne	r3, #0
 80072d6:	b2da      	uxtb	r2, r3
 80072d8:	69bb      	ldr	r3, [r7, #24]
 80072da:	3301      	adds	r3, #1
 80072dc:	701a      	strb	r2, [r3, #0]
      PointerByte[2] = att_data[15];
 80072de:	69bb      	ldr	r3, [r7, #24]
 80072e0:	3302      	adds	r3, #2
 80072e2:	687a      	ldr	r2, [r7, #4]
 80072e4:	7bd2      	ldrb	r2, [r2, #15]
 80072e6:	701a      	strb	r2, [r3, #0]
      PointerByte[3] = att_data[16];
 80072e8:	69bb      	ldr	r3, [r7, #24]
 80072ea:	3303      	adds	r3, #3
 80072ec:	687a      	ldr	r2, [r7, #4]
 80072ee:	7c12      	ldrb	r2, [r2, #16]
 80072f0:	701a      	strb	r2, [r3, #0]
      BytesToWrite = 4;
 80072f2:	4b3a      	ldr	r3, [pc, #232]	; (80073dc <DebugConsoleCommandParsing+0x290>)
 80072f4:	2204      	movs	r2, #4
 80072f6:	601a      	str	r2, [r3, #0]
      Term_Update(BufferToWrite,BytesToWrite);
 80072f8:	4b38      	ldr	r3, [pc, #224]	; (80073dc <DebugConsoleCommandParsing+0x290>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	4619      	mov	r1, r3
 8007300:	4835      	ldr	r0, [pc, #212]	; (80073d8 <DebugConsoleCommandParsing+0x28c>)
 8007302:	f7ff fd2b 	bl	8006d5c <Term_Update>
 8007306:	e047      	b.n	8007398 <DebugConsoleCommandParsing+0x24c>
    }
    else {
      PointerByte = (uint8_t*) &uwCRCValue;
 8007308:	f107 0310 	add.w	r3, r7, #16
 800730c:	61bb      	str	r3, [r7, #24]
      PointerByte[0] = att_data[13];
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	7b5a      	ldrb	r2, [r3, #13]
 8007312:	69bb      	ldr	r3, [r7, #24]
 8007314:	701a      	strb	r2, [r3, #0]
      PointerByte[1] = att_data[14];
 8007316:	69bb      	ldr	r3, [r7, #24]
 8007318:	3301      	adds	r3, #1
 800731a:	687a      	ldr	r2, [r7, #4]
 800731c:	7b92      	ldrb	r2, [r2, #14]
 800731e:	701a      	strb	r2, [r3, #0]
      PointerByte[2] = att_data[15];
 8007320:	69bb      	ldr	r3, [r7, #24]
 8007322:	3302      	adds	r3, #2
 8007324:	687a      	ldr	r2, [r7, #4]
 8007326:	7bd2      	ldrb	r2, [r2, #15]
 8007328:	701a      	strb	r2, [r3, #0]
      PointerByte[3] = att_data[16];
 800732a:	69bb      	ldr	r3, [r7, #24]
 800732c:	3303      	adds	r3, #3
 800732e:	687a      	ldr	r2, [r7, #4]
 8007330:	7c12      	ldrb	r2, [r2, #16]
 8007332:	701a      	strb	r2, [r3, #0]

      PRINT_DBG("OTA %s SIZE=%ld uwCRCValue=%lx\r\n", BLUENRG_PACKAGENAME, (long)(SizeOfUpdateBlueFW), (long)(uwCRCValue));

      /* Reset the Flash */
      StartUpdateFWBlueNRG(SizeOfUpdateBlueFW, uwCRCValue);
 8007334:	4b34      	ldr	r3, [pc, #208]	; (8007408 <DebugConsoleCommandParsing+0x2bc>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	693a      	ldr	r2, [r7, #16]
 800733a:	4611      	mov	r1, r2
 800733c:	4618      	mov	r0, r3
 800733e:	f7fd fd03 	bl	8004d48 <StartUpdateFWBlueNRG>

      /* Reduce the connection interval */
      {
        int ret = aci_l2cap_connection_parameter_update_req(connection_handle,
 8007342:	4b33      	ldr	r3, [pc, #204]	; (8007410 <DebugConsoleCommandParsing+0x2c4>)
 8007344:	881b      	ldrh	r3, [r3, #0]
 8007346:	b298      	uxth	r0, r3
 8007348:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800734c:	9300      	str	r3, [sp, #0]
 800734e:	2300      	movs	r3, #0
 8007350:	220a      	movs	r2, #10
 8007352:	210a      	movs	r1, #10
 8007354:	f006 fa13 	bl	800d77e <aci_l2cap_connection_parameter_update_req>
 8007358:	4603      	mov	r3, r0
 800735a:	617b      	str	r3, [r7, #20]
                                                            10  /* interval_min  */,
                                                            10  /* interval_max  */,
                                                            0   /* slave_latency */,
                                                            400 /* timeout_multiplier */);
        /* Go to infinite loop if there is one error */
        if (ret != BLE_STATUS_SUCCESS) {
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d000      	beq.n	8007364 <DebugConsoleCommandParsing+0x218>
          while (1) {
 8007362:	e7fe      	b.n	8007362 <DebugConsoleCommandParsing+0x216>
          }
        }
      }

      /* Signal that we are ready sending back the CRV value*/
      BufferToWrite[0] = PointerByte[0];
 8007364:	69bb      	ldr	r3, [r7, #24]
 8007366:	781a      	ldrb	r2, [r3, #0]
 8007368:	4b1b      	ldr	r3, [pc, #108]	; (80073d8 <DebugConsoleCommandParsing+0x28c>)
 800736a:	701a      	strb	r2, [r3, #0]
      BufferToWrite[1] = PointerByte[1];
 800736c:	69bb      	ldr	r3, [r7, #24]
 800736e:	785a      	ldrb	r2, [r3, #1]
 8007370:	4b19      	ldr	r3, [pc, #100]	; (80073d8 <DebugConsoleCommandParsing+0x28c>)
 8007372:	705a      	strb	r2, [r3, #1]
      BufferToWrite[2] = PointerByte[2];
 8007374:	69bb      	ldr	r3, [r7, #24]
 8007376:	789a      	ldrb	r2, [r3, #2]
 8007378:	4b17      	ldr	r3, [pc, #92]	; (80073d8 <DebugConsoleCommandParsing+0x28c>)
 800737a:	709a      	strb	r2, [r3, #2]
      BufferToWrite[3] = PointerByte[3];
 800737c:	69bb      	ldr	r3, [r7, #24]
 800737e:	78da      	ldrb	r2, [r3, #3]
 8007380:	4b15      	ldr	r3, [pc, #84]	; (80073d8 <DebugConsoleCommandParsing+0x28c>)
 8007382:	70da      	strb	r2, [r3, #3]
      BytesToWrite = 4;
 8007384:	4b15      	ldr	r3, [pc, #84]	; (80073dc <DebugConsoleCommandParsing+0x290>)
 8007386:	2204      	movs	r2, #4
 8007388:	601a      	str	r2, [r3, #0]
      Term_Update(BufferToWrite,BytesToWrite);
 800738a:	4b14      	ldr	r3, [pc, #80]	; (80073dc <DebugConsoleCommandParsing+0x290>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	b2db      	uxtb	r3, r3
 8007390:	4619      	mov	r1, r3
 8007392:	4811      	ldr	r0, [pc, #68]	; (80073d8 <DebugConsoleCommandParsing+0x28c>)
 8007394:	f7ff fce2 	bl	8006d5c <Term_Update>
    }

    SendBackData=0;
 8007398:	2300      	movs	r3, #0
 800739a:	61fb      	str	r3, [r7, #28]
 800739c:	e065      	b.n	800746a <DebugConsoleCommandParsing+0x31e>
  }
  else if (!strncmp("versionBle",(char *)(att_data),10)) {
 800739e:	220a      	movs	r2, #10
 80073a0:	6879      	ldr	r1, [r7, #4]
 80073a2:	481c      	ldr	r0, [pc, #112]	; (8007414 <DebugConsoleCommandParsing+0x2c8>)
 80073a4:	f008 fd2c 	bl	800fe00 <strncmp>
 80073a8:	4603      	mov	r3, r0
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d15d      	bne.n	800746a <DebugConsoleCommandParsing+0x31e>
    uint8_t  hwVersion = 0x00;
 80073ae:	2300      	movs	r3, #0
 80073b0:	73fb      	strb	r3, [r7, #15]
    uint16_t fwVersion = 0x0000;
 80073b2:	2300      	movs	r3, #0
 80073b4:	81bb      	strh	r3, [r7, #12]
    /* get the BlueNRG HW and FW versions */
    getBlueNRG2_Version(&hwVersion, &fwVersion);
 80073b6:	f107 020c 	add.w	r2, r7, #12
 80073ba:	f107 030f 	add.w	r3, r7, #15
 80073be:	4611      	mov	r1, r2
 80073c0:	4618      	mov	r0, r3
 80073c2:	f000 f85f 	bl	8007484 <getBlueNRG2_Version>
    BytesToWrite = sprintf((char *)BufferToWrite,"%s_%d.%d.%c\r\n",
                           (hwVersion > 0x30) ? "BlueNRG-MS" : "BlueNRG",
 80073c6:	7bfb      	ldrb	r3, [r7, #15]
    BytesToWrite = sprintf((char *)BufferToWrite,"%s_%d.%d.%c\r\n",
 80073c8:	2b30      	cmp	r3, #48	; 0x30
 80073ca:	d927      	bls.n	800741c <DebugConsoleCommandParsing+0x2d0>
 80073cc:	4912      	ldr	r1, [pc, #72]	; (8007418 <DebugConsoleCommandParsing+0x2cc>)
 80073ce:	e026      	b.n	800741e <DebugConsoleCommandParsing+0x2d2>
 80073d0:	08011008 	.word	0x08011008
 80073d4:	08011010 	.word	0x08011010
 80073d8:	200000ec 	.word	0x200000ec
 80073dc:	200001ec 	.word	0x200001ec
 80073e0:	08011068 	.word	0x08011068
 80073e4:	08011074 	.word	0x08011074
 80073e8:	08011080 	.word	0x08011080
 80073ec:	08011088 	.word	0x08011088
 80073f0:	0801109c 	.word	0x0801109c
 80073f4:	080110a4 	.word	0x080110a4
 80073f8:	08011128 	.word	0x08011128
 80073fc:	08011134 	.word	0x08011134
 8007400:	080110f0 	.word	0x080110f0
 8007404:	08011140 	.word	0x08011140
 8007408:	200000e8 	.word	0x200000e8
 800740c:	0007bff8 	.word	0x0007bff8
 8007410:	20000358 	.word	0x20000358
 8007414:	0801114c 	.word	0x0801114c
 8007418:	08011158 	.word	0x08011158
 800741c:	4915      	ldr	r1, [pc, #84]	; (8007474 <DebugConsoleCommandParsing+0x328>)
 800741e:	89bb      	ldrh	r3, [r7, #12]
 8007420:	0a1b      	lsrs	r3, r3, #8
 8007422:	b29b      	uxth	r3, r3
 8007424:	4618      	mov	r0, r3
 8007426:	89bb      	ldrh	r3, [r7, #12]
 8007428:	091b      	lsrs	r3, r3, #4
 800742a:	b29b      	uxth	r3, r3
 800742c:	f003 020f 	and.w	r2, r3, #15
                           (fwVersion>>8),
                           (fwVersion>>4)&0xF,
                           (hwVersion > 0x30) ? ('a'+(fwVersion&0xF)-1) : 'a');
 8007430:	7bfb      	ldrb	r3, [r7, #15]
    BytesToWrite = sprintf((char *)BufferToWrite,"%s_%d.%d.%c\r\n",
 8007432:	2b30      	cmp	r3, #48	; 0x30
 8007434:	d904      	bls.n	8007440 <DebugConsoleCommandParsing+0x2f4>
                           (hwVersion > 0x30) ? ('a'+(fwVersion&0xF)-1) : 'a');
 8007436:	89bb      	ldrh	r3, [r7, #12]
 8007438:	f003 030f 	and.w	r3, r3, #15
    BytesToWrite = sprintf((char *)BufferToWrite,"%s_%d.%d.%c\r\n",
 800743c:	3360      	adds	r3, #96	; 0x60
 800743e:	e000      	b.n	8007442 <DebugConsoleCommandParsing+0x2f6>
 8007440:	2361      	movs	r3, #97	; 0x61
 8007442:	9301      	str	r3, [sp, #4]
 8007444:	9200      	str	r2, [sp, #0]
 8007446:	4603      	mov	r3, r0
 8007448:	460a      	mov	r2, r1
 800744a:	490b      	ldr	r1, [pc, #44]	; (8007478 <DebugConsoleCommandParsing+0x32c>)
 800744c:	480b      	ldr	r0, [pc, #44]	; (800747c <DebugConsoleCommandParsing+0x330>)
 800744e:	f008 fbd7 	bl	800fc00 <siprintf>
 8007452:	4603      	mov	r3, r0
 8007454:	4a0a      	ldr	r2, [pc, #40]	; (8007480 <DebugConsoleCommandParsing+0x334>)
 8007456:	6013      	str	r3, [r2, #0]
    Term_Update(BufferToWrite,BytesToWrite);
 8007458:	4b09      	ldr	r3, [pc, #36]	; (8007480 <DebugConsoleCommandParsing+0x334>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	b2db      	uxtb	r3, r3
 800745e:	4619      	mov	r1, r3
 8007460:	4806      	ldr	r0, [pc, #24]	; (800747c <DebugConsoleCommandParsing+0x330>)
 8007462:	f7ff fc7b 	bl	8006d5c <Term_Update>
    SendBackData=0;
 8007466:	2300      	movs	r3, #0
 8007468:	61fb      	str	r3, [r7, #28]
  }

  return SendBackData;
 800746a:	69fb      	ldr	r3, [r7, #28]
}
 800746c:	4618      	mov	r0, r3
 800746e:	3724      	adds	r7, #36	; 0x24
 8007470:	46bd      	mov	sp, r7
 8007472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007474:	08011164 	.word	0x08011164
 8007478:	0801116c 	.word	0x0801116c
 800747c:	200000ec 	.word	0x200000ec
 8007480:	200001ec 	.word	0x200001ec

08007484 <getBlueNRG2_Version>:
 * @param  Hardware version
 * @param  Firmware version
 * @retval Status
 */
static uint8_t getBlueNRG2_Version(uint8_t *hwVersion, uint16_t *fwVersion)
{
 8007484:	b590      	push	{r4, r7, lr}
 8007486:	b091      	sub	sp, #68	; 0x44
 8007488:	af08      	add	r7, sp, #32
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	6039      	str	r1, [r7, #0]
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;
  uint8_t DTM_version_major, DTM_version_minor, DTM_version_patch, DTM_variant, BTLE_Stack_version_major, BTLE_Stack_version_minor, BTLE_Stack_version_patch, BTLE_Stack_development;
  uint16_t DTM_Build_Number, BTLE_Stack_variant, BTLE_Stack_Build_Number;

  status = hci_read_local_version_information(&hci_version, &hci_revision, &lmp_pal_version,
 800748e:	f107 0418 	add.w	r4, r7, #24
 8007492:	f107 021d 	add.w	r2, r7, #29
 8007496:	f107 011a 	add.w	r1, r7, #26
 800749a:	f107 001e 	add.w	r0, r7, #30
 800749e:	f107 0316 	add.w	r3, r7, #22
 80074a2:	9300      	str	r3, [sp, #0]
 80074a4:	4623      	mov	r3, r4
 80074a6:	f007 fd2e 	bl	800ef06 <hci_read_local_version_information>
 80074aa:	4603      	mov	r3, r0
 80074ac:	77fb      	strb	r3, [r7, #31]
				              &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 80074ae:	7ffb      	ldrb	r3, [r7, #31]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d105      	bne.n	80074c0 <getBlueNRG2_Version+0x3c>
    *hwVersion = hci_revision >> 8;
 80074b4:	8b7b      	ldrh	r3, [r7, #26]
 80074b6:	0a1b      	lsrs	r3, r3, #8
 80074b8:	b29b      	uxth	r3, r3
 80074ba:	b2da      	uxtb	r2, r3
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	701a      	strb	r2, [r3, #0]
  }
  else {
    PRINT_DBG("Error= %x \r\n", status);
  }

  status = aci_hal_get_firmware_details(&DTM_version_major,
 80074c0:	f107 0412 	add.w	r4, r7, #18
 80074c4:	f107 0213 	add.w	r2, r7, #19
 80074c8:	f107 0114 	add.w	r1, r7, #20
 80074cc:	f107 0015 	add.w	r0, r7, #21
 80074d0:	f107 0308 	add.w	r3, r7, #8
 80074d4:	9306      	str	r3, [sp, #24]
 80074d6:	f107 030a 	add.w	r3, r7, #10
 80074da:	9305      	str	r3, [sp, #20]
 80074dc:	f107 030e 	add.w	r3, r7, #14
 80074e0:	9304      	str	r3, [sp, #16]
 80074e2:	f107 030f 	add.w	r3, r7, #15
 80074e6:	9303      	str	r3, [sp, #12]
 80074e8:	f107 0310 	add.w	r3, r7, #16
 80074ec:	9302      	str	r3, [sp, #8]
 80074ee:	f107 0311 	add.w	r3, r7, #17
 80074f2:	9301      	str	r3, [sp, #4]
 80074f4:	f107 030c 	add.w	r3, r7, #12
 80074f8:	9300      	str	r3, [sp, #0]
 80074fa:	4623      	mov	r3, r4
 80074fc:	f005 ff63 	bl	800d3c6 <aci_hal_get_firmware_details>
 8007500:	4603      	mov	r3, r0
 8007502:	77fb      	strb	r3, [r7, #31]
                                        &BTLE_Stack_version_patch,
                                        &BTLE_Stack_development,
                                        &BTLE_Stack_variant,
                                        &BTLE_Stack_Build_Number);

  if (status == BLE_STATUS_SUCCESS) {
 8007504:	7ffb      	ldrb	r3, [r7, #31]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d118      	bne.n	800753c <getBlueNRG2_Version+0xb8>
    *fwVersion = BTLE_Stack_version_major  << 8;  // Major Version Number
 800750a:	7c7b      	ldrb	r3, [r7, #17]
 800750c:	b29b      	uxth	r3, r3
 800750e:	021b      	lsls	r3, r3, #8
 8007510:	b29a      	uxth	r2, r3
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	801a      	strh	r2, [r3, #0]
    *fwVersion |= BTLE_Stack_version_minor << 4;  // Minor Version Number
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	881b      	ldrh	r3, [r3, #0]
 800751a:	b21a      	sxth	r2, r3
 800751c:	7c3b      	ldrb	r3, [r7, #16]
 800751e:	011b      	lsls	r3, r3, #4
 8007520:	b21b      	sxth	r3, r3
 8007522:	4313      	orrs	r3, r2
 8007524:	b21b      	sxth	r3, r3
 8007526:	b29a      	uxth	r2, r3
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	801a      	strh	r2, [r3, #0]
    *fwVersion |= BTLE_Stack_version_patch;       // Patch Version Number
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	881a      	ldrh	r2, [r3, #0]
 8007530:	7bfb      	ldrb	r3, [r7, #15]
 8007532:	b29b      	uxth	r3, r3
 8007534:	4313      	orrs	r3, r2
 8007536:	b29a      	uxth	r2, r3
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	801a      	strh	r2, [r3, #0]
  }
  else {
    PRINT_DBG("Error= %x \r\n", status);
  }

  return status;
 800753c:	7ffb      	ldrb	r3, [r7, #31]
}
 800753e:	4618      	mov	r0, r3
 8007540:	3724      	adds	r7, #36	; 0x24
 8007542:	46bd      	mov	sp, r7
 8007544:	bd90      	pop	{r4, r7, pc}

08007546 <HCI_TL_SPI_Enable_IRQ>:
 * @brief  Enable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Enable_IRQ(void)
{
 8007546:	b580      	push	{r7, lr}
 8007548:	af00      	add	r7, sp, #0
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 800754a:	2006      	movs	r0, #6
 800754c:	f001 faff 	bl	8008b4e <HAL_NVIC_EnableIRQ>
}
 8007550:	bf00      	nop
 8007552:	bd80      	pop	{r7, pc}

08007554 <HCI_TL_SPI_Disable_IRQ>:
 * @brief  Disable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Disable_IRQ(void)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8007558:	2006      	movs	r0, #6
 800755a:	f001 fb06 	bl	8008b6a <HAL_NVIC_DisableIRQ>
}
 800755e:	bf00      	nop
 8007560:	bd80      	pop	{r7, pc}
	...

08007564 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b088      	sub	sp, #32
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 800756c:	4b22      	ldr	r3, [pc, #136]	; (80075f8 <HCI_TL_SPI_Init+0x94>)
 800756e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007570:	4a21      	ldr	r2, [pc, #132]	; (80075f8 <HCI_TL_SPI_Init+0x94>)
 8007572:	f043 0301 	orr.w	r3, r3, #1
 8007576:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007578:	4b1f      	ldr	r3, [pc, #124]	; (80075f8 <HCI_TL_SPI_Init+0x94>)
 800757a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800757c:	f003 0301 	and.w	r3, r3, #1
 8007580:	60bb      	str	r3, [r7, #8]
 8007582:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8007584:	2301      	movs	r3, #1
 8007586:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007588:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800758c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800758e:	2300      	movs	r3, #0
 8007590:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8007592:	f107 030c 	add.w	r3, r7, #12
 8007596:	4619      	mov	r1, r3
 8007598:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800759c:	f002 f832 	bl	8009604 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80075a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80075a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80075a6:	2301      	movs	r3, #1
 80075a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075aa:	2300      	movs	r3, #0
 80075ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80075ae:	2300      	movs	r3, #0
 80075b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 80075b2:	f107 030c 	add.w	r3, r7, #12
 80075b6:	4619      	mov	r1, r3
 80075b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80075bc:	f002 f822 	bl	8009604 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80075c0:	2302      	movs	r3, #2
 80075c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80075c4:	2301      	movs	r3, #1
 80075c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075c8:	2300      	movs	r3, #0
 80075ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80075cc:	2300      	movs	r3, #0
 80075ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 80075d0:	f107 030c 	add.w	r3, r7, #12
 80075d4:	4619      	mov	r1, r3
 80075d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80075da:	f002 f813 	bl	8009604 <HAL_GPIO_Init>
  /* Deselect CS PIN for BlueNRG at startup to avoid spurious commands */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80075de:	2201      	movs	r2, #1
 80075e0:	2102      	movs	r1, #2
 80075e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80075e6:	f002 fac3 	bl	8009b70 <HAL_GPIO_WritePin>

  return BSP_SPI1_Init();
 80075ea:	f000 fe4d 	bl	8008288 <BSP_SPI1_Init>
 80075ee:	4603      	mov	r3, r0
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	3720      	adds	r7, #32
 80075f4:	46bd      	mov	sp, r7
 80075f6:	bd80      	pop	{r7, pc}
 80075f8:	40021000 	.word	0x40021000

080075fc <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8007600:	2101      	movs	r1, #1
 8007602:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007606:	f002 f9a7 	bl	8009958 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 800760a:	2102      	movs	r1, #2
 800760c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007610:	f002 f9a2 	bl	8009958 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8007614:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007618:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800761c:	f002 f99c 	bl	8009958 <HAL_GPIO_DeInit>
  return 0;
 8007620:	2300      	movs	r3, #0
}
 8007622:	4618      	mov	r0, r3
 8007624:	bd80      	pop	{r7, pc}

08007626 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8007626:	b580      	push	{r7, lr}
 8007628:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800762a:	2201      	movs	r2, #1
 800762c:	2102      	movs	r1, #2
 800762e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007632:	f002 fa9d 	bl	8009b70 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8007636:	2200      	movs	r2, #0
 8007638:	f44f 7180 	mov.w	r1, #256	; 0x100
 800763c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007640:	f002 fa96 	bl	8009b70 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8007644:	2005      	movs	r0, #5
 8007646:	f001 f923 	bl	8008890 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 800764a:	2201      	movs	r2, #1
 800764c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007650:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007654:	f002 fa8c 	bl	8009b70 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8007658:	2005      	movs	r0, #5
 800765a:	f001 f919 	bl	8008890 <HAL_Delay>
  return 0;
 800765e:	2300      	movs	r3, #0
}
 8007660:	4618      	mov	r0, r3
 8007662:	bd80      	pop	{r7, pc}

08007664 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b088      	sub	sp, #32
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	460b      	mov	r3, r1
 800766e:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 8007670:	2300      	movs	r3, #0
 8007672:	777b      	strb	r3, [r7, #29]
  uint8_t char_00 = 0x00;
 8007674:	2300      	movs	r3, #0
 8007676:	75fb      	strb	r3, [r7, #23]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8007678:	4a32      	ldr	r2, [pc, #200]	; (8007744 <HCI_TL_SPI_Receive+0xe0>)
 800767a:	f107 0310 	add.w	r3, r7, #16
 800767e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007682:	6018      	str	r0, [r3, #0]
 8007684:	3304      	adds	r3, #4
 8007686:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  HCI_TL_SPI_Disable_IRQ();
 8007688:	f7ff ff64 	bl	8007554 <HCI_TL_SPI_Disable_IRQ>

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 800768c:	2200      	movs	r2, #0
 800768e:	2102      	movs	r1, #2
 8007690:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007694:	f002 fa6c 	bl	8009b70 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8007698:	f107 0108 	add.w	r1, r7, #8
 800769c:	f107 0310 	add.w	r3, r7, #16
 80076a0:	2205      	movs	r2, #5
 80076a2:	4618      	mov	r0, r3
 80076a4:	f000 fe20 	bl	80082e8 <BSP_SPI1_SendRecv>

  /* device is ready */
  byte_count = (header_slave[4] << 8)| header_slave[3];
 80076a8:	7b3b      	ldrb	r3, [r7, #12]
 80076aa:	021b      	lsls	r3, r3, #8
 80076ac:	b21a      	sxth	r2, r3
 80076ae:	7afb      	ldrb	r3, [r7, #11]
 80076b0:	b21b      	sxth	r3, r3
 80076b2:	4313      	orrs	r3, r2
 80076b4:	b21b      	sxth	r3, r3
 80076b6:	83fb      	strh	r3, [r7, #30]

  if(byte_count > 0)
 80076b8:	8bfb      	ldrh	r3, [r7, #30]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d01e      	beq.n	80076fc <HCI_TL_SPI_Receive+0x98>
  {

    /* avoid to read more data than the size of the buffer */
    if (byte_count > size)
 80076be:	8bfa      	ldrh	r2, [r7, #30]
 80076c0:	887b      	ldrh	r3, [r7, #2]
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d901      	bls.n	80076ca <HCI_TL_SPI_Receive+0x66>
    {
      byte_count = size;
 80076c6:	887b      	ldrh	r3, [r7, #2]
 80076c8:	83fb      	strh	r3, [r7, #30]
    }

    for(len = 0; len < byte_count; len++)
 80076ca:	2300      	movs	r3, #0
 80076cc:	777b      	strb	r3, [r7, #29]
 80076ce:	e010      	b.n	80076f2 <HCI_TL_SPI_Receive+0x8e>
    {
      BSP_SPI1_SendRecv(&char_00, (uint8_t*)&read_char, 1);
 80076d0:	f107 0116 	add.w	r1, r7, #22
 80076d4:	f107 0317 	add.w	r3, r7, #23
 80076d8:	2201      	movs	r2, #1
 80076da:	4618      	mov	r0, r3
 80076dc:	f000 fe04 	bl	80082e8 <BSP_SPI1_SendRecv>
      buffer[len] = read_char;
 80076e0:	7f7b      	ldrb	r3, [r7, #29]
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	4413      	add	r3, r2
 80076e6:	7dba      	ldrb	r2, [r7, #22]
 80076e8:	b2d2      	uxtb	r2, r2
 80076ea:	701a      	strb	r2, [r3, #0]
    for(len = 0; len < byte_count; len++)
 80076ec:	7f7b      	ldrb	r3, [r7, #29]
 80076ee:	3301      	adds	r3, #1
 80076f0:	777b      	strb	r3, [r7, #29]
 80076f2:	7f7b      	ldrb	r3, [r7, #29]
 80076f4:	b29b      	uxth	r3, r3
 80076f6:	8bfa      	ldrh	r2, [r7, #30]
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d8e9      	bhi.n	80076d0 <HCI_TL_SPI_Receive+0x6c>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  uint32_t tickstart = HAL_GetTick();
 80076fc:	f001 f8bc 	bl	8008878 <HAL_GetTick>
 8007700:	61b8      	str	r0, [r7, #24]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8007702:	e007      	b.n	8007714 <HCI_TL_SPI_Receive+0xb0>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 8007704:	2101      	movs	r1, #1
 8007706:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800770a:	f002 fa19 	bl	8009b40 <HAL_GPIO_ReadPin>
 800770e:	4603      	mov	r3, r0
 8007710:	2b00      	cmp	r3, #0
 8007712:	d008      	beq.n	8007726 <HCI_TL_SPI_Receive+0xc2>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8007714:	f001 f8b0 	bl	8008878 <HAL_GetTick>
 8007718:	4602      	mov	r2, r0
 800771a:	69bb      	ldr	r3, [r7, #24]
 800771c:	1ad3      	subs	r3, r2, r3
 800771e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007722:	d3ef      	bcc.n	8007704 <HCI_TL_SPI_Receive+0xa0>
 8007724:	e000      	b.n	8007728 <HCI_TL_SPI_Receive+0xc4>
      break;
 8007726:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 8007728:	f7ff ff0d 	bl	8007546 <HCI_TL_SPI_Enable_IRQ>

  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800772c:	2201      	movs	r2, #1
 800772e:	2102      	movs	r1, #2
 8007730:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007734:	f002 fa1c 	bl	8009b70 <HAL_GPIO_WritePin>

  return len;
 8007738:	7f7b      	ldrb	r3, [r7, #29]
}
 800773a:	4618      	mov	r0, r3
 800773c:	3720      	adds	r7, #32
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}
 8007742:	bf00      	nop
 8007744:	0801117c 	.word	0x0801117c

08007748 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b08a      	sub	sp, #40	; 0x28
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
 8007750:	460b      	mov	r3, r1
 8007752:	807b      	strh	r3, [r7, #2]
  int32_t result;
  uint16_t rx_bytes;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8007754:	4a41      	ldr	r2, [pc, #260]	; (800785c <HCI_TL_SPI_Send+0x114>)
 8007756:	f107 0314 	add.w	r3, r7, #20
 800775a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800775e:	6018      	str	r0, [r3, #0]
 8007760:	3304      	adds	r3, #4
 8007762:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8007764:	f001 f888 	bl	8008878 <HAL_GetTick>
 8007768:	6238      	str	r0, [r7, #32]

  HCI_TL_SPI_Disable_IRQ();
 800776a:	f7ff fef3 	bl	8007554 <HCI_TL_SPI_Disable_IRQ>

  do
  {
    uint32_t tickstart_data_available = HAL_GetTick();
 800776e:	f001 f883 	bl	8008878 <HAL_GetTick>
 8007772:	61f8      	str	r0, [r7, #28]

    result = 0;
 8007774:	2300      	movs	r3, #0
 8007776:	627b      	str	r3, [r7, #36]	; 0x24

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8007778:	2200      	movs	r2, #0
 800777a:	2102      	movs	r1, #2
 800777c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007780:	f002 f9f6 	bl	8009b70 <HAL_GPIO_WritePin>

    /*
     * Wait until BlueNRG-2 is ready.
     * When ready it will raise the IRQ pin.
     */
    while(!IsDataAvailable())
 8007784:	e00a      	b.n	800779c <HCI_TL_SPI_Send+0x54>
    {
      if((HAL_GetTick() - tickstart_data_available) > TIMEOUT_DURATION)
 8007786:	f001 f877 	bl	8008878 <HAL_GetTick>
 800778a:	4602      	mov	r2, r0
 800778c:	69fb      	ldr	r3, [r7, #28]
 800778e:	1ad3      	subs	r3, r2, r3
 8007790:	2b64      	cmp	r3, #100	; 0x64
 8007792:	d903      	bls.n	800779c <HCI_TL_SPI_Send+0x54>
      {
        result = -3;
 8007794:	f06f 0302 	mvn.w	r3, #2
 8007798:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800779a:	e004      	b.n	80077a6 <HCI_TL_SPI_Send+0x5e>
    while(!IsDataAvailable())
 800779c:	f000 f862 	bl	8007864 <IsDataAvailable>
 80077a0:	4603      	mov	r3, r0
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d0ef      	beq.n	8007786 <HCI_TL_SPI_Send+0x3e>
      }
    }
    if(result == -3)
 80077a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a8:	f113 0f03 	cmn.w	r3, #3
 80077ac:	d106      	bne.n	80077bc <HCI_TL_SPI_Send+0x74>
    {
      /* The break causes the exiting from the "while", so the CS line must be released */
      HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80077ae:	2201      	movs	r2, #1
 80077b0:	2102      	movs	r1, #2
 80077b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80077b6:	f002 f9db 	bl	8009b70 <HAL_GPIO_WritePin>
      break;
 80077ba:	e031      	b.n	8007820 <HCI_TL_SPI_Send+0xd8>
    }

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80077bc:	f107 010c 	add.w	r1, r7, #12
 80077c0:	f107 0314 	add.w	r3, r7, #20
 80077c4:	2205      	movs	r2, #5
 80077c6:	4618      	mov	r0, r3
 80077c8:	f000 fd8e 	bl	80082e8 <BSP_SPI1_SendRecv>

    rx_bytes = (((uint16_t)header_slave[2])<<8) | ((uint16_t)header_slave[1]);
 80077cc:	7bbb      	ldrb	r3, [r7, #14]
 80077ce:	021b      	lsls	r3, r3, #8
 80077d0:	b21a      	sxth	r2, r3
 80077d2:	7b7b      	ldrb	r3, [r7, #13]
 80077d4:	b21b      	sxth	r3, r3
 80077d6:	4313      	orrs	r3, r2
 80077d8:	b21b      	sxth	r3, r3
 80077da:	837b      	strh	r3, [r7, #26]

    if(rx_bytes >= size)
 80077dc:	8b7a      	ldrh	r2, [r7, #26]
 80077de:	887b      	ldrh	r3, [r7, #2]
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d306      	bcc.n	80077f2 <HCI_TL_SPI_Send+0xaa>
    {
      /* Buffer is big enough */
      BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 80077e4:	887b      	ldrh	r3, [r7, #2]
 80077e6:	461a      	mov	r2, r3
 80077e8:	491d      	ldr	r1, [pc, #116]	; (8007860 <HCI_TL_SPI_Send+0x118>)
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f000 fd7c 	bl	80082e8 <BSP_SPI1_SendRecv>
 80077f0:	e002      	b.n	80077f8 <HCI_TL_SPI_Send+0xb0>
    }
    else
    {
      /* Buffer is too small */
      result = -2;
 80077f2:	f06f 0301 	mvn.w	r3, #1
 80077f6:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80077f8:	2201      	movs	r2, #1
 80077fa:	2102      	movs	r1, #2
 80077fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007800:	f002 f9b6 	bl	8009b70 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8007804:	f001 f838 	bl	8008878 <HAL_GetTick>
 8007808:	4602      	mov	r2, r0
 800780a:	6a3b      	ldr	r3, [r7, #32]
 800780c:	1ad3      	subs	r3, r2, r3
 800780e:	2b64      	cmp	r3, #100	; 0x64
 8007810:	d903      	bls.n	800781a <HCI_TL_SPI_Send+0xd2>
    {
      result = -3;
 8007812:	f06f 0302 	mvn.w	r3, #2
 8007816:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007818:	e002      	b.n	8007820 <HCI_TL_SPI_Send+0xd8>
    }
  } while(result < 0);
 800781a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800781c:	2b00      	cmp	r3, #0
 800781e:	dba6      	blt.n	800776e <HCI_TL_SPI_Send+0x26>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  tickstart = HAL_GetTick();
 8007820:	f001 f82a 	bl	8008878 <HAL_GetTick>
 8007824:	6238      	str	r0, [r7, #32]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8007826:	e007      	b.n	8007838 <HCI_TL_SPI_Send+0xf0>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 8007828:	2101      	movs	r1, #1
 800782a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800782e:	f002 f987 	bl	8009b40 <HAL_GPIO_ReadPin>
 8007832:	4603      	mov	r3, r0
 8007834:	2b00      	cmp	r3, #0
 8007836:	d008      	beq.n	800784a <HCI_TL_SPI_Send+0x102>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8007838:	f001 f81e 	bl	8008878 <HAL_GetTick>
 800783c:	4602      	mov	r2, r0
 800783e:	6a3b      	ldr	r3, [r7, #32]
 8007840:	1ad3      	subs	r3, r2, r3
 8007842:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007846:	d3ef      	bcc.n	8007828 <HCI_TL_SPI_Send+0xe0>
 8007848:	e000      	b.n	800784c <HCI_TL_SPI_Send+0x104>
      break;
 800784a:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 800784c:	f7ff fe7b 	bl	8007546 <HCI_TL_SPI_Enable_IRQ>

  return result;
 8007850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007852:	4618      	mov	r0, r3
 8007854:	3728      	adds	r7, #40	; 0x28
 8007856:	46bd      	mov	sp, r7
 8007858:	bd80      	pop	{r7, pc}
 800785a:	bf00      	nop
 800785c:	08011184 	.word	0x08011184
 8007860:	20000234 	.word	0x20000234

08007864 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8007868:	2101      	movs	r1, #1
 800786a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800786e:	f002 f967 	bl	8009b40 <HAL_GPIO_ReadPin>
 8007872:	4603      	mov	r3, r0
 8007874:	2b01      	cmp	r3, #1
 8007876:	bf0c      	ite	eq
 8007878:	2301      	moveq	r3, #1
 800787a:	2300      	movne	r3, #0
 800787c:	b2db      	uxtb	r3, r3
}
 800787e:	4618      	mov	r0, r3
 8007880:	bd80      	pop	{r7, pc}
	...

08007884 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b088      	sub	sp, #32
 8007888:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 800788a:	4b13      	ldr	r3, [pc, #76]	; (80078d8 <hci_tl_lowlevel_init+0x54>)
 800788c:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 800788e:	4b13      	ldr	r3, [pc, #76]	; (80078dc <hci_tl_lowlevel_init+0x58>)
 8007890:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8007892:	4b13      	ldr	r3, [pc, #76]	; (80078e0 <hci_tl_lowlevel_init+0x5c>)
 8007894:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8007896:	4b13      	ldr	r3, [pc, #76]	; (80078e4 <hci_tl_lowlevel_init+0x60>)
 8007898:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 800789a:	4b13      	ldr	r3, [pc, #76]	; (80078e8 <hci_tl_lowlevel_init+0x64>)
 800789c:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 800789e:	4b13      	ldr	r3, [pc, #76]	; (80078ec <hci_tl_lowlevel_init+0x68>)
 80078a0:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 80078a2:	1d3b      	adds	r3, r7, #4
 80078a4:	4618      	mov	r0, r3
 80078a6:	f007 fcc9 	bl	800f23c <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 80078aa:	f04f 51b0 	mov.w	r1, #369098752	; 0x16000000
 80078ae:	4810      	ldr	r0, [pc, #64]	; (80078f0 <hci_tl_lowlevel_init+0x6c>)
 80078b0:	f001 fbd0 	bl	8009054 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 80078b4:	4a0f      	ldr	r2, [pc, #60]	; (80078f4 <hci_tl_lowlevel_init+0x70>)
 80078b6:	2100      	movs	r1, #0
 80078b8:	480d      	ldr	r0, [pc, #52]	; (80078f0 <hci_tl_lowlevel_init+0x6c>)
 80078ba:	f001 fbb1 	bl	8009020 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80078be:	2200      	movs	r2, #0
 80078c0:	2100      	movs	r1, #0
 80078c2:	2006      	movs	r0, #6
 80078c4:	f001 f927 	bl	8008b16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80078c8:	2006      	movs	r0, #6
 80078ca:	f001 f940 	bl	8008b4e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 80078ce:	bf00      	nop
 80078d0:	3720      	adds	r7, #32
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}
 80078d6:	bf00      	nop
 80078d8:	08007565 	.word	0x08007565
 80078dc:	080075fd 	.word	0x080075fd
 80078e0:	08007749 	.word	0x08007749
 80078e4:	08007665 	.word	0x08007665
 80078e8:	08007627 	.word	0x08007627
 80078ec:	08008329 	.word	0x08008329
 80078f0:	2000022c 	.word	0x2000022c
 80078f4:	080078f9 	.word	0x080078f9

080078f8 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 80078fc:	e005      	b.n	800790a <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 80078fe:	2000      	movs	r0, #0
 8007900:	f007 fe00 	bl	800f504 <hci_notify_asynch_evt>
 8007904:	4603      	mov	r3, r0
 8007906:	2b00      	cmp	r3, #0
 8007908:	d105      	bne.n	8007916 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 800790a:	f7ff ffab 	bl	8007864 <IsDataAvailable>
 800790e:	4603      	mov	r3, r0
 8007910:	2b00      	cmp	r3, #0
 8007912:	d1f4      	bne.n	80078fe <hci_tl_lowlevel_isr+0x6>
 8007914:	e000      	b.n	8007918 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8007916:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8007918:	bd80      	pop	{r7, pc}

0800791a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800791a:	b580      	push	{r7, lr}
 800791c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800791e:	f000 ff3b 	bl	8008798 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007922:	f000 f809 	bl	8007938 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007926:	f000 f87b 	bl	8007a20 <MX_GPIO_Init>
  MX_CRC_Init();
 800792a:	f000 f857 	bl	80079dc <MX_CRC_Init>
  MX_BlueNRG_2_Init();
 800792e:	f7fd fa57 	bl	8004de0 <MX_BlueNRG_2_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_BlueNRG_2_Process();
 8007932:	f7fd fa7b 	bl	8004e2c <MX_BlueNRG_2_Process>
 8007936:	e7fc      	b.n	8007932 <main+0x18>

08007938 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b096      	sub	sp, #88	; 0x58
 800793c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800793e:	f107 0314 	add.w	r3, r7, #20
 8007942:	2244      	movs	r2, #68	; 0x44
 8007944:	2100      	movs	r1, #0
 8007946:	4618      	mov	r0, r3
 8007948:	f008 fa52 	bl	800fdf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800794c:	463b      	mov	r3, r7
 800794e:	2200      	movs	r2, #0
 8007950:	601a      	str	r2, [r3, #0]
 8007952:	605a      	str	r2, [r3, #4]
 8007954:	609a      	str	r2, [r3, #8]
 8007956:	60da      	str	r2, [r3, #12]
 8007958:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800795a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800795e:	f002 f947 	bl	8009bf0 <HAL_PWREx_ControlVoltageScaling>
 8007962:	4603      	mov	r3, r0
 8007964:	2b00      	cmp	r3, #0
 8007966:	d001      	beq.n	800796c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8007968:	f000 f8d0 	bl	8007b0c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800796c:	2302      	movs	r3, #2
 800796e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007970:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007974:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007976:	2310      	movs	r3, #16
 8007978:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800797a:	2302      	movs	r3, #2
 800797c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800797e:	2302      	movs	r3, #2
 8007980:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8007982:	2301      	movs	r3, #1
 8007984:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 8;
 8007986:	2308      	movs	r3, #8
 8007988:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800798a:	2307      	movs	r3, #7
 800798c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800798e:	2302      	movs	r3, #2
 8007990:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007992:	2302      	movs	r3, #2
 8007994:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007996:	f107 0314 	add.w	r3, r7, #20
 800799a:	4618      	mov	r0, r3
 800799c:	f002 f97e 	bl	8009c9c <HAL_RCC_OscConfig>
 80079a0:	4603      	mov	r3, r0
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d001      	beq.n	80079aa <SystemClock_Config+0x72>
  {
    Error_Handler();
 80079a6:	f000 f8b1 	bl	8007b0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80079aa:	230f      	movs	r3, #15
 80079ac:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80079ae:	2303      	movs	r3, #3
 80079b0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80079b2:	2300      	movs	r3, #0
 80079b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80079b6:	2300      	movs	r3, #0
 80079b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80079ba:	2300      	movs	r3, #0
 80079bc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80079be:	463b      	mov	r3, r7
 80079c0:	2103      	movs	r1, #3
 80079c2:	4618      	mov	r0, r3
 80079c4:	f002 fd52 	bl	800a46c <HAL_RCC_ClockConfig>
 80079c8:	4603      	mov	r3, r0
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d001      	beq.n	80079d2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80079ce:	f000 f89d 	bl	8007b0c <Error_Handler>
  }
}
 80079d2:	bf00      	nop
 80079d4:	3758      	adds	r7, #88	; 0x58
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
	...

080079dc <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80079e0:	4b0d      	ldr	r3, [pc, #52]	; (8007a18 <MX_CRC_Init+0x3c>)
 80079e2:	4a0e      	ldr	r2, [pc, #56]	; (8007a1c <MX_CRC_Init+0x40>)
 80079e4:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80079e6:	4b0c      	ldr	r3, [pc, #48]	; (8007a18 <MX_CRC_Init+0x3c>)
 80079e8:	2200      	movs	r2, #0
 80079ea:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80079ec:	4b0a      	ldr	r3, [pc, #40]	; (8007a18 <MX_CRC_Init+0x3c>)
 80079ee:	2200      	movs	r2, #0
 80079f0:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80079f2:	4b09      	ldr	r3, [pc, #36]	; (8007a18 <MX_CRC_Init+0x3c>)
 80079f4:	2200      	movs	r2, #0
 80079f6:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80079f8:	4b07      	ldr	r3, [pc, #28]	; (8007a18 <MX_CRC_Init+0x3c>)
 80079fa:	2200      	movs	r2, #0
 80079fc:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80079fe:	4b06      	ldr	r3, [pc, #24]	; (8007a18 <MX_CRC_Init+0x3c>)
 8007a00:	2201      	movs	r2, #1
 8007a02:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8007a04:	4804      	ldr	r0, [pc, #16]	; (8007a18 <MX_CRC_Init+0x3c>)
 8007a06:	f001 f8cf 	bl	8008ba8 <HAL_CRC_Init>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d001      	beq.n	8007a14 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8007a10:	f000 f87c 	bl	8007b0c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8007a14:	bf00      	nop
 8007a16:	bd80      	pop	{r7, pc}
 8007a18:	20000334 	.word	0x20000334
 8007a1c:	40023000 	.word	0x40023000

08007a20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b08a      	sub	sp, #40	; 0x28
 8007a24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a26:	f107 0314 	add.w	r3, r7, #20
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	601a      	str	r2, [r3, #0]
 8007a2e:	605a      	str	r2, [r3, #4]
 8007a30:	609a      	str	r2, [r3, #8]
 8007a32:	60da      	str	r2, [r3, #12]
 8007a34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007a36:	4b34      	ldr	r3, [pc, #208]	; (8007b08 <MX_GPIO_Init+0xe8>)
 8007a38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a3a:	4a33      	ldr	r2, [pc, #204]	; (8007b08 <MX_GPIO_Init+0xe8>)
 8007a3c:	f043 0304 	orr.w	r3, r3, #4
 8007a40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007a42:	4b31      	ldr	r3, [pc, #196]	; (8007b08 <MX_GPIO_Init+0xe8>)
 8007a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a46:	f003 0304 	and.w	r3, r3, #4
 8007a4a:	613b      	str	r3, [r7, #16]
 8007a4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8007a4e:	4b2e      	ldr	r3, [pc, #184]	; (8007b08 <MX_GPIO_Init+0xe8>)
 8007a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a52:	4a2d      	ldr	r2, [pc, #180]	; (8007b08 <MX_GPIO_Init+0xe8>)
 8007a54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007a5a:	4b2b      	ldr	r3, [pc, #172]	; (8007b08 <MX_GPIO_Init+0xe8>)
 8007a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a62:	60fb      	str	r3, [r7, #12]
 8007a64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a66:	4b28      	ldr	r3, [pc, #160]	; (8007b08 <MX_GPIO_Init+0xe8>)
 8007a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a6a:	4a27      	ldr	r2, [pc, #156]	; (8007b08 <MX_GPIO_Init+0xe8>)
 8007a6c:	f043 0301 	orr.w	r3, r3, #1
 8007a70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007a72:	4b25      	ldr	r3, [pc, #148]	; (8007b08 <MX_GPIO_Init+0xe8>)
 8007a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a76:	f003 0301 	and.w	r3, r3, #1
 8007a7a:	60bb      	str	r3, [r7, #8]
 8007a7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007a7e:	4b22      	ldr	r3, [pc, #136]	; (8007b08 <MX_GPIO_Init+0xe8>)
 8007a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a82:	4a21      	ldr	r2, [pc, #132]	; (8007b08 <MX_GPIO_Init+0xe8>)
 8007a84:	f043 0302 	orr.w	r3, r3, #2
 8007a88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007a8a:	4b1f      	ldr	r3, [pc, #124]	; (8007b08 <MX_GPIO_Init+0xe8>)
 8007a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a8e:	f003 0302 	and.w	r3, r3, #2
 8007a92:	607b      	str	r3, [r7, #4]
 8007a94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_8, GPIO_PIN_RESET);
 8007a96:	2200      	movs	r2, #0
 8007a98:	f44f 7181 	mov.w	r1, #258	; 0x102
 8007a9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007aa0:	f002 f866 	bl	8009b70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007aa8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8007aac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ab2:	f107 0314 	add.w	r3, r7, #20
 8007ab6:	4619      	mov	r1, r3
 8007ab8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007abc:	f001 fda2 	bl	8009604 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8;
 8007ac0:	f44f 7381 	mov.w	r3, #258	; 0x102
 8007ac4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007aca:	2300      	movs	r3, #0
 8007acc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ad2:	f107 0314 	add.w	r3, r7, #20
 8007ad6:	4619      	mov	r1, r3
 8007ad8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007adc:	f001 fd92 	bl	8009604 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	2100      	movs	r1, #0
 8007ae4:	2006      	movs	r0, #6
 8007ae6:	f001 f816 	bl	8008b16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8007aea:	2006      	movs	r0, #6
 8007aec:	f001 f82f 	bl	8008b4e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8007af0:	2200      	movs	r2, #0
 8007af2:	2100      	movs	r1, #0
 8007af4:	2028      	movs	r0, #40	; 0x28
 8007af6:	f001 f80e 	bl	8008b16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8007afa:	2028      	movs	r0, #40	; 0x28
 8007afc:	f001 f827 	bl	8008b4e <HAL_NVIC_EnableIRQ>

}
 8007b00:	bf00      	nop
 8007b02:	3728      	adds	r7, #40	; 0x28
 8007b04:	46bd      	mov	sp, r7
 8007b06:	bd80      	pop	{r7, pc}
 8007b08:	40021000 	.word	0x40021000

08007b0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007b10:	b672      	cpsid	i
}
 8007b12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007b14:	e7fe      	b.n	8007b14 <Error_Handler+0x8>
	...

08007b18 <Set_DeviceConnectable>:
 * @note   Puts the device in connectable mode
 * @param  None
 * @retval None
 */
void Set_DeviceConnectable(void)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b092      	sub	sp, #72	; 0x48
 8007b1c:	af08      	add	r7, sp, #32
  uint8_t ret;
  uint8_t local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,SENSOR_DEMO_NAME};
 8007b1e:	4a36      	ldr	r2, [pc, #216]	; (8007bf8 <Set_DeviceConnectable+0xe0>)
 8007b20:	f107 031c 	add.w	r3, r7, #28
 8007b24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007b28:	e883 0003 	stmia.w	r3, {r0, r1}

  uint8_t manuf_data[26] = {
 8007b2c:	2302      	movs	r3, #2
 8007b2e:	703b      	strb	r3, [r7, #0]
 8007b30:	230a      	movs	r3, #10
 8007b32:	707b      	strb	r3, [r7, #1]
 8007b34:	2300      	movs	r3, #0
 8007b36:	70bb      	strb	r3, [r7, #2]
 8007b38:	2308      	movs	r3, #8
 8007b3a:	70fb      	strb	r3, [r7, #3]
 8007b3c:	2309      	movs	r3, #9
 8007b3e:	713b      	strb	r3, [r7, #4]
 8007b40:	2342      	movs	r3, #66	; 0x42
 8007b42:	717b      	strb	r3, [r7, #5]
 8007b44:	236c      	movs	r3, #108	; 0x6c
 8007b46:	71bb      	strb	r3, [r7, #6]
 8007b48:	2375      	movs	r3, #117	; 0x75
 8007b4a:	71fb      	strb	r3, [r7, #7]
 8007b4c:	2365      	movs	r3, #101	; 0x65
 8007b4e:	723b      	strb	r3, [r7, #8]
 8007b50:	234e      	movs	r3, #78	; 0x4e
 8007b52:	727b      	strb	r3, [r7, #9]
 8007b54:	2352      	movs	r3, #82	; 0x52
 8007b56:	72bb      	strb	r3, [r7, #10]
 8007b58:	2347      	movs	r3, #71	; 0x47
 8007b5a:	72fb      	strb	r3, [r7, #11]
 8007b5c:	230d      	movs	r3, #13
 8007b5e:	733b      	strb	r3, [r7, #12]
 8007b60:	23ff      	movs	r3, #255	; 0xff
 8007b62:	737b      	strb	r3, [r7, #13]
 8007b64:	2301      	movs	r3, #1
 8007b66:	73bb      	strb	r3, [r7, #14]
 8007b68:	2380      	movs	r3, #128	; 0x80
 8007b6a:	73fb      	strb	r3, [r7, #15]
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	743b      	strb	r3, [r7, #16]
 8007b70:	23f4      	movs	r3, #244	; 0xf4
 8007b72:	747b      	strb	r3, [r7, #17]
 8007b74:	2300      	movs	r3, #0
 8007b76:	74bb      	strb	r3, [r7, #18]
 8007b78:	2300      	movs	r3, #0
 8007b7a:	74fb      	strb	r3, [r7, #19]
    0x80,
    0x00,
    0xF4, /* ACC+Gyro+Mag 0xE0 | 0x04 Temp | 0x10 Pressure */
    0x00, /*  */
    0x00, /*  */
    bdaddr[5], /* BLE MAC start -MSB first- */
 8007b7c:	4b1f      	ldr	r3, [pc, #124]	; (8007bfc <Set_DeviceConnectable+0xe4>)
 8007b7e:	795b      	ldrb	r3, [r3, #5]
  uint8_t manuf_data[26] = {
 8007b80:	753b      	strb	r3, [r7, #20]
    bdaddr[4],
 8007b82:	4b1e      	ldr	r3, [pc, #120]	; (8007bfc <Set_DeviceConnectable+0xe4>)
 8007b84:	791b      	ldrb	r3, [r3, #4]
  uint8_t manuf_data[26] = {
 8007b86:	757b      	strb	r3, [r7, #21]
    bdaddr[3],
 8007b88:	4b1c      	ldr	r3, [pc, #112]	; (8007bfc <Set_DeviceConnectable+0xe4>)
 8007b8a:	78db      	ldrb	r3, [r3, #3]
  uint8_t manuf_data[26] = {
 8007b8c:	75bb      	strb	r3, [r7, #22]
    bdaddr[2],
 8007b8e:	4b1b      	ldr	r3, [pc, #108]	; (8007bfc <Set_DeviceConnectable+0xe4>)
 8007b90:	789b      	ldrb	r3, [r3, #2]
  uint8_t manuf_data[26] = {
 8007b92:	75fb      	strb	r3, [r7, #23]
    bdaddr[1],
 8007b94:	4b19      	ldr	r3, [pc, #100]	; (8007bfc <Set_DeviceConnectable+0xe4>)
 8007b96:	785b      	ldrb	r3, [r3, #1]
  uint8_t manuf_data[26] = {
 8007b98:	763b      	strb	r3, [r7, #24]
    bdaddr[0]  /* BLE MAC stop */
 8007b9a:	4b18      	ldr	r3, [pc, #96]	; (8007bfc <Set_DeviceConnectable+0xe4>)
 8007b9c:	781b      	ldrb	r3, [r3, #0]
  uint8_t manuf_data[26] = {
 8007b9e:	767b      	strb	r3, [r7, #25]
  };

  manuf_data[18] |= 0x01; /* Sensor Fusion */
 8007ba0:	7cbb      	ldrb	r3, [r7, #18]
 8007ba2:	f043 0301 	orr.w	r3, r3, #1
 8007ba6:	b2db      	uxtb	r3, r3
 8007ba8:	74bb      	strb	r3, [r7, #18]

  hci_le_set_scan_response_data(0,NULL);
 8007baa:	2100      	movs	r1, #0
 8007bac:	2000      	movs	r0, #0
 8007bae:	f007 f9f0 	bl	800ef92 <hci_le_set_scan_response_data>

  PRINT_DBG("Set General Discoverable Mode.\r\n");

  ret = aci_gap_set_discoverable(ADV_DATA_TYPE,
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	9306      	str	r3, [sp, #24]
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	9305      	str	r3, [sp, #20]
 8007bba:	2300      	movs	r3, #0
 8007bbc:	9304      	str	r3, [sp, #16]
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	9303      	str	r3, [sp, #12]
 8007bc2:	f107 031c 	add.w	r3, r7, #28
 8007bc6:	9302      	str	r3, [sp, #8]
 8007bc8:	2308      	movs	r3, #8
 8007bca:	9301      	str	r3, [sp, #4]
 8007bcc:	2300      	movs	r3, #0
 8007bce:	9300      	str	r3, [sp, #0]
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007bd6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007bda:	2000      	movs	r0, #0
 8007bdc:	f004 fc8d 	bl	800c4fa <aci_gap_set_discoverable>
 8007be0:	4603      	mov	r3, r0
 8007be2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                                 ADV_INTERV_MIN, ADV_INTERV_MAX,
                                 PUBLIC_ADDR,
                                 NO_WHITE_LIST_USE,
                                 sizeof(local_name), local_name, 0, NULL, 0, 0);

  aci_gap_update_adv_data(26, manuf_data);
 8007be6:	463b      	mov	r3, r7
 8007be8:	4619      	mov	r1, r3
 8007bea:	201a      	movs	r0, #26
 8007bec:	f005 f82f 	bl	800cc4e <aci_gap_update_adv_data>
    PRINT_DBG("aci_gap_set_discoverable() failed: 0x%02x\r\n", ret);
  }
  else {
    PRINT_DBG("aci_gap_set_discoverable() --> SUCCESS\r\n");
  }
}
 8007bf0:	bf00      	nop
 8007bf2:	3728      	adds	r7, #40	; 0x28
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bd80      	pop	{r7, pc}
 8007bf8:	0801118c 	.word	0x0801118c
 8007bfc:	200000cc 	.word	0x200000cc

08007c00 <APP_UserEvtRx>:
 *         parsed
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void APP_UserEvtRx(void *pData)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b088      	sub	sp, #32
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  uint32_t i;

  hci_spi_pckt *hci_pckt = (hci_spi_pckt *)pData;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	61bb      	str	r3, [r7, #24]

  if(hci_pckt->type == HCI_EVENT_PKT)
 8007c0c:	69bb      	ldr	r3, [r7, #24]
 8007c0e:	781b      	ldrb	r3, [r3, #0]
 8007c10:	2b04      	cmp	r3, #4
 8007c12:	d163      	bne.n	8007cdc <APP_UserEvtRx+0xdc>
  {
    hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8007c14:	69bb      	ldr	r3, [r7, #24]
 8007c16:	3301      	adds	r3, #1
 8007c18:	617b      	str	r3, [r7, #20]

    if(event_pckt->evt == EVT_LE_META_EVENT)
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	781b      	ldrb	r3, [r3, #0]
 8007c1e:	2b3e      	cmp	r3, #62	; 0x3e
 8007c20:	d11e      	bne.n	8007c60 <APP_UserEvtRx+0x60>
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	3302      	adds	r3, #2
 8007c26:	60fb      	str	r3, [r7, #12]

      for (i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 8007c28:	2300      	movs	r3, #0
 8007c2a:	61fb      	str	r3, [r7, #28]
 8007c2c:	e014      	b.n	8007c58 <APP_UserEvtRx+0x58>
      {
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	781b      	ldrb	r3, [r3, #0]
 8007c32:	b29a      	uxth	r2, r3
 8007c34:	492b      	ldr	r1, [pc, #172]	; (8007ce4 <APP_UserEvtRx+0xe4>)
 8007c36:	69fb      	ldr	r3, [r7, #28]
 8007c38:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 8007c3c:	429a      	cmp	r2, r3
 8007c3e:	d108      	bne.n	8007c52 <APP_UserEvtRx+0x52>
        {
          hci_le_meta_events_table[i].process((void *)evt->data);
 8007c40:	4a28      	ldr	r2, [pc, #160]	; (8007ce4 <APP_UserEvtRx+0xe4>)
 8007c42:	69fb      	ldr	r3, [r7, #28]
 8007c44:	00db      	lsls	r3, r3, #3
 8007c46:	4413      	add	r3, r2
 8007c48:	685b      	ldr	r3, [r3, #4]
 8007c4a:	68fa      	ldr	r2, [r7, #12]
 8007c4c:	3201      	adds	r2, #1
 8007c4e:	4610      	mov	r0, r2
 8007c50:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 8007c52:	69fb      	ldr	r3, [r7, #28]
 8007c54:	3301      	adds	r3, #1
 8007c56:	61fb      	str	r3, [r7, #28]
 8007c58:	69fb      	ldr	r3, [r7, #28]
 8007c5a:	2b09      	cmp	r3, #9
 8007c5c:	d9e7      	bls.n	8007c2e <APP_UserEvtRx+0x2e>
          hci_events_table[i].process((void *)event_pckt->data);
        }
      }
    }
  }
}
 8007c5e:	e03d      	b.n	8007cdc <APP_UserEvtRx+0xdc>
    else if(event_pckt->evt == EVT_VENDOR)
 8007c60:	697b      	ldr	r3, [r7, #20]
 8007c62:	781b      	ldrb	r3, [r3, #0]
 8007c64:	2bff      	cmp	r3, #255	; 0xff
 8007c66:	d11e      	bne.n	8007ca6 <APP_UserEvtRx+0xa6>
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	3302      	adds	r3, #2
 8007c6c:	613b      	str	r3, [r7, #16]
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 8007c6e:	2300      	movs	r3, #0
 8007c70:	61fb      	str	r3, [r7, #28]
 8007c72:	e014      	b.n	8007c9e <APP_UserEvtRx+0x9e>
        if (blue_evt->ecode == hci_vendor_specific_events_table[i].evt_code)
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	881b      	ldrh	r3, [r3, #0]
 8007c78:	b29a      	uxth	r2, r3
 8007c7a:	491b      	ldr	r1, [pc, #108]	; (8007ce8 <APP_UserEvtRx+0xe8>)
 8007c7c:	69fb      	ldr	r3, [r7, #28]
 8007c7e:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 8007c82:	429a      	cmp	r2, r3
 8007c84:	d108      	bne.n	8007c98 <APP_UserEvtRx+0x98>
          hci_vendor_specific_events_table[i].process((void *)blue_evt->data);
 8007c86:	4a18      	ldr	r2, [pc, #96]	; (8007ce8 <APP_UserEvtRx+0xe8>)
 8007c88:	69fb      	ldr	r3, [r7, #28]
 8007c8a:	00db      	lsls	r3, r3, #3
 8007c8c:	4413      	add	r3, r2
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	693a      	ldr	r2, [r7, #16]
 8007c92:	3202      	adds	r2, #2
 8007c94:	4610      	mov	r0, r2
 8007c96:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 8007c98:	69fb      	ldr	r3, [r7, #28]
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	61fb      	str	r3, [r7, #28]
 8007c9e:	69fb      	ldr	r3, [r7, #28]
 8007ca0:	2b2a      	cmp	r3, #42	; 0x2a
 8007ca2:	d9e7      	bls.n	8007c74 <APP_UserEvtRx+0x74>
}
 8007ca4:	e01a      	b.n	8007cdc <APP_UserEvtRx+0xdc>
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	61fb      	str	r3, [r7, #28]
 8007caa:	e014      	b.n	8007cd6 <APP_UserEvtRx+0xd6>
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	781b      	ldrb	r3, [r3, #0]
 8007cb0:	b29a      	uxth	r2, r3
 8007cb2:	490e      	ldr	r1, [pc, #56]	; (8007cec <APP_UserEvtRx+0xec>)
 8007cb4:	69fb      	ldr	r3, [r7, #28]
 8007cb6:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 8007cba:	429a      	cmp	r2, r3
 8007cbc:	d108      	bne.n	8007cd0 <APP_UserEvtRx+0xd0>
          hci_events_table[i].process((void *)event_pckt->data);
 8007cbe:	4a0b      	ldr	r2, [pc, #44]	; (8007cec <APP_UserEvtRx+0xec>)
 8007cc0:	69fb      	ldr	r3, [r7, #28]
 8007cc2:	00db      	lsls	r3, r3, #3
 8007cc4:	4413      	add	r3, r2
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	697a      	ldr	r2, [r7, #20]
 8007cca:	3202      	adds	r2, #2
 8007ccc:	4610      	mov	r0, r2
 8007cce:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 8007cd0:	69fb      	ldr	r3, [r7, #28]
 8007cd2:	3301      	adds	r3, #1
 8007cd4:	61fb      	str	r3, [r7, #28]
 8007cd6:	69fb      	ldr	r3, [r7, #28]
 8007cd8:	2b06      	cmp	r3, #6
 8007cda:	d9e7      	bls.n	8007cac <APP_UserEvtRx+0xac>
}
 8007cdc:	bf00      	nop
 8007cde:	3720      	adds	r7, #32
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd80      	pop	{r7, pc}
 8007ce4:	08011228 	.word	0x08011228
 8007ce8:	08011278 	.word	0x08011278
 8007cec:	080111f0 	.word	0x080111f0

08007cf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b083      	sub	sp, #12
 8007cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007cf6:	4b0f      	ldr	r3, [pc, #60]	; (8007d34 <HAL_MspInit+0x44>)
 8007cf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007cfa:	4a0e      	ldr	r2, [pc, #56]	; (8007d34 <HAL_MspInit+0x44>)
 8007cfc:	f043 0301 	orr.w	r3, r3, #1
 8007d00:	6613      	str	r3, [r2, #96]	; 0x60
 8007d02:	4b0c      	ldr	r3, [pc, #48]	; (8007d34 <HAL_MspInit+0x44>)
 8007d04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d06:	f003 0301 	and.w	r3, r3, #1
 8007d0a:	607b      	str	r3, [r7, #4]
 8007d0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007d0e:	4b09      	ldr	r3, [pc, #36]	; (8007d34 <HAL_MspInit+0x44>)
 8007d10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d12:	4a08      	ldr	r2, [pc, #32]	; (8007d34 <HAL_MspInit+0x44>)
 8007d14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d18:	6593      	str	r3, [r2, #88]	; 0x58
 8007d1a:	4b06      	ldr	r3, [pc, #24]	; (8007d34 <HAL_MspInit+0x44>)
 8007d1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d22:	603b      	str	r3, [r7, #0]
 8007d24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007d26:	bf00      	nop
 8007d28:	370c      	adds	r7, #12
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d30:	4770      	bx	lr
 8007d32:	bf00      	nop
 8007d34:	40021000 	.word	0x40021000

08007d38 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b085      	sub	sp, #20
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a0a      	ldr	r2, [pc, #40]	; (8007d70 <HAL_CRC_MspInit+0x38>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d10b      	bne.n	8007d62 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8007d4a:	4b0a      	ldr	r3, [pc, #40]	; (8007d74 <HAL_CRC_MspInit+0x3c>)
 8007d4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d4e:	4a09      	ldr	r2, [pc, #36]	; (8007d74 <HAL_CRC_MspInit+0x3c>)
 8007d50:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007d54:	6493      	str	r3, [r2, #72]	; 0x48
 8007d56:	4b07      	ldr	r3, [pc, #28]	; (8007d74 <HAL_CRC_MspInit+0x3c>)
 8007d58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007d5e:	60fb      	str	r3, [r7, #12]
 8007d60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8007d62:	bf00      	nop
 8007d64:	3714      	adds	r7, #20
 8007d66:	46bd      	mov	sp, r7
 8007d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6c:	4770      	bx	lr
 8007d6e:	bf00      	nop
 8007d70:	40023000 	.word	0x40023000
 8007d74:	40021000 	.word	0x40021000

08007d78 <HAL_CRC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b083      	sub	sp, #12
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a07      	ldr	r2, [pc, #28]	; (8007da4 <HAL_CRC_MspDeInit+0x2c>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d105      	bne.n	8007d96 <HAL_CRC_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN CRC_MspDeInit 0 */

  /* USER CODE END CRC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CRC_CLK_DISABLE();
 8007d8a:	4b07      	ldr	r3, [pc, #28]	; (8007da8 <HAL_CRC_MspDeInit+0x30>)
 8007d8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d8e:	4a06      	ldr	r2, [pc, #24]	; (8007da8 <HAL_CRC_MspDeInit+0x30>)
 8007d90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d94:	6493      	str	r3, [r2, #72]	; 0x48
  /* USER CODE BEGIN CRC_MspDeInit 1 */

  /* USER CODE END CRC_MspDeInit 1 */
  }

}
 8007d96:	bf00      	nop
 8007d98:	370c      	adds	r7, #12
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da0:	4770      	bx	lr
 8007da2:	bf00      	nop
 8007da4:	40023000 	.word	0x40023000
 8007da8:	40021000 	.word	0x40021000

08007dac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007dac:	b480      	push	{r7}
 8007dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8007db0:	e7fe      	b.n	8007db0 <NMI_Handler+0x4>

08007db2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007db2:	b480      	push	{r7}
 8007db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007db6:	e7fe      	b.n	8007db6 <HardFault_Handler+0x4>

08007db8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007db8:	b480      	push	{r7}
 8007dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007dbc:	e7fe      	b.n	8007dbc <MemManage_Handler+0x4>

08007dbe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007dbe:	b480      	push	{r7}
 8007dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007dc2:	e7fe      	b.n	8007dc2 <BusFault_Handler+0x4>

08007dc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007dc8:	e7fe      	b.n	8007dc8 <UsageFault_Handler+0x4>

08007dca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007dca:	b480      	push	{r7}
 8007dcc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007dce:	bf00      	nop
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd6:	4770      	bx	lr

08007dd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007ddc:	bf00      	nop
 8007dde:	46bd      	mov	sp, r7
 8007de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de4:	4770      	bx	lr

08007de6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007de6:	b480      	push	{r7}
 8007de8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007dea:	bf00      	nop
 8007dec:	46bd      	mov	sp, r7
 8007dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df2:	4770      	bx	lr

08007df4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007df8:	f000 fd2a 	bl	8008850 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007dfc:	bf00      	nop
 8007dfe:	bd80      	pop	{r7, pc}

08007e00 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8007e04:	4802      	ldr	r0, [pc, #8]	; (8007e10 <EXTI0_IRQHandler+0x10>)
 8007e06:	f001 f939 	bl	800907c <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8007e0a:	bf00      	nop
 8007e0c:	bd80      	pop	{r7, pc}
 8007e0e:	bf00      	nop
 8007e10:	2000022c 	.word	0x2000022c

08007e14 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 8007e18:	4802      	ldr	r0, [pc, #8]	; (8007e24 <EXTI15_10_IRQHandler+0x10>)
 8007e1a:	f001 f92f 	bl	800907c <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007e1e:	bf00      	nop
 8007e20:	bd80      	pop	{r7, pc}
 8007e22:	bf00      	nop
 8007e24:	20000014 	.word	0x20000014

08007e28 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b082      	sub	sp, #8
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	4603      	mov	r3, r0
 8007e30:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8007e32:	79fb      	ldrb	r3, [r7, #7]
 8007e34:	4a04      	ldr	r2, [pc, #16]	; (8007e48 <BSP_LED_Init+0x20>)
 8007e36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e3a:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8007e3c:	2300      	movs	r3, #0
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	3708      	adds	r7, #8
 8007e42:	46bd      	mov	sp, r7
 8007e44:	bd80      	pop	{r7, pc}
 8007e46:	bf00      	nop
 8007e48:	08011194 	.word	0x08011194

08007e4c <BSP_LED_On>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b082      	sub	sp, #8
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	4603      	mov	r3, r0
 8007e54:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_SET);
 8007e56:	79fb      	ldrb	r3, [r7, #7]
 8007e58:	4a06      	ldr	r2, [pc, #24]	; (8007e74 <BSP_LED_On+0x28>)
 8007e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e5e:	2120      	movs	r1, #32
 8007e60:	2201      	movs	r2, #1
 8007e62:	4618      	mov	r0, r3
 8007e64:	f001 fe84 	bl	8009b70 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8007e68:	2300      	movs	r3, #0
}
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	3708      	adds	r7, #8
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bd80      	pop	{r7, pc}
 8007e72:	bf00      	nop
 8007e74:	2000000c 	.word	0x2000000c

08007e78 <BSP_LED_Off>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b082      	sub	sp, #8
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	4603      	mov	r3, r0
 8007e80:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_RESET);
 8007e82:	79fb      	ldrb	r3, [r7, #7]
 8007e84:	4a06      	ldr	r2, [pc, #24]	; (8007ea0 <BSP_LED_Off+0x28>)
 8007e86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e8a:	2120      	movs	r1, #32
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	4618      	mov	r0, r3
 8007e90:	f001 fe6e 	bl	8009b70 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8007e94:	2300      	movs	r3, #0
}
 8007e96:	4618      	mov	r0, r3
 8007e98:	3708      	adds	r7, #8
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bd80      	pop	{r7, pc}
 8007e9e:	bf00      	nop
 8007ea0:	2000000c 	.word	0x2000000c

08007ea4 <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b082      	sub	sp, #8
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	4603      	mov	r3, r0
 8007eac:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8007eae:	79fb      	ldrb	r3, [r7, #7]
 8007eb0:	4a06      	ldr	r2, [pc, #24]	; (8007ecc <BSP_LED_Toggle+0x28>)
 8007eb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007eb6:	2220      	movs	r2, #32
 8007eb8:	4611      	mov	r1, r2
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f001 fe70 	bl	8009ba0 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8007ec0:	2300      	movs	r3, #0
}
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	3708      	adds	r7, #8
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}
 8007eca:	bf00      	nop
 8007ecc:	2000000c 	.word	0x2000000c

08007ed0 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b088      	sub	sp, #32
 8007ed4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007ed6:	4b1c      	ldr	r3, [pc, #112]	; (8007f48 <LED_USER_GPIO_Init+0x78>)
 8007ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007eda:	4a1b      	ldr	r2, [pc, #108]	; (8007f48 <LED_USER_GPIO_Init+0x78>)
 8007edc:	f043 0301 	orr.w	r3, r3, #1
 8007ee0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007ee2:	4b19      	ldr	r3, [pc, #100]	; (8007f48 <LED_USER_GPIO_Init+0x78>)
 8007ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ee6:	f003 0301 	and.w	r3, r3, #1
 8007eea:	60bb      	str	r3, [r7, #8]
 8007eec:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007eee:	f107 030c 	add.w	r3, r7, #12
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	601a      	str	r2, [r3, #0]
 8007ef6:	605a      	str	r2, [r3, #4]
 8007ef8:	609a      	str	r2, [r3, #8]
 8007efa:	60da      	str	r2, [r3, #12]
 8007efc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007efe:	4b12      	ldr	r3, [pc, #72]	; (8007f48 <LED_USER_GPIO_Init+0x78>)
 8007f00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f02:	4a11      	ldr	r2, [pc, #68]	; (8007f48 <LED_USER_GPIO_Init+0x78>)
 8007f04:	f043 0301 	orr.w	r3, r3, #1
 8007f08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007f0a:	4b0f      	ldr	r3, [pc, #60]	; (8007f48 <LED_USER_GPIO_Init+0x78>)
 8007f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f0e:	f003 0301 	and.w	r3, r3, #1
 8007f12:	607b      	str	r3, [r7, #4]
 8007f14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 8007f16:	2200      	movs	r2, #0
 8007f18:	2120      	movs	r1, #32
 8007f1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007f1e:	f001 fe27 	bl	8009b70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 8007f22:	2320      	movs	r3, #32
 8007f24:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007f26:	2301      	movs	r3, #1
 8007f28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8007f32:	f107 030c 	add.w	r3, r7, #12
 8007f36:	4619      	mov	r1, r3
 8007f38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007f3c:	f001 fb62 	bl	8009604 <HAL_GPIO_Init>

}
 8007f40:	bf00      	nop
 8007f42:	3720      	adds	r7, #32
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}
 8007f48:	40021000 	.word	0x40021000

08007f4c <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b084      	sub	sp, #16
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	4603      	mov	r3, r0
 8007f54:	460a      	mov	r2, r1
 8007f56:	71fb      	strb	r3, [r7, #7]
 8007f58:	4613      	mov	r3, r2
 8007f5a:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8007f60:	79fb      	ldrb	r3, [r7, #7]
 8007f62:	4a1f      	ldr	r2, [pc, #124]	; (8007fe0 <BSP_PB_Init+0x94>)
 8007f64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f68:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 8007f6a:	79bb      	ldrb	r3, [r7, #6]
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	d132      	bne.n	8007fd6 <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8007f70:	79fb      	ldrb	r3, [r7, #7]
 8007f72:	00db      	lsls	r3, r3, #3
 8007f74:	4a1b      	ldr	r2, [pc, #108]	; (8007fe4 <BSP_PB_Init+0x98>)
 8007f76:	441a      	add	r2, r3
 8007f78:	79fb      	ldrb	r3, [r7, #7]
 8007f7a:	491b      	ldr	r1, [pc, #108]	; (8007fe8 <BSP_PB_Init+0x9c>)
 8007f7c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007f80:	4619      	mov	r1, r3
 8007f82:	4610      	mov	r0, r2
 8007f84:	f001 f866 	bl	8009054 <HAL_EXTI_GetHandle>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d003      	beq.n	8007f96 <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8007f8e:	f06f 0303 	mvn.w	r3, #3
 8007f92:	60fb      	str	r3, [r7, #12]
 8007f94:	e01f      	b.n	8007fd6 <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8007f96:	79fb      	ldrb	r3, [r7, #7]
 8007f98:	00db      	lsls	r3, r3, #3
 8007f9a:	4a12      	ldr	r2, [pc, #72]	; (8007fe4 <BSP_PB_Init+0x98>)
 8007f9c:	1898      	adds	r0, r3, r2
 8007f9e:	79fb      	ldrb	r3, [r7, #7]
 8007fa0:	4a12      	ldr	r2, [pc, #72]	; (8007fec <BSP_PB_Init+0xa0>)
 8007fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007fa6:	461a      	mov	r2, r3
 8007fa8:	2100      	movs	r1, #0
 8007faa:	f001 f839 	bl	8009020 <HAL_EXTI_RegisterCallback>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d003      	beq.n	8007fbc <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8007fb4:	f06f 0303 	mvn.w	r3, #3
 8007fb8:	60fb      	str	r3, [r7, #12]
 8007fba:	e00c      	b.n	8007fd6 <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8007fbc:	2028      	movs	r0, #40	; 0x28
 8007fbe:	79fb      	ldrb	r3, [r7, #7]
 8007fc0:	4a0b      	ldr	r2, [pc, #44]	; (8007ff0 <BSP_PB_Init+0xa4>)
 8007fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	4619      	mov	r1, r3
 8007fca:	f000 fda4 	bl	8008b16 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8007fce:	2328      	movs	r3, #40	; 0x28
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	f000 fdbc 	bl	8008b4e <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3710      	adds	r7, #16
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}
 8007fe0:	08011198 	.word	0x08011198
 8007fe4:	20000014 	.word	0x20000014
 8007fe8:	0801119c 	.word	0x0801119c
 8007fec:	080111a0 	.word	0x080111a0
 8007ff0:	080111a4 	.word	0x080111a4

08007ff4 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b082      	sub	sp, #8
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8007ffe:	79fb      	ldrb	r3, [r7, #7]
 8008000:	4a09      	ldr	r2, [pc, #36]	; (8008028 <BSP_PB_GetState+0x34>)
 8008002:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008006:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800800a:	4611      	mov	r1, r2
 800800c:	4618      	mov	r0, r3
 800800e:	f001 fd97 	bl	8009b40 <HAL_GPIO_ReadPin>
 8008012:	4603      	mov	r3, r0
 8008014:	2b00      	cmp	r3, #0
 8008016:	bf0c      	ite	eq
 8008018:	2301      	moveq	r3, #1
 800801a:	2300      	movne	r3, #0
 800801c:	b2db      	uxtb	r3, r3
}
 800801e:	4618      	mov	r0, r3
 8008020:	3708      	adds	r7, #8
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}
 8008026:	bf00      	nop
 8008028:	20000010 	.word	0x20000010

0800802c <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8008030:	2000      	movs	r0, #0
 8008032:	f7fe fa81 	bl	8006538 <BSP_PB_Callback>
}
 8008036:	bf00      	nop
 8008038:	bd80      	pop	{r7, pc}
	...

0800803c <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 800803c:	b580      	push	{r7, lr}
 800803e:	b088      	sub	sp, #32
 8008040:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008042:	4b19      	ldr	r3, [pc, #100]	; (80080a8 <BUTTON_USER_GPIO_Init+0x6c>)
 8008044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008046:	4a18      	ldr	r2, [pc, #96]	; (80080a8 <BUTTON_USER_GPIO_Init+0x6c>)
 8008048:	f043 0304 	orr.w	r3, r3, #4
 800804c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800804e:	4b16      	ldr	r3, [pc, #88]	; (80080a8 <BUTTON_USER_GPIO_Init+0x6c>)
 8008050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008052:	f003 0304 	and.w	r3, r3, #4
 8008056:	60bb      	str	r3, [r7, #8]
 8008058:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800805a:	f107 030c 	add.w	r3, r7, #12
 800805e:	2200      	movs	r2, #0
 8008060:	601a      	str	r2, [r3, #0]
 8008062:	605a      	str	r2, [r3, #4]
 8008064:	609a      	str	r2, [r3, #8]
 8008066:	60da      	str	r2, [r3, #12]
 8008068:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800806a:	4b0f      	ldr	r3, [pc, #60]	; (80080a8 <BUTTON_USER_GPIO_Init+0x6c>)
 800806c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800806e:	4a0e      	ldr	r2, [pc, #56]	; (80080a8 <BUTTON_USER_GPIO_Init+0x6c>)
 8008070:	f043 0304 	orr.w	r3, r3, #4
 8008074:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008076:	4b0c      	ldr	r3, [pc, #48]	; (80080a8 <BUTTON_USER_GPIO_Init+0x6c>)
 8008078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800807a:	f003 0304 	and.w	r3, r3, #4
 800807e:	607b      	str	r3, [r7, #4]
 8008080:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8008082:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008086:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8008088:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800808c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800808e:	2300      	movs	r3, #0
 8008090:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8008092:	f107 030c 	add.w	r3, r7, #12
 8008096:	4619      	mov	r1, r3
 8008098:	4804      	ldr	r0, [pc, #16]	; (80080ac <BUTTON_USER_GPIO_Init+0x70>)
 800809a:	f001 fab3 	bl	8009604 <HAL_GPIO_Init>

}
 800809e:	bf00      	nop
 80080a0:	3720      	adds	r7, #32
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}
 80080a6:	bf00      	nop
 80080a8:	40021000 	.word	0x40021000
 80080ac:	48000800 	.word	0x48000800

080080b0 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b084      	sub	sp, #16
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	4603      	mov	r3, r0
 80080b8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80080ba:	2300      	movs	r3, #0
 80080bc:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 80080be:	79fb      	ldrb	r3, [r7, #7]
 80080c0:	2b01      	cmp	r3, #1
 80080c2:	d903      	bls.n	80080cc <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80080c4:	f06f 0301 	mvn.w	r3, #1
 80080c8:	60fb      	str	r3, [r7, #12]
 80080ca:	e025      	b.n	8008118 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 80080cc:	79fb      	ldrb	r3, [r7, #7]
 80080ce:	79fa      	ldrb	r2, [r7, #7]
 80080d0:	4914      	ldr	r1, [pc, #80]	; (8008124 <BSP_COM_Init+0x74>)
 80080d2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80080d6:	4814      	ldr	r0, [pc, #80]	; (8008128 <BSP_COM_Init+0x78>)
 80080d8:	4613      	mov	r3, r2
 80080da:	015b      	lsls	r3, r3, #5
 80080dc:	4413      	add	r3, r2
 80080de:	009b      	lsls	r3, r3, #2
 80080e0:	4403      	add	r3, r0
 80080e2:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART2_MspInit(&hcom_uart[COM]);
 80080e4:	79fa      	ldrb	r2, [r7, #7]
 80080e6:	4613      	mov	r3, r2
 80080e8:	015b      	lsls	r3, r3, #5
 80080ea:	4413      	add	r3, r2
 80080ec:	009b      	lsls	r3, r3, #2
 80080ee:	4a0e      	ldr	r2, [pc, #56]	; (8008128 <BSP_COM_Init+0x78>)
 80080f0:	4413      	add	r3, r2
 80080f2:	4618      	mov	r0, r3
 80080f4:	f000 f86a 	bl	80081cc <USART2_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART2_UART_Init(&hcom_uart[COM]))
 80080f8:	79fa      	ldrb	r2, [r7, #7]
 80080fa:	4613      	mov	r3, r2
 80080fc:	015b      	lsls	r3, r3, #5
 80080fe:	4413      	add	r3, r2
 8008100:	009b      	lsls	r3, r3, #2
 8008102:	4a09      	ldr	r2, [pc, #36]	; (8008128 <BSP_COM_Init+0x78>)
 8008104:	4413      	add	r3, r2
 8008106:	4618      	mov	r0, r3
 8008108:	f000 f810 	bl	800812c <MX_USART2_UART_Init>
 800810c:	4603      	mov	r3, r0
 800810e:	2b00      	cmp	r3, #0
 8008110:	d002      	beq.n	8008118 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8008112:	f06f 0303 	mvn.w	r3, #3
 8008116:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8008118:	68fb      	ldr	r3, [r7, #12]
}
 800811a:	4618      	mov	r0, r3
 800811c:	3710      	adds	r7, #16
 800811e:	46bd      	mov	sp, r7
 8008120:	bd80      	pop	{r7, pc}
 8008122:	bf00      	nop
 8008124:	2000001c 	.word	0x2000001c
 8008128:	20000390 	.word	0x20000390

0800812c <MX_USART2_UART_Init>:
 */

/* USART2 init function */

__weak HAL_StatusTypeDef MX_USART2_UART_Init(UART_HandleTypeDef* huart)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b084      	sub	sp, #16
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008134:	2300      	movs	r3, #0
 8008136:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART2;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	4a15      	ldr	r2, [pc, #84]	; (8008190 <MX_USART2_UART_Init+0x64>)
 800813c:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008144:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2200      	movs	r2, #0
 800814a:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2200      	movs	r2, #0
 8008150:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2200      	movs	r2, #0
 8008156:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	220c      	movs	r2, #12
 800815c:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2200      	movs	r2, #0
 8008162:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2200      	movs	r2, #0
 8008168:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2200      	movs	r2, #0
 800816e:	621a      	str	r2, [r3, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2200      	movs	r2, #0
 8008174:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(huart) != HAL_OK)
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f003 fc6c 	bl	800ba54 <HAL_UART_Init>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d001      	beq.n	8008186 <MX_USART2_UART_Init+0x5a>
  {
    ret = HAL_ERROR;
 8008182:	2301      	movs	r3, #1
 8008184:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008186:	7bfb      	ldrb	r3, [r7, #15]
}
 8008188:	4618      	mov	r0, r3
 800818a:	3710      	adds	r7, #16
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}
 8008190:	40004400 	.word	0x40004400

08008194 <__io_putchar>:
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
  return ch;
}
#else /* For GCC Toolchains */
int __io_putchar (int ch)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b082      	sub	sp, #8
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
 800819c:	4b09      	ldr	r3, [pc, #36]	; (80081c4 <__io_putchar+0x30>)
 800819e:	781b      	ldrb	r3, [r3, #0]
 80081a0:	461a      	mov	r2, r3
 80081a2:	4613      	mov	r3, r2
 80081a4:	015b      	lsls	r3, r3, #5
 80081a6:	4413      	add	r3, r2
 80081a8:	009b      	lsls	r3, r3, #2
 80081aa:	4a07      	ldr	r2, [pc, #28]	; (80081c8 <__io_putchar+0x34>)
 80081ac:	1898      	adds	r0, r3, r2
 80081ae:	1d39      	adds	r1, r7, #4
 80081b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80081b4:	2201      	movs	r2, #1
 80081b6:	f003 fca5 	bl	800bb04 <HAL_UART_Transmit>
  return ch;
 80081ba:	687b      	ldr	r3, [r7, #4]
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3708      	adds	r7, #8
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}
 80081c4:	20000414 	.word	0x20000414
 80081c8:	20000390 	.word	0x20000390

080081cc <USART2_MspInit>:
 * @param  huart USART2 handle
 * @retval None
 */

static void USART2_MspInit(UART_HandleTypeDef* uartHandle)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b0ac      	sub	sp, #176	; 0xb0
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80081d4:	f107 0314 	add.w	r3, r7, #20
 80081d8:	2288      	movs	r2, #136	; 0x88
 80081da:	2100      	movs	r1, #0
 80081dc:	4618      	mov	r0, r3
 80081de:	f007 fe07 	bl	800fdf0 <memset>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80081e2:	2302      	movs	r3, #2
 80081e4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80081e6:	2300      	movs	r3, #0
 80081e8:	653b      	str	r3, [r7, #80]	; 0x50
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 80081ea:	f107 0314 	add.w	r3, r7, #20
 80081ee:	4618      	mov	r0, r3
 80081f0:	f002 fb42 	bl	800a878 <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART2_CLK_ENABLE();
 80081f4:	4b23      	ldr	r3, [pc, #140]	; (8008284 <USART2_MspInit+0xb8>)
 80081f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081f8:	4a22      	ldr	r2, [pc, #136]	; (8008284 <USART2_MspInit+0xb8>)
 80081fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80081fe:	6593      	str	r3, [r2, #88]	; 0x58
 8008200:	4b20      	ldr	r3, [pc, #128]	; (8008284 <USART2_MspInit+0xb8>)
 8008202:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008204:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008208:	613b      	str	r3, [r7, #16]
 800820a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800820c:	4b1d      	ldr	r3, [pc, #116]	; (8008284 <USART2_MspInit+0xb8>)
 800820e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008210:	4a1c      	ldr	r2, [pc, #112]	; (8008284 <USART2_MspInit+0xb8>)
 8008212:	f043 0301 	orr.w	r3, r3, #1
 8008216:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008218:	4b1a      	ldr	r3, [pc, #104]	; (8008284 <USART2_MspInit+0xb8>)
 800821a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800821c:	f003 0301 	and.w	r3, r3, #1
 8008220:	60fb      	str	r3, [r7, #12]
 8008222:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = BUS_USART2_TX_GPIO_PIN;
 8008224:	2304      	movs	r3, #4
 8008226:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800822a:	2302      	movs	r3, #2
 800822c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008230:	2300      	movs	r3, #0
 8008232:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008236:	2300      	movs	r3, #0
 8008238:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_TX_GPIO_AF;
 800823c:	2307      	movs	r3, #7
 800823e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(BUS_USART2_TX_GPIO_PORT, &GPIO_InitStruct);
 8008242:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8008246:	4619      	mov	r1, r3
 8008248:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800824c:	f001 f9da 	bl	8009604 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART2_RX_GPIO_PIN;
 8008250:	2308      	movs	r3, #8
 8008252:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008256:	2302      	movs	r3, #2
 8008258:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800825c:	2300      	movs	r3, #0
 800825e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008262:	2300      	movs	r3, #0
 8008264:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_RX_GPIO_AF;
 8008268:	2307      	movs	r3, #7
 800826a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(BUS_USART2_RX_GPIO_PORT, &GPIO_InitStruct);
 800826e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8008272:	4619      	mov	r1, r3
 8008274:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008278:	f001 f9c4 	bl	8009604 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
}
 800827c:	bf00      	nop
 800827e:	37b0      	adds	r7, #176	; 0xb0
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}
 8008284:	40021000 	.word	0x40021000

08008288 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b082      	sub	sp, #8
 800828c:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800828e:	2300      	movs	r3, #0
 8008290:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8008292:	4b12      	ldr	r3, [pc, #72]	; (80082dc <BSP_SPI1_Init+0x54>)
 8008294:	4a12      	ldr	r2, [pc, #72]	; (80082e0 <BSP_SPI1_Init+0x58>)
 8008296:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8008298:	4b12      	ldr	r3, [pc, #72]	; (80082e4 <BSP_SPI1_Init+0x5c>)
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	1c5a      	adds	r2, r3, #1
 800829e:	4911      	ldr	r1, [pc, #68]	; (80082e4 <BSP_SPI1_Init+0x5c>)
 80082a0:	600a      	str	r2, [r1, #0]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d114      	bne.n	80082d0 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 80082a6:	480d      	ldr	r0, [pc, #52]	; (80082dc <BSP_SPI1_Init+0x54>)
 80082a8:	f003 fa62 	bl	800b770 <HAL_SPI_GetState>
 80082ac:	4603      	mov	r3, r0
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d10e      	bne.n	80082d0 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 80082b2:	480a      	ldr	r0, [pc, #40]	; (80082dc <BSP_SPI1_Init+0x54>)
 80082b4:	f000 f882 	bl	80083bc <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d108      	bne.n	80082d0 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 80082be:	4807      	ldr	r0, [pc, #28]	; (80082dc <BSP_SPI1_Init+0x54>)
 80082c0:	f000 f83a 	bl	8008338 <MX_SPI1_Init>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d002      	beq.n	80082d0 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 80082ca:	f06f 0307 	mvn.w	r3, #7
 80082ce:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 80082d0:	687b      	ldr	r3, [r7, #4]
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3708      	adds	r7, #8
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bd80      	pop	{r7, pc}
 80082da:	bf00      	nop
 80082dc:	20000418 	.word	0x20000418
 80082e0:	40013000 	.word	0x40013000
 80082e4:	2000047c 	.word	0x2000047c

080082e8 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b088      	sub	sp, #32
 80082ec:	af02      	add	r7, sp, #8
 80082ee:	60f8      	str	r0, [r7, #12]
 80082f0:	60b9      	str	r1, [r7, #8]
 80082f2:	4613      	mov	r3, r2
 80082f4:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 80082f6:	2300      	movs	r3, #0
 80082f8:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 80082fa:	88fb      	ldrh	r3, [r7, #6]
 80082fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008300:	9200      	str	r2, [sp, #0]
 8008302:	68ba      	ldr	r2, [r7, #8]
 8008304:	68f9      	ldr	r1, [r7, #12]
 8008306:	4807      	ldr	r0, [pc, #28]	; (8008324 <BSP_SPI1_SendRecv+0x3c>)
 8008308:	f003 f81f 	bl	800b34a <HAL_SPI_TransmitReceive>
 800830c:	4603      	mov	r3, r0
 800830e:	2b00      	cmp	r3, #0
 8008310:	d002      	beq.n	8008318 <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8008312:	f06f 0305 	mvn.w	r3, #5
 8008316:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8008318:	697b      	ldr	r3, [r7, #20]
}
 800831a:	4618      	mov	r0, r3
 800831c:	3718      	adds	r7, #24
 800831e:	46bd      	mov	sp, r7
 8008320:	bd80      	pop	{r7, pc}
 8008322:	bf00      	nop
 8008324:	20000418 	.word	0x20000418

08008328 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8008328:	b580      	push	{r7, lr}
 800832a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800832c:	f000 faa4 	bl	8008878 <HAL_GetTick>
 8008330:	4603      	mov	r3, r0
}
 8008332:	4618      	mov	r0, r3
 8008334:	bd80      	pop	{r7, pc}
	...

08008338 <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b084      	sub	sp, #16
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008340:	2300      	movs	r3, #0
 8008342:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	4a1c      	ldr	r2, [pc, #112]	; (80083b8 <MX_SPI1_Init+0x80>)
 8008348:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008350:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800835e:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2200      	movs	r2, #0
 8008364:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2201      	movs	r2, #1
 800836a:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008372:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2228      	movs	r2, #40	; 0x28
 8008378:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2200      	movs	r2, #0
 800837e:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2200      	movs	r2, #0
 8008384:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2200      	movs	r2, #0
 800838a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 7;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2207      	movs	r2, #7
 8008390:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2200      	movs	r2, #0
 8008396:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2200      	movs	r2, #0
 800839c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f002 ff26 	bl	800b1f0 <HAL_SPI_Init>
 80083a4:	4603      	mov	r3, r0
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d001      	beq.n	80083ae <MX_SPI1_Init+0x76>
  {
    ret = HAL_ERROR;
 80083aa:	2301      	movs	r3, #1
 80083ac:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80083ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3710      	adds	r7, #16
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}
 80083b8:	40013000 	.word	0x40013000

080083bc <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b08a      	sub	sp, #40	; 0x28
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80083c4:	4b2c      	ldr	r3, [pc, #176]	; (8008478 <SPI1_MspInit+0xbc>)
 80083c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083c8:	4a2b      	ldr	r2, [pc, #172]	; (8008478 <SPI1_MspInit+0xbc>)
 80083ca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80083ce:	6613      	str	r3, [r2, #96]	; 0x60
 80083d0:	4b29      	ldr	r3, [pc, #164]	; (8008478 <SPI1_MspInit+0xbc>)
 80083d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80083d8:	613b      	str	r3, [r7, #16]
 80083da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80083dc:	4b26      	ldr	r3, [pc, #152]	; (8008478 <SPI1_MspInit+0xbc>)
 80083de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083e0:	4a25      	ldr	r2, [pc, #148]	; (8008478 <SPI1_MspInit+0xbc>)
 80083e2:	f043 0301 	orr.w	r3, r3, #1
 80083e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80083e8:	4b23      	ldr	r3, [pc, #140]	; (8008478 <SPI1_MspInit+0xbc>)
 80083ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083ec:	f003 0301 	and.w	r3, r3, #1
 80083f0:	60fb      	str	r3, [r7, #12]
 80083f2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80083f4:	4b20      	ldr	r3, [pc, #128]	; (8008478 <SPI1_MspInit+0xbc>)
 80083f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083f8:	4a1f      	ldr	r2, [pc, #124]	; (8008478 <SPI1_MspInit+0xbc>)
 80083fa:	f043 0302 	orr.w	r3, r3, #2
 80083fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008400:	4b1d      	ldr	r3, [pc, #116]	; (8008478 <SPI1_MspInit+0xbc>)
 8008402:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008404:	f003 0302 	and.w	r3, r3, #2
 8008408:	60bb      	str	r3, [r7, #8]
 800840a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 800840c:	2340      	movs	r3, #64	; 0x40
 800840e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008410:	2302      	movs	r3, #2
 8008412:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008414:	2300      	movs	r3, #0
 8008416:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008418:	2303      	movs	r3, #3
 800841a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 800841c:	2305      	movs	r3, #5
 800841e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8008420:	f107 0314 	add.w	r3, r7, #20
 8008424:	4619      	mov	r1, r3
 8008426:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800842a:	f001 f8eb 	bl	8009604 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 800842e:	2380      	movs	r3, #128	; 0x80
 8008430:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008432:	2302      	movs	r3, #2
 8008434:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008436:	2300      	movs	r3, #0
 8008438:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800843a:	2303      	movs	r3, #3
 800843c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 800843e:	2305      	movs	r3, #5
 8008440:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8008442:	f107 0314 	add.w	r3, r7, #20
 8008446:	4619      	mov	r1, r3
 8008448:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800844c:	f001 f8da 	bl	8009604 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8008450:	2308      	movs	r3, #8
 8008452:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008454:	2302      	movs	r3, #2
 8008456:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008458:	2300      	movs	r3, #0
 800845a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800845c:	2303      	movs	r3, #3
 800845e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8008460:	2305      	movs	r3, #5
 8008462:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8008464:	f107 0314 	add.w	r3, r7, #20
 8008468:	4619      	mov	r1, r3
 800846a:	4804      	ldr	r0, [pc, #16]	; (800847c <SPI1_MspInit+0xc0>)
 800846c:	f001 f8ca 	bl	8009604 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8008470:	bf00      	nop
 8008472:	3728      	adds	r7, #40	; 0x28
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}
 8008478:	40021000 	.word	0x40021000
 800847c:	48000400 	.word	0x48000400

08008480 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008480:	b480      	push	{r7}
 8008482:	af00      	add	r7, sp, #0
	return 1;
 8008484:	2301      	movs	r3, #1
}
 8008486:	4618      	mov	r0, r3
 8008488:	46bd      	mov	sp, r7
 800848a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848e:	4770      	bx	lr

08008490 <_kill>:

int _kill(int pid, int sig)
{
 8008490:	b580      	push	{r7, lr}
 8008492:	b082      	sub	sp, #8
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
 8008498:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800849a:	f007 fd09 	bl	800feb0 <__errno>
 800849e:	4603      	mov	r3, r0
 80084a0:	2216      	movs	r2, #22
 80084a2:	601a      	str	r2, [r3, #0]
	return -1;
 80084a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80084a8:	4618      	mov	r0, r3
 80084aa:	3708      	adds	r7, #8
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bd80      	pop	{r7, pc}

080084b0 <_exit>:

void _exit (int status)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b082      	sub	sp, #8
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80084b8:	f04f 31ff 	mov.w	r1, #4294967295
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f7ff ffe7 	bl	8008490 <_kill>
	while (1) {}		/* Make sure we hang here */
 80084c2:	e7fe      	b.n	80084c2 <_exit+0x12>

080084c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b086      	sub	sp, #24
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	60f8      	str	r0, [r7, #12]
 80084cc:	60b9      	str	r1, [r7, #8]
 80084ce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80084d0:	2300      	movs	r3, #0
 80084d2:	617b      	str	r3, [r7, #20]
 80084d4:	e00a      	b.n	80084ec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80084d6:	f3af 8000 	nop.w
 80084da:	4601      	mov	r1, r0
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	1c5a      	adds	r2, r3, #1
 80084e0:	60ba      	str	r2, [r7, #8]
 80084e2:	b2ca      	uxtb	r2, r1
 80084e4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80084e6:	697b      	ldr	r3, [r7, #20]
 80084e8:	3301      	adds	r3, #1
 80084ea:	617b      	str	r3, [r7, #20]
 80084ec:	697a      	ldr	r2, [r7, #20]
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	429a      	cmp	r2, r3
 80084f2:	dbf0      	blt.n	80084d6 <_read+0x12>
	}

return len;
 80084f4:	687b      	ldr	r3, [r7, #4]
}
 80084f6:	4618      	mov	r0, r3
 80084f8:	3718      	adds	r7, #24
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}

080084fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80084fe:	b580      	push	{r7, lr}
 8008500:	b086      	sub	sp, #24
 8008502:	af00      	add	r7, sp, #0
 8008504:	60f8      	str	r0, [r7, #12]
 8008506:	60b9      	str	r1, [r7, #8]
 8008508:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800850a:	2300      	movs	r3, #0
 800850c:	617b      	str	r3, [r7, #20]
 800850e:	e009      	b.n	8008524 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	1c5a      	adds	r2, r3, #1
 8008514:	60ba      	str	r2, [r7, #8]
 8008516:	781b      	ldrb	r3, [r3, #0]
 8008518:	4618      	mov	r0, r3
 800851a:	f7ff fe3b 	bl	8008194 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	3301      	adds	r3, #1
 8008522:	617b      	str	r3, [r7, #20]
 8008524:	697a      	ldr	r2, [r7, #20]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	429a      	cmp	r2, r3
 800852a:	dbf1      	blt.n	8008510 <_write+0x12>
	}
	return len;
 800852c:	687b      	ldr	r3, [r7, #4]
}
 800852e:	4618      	mov	r0, r3
 8008530:	3718      	adds	r7, #24
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}

08008536 <_close>:

int _close(int file)
{
 8008536:	b480      	push	{r7}
 8008538:	b083      	sub	sp, #12
 800853a:	af00      	add	r7, sp, #0
 800853c:	6078      	str	r0, [r7, #4]
	return -1;
 800853e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008542:	4618      	mov	r0, r3
 8008544:	370c      	adds	r7, #12
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr

0800854e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800854e:	b480      	push	{r7}
 8008550:	b083      	sub	sp, #12
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
 8008556:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800855e:	605a      	str	r2, [r3, #4]
	return 0;
 8008560:	2300      	movs	r3, #0
}
 8008562:	4618      	mov	r0, r3
 8008564:	370c      	adds	r7, #12
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr

0800856e <_isatty>:

int _isatty(int file)
{
 800856e:	b480      	push	{r7}
 8008570:	b083      	sub	sp, #12
 8008572:	af00      	add	r7, sp, #0
 8008574:	6078      	str	r0, [r7, #4]
	return 1;
 8008576:	2301      	movs	r3, #1
}
 8008578:	4618      	mov	r0, r3
 800857a:	370c      	adds	r7, #12
 800857c:	46bd      	mov	sp, r7
 800857e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008582:	4770      	bx	lr

08008584 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008584:	b480      	push	{r7}
 8008586:	b085      	sub	sp, #20
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	607a      	str	r2, [r7, #4]
	return 0;
 8008590:	2300      	movs	r3, #0
}
 8008592:	4618      	mov	r0, r3
 8008594:	3714      	adds	r7, #20
 8008596:	46bd      	mov	sp, r7
 8008598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859c:	4770      	bx	lr
	...

080085a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b086      	sub	sp, #24
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80085a8:	4a14      	ldr	r2, [pc, #80]	; (80085fc <_sbrk+0x5c>)
 80085aa:	4b15      	ldr	r3, [pc, #84]	; (8008600 <_sbrk+0x60>)
 80085ac:	1ad3      	subs	r3, r2, r3
 80085ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80085b0:	697b      	ldr	r3, [r7, #20]
 80085b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80085b4:	4b13      	ldr	r3, [pc, #76]	; (8008604 <_sbrk+0x64>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d102      	bne.n	80085c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80085bc:	4b11      	ldr	r3, [pc, #68]	; (8008604 <_sbrk+0x64>)
 80085be:	4a12      	ldr	r2, [pc, #72]	; (8008608 <_sbrk+0x68>)
 80085c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80085c2:	4b10      	ldr	r3, [pc, #64]	; (8008604 <_sbrk+0x64>)
 80085c4:	681a      	ldr	r2, [r3, #0]
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	4413      	add	r3, r2
 80085ca:	693a      	ldr	r2, [r7, #16]
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d207      	bcs.n	80085e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80085d0:	f007 fc6e 	bl	800feb0 <__errno>
 80085d4:	4603      	mov	r3, r0
 80085d6:	220c      	movs	r2, #12
 80085d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80085da:	f04f 33ff 	mov.w	r3, #4294967295
 80085de:	e009      	b.n	80085f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80085e0:	4b08      	ldr	r3, [pc, #32]	; (8008604 <_sbrk+0x64>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80085e6:	4b07      	ldr	r3, [pc, #28]	; (8008604 <_sbrk+0x64>)
 80085e8:	681a      	ldr	r2, [r3, #0]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	4413      	add	r3, r2
 80085ee:	4a05      	ldr	r2, [pc, #20]	; (8008604 <_sbrk+0x64>)
 80085f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80085f2:	68fb      	ldr	r3, [r7, #12]
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	3718      	adds	r7, #24
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}
 80085fc:	20018000 	.word	0x20018000
 8008600:	00000400 	.word	0x00000400
 8008604:	20000480 	.word	0x20000480
 8008608:	20000b80 	.word	0x20000b80

0800860c <GetPage>:
 * @brief  Gets the page of a given address
 * @param  Addr: Address of the FLASH Memory
 * @retval The page of a given address
 */
uint32_t GetPage(uint32_t Addr)
{
 800860c:	b480      	push	{r7}
 800860e:	b085      	sub	sp, #20
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  uint32_t page = 0;
 8008614:	2300      	movs	r3, #0
 8008616:	60fb      	str	r3, [r7, #12]

  if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8008618:	4b1a      	ldr	r3, [pc, #104]	; (8008684 <GetPage+0x78>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	b29b      	uxth	r3, r3
 800861e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008622:	4293      	cmp	r3, r2
 8008624:	d008      	beq.n	8008638 <GetPage+0x2c>
 8008626:	4b17      	ldr	r3, [pc, #92]	; (8008684 <GetPage+0x78>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	029b      	lsls	r3, r3, #10
 800862c:	085a      	lsrs	r2, r3, #1
 800862e:	4b16      	ldr	r3, [pc, #88]	; (8008688 <GetPage+0x7c>)
 8008630:	4013      	ands	r3, r2
 8008632:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8008636:	e000      	b.n	800863a <GetPage+0x2e>
 8008638:	4b14      	ldr	r3, [pc, #80]	; (800868c <GetPage+0x80>)
 800863a:	687a      	ldr	r2, [r7, #4]
 800863c:	4293      	cmp	r3, r2
 800863e:	d905      	bls.n	800864c <GetPage+0x40>
  {
    /* Bank 1 */
    page = (Addr - FLASH_BASE) / FLASH_PAGE_SIZE;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8008646:	0adb      	lsrs	r3, r3, #11
 8008648:	60fb      	str	r3, [r7, #12]
 800864a:	e014      	b.n	8008676 <GetPage+0x6a>
  }
  else
  {
    /* Bank 2 */
    page = (Addr - (FLASH_BASE + FLASH_BANK_SIZE)) / FLASH_PAGE_SIZE;
 800864c:	4b0d      	ldr	r3, [pc, #52]	; (8008684 <GetPage+0x78>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	b29b      	uxth	r3, r3
 8008652:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008656:	4293      	cmp	r3, r2
 8008658:	d008      	beq.n	800866c <GetPage+0x60>
 800865a:	4b0a      	ldr	r3, [pc, #40]	; (8008684 <GetPage+0x78>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	029b      	lsls	r3, r3, #10
 8008660:	085a      	lsrs	r2, r3, #1
 8008662:	4b09      	ldr	r3, [pc, #36]	; (8008688 <GetPage+0x7c>)
 8008664:	4013      	ands	r3, r2
 8008666:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800866a:	e000      	b.n	800866e <GetPage+0x62>
 800866c:	4b07      	ldr	r3, [pc, #28]	; (800868c <GetPage+0x80>)
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	1ad3      	subs	r3, r2, r3
 8008672:	0adb      	lsrs	r3, r3, #11
 8008674:	60fb      	str	r3, [r7, #12]
  }

  return page;
 8008676:	68fb      	ldr	r3, [r7, #12]
}
 8008678:	4618      	mov	r0, r3
 800867a:	3714      	adds	r7, #20
 800867c:	46bd      	mov	sp, r7
 800867e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008682:	4770      	bx	lr
 8008684:	1fff75e0 	.word	0x1fff75e0
 8008688:	01fffe00 	.word	0x01fffe00
 800868c:	08080000 	.word	0x08080000

08008690 <GetBank>:
 * @brief  Gets the bank of a given address
 * @param  Addr: Address of the FLASH Memory
 * @retval The bank of a given address
 */
uint32_t GetBank(uint32_t Addr)
{
 8008690:	b480      	push	{r7}
 8008692:	b085      	sub	sp, #20
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  uint32_t bank = 0;
 8008698:	2300      	movs	r3, #0
 800869a:	60fb      	str	r3, [r7, #12]

  if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0)
 800869c:	4b1f      	ldr	r3, [pc, #124]	; (800871c <GetBank+0x8c>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d119      	bne.n	80086dc <GetBank+0x4c>
  {
    /* No Bank swap */
    if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 80086a8:	4b1d      	ldr	r3, [pc, #116]	; (8008720 <GetBank+0x90>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	b29b      	uxth	r3, r3
 80086ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d008      	beq.n	80086c8 <GetBank+0x38>
 80086b6:	4b1a      	ldr	r3, [pc, #104]	; (8008720 <GetBank+0x90>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	029b      	lsls	r3, r3, #10
 80086bc:	085a      	lsrs	r2, r3, #1
 80086be:	4b19      	ldr	r3, [pc, #100]	; (8008724 <GetBank+0x94>)
 80086c0:	4013      	ands	r3, r2
 80086c2:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80086c6:	e000      	b.n	80086ca <GetBank+0x3a>
 80086c8:	4b17      	ldr	r3, [pc, #92]	; (8008728 <GetBank+0x98>)
 80086ca:	687a      	ldr	r2, [r7, #4]
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d902      	bls.n	80086d6 <GetBank+0x46>
    {
      bank = FLASH_BANK_1;
 80086d0:	2301      	movs	r3, #1
 80086d2:	60fb      	str	r3, [r7, #12]
 80086d4:	e01b      	b.n	800870e <GetBank+0x7e>
    }
    else
    {
      bank = FLASH_BANK_2;
 80086d6:	2302      	movs	r3, #2
 80086d8:	60fb      	str	r3, [r7, #12]
 80086da:	e018      	b.n	800870e <GetBank+0x7e>
    }
  }
  else
  {
    /* Bank swap */
    if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 80086dc:	4b10      	ldr	r3, [pc, #64]	; (8008720 <GetBank+0x90>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	b29b      	uxth	r3, r3
 80086e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d008      	beq.n	80086fc <GetBank+0x6c>
 80086ea:	4b0d      	ldr	r3, [pc, #52]	; (8008720 <GetBank+0x90>)
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	029b      	lsls	r3, r3, #10
 80086f0:	085a      	lsrs	r2, r3, #1
 80086f2:	4b0c      	ldr	r3, [pc, #48]	; (8008724 <GetBank+0x94>)
 80086f4:	4013      	ands	r3, r2
 80086f6:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80086fa:	e000      	b.n	80086fe <GetBank+0x6e>
 80086fc:	4b0a      	ldr	r3, [pc, #40]	; (8008728 <GetBank+0x98>)
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	4293      	cmp	r3, r2
 8008702:	d902      	bls.n	800870a <GetBank+0x7a>
    {
      bank = FLASH_BANK_2;
 8008704:	2302      	movs	r3, #2
 8008706:	60fb      	str	r3, [r7, #12]
 8008708:	e001      	b.n	800870e <GetBank+0x7e>
    }
    else
    {
      bank = FLASH_BANK_1;
 800870a:	2301      	movs	r3, #1
 800870c:	60fb      	str	r3, [r7, #12]
    }
  }

  return bank;
 800870e:	68fb      	ldr	r3, [r7, #12]
}
 8008710:	4618      	mov	r0, r3
 8008712:	3714      	adds	r7, #20
 8008714:	46bd      	mov	sp, r7
 8008716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871a:	4770      	bx	lr
 800871c:	40010000 	.word	0x40010000
 8008720:	1fff75e0 	.word	0x1fff75e0
 8008724:	01fffe00 	.word	0x01fffe00
 8008728:	08080000 	.word	0x08080000

0800872c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800872c:	b480      	push	{r7}
 800872e:	af00      	add	r7, sp, #0
#if defined(USER_VECT_TAB_ADDRESS)
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 8008730:	4b16      	ldr	r3, [pc, #88]	; (800878c <SystemInit+0x60>)
 8008732:	4a17      	ldr	r2, [pc, #92]	; (8008790 <SystemInit+0x64>)
 8008734:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8008736:	4b15      	ldr	r3, [pc, #84]	; (800878c <SystemInit+0x60>)
 8008738:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800873c:	4a13      	ldr	r2, [pc, #76]	; (800878c <SystemInit+0x60>)
 800873e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008742:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8008746:	4b13      	ldr	r3, [pc, #76]	; (8008794 <SystemInit+0x68>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a12      	ldr	r2, [pc, #72]	; (8008794 <SystemInit+0x68>)
 800874c:	f043 0301 	orr.w	r3, r3, #1
 8008750:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8008752:	4b10      	ldr	r3, [pc, #64]	; (8008794 <SystemInit+0x68>)
 8008754:	2200      	movs	r2, #0
 8008756:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8008758:	4b0e      	ldr	r3, [pc, #56]	; (8008794 <SystemInit+0x68>)
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a0d      	ldr	r2, [pc, #52]	; (8008794 <SystemInit+0x68>)
 800875e:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8008762:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8008766:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8008768:	4b0a      	ldr	r3, [pc, #40]	; (8008794 <SystemInit+0x68>)
 800876a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800876e:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8008770:	4b08      	ldr	r3, [pc, #32]	; (8008794 <SystemInit+0x68>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4a07      	ldr	r2, [pc, #28]	; (8008794 <SystemInit+0x68>)
 8008776:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800877a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800877c:	4b05      	ldr	r3, [pc, #20]	; (8008794 <SystemInit+0x68>)
 800877e:	2200      	movs	r2, #0
 8008780:	619a      	str	r2, [r3, #24]
}
 8008782:	bf00      	nop
 8008784:	46bd      	mov	sp, r7
 8008786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878a:	4770      	bx	lr
 800878c:	e000ed00 	.word	0xe000ed00
 8008790:	08004000 	.word	0x08004000
 8008794:	40021000 	.word	0x40021000

08008798 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b082      	sub	sp, #8
 800879c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800879e:	2300      	movs	r3, #0
 80087a0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80087a2:	4b0c      	ldr	r3, [pc, #48]	; (80087d4 <HAL_Init+0x3c>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a0b      	ldr	r2, [pc, #44]	; (80087d4 <HAL_Init+0x3c>)
 80087a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087ac:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80087ae:	2003      	movs	r0, #3
 80087b0:	f000 f9a6 	bl	8008b00 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80087b4:	2000      	movs	r0, #0
 80087b6:	f000 f80f 	bl	80087d8 <HAL_InitTick>
 80087ba:	4603      	mov	r3, r0
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d002      	beq.n	80087c6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80087c0:	2301      	movs	r3, #1
 80087c2:	71fb      	strb	r3, [r7, #7]
 80087c4:	e001      	b.n	80087ca <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80087c6:	f7ff fa93 	bl	8007cf0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80087ca:	79fb      	ldrb	r3, [r7, #7]
}
 80087cc:	4618      	mov	r0, r3
 80087ce:	3708      	adds	r7, #8
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}
 80087d4:	40022000 	.word	0x40022000

080087d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b084      	sub	sp, #16
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80087e0:	2300      	movs	r3, #0
 80087e2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80087e4:	4b17      	ldr	r3, [pc, #92]	; (8008844 <HAL_InitTick+0x6c>)
 80087e6:	781b      	ldrb	r3, [r3, #0]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d023      	beq.n	8008834 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80087ec:	4b16      	ldr	r3, [pc, #88]	; (8008848 <HAL_InitTick+0x70>)
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	4b14      	ldr	r3, [pc, #80]	; (8008844 <HAL_InitTick+0x6c>)
 80087f2:	781b      	ldrb	r3, [r3, #0]
 80087f4:	4619      	mov	r1, r3
 80087f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80087fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80087fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8008802:	4618      	mov	r0, r3
 8008804:	f000 f9c3 	bl	8008b8e <HAL_SYSTICK_Config>
 8008808:	4603      	mov	r3, r0
 800880a:	2b00      	cmp	r3, #0
 800880c:	d10f      	bne.n	800882e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2b0f      	cmp	r3, #15
 8008812:	d809      	bhi.n	8008828 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008814:	2200      	movs	r2, #0
 8008816:	6879      	ldr	r1, [r7, #4]
 8008818:	f04f 30ff 	mov.w	r0, #4294967295
 800881c:	f000 f97b 	bl	8008b16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008820:	4a0a      	ldr	r2, [pc, #40]	; (800884c <HAL_InitTick+0x74>)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6013      	str	r3, [r2, #0]
 8008826:	e007      	b.n	8008838 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8008828:	2301      	movs	r3, #1
 800882a:	73fb      	strb	r3, [r7, #15]
 800882c:	e004      	b.n	8008838 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800882e:	2301      	movs	r3, #1
 8008830:	73fb      	strb	r3, [r7, #15]
 8008832:	e001      	b.n	8008838 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008834:	2301      	movs	r3, #1
 8008836:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8008838:	7bfb      	ldrb	r3, [r7, #15]
}
 800883a:	4618      	mov	r0, r3
 800883c:	3710      	adds	r7, #16
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}
 8008842:	bf00      	nop
 8008844:	20000028 	.word	0x20000028
 8008848:	20000020 	.word	0x20000020
 800884c:	20000024 	.word	0x20000024

08008850 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008850:	b480      	push	{r7}
 8008852:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008854:	4b06      	ldr	r3, [pc, #24]	; (8008870 <HAL_IncTick+0x20>)
 8008856:	781b      	ldrb	r3, [r3, #0]
 8008858:	461a      	mov	r2, r3
 800885a:	4b06      	ldr	r3, [pc, #24]	; (8008874 <HAL_IncTick+0x24>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4413      	add	r3, r2
 8008860:	4a04      	ldr	r2, [pc, #16]	; (8008874 <HAL_IncTick+0x24>)
 8008862:	6013      	str	r3, [r2, #0]
}
 8008864:	bf00      	nop
 8008866:	46bd      	mov	sp, r7
 8008868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886c:	4770      	bx	lr
 800886e:	bf00      	nop
 8008870:	20000028 	.word	0x20000028
 8008874:	20000484 	.word	0x20000484

08008878 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008878:	b480      	push	{r7}
 800887a:	af00      	add	r7, sp, #0
  return uwTick;
 800887c:	4b03      	ldr	r3, [pc, #12]	; (800888c <HAL_GetTick+0x14>)
 800887e:	681b      	ldr	r3, [r3, #0]
}
 8008880:	4618      	mov	r0, r3
 8008882:	46bd      	mov	sp, r7
 8008884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008888:	4770      	bx	lr
 800888a:	bf00      	nop
 800888c:	20000484 	.word	0x20000484

08008890 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b084      	sub	sp, #16
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008898:	f7ff ffee 	bl	8008878 <HAL_GetTick>
 800889c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088a8:	d005      	beq.n	80088b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80088aa:	4b0a      	ldr	r3, [pc, #40]	; (80088d4 <HAL_Delay+0x44>)
 80088ac:	781b      	ldrb	r3, [r3, #0]
 80088ae:	461a      	mov	r2, r3
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	4413      	add	r3, r2
 80088b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80088b6:	bf00      	nop
 80088b8:	f7ff ffde 	bl	8008878 <HAL_GetTick>
 80088bc:	4602      	mov	r2, r0
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	1ad3      	subs	r3, r2, r3
 80088c2:	68fa      	ldr	r2, [r7, #12]
 80088c4:	429a      	cmp	r2, r3
 80088c6:	d8f7      	bhi.n	80088b8 <HAL_Delay+0x28>
  {
  }
}
 80088c8:	bf00      	nop
 80088ca:	bf00      	nop
 80088cc:	3710      	adds	r7, #16
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}
 80088d2:	bf00      	nop
 80088d4:	20000028 	.word	0x20000028

080088d8 <HAL_GetHalVersion>:
/**
  * @brief  Return the HAL revision.
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 80088d8:	b480      	push	{r7}
 80088da:	af00      	add	r7, sp, #0
  return STM32L4XX_HAL_VERSION;
 80088dc:	4b02      	ldr	r3, [pc, #8]	; (80088e8 <HAL_GetHalVersion+0x10>)
}
 80088de:	4618      	mov	r0, r3
 80088e0:	46bd      	mov	sp, r7
 80088e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e6:	4770      	bx	lr
 80088e8:	010d0200 	.word	0x010d0200

080088ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80088ec:	b480      	push	{r7}
 80088ee:	b085      	sub	sp, #20
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f003 0307 	and.w	r3, r3, #7
 80088fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80088fc:	4b0c      	ldr	r3, [pc, #48]	; (8008930 <__NVIC_SetPriorityGrouping+0x44>)
 80088fe:	68db      	ldr	r3, [r3, #12]
 8008900:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008902:	68ba      	ldr	r2, [r7, #8]
 8008904:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008908:	4013      	ands	r3, r2
 800890a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008914:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008918:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800891c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800891e:	4a04      	ldr	r2, [pc, #16]	; (8008930 <__NVIC_SetPriorityGrouping+0x44>)
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	60d3      	str	r3, [r2, #12]
}
 8008924:	bf00      	nop
 8008926:	3714      	adds	r7, #20
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr
 8008930:	e000ed00 	.word	0xe000ed00

08008934 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008934:	b480      	push	{r7}
 8008936:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008938:	4b04      	ldr	r3, [pc, #16]	; (800894c <__NVIC_GetPriorityGrouping+0x18>)
 800893a:	68db      	ldr	r3, [r3, #12]
 800893c:	0a1b      	lsrs	r3, r3, #8
 800893e:	f003 0307 	and.w	r3, r3, #7
}
 8008942:	4618      	mov	r0, r3
 8008944:	46bd      	mov	sp, r7
 8008946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894a:	4770      	bx	lr
 800894c:	e000ed00 	.word	0xe000ed00

08008950 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008950:	b480      	push	{r7}
 8008952:	b083      	sub	sp, #12
 8008954:	af00      	add	r7, sp, #0
 8008956:	4603      	mov	r3, r0
 8008958:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800895a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800895e:	2b00      	cmp	r3, #0
 8008960:	db0b      	blt.n	800897a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008962:	79fb      	ldrb	r3, [r7, #7]
 8008964:	f003 021f 	and.w	r2, r3, #31
 8008968:	4907      	ldr	r1, [pc, #28]	; (8008988 <__NVIC_EnableIRQ+0x38>)
 800896a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800896e:	095b      	lsrs	r3, r3, #5
 8008970:	2001      	movs	r0, #1
 8008972:	fa00 f202 	lsl.w	r2, r0, r2
 8008976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800897a:	bf00      	nop
 800897c:	370c      	adds	r7, #12
 800897e:	46bd      	mov	sp, r7
 8008980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008984:	4770      	bx	lr
 8008986:	bf00      	nop
 8008988:	e000e100 	.word	0xe000e100

0800898c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800898c:	b480      	push	{r7}
 800898e:	b083      	sub	sp, #12
 8008990:	af00      	add	r7, sp, #0
 8008992:	4603      	mov	r3, r0
 8008994:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800899a:	2b00      	cmp	r3, #0
 800899c:	db12      	blt.n	80089c4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800899e:	79fb      	ldrb	r3, [r7, #7]
 80089a0:	f003 021f 	and.w	r2, r3, #31
 80089a4:	490a      	ldr	r1, [pc, #40]	; (80089d0 <__NVIC_DisableIRQ+0x44>)
 80089a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089aa:	095b      	lsrs	r3, r3, #5
 80089ac:	2001      	movs	r0, #1
 80089ae:	fa00 f202 	lsl.w	r2, r0, r2
 80089b2:	3320      	adds	r3, #32
 80089b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80089b8:	f3bf 8f4f 	dsb	sy
}
 80089bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80089be:	f3bf 8f6f 	isb	sy
}
 80089c2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80089c4:	bf00      	nop
 80089c6:	370c      	adds	r7, #12
 80089c8:	46bd      	mov	sp, r7
 80089ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ce:	4770      	bx	lr
 80089d0:	e000e100 	.word	0xe000e100

080089d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80089d4:	b480      	push	{r7}
 80089d6:	b083      	sub	sp, #12
 80089d8:	af00      	add	r7, sp, #0
 80089da:	4603      	mov	r3, r0
 80089dc:	6039      	str	r1, [r7, #0]
 80089de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80089e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	db0a      	blt.n	80089fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	b2da      	uxtb	r2, r3
 80089ec:	490c      	ldr	r1, [pc, #48]	; (8008a20 <__NVIC_SetPriority+0x4c>)
 80089ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089f2:	0112      	lsls	r2, r2, #4
 80089f4:	b2d2      	uxtb	r2, r2
 80089f6:	440b      	add	r3, r1
 80089f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80089fc:	e00a      	b.n	8008a14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	b2da      	uxtb	r2, r3
 8008a02:	4908      	ldr	r1, [pc, #32]	; (8008a24 <__NVIC_SetPriority+0x50>)
 8008a04:	79fb      	ldrb	r3, [r7, #7]
 8008a06:	f003 030f 	and.w	r3, r3, #15
 8008a0a:	3b04      	subs	r3, #4
 8008a0c:	0112      	lsls	r2, r2, #4
 8008a0e:	b2d2      	uxtb	r2, r2
 8008a10:	440b      	add	r3, r1
 8008a12:	761a      	strb	r2, [r3, #24]
}
 8008a14:	bf00      	nop
 8008a16:	370c      	adds	r7, #12
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1e:	4770      	bx	lr
 8008a20:	e000e100 	.word	0xe000e100
 8008a24:	e000ed00 	.word	0xe000ed00

08008a28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b089      	sub	sp, #36	; 0x24
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	60f8      	str	r0, [r7, #12]
 8008a30:	60b9      	str	r1, [r7, #8]
 8008a32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	f003 0307 	and.w	r3, r3, #7
 8008a3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008a3c:	69fb      	ldr	r3, [r7, #28]
 8008a3e:	f1c3 0307 	rsb	r3, r3, #7
 8008a42:	2b04      	cmp	r3, #4
 8008a44:	bf28      	it	cs
 8008a46:	2304      	movcs	r3, #4
 8008a48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008a4a:	69fb      	ldr	r3, [r7, #28]
 8008a4c:	3304      	adds	r3, #4
 8008a4e:	2b06      	cmp	r3, #6
 8008a50:	d902      	bls.n	8008a58 <NVIC_EncodePriority+0x30>
 8008a52:	69fb      	ldr	r3, [r7, #28]
 8008a54:	3b03      	subs	r3, #3
 8008a56:	e000      	b.n	8008a5a <NVIC_EncodePriority+0x32>
 8008a58:	2300      	movs	r3, #0
 8008a5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8008a60:	69bb      	ldr	r3, [r7, #24]
 8008a62:	fa02 f303 	lsl.w	r3, r2, r3
 8008a66:	43da      	mvns	r2, r3
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	401a      	ands	r2, r3
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008a70:	f04f 31ff 	mov.w	r1, #4294967295
 8008a74:	697b      	ldr	r3, [r7, #20]
 8008a76:	fa01 f303 	lsl.w	r3, r1, r3
 8008a7a:	43d9      	mvns	r1, r3
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008a80:	4313      	orrs	r3, r2
         );
}
 8008a82:	4618      	mov	r0, r3
 8008a84:	3724      	adds	r7, #36	; 0x24
 8008a86:	46bd      	mov	sp, r7
 8008a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8c:	4770      	bx	lr
	...

08008a90 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8008a90:	b480      	push	{r7}
 8008a92:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8008a94:	f3bf 8f4f 	dsb	sy
}
 8008a98:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8008a9a:	4b06      	ldr	r3, [pc, #24]	; (8008ab4 <__NVIC_SystemReset+0x24>)
 8008a9c:	68db      	ldr	r3, [r3, #12]
 8008a9e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8008aa2:	4904      	ldr	r1, [pc, #16]	; (8008ab4 <__NVIC_SystemReset+0x24>)
 8008aa4:	4b04      	ldr	r3, [pc, #16]	; (8008ab8 <__NVIC_SystemReset+0x28>)
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8008aaa:	f3bf 8f4f 	dsb	sy
}
 8008aae:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8008ab0:	bf00      	nop
 8008ab2:	e7fd      	b.n	8008ab0 <__NVIC_SystemReset+0x20>
 8008ab4:	e000ed00 	.word	0xe000ed00
 8008ab8:	05fa0004 	.word	0x05fa0004

08008abc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b082      	sub	sp, #8
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	3b01      	subs	r3, #1
 8008ac8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008acc:	d301      	bcc.n	8008ad2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008ace:	2301      	movs	r3, #1
 8008ad0:	e00f      	b.n	8008af2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008ad2:	4a0a      	ldr	r2, [pc, #40]	; (8008afc <SysTick_Config+0x40>)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	3b01      	subs	r3, #1
 8008ad8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008ada:	210f      	movs	r1, #15
 8008adc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae0:	f7ff ff78 	bl	80089d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008ae4:	4b05      	ldr	r3, [pc, #20]	; (8008afc <SysTick_Config+0x40>)
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008aea:	4b04      	ldr	r3, [pc, #16]	; (8008afc <SysTick_Config+0x40>)
 8008aec:	2207      	movs	r2, #7
 8008aee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008af0:	2300      	movs	r3, #0
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3708      	adds	r7, #8
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}
 8008afa:	bf00      	nop
 8008afc:	e000e010 	.word	0xe000e010

08008b00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b082      	sub	sp, #8
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f7ff feef 	bl	80088ec <__NVIC_SetPriorityGrouping>
}
 8008b0e:	bf00      	nop
 8008b10:	3708      	adds	r7, #8
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd80      	pop	{r7, pc}

08008b16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008b16:	b580      	push	{r7, lr}
 8008b18:	b086      	sub	sp, #24
 8008b1a:	af00      	add	r7, sp, #0
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	60b9      	str	r1, [r7, #8]
 8008b20:	607a      	str	r2, [r7, #4]
 8008b22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8008b24:	2300      	movs	r3, #0
 8008b26:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008b28:	f7ff ff04 	bl	8008934 <__NVIC_GetPriorityGrouping>
 8008b2c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008b2e:	687a      	ldr	r2, [r7, #4]
 8008b30:	68b9      	ldr	r1, [r7, #8]
 8008b32:	6978      	ldr	r0, [r7, #20]
 8008b34:	f7ff ff78 	bl	8008a28 <NVIC_EncodePriority>
 8008b38:	4602      	mov	r2, r0
 8008b3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b3e:	4611      	mov	r1, r2
 8008b40:	4618      	mov	r0, r3
 8008b42:	f7ff ff47 	bl	80089d4 <__NVIC_SetPriority>
}
 8008b46:	bf00      	nop
 8008b48:	3718      	adds	r7, #24
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bd80      	pop	{r7, pc}

08008b4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008b4e:	b580      	push	{r7, lr}
 8008b50:	b082      	sub	sp, #8
 8008b52:	af00      	add	r7, sp, #0
 8008b54:	4603      	mov	r3, r0
 8008b56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008b58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	f7ff fef7 	bl	8008950 <__NVIC_EnableIRQ>
}
 8008b62:	bf00      	nop
 8008b64:	3708      	adds	r7, #8
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}

08008b6a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8008b6a:	b580      	push	{r7, lr}
 8008b6c:	b082      	sub	sp, #8
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	4603      	mov	r3, r0
 8008b72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8008b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b78:	4618      	mov	r0, r3
 8008b7a:	f7ff ff07 	bl	800898c <__NVIC_DisableIRQ>
}
 8008b7e:	bf00      	nop
 8008b80:	3708      	adds	r7, #8
 8008b82:	46bd      	mov	sp, r7
 8008b84:	bd80      	pop	{r7, pc}

08008b86 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8008b86:	b580      	push	{r7, lr}
 8008b88:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8008b8a:	f7ff ff81 	bl	8008a90 <__NVIC_SystemReset>

08008b8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008b8e:	b580      	push	{r7, lr}
 8008b90:	b082      	sub	sp, #8
 8008b92:	af00      	add	r7, sp, #0
 8008b94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f7ff ff90 	bl	8008abc <SysTick_Config>
 8008b9c:	4603      	mov	r3, r0
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3708      	adds	r7, #8
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}
	...

08008ba8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b082      	sub	sp, #8
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d101      	bne.n	8008bba <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	e054      	b.n	8008c64 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	7f5b      	ldrb	r3, [r3, #29]
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d105      	bne.n	8008bd0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f7ff f8b4 	bl	8007d38 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2202      	movs	r2, #2
 8008bd4:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	791b      	ldrb	r3, [r3, #4]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d10c      	bne.n	8008bf8 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	4a22      	ldr	r2, [pc, #136]	; (8008c6c <HAL_CRC_Init+0xc4>)
 8008be4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	689a      	ldr	r2, [r3, #8]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f022 0218 	bic.w	r2, r2, #24
 8008bf4:	609a      	str	r2, [r3, #8]
 8008bf6:	e00c      	b.n	8008c12 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6899      	ldr	r1, [r3, #8]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	68db      	ldr	r3, [r3, #12]
 8008c00:	461a      	mov	r2, r3
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f000 f986 	bl	8008f14 <HAL_CRCEx_Polynomial_Set>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d001      	beq.n	8008c12 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8008c0e:	2301      	movs	r3, #1
 8008c10:	e028      	b.n	8008c64 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	795b      	ldrb	r3, [r3, #5]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d105      	bne.n	8008c26 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f04f 32ff 	mov.w	r2, #4294967295
 8008c22:	611a      	str	r2, [r3, #16]
 8008c24:	e004      	b.n	8008c30 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	687a      	ldr	r2, [r7, #4]
 8008c2c:	6912      	ldr	r2, [r2, #16]
 8008c2e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	689b      	ldr	r3, [r3, #8]
 8008c36:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	695a      	ldr	r2, [r3, #20]
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	430a      	orrs	r2, r1
 8008c44:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	689b      	ldr	r3, [r3, #8]
 8008c4c:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	699a      	ldr	r2, [r3, #24]
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	430a      	orrs	r2, r1
 8008c5a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2201      	movs	r2, #1
 8008c60:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8008c62:	2300      	movs	r3, #0
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	3708      	adds	r7, #8
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bd80      	pop	{r7, pc}
 8008c6c:	04c11db7 	.word	0x04c11db7

08008c70 <HAL_CRC_DeInit>:
  * @brief  DeInitialize the CRC peripheral.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_DeInit(CRC_HandleTypeDef *hcrc)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b082      	sub	sp, #8
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d101      	bne.n	8008c82 <HAL_CRC_DeInit+0x12>
  {
    return HAL_ERROR;
 8008c7e:	2301      	movs	r3, #1
 8008c80:	e022      	b.n	8008cc8 <HAL_CRC_DeInit+0x58>

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  /* Check the CRC peripheral state */
  if (hcrc->State == HAL_CRC_STATE_BUSY)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	7f5b      	ldrb	r3, [r3, #29]
 8008c86:	b2db      	uxtb	r3, r3
 8008c88:	2b02      	cmp	r3, #2
 8008c8a:	d101      	bne.n	8008c90 <HAL_CRC_DeInit+0x20>
  {
    return HAL_BUSY;
 8008c8c:	2302      	movs	r3, #2
 8008c8e:	e01b      	b.n	8008cc8 <HAL_CRC_DeInit+0x58>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2202      	movs	r2, #2
 8008c94:	775a      	strb	r2, [r3, #29]

  /* Reset CRC calculation unit */
  __HAL_CRC_DR_RESET(hcrc);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	689a      	ldr	r2, [r3, #8]
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f042 0201 	orr.w	r2, r2, #1
 8008ca4:	609a      	str	r2, [r3, #8]

  /* Reset IDR register content */
  CLEAR_BIT(hcrc->Instance->IDR, CRC_IDR_IDR);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	791b      	ldrb	r3, [r3, #4]
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	711a      	strb	r2, [r3, #4]

  /* DeInit the low level hardware */
  HAL_CRC_MspDeInit(hcrc);
 8008cb4:	6878      	ldr	r0, [r7, #4]
 8008cb6:	f7ff f85f 	bl	8007d78 <HAL_CRC_MspDeInit>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_RESET;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	775a      	strb	r2, [r3, #29]

  /* Process unlocked */
  __HAL_UNLOCK(hcrc);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	771a      	strb	r2, [r3, #28]

  /* Return function status */
  return HAL_OK;
 8008cc6:	2300      	movs	r3, #0
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3708      	adds	r7, #8
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b086      	sub	sp, #24
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	60f8      	str	r0, [r7, #12]
 8008cd8:	60b9      	str	r1, [r7, #8]
 8008cda:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8008cdc:	2300      	movs	r3, #0
 8008cde:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	2202      	movs	r2, #2
 8008ce4:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	689a      	ldr	r2, [r3, #8]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f042 0201 	orr.w	r2, r2, #1
 8008cf4:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	6a1b      	ldr	r3, [r3, #32]
 8008cfa:	2b03      	cmp	r3, #3
 8008cfc:	d006      	beq.n	8008d0c <HAL_CRC_Calculate+0x3c>
 8008cfe:	2b03      	cmp	r3, #3
 8008d00:	d829      	bhi.n	8008d56 <HAL_CRC_Calculate+0x86>
 8008d02:	2b01      	cmp	r3, #1
 8008d04:	d019      	beq.n	8008d3a <HAL_CRC_Calculate+0x6a>
 8008d06:	2b02      	cmp	r3, #2
 8008d08:	d01e      	beq.n	8008d48 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8008d0a:	e024      	b.n	8008d56 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	617b      	str	r3, [r7, #20]
 8008d10:	e00a      	b.n	8008d28 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	009b      	lsls	r3, r3, #2
 8008d16:	68ba      	ldr	r2, [r7, #8]
 8008d18:	441a      	add	r2, r3
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	6812      	ldr	r2, [r2, #0]
 8008d20:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8008d22:	697b      	ldr	r3, [r7, #20]
 8008d24:	3301      	adds	r3, #1
 8008d26:	617b      	str	r3, [r7, #20]
 8008d28:	697a      	ldr	r2, [r7, #20]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	429a      	cmp	r2, r3
 8008d2e:	d3f0      	bcc.n	8008d12 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	613b      	str	r3, [r7, #16]
      break;
 8008d38:	e00e      	b.n	8008d58 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8008d3a:	687a      	ldr	r2, [r7, #4]
 8008d3c:	68b9      	ldr	r1, [r7, #8]
 8008d3e:	68f8      	ldr	r0, [r7, #12]
 8008d40:	f000 f81f 	bl	8008d82 <CRC_Handle_8>
 8008d44:	6138      	str	r0, [r7, #16]
      break;
 8008d46:	e007      	b.n	8008d58 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8008d48:	687a      	ldr	r2, [r7, #4]
 8008d4a:	68b9      	ldr	r1, [r7, #8]
 8008d4c:	68f8      	ldr	r0, [r7, #12]
 8008d4e:	f000 f8a6 	bl	8008e9e <CRC_Handle_16>
 8008d52:	6138      	str	r0, [r7, #16]
      break;
 8008d54:	e000      	b.n	8008d58 <HAL_CRC_Calculate+0x88>
      break;
 8008d56:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2201      	movs	r2, #1
 8008d5c:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8008d5e:	693b      	ldr	r3, [r7, #16]
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3718      	adds	r7, #24
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}

08008d68 <HAL_CRC_GetState>:
  * @brief  Return the CRC handle state.
  * @param  hcrc CRC handle
  * @retval HAL state
  */
HAL_CRC_StateTypeDef HAL_CRC_GetState(CRC_HandleTypeDef *hcrc)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b083      	sub	sp, #12
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
  /* Return CRC handle state */
  return hcrc->State;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	7f5b      	ldrb	r3, [r3, #29]
 8008d74:	b2db      	uxtb	r3, r3
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	370c      	adds	r7, #12
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d80:	4770      	bx	lr

08008d82 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8008d82:	b480      	push	{r7}
 8008d84:	b089      	sub	sp, #36	; 0x24
 8008d86:	af00      	add	r7, sp, #0
 8008d88:	60f8      	str	r0, [r7, #12]
 8008d8a:	60b9      	str	r1, [r7, #8]
 8008d8c:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8008d8e:	2300      	movs	r3, #0
 8008d90:	61fb      	str	r3, [r7, #28]
 8008d92:	e023      	b.n	8008ddc <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8008d94:	69fb      	ldr	r3, [r7, #28]
 8008d96:	009b      	lsls	r3, r3, #2
 8008d98:	68ba      	ldr	r2, [r7, #8]
 8008d9a:	4413      	add	r3, r2
 8008d9c:	781b      	ldrb	r3, [r3, #0]
 8008d9e:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8008da0:	69fb      	ldr	r3, [r7, #28]
 8008da2:	009b      	lsls	r3, r3, #2
 8008da4:	3301      	adds	r3, #1
 8008da6:	68b9      	ldr	r1, [r7, #8]
 8008da8:	440b      	add	r3, r1
 8008daa:	781b      	ldrb	r3, [r3, #0]
 8008dac:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8008dae:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8008db0:	69fb      	ldr	r3, [r7, #28]
 8008db2:	009b      	lsls	r3, r3, #2
 8008db4:	3302      	adds	r3, #2
 8008db6:	68b9      	ldr	r1, [r7, #8]
 8008db8:	440b      	add	r3, r1
 8008dba:	781b      	ldrb	r3, [r3, #0]
 8008dbc:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8008dbe:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8008dc0:	69fb      	ldr	r3, [r7, #28]
 8008dc2:	009b      	lsls	r3, r3, #2
 8008dc4:	3303      	adds	r3, #3
 8008dc6:	68b9      	ldr	r1, [r7, #8]
 8008dc8:	440b      	add	r3, r1
 8008dca:	781b      	ldrb	r3, [r3, #0]
 8008dcc:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8008dd2:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8008dd4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8008dd6:	69fb      	ldr	r3, [r7, #28]
 8008dd8:	3301      	adds	r3, #1
 8008dda:	61fb      	str	r3, [r7, #28]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	089b      	lsrs	r3, r3, #2
 8008de0:	69fa      	ldr	r2, [r7, #28]
 8008de2:	429a      	cmp	r2, r3
 8008de4:	d3d6      	bcc.n	8008d94 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	f003 0303 	and.w	r3, r3, #3
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d04d      	beq.n	8008e8c <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f003 0303 	and.w	r3, r3, #3
 8008df6:	2b01      	cmp	r3, #1
 8008df8:	d107      	bne.n	8008e0a <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8008dfa:	69fb      	ldr	r3, [r7, #28]
 8008dfc:	009b      	lsls	r3, r3, #2
 8008dfe:	68ba      	ldr	r2, [r7, #8]
 8008e00:	4413      	add	r3, r2
 8008e02:	68fa      	ldr	r2, [r7, #12]
 8008e04:	6812      	ldr	r2, [r2, #0]
 8008e06:	781b      	ldrb	r3, [r3, #0]
 8008e08:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	f003 0303 	and.w	r3, r3, #3
 8008e10:	2b02      	cmp	r3, #2
 8008e12:	d116      	bne.n	8008e42 <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8008e14:	69fb      	ldr	r3, [r7, #28]
 8008e16:	009b      	lsls	r3, r3, #2
 8008e18:	68ba      	ldr	r2, [r7, #8]
 8008e1a:	4413      	add	r3, r2
 8008e1c:	781b      	ldrb	r3, [r3, #0]
 8008e1e:	021b      	lsls	r3, r3, #8
 8008e20:	b21a      	sxth	r2, r3
 8008e22:	69fb      	ldr	r3, [r7, #28]
 8008e24:	009b      	lsls	r3, r3, #2
 8008e26:	3301      	adds	r3, #1
 8008e28:	68b9      	ldr	r1, [r7, #8]
 8008e2a:	440b      	add	r3, r1
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	b21b      	sxth	r3, r3
 8008e30:	4313      	orrs	r3, r2
 8008e32:	b21b      	sxth	r3, r3
 8008e34:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8008e3c:	697b      	ldr	r3, [r7, #20]
 8008e3e:	8b7a      	ldrh	r2, [r7, #26]
 8008e40:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f003 0303 	and.w	r3, r3, #3
 8008e48:	2b03      	cmp	r3, #3
 8008e4a:	d11f      	bne.n	8008e8c <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8008e4c:	69fb      	ldr	r3, [r7, #28]
 8008e4e:	009b      	lsls	r3, r3, #2
 8008e50:	68ba      	ldr	r2, [r7, #8]
 8008e52:	4413      	add	r3, r2
 8008e54:	781b      	ldrb	r3, [r3, #0]
 8008e56:	021b      	lsls	r3, r3, #8
 8008e58:	b21a      	sxth	r2, r3
 8008e5a:	69fb      	ldr	r3, [r7, #28]
 8008e5c:	009b      	lsls	r3, r3, #2
 8008e5e:	3301      	adds	r3, #1
 8008e60:	68b9      	ldr	r1, [r7, #8]
 8008e62:	440b      	add	r3, r1
 8008e64:	781b      	ldrb	r3, [r3, #0]
 8008e66:	b21b      	sxth	r3, r3
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	b21b      	sxth	r3, r3
 8008e6c:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8008e74:	697b      	ldr	r3, [r7, #20]
 8008e76:	8b7a      	ldrh	r2, [r7, #26]
 8008e78:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8008e7a:	69fb      	ldr	r3, [r7, #28]
 8008e7c:	009b      	lsls	r3, r3, #2
 8008e7e:	3302      	adds	r3, #2
 8008e80:	68ba      	ldr	r2, [r7, #8]
 8008e82:	4413      	add	r3, r2
 8008e84:	68fa      	ldr	r2, [r7, #12]
 8008e86:	6812      	ldr	r2, [r2, #0]
 8008e88:	781b      	ldrb	r3, [r3, #0]
 8008e8a:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	681b      	ldr	r3, [r3, #0]
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3724      	adds	r7, #36	; 0x24
 8008e96:	46bd      	mov	sp, r7
 8008e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9c:	4770      	bx	lr

08008e9e <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8008e9e:	b480      	push	{r7}
 8008ea0:	b087      	sub	sp, #28
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	60f8      	str	r0, [r7, #12]
 8008ea6:	60b9      	str	r1, [r7, #8]
 8008ea8:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8008eaa:	2300      	movs	r3, #0
 8008eac:	617b      	str	r3, [r7, #20]
 8008eae:	e013      	b.n	8008ed8 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8008eb0:	697b      	ldr	r3, [r7, #20]
 8008eb2:	009b      	lsls	r3, r3, #2
 8008eb4:	68ba      	ldr	r2, [r7, #8]
 8008eb6:	4413      	add	r3, r2
 8008eb8:	881b      	ldrh	r3, [r3, #0]
 8008eba:	041a      	lsls	r2, r3, #16
 8008ebc:	697b      	ldr	r3, [r7, #20]
 8008ebe:	009b      	lsls	r3, r3, #2
 8008ec0:	3302      	adds	r3, #2
 8008ec2:	68b9      	ldr	r1, [r7, #8]
 8008ec4:	440b      	add	r3, r1
 8008ec6:	881b      	ldrh	r3, [r3, #0]
 8008ec8:	4619      	mov	r1, r3
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	430a      	orrs	r2, r1
 8008ed0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8008ed2:	697b      	ldr	r3, [r7, #20]
 8008ed4:	3301      	adds	r3, #1
 8008ed6:	617b      	str	r3, [r7, #20]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	085b      	lsrs	r3, r3, #1
 8008edc:	697a      	ldr	r2, [r7, #20]
 8008ede:	429a      	cmp	r2, r3
 8008ee0:	d3e6      	bcc.n	8008eb0 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	f003 0301 	and.w	r3, r3, #1
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d009      	beq.n	8008f00 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	009b      	lsls	r3, r3, #2
 8008ef6:	68ba      	ldr	r2, [r7, #8]
 8008ef8:	4413      	add	r3, r2
 8008efa:	881a      	ldrh	r2, [r3, #0]
 8008efc:	693b      	ldr	r3, [r7, #16]
 8008efe:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	681b      	ldr	r3, [r3, #0]
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	371c      	adds	r7, #28
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr
	...

08008f14 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b087      	sub	sp, #28
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	60f8      	str	r0, [r7, #12]
 8008f1c:	60b9      	str	r1, [r7, #8]
 8008f1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008f20:	2300      	movs	r3, #0
 8008f22:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8008f24:	231f      	movs	r3, #31
 8008f26:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8008f28:	bf00      	nop
 8008f2a:	693b      	ldr	r3, [r7, #16]
 8008f2c:	1e5a      	subs	r2, r3, #1
 8008f2e:	613a      	str	r2, [r7, #16]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d009      	beq.n	8008f48 <HAL_CRCEx_Polynomial_Set+0x34>
 8008f34:	693b      	ldr	r3, [r7, #16]
 8008f36:	f003 031f 	and.w	r3, r3, #31
 8008f3a:	68ba      	ldr	r2, [r7, #8]
 8008f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8008f40:	f003 0301 	and.w	r3, r3, #1
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d0f0      	beq.n	8008f2a <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2b18      	cmp	r3, #24
 8008f4c:	d846      	bhi.n	8008fdc <HAL_CRCEx_Polynomial_Set+0xc8>
 8008f4e:	a201      	add	r2, pc, #4	; (adr r2, 8008f54 <HAL_CRCEx_Polynomial_Set+0x40>)
 8008f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f54:	08008fe3 	.word	0x08008fe3
 8008f58:	08008fdd 	.word	0x08008fdd
 8008f5c:	08008fdd 	.word	0x08008fdd
 8008f60:	08008fdd 	.word	0x08008fdd
 8008f64:	08008fdd 	.word	0x08008fdd
 8008f68:	08008fdd 	.word	0x08008fdd
 8008f6c:	08008fdd 	.word	0x08008fdd
 8008f70:	08008fdd 	.word	0x08008fdd
 8008f74:	08008fd1 	.word	0x08008fd1
 8008f78:	08008fdd 	.word	0x08008fdd
 8008f7c:	08008fdd 	.word	0x08008fdd
 8008f80:	08008fdd 	.word	0x08008fdd
 8008f84:	08008fdd 	.word	0x08008fdd
 8008f88:	08008fdd 	.word	0x08008fdd
 8008f8c:	08008fdd 	.word	0x08008fdd
 8008f90:	08008fdd 	.word	0x08008fdd
 8008f94:	08008fc5 	.word	0x08008fc5
 8008f98:	08008fdd 	.word	0x08008fdd
 8008f9c:	08008fdd 	.word	0x08008fdd
 8008fa0:	08008fdd 	.word	0x08008fdd
 8008fa4:	08008fdd 	.word	0x08008fdd
 8008fa8:	08008fdd 	.word	0x08008fdd
 8008fac:	08008fdd 	.word	0x08008fdd
 8008fb0:	08008fdd 	.word	0x08008fdd
 8008fb4:	08008fb9 	.word	0x08008fb9
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	2b06      	cmp	r3, #6
 8008fbc:	d913      	bls.n	8008fe6 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8008fc2:	e010      	b.n	8008fe6 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	2b07      	cmp	r3, #7
 8008fc8:	d90f      	bls.n	8008fea <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8008fca:	2301      	movs	r3, #1
 8008fcc:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8008fce:	e00c      	b.n	8008fea <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8008fd0:	693b      	ldr	r3, [r7, #16]
 8008fd2:	2b0f      	cmp	r3, #15
 8008fd4:	d90b      	bls.n	8008fee <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8008fda:	e008      	b.n	8008fee <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	75fb      	strb	r3, [r7, #23]
      break;
 8008fe0:	e006      	b.n	8008ff0 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8008fe2:	bf00      	nop
 8008fe4:	e004      	b.n	8008ff0 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8008fe6:	bf00      	nop
 8008fe8:	e002      	b.n	8008ff0 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8008fea:	bf00      	nop
 8008fec:	e000      	b.n	8008ff0 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8008fee:	bf00      	nop
  }
  if (status == HAL_OK)
 8008ff0:	7dfb      	ldrb	r3, [r7, #23]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d10d      	bne.n	8009012 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	68ba      	ldr	r2, [r7, #8]
 8008ffc:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	689b      	ldr	r3, [r3, #8]
 8009004:	f023 0118 	bic.w	r1, r3, #24
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	687a      	ldr	r2, [r7, #4]
 800900e:	430a      	orrs	r2, r1
 8009010:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8009012:	7dfb      	ldrb	r3, [r7, #23]
}
 8009014:	4618      	mov	r0, r3
 8009016:	371c      	adds	r7, #28
 8009018:	46bd      	mov	sp, r7
 800901a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901e:	4770      	bx	lr

08009020 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8009020:	b480      	push	{r7}
 8009022:	b087      	sub	sp, #28
 8009024:	af00      	add	r7, sp, #0
 8009026:	60f8      	str	r0, [r7, #12]
 8009028:	460b      	mov	r3, r1
 800902a:	607a      	str	r2, [r7, #4]
 800902c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800902e:	2300      	movs	r3, #0
 8009030:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8009032:	7afb      	ldrb	r3, [r7, #11]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d103      	bne.n	8009040 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	687a      	ldr	r2, [r7, #4]
 800903c:	605a      	str	r2, [r3, #4]
      break;
 800903e:	e002      	b.n	8009046 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8009040:	2301      	movs	r3, #1
 8009042:	75fb      	strb	r3, [r7, #23]
      break;
 8009044:	bf00      	nop
  }

  return status;
 8009046:	7dfb      	ldrb	r3, [r7, #23]
}
 8009048:	4618      	mov	r0, r3
 800904a:	371c      	adds	r7, #28
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr

08009054 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8009054:	b480      	push	{r7}
 8009056:	b083      	sub	sp, #12
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
 800905c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d101      	bne.n	8009068 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8009064:	2301      	movs	r3, #1
 8009066:	e003      	b.n	8009070 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	683a      	ldr	r2, [r7, #0]
 800906c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800906e:	2300      	movs	r3, #0
  }
}
 8009070:	4618      	mov	r0, r3
 8009072:	370c      	adds	r7, #12
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr

0800907c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b086      	sub	sp, #24
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	0c1b      	lsrs	r3, r3, #16
 800908a:	f003 0301 	and.w	r3, r3, #1
 800908e:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	f003 031f 	and.w	r3, r3, #31
 8009098:	2201      	movs	r2, #1
 800909a:	fa02 f303 	lsl.w	r3, r2, r3
 800909e:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80090a0:	697b      	ldr	r3, [r7, #20]
 80090a2:	015a      	lsls	r2, r3, #5
 80090a4:	4b0c      	ldr	r3, [pc, #48]	; (80090d8 <HAL_EXTI_IRQHandler+0x5c>)
 80090a6:	4413      	add	r3, r2
 80090a8:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	693a      	ldr	r2, [r7, #16]
 80090b0:	4013      	ands	r3, r2
 80090b2:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d009      	beq.n	80090ce <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	693a      	ldr	r2, [r7, #16]
 80090be:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d002      	beq.n	80090ce <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	685b      	ldr	r3, [r3, #4]
 80090cc:	4798      	blx	r3
    }
  }
}
 80090ce:	bf00      	nop
 80090d0:	3718      	adds	r7, #24
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}
 80090d6:	bf00      	nop
 80090d8:	40010414 	.word	0x40010414

080090dc <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b086      	sub	sp, #24
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	60f8      	str	r0, [r7, #12]
 80090e4:	60b9      	str	r1, [r7, #8]
 80090e6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 80090ea:	2300      	movs	r3, #0
 80090ec:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80090ee:	4b2f      	ldr	r3, [pc, #188]	; (80091ac <HAL_FLASH_Program+0xd0>)
 80090f0:	781b      	ldrb	r3, [r3, #0]
 80090f2:	2b01      	cmp	r3, #1
 80090f4:	d101      	bne.n	80090fa <HAL_FLASH_Program+0x1e>
 80090f6:	2302      	movs	r3, #2
 80090f8:	e053      	b.n	80091a2 <HAL_FLASH_Program+0xc6>
 80090fa:	4b2c      	ldr	r3, [pc, #176]	; (80091ac <HAL_FLASH_Program+0xd0>)
 80090fc:	2201      	movs	r2, #1
 80090fe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009100:	f24c 3050 	movw	r0, #50000	; 0xc350
 8009104:	f000 f888 	bl	8009218 <FLASH_WaitForLastOperation>
 8009108:	4603      	mov	r3, r0
 800910a:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 800910c:	7dfb      	ldrb	r3, [r7, #23]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d143      	bne.n	800919a <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009112:	4b26      	ldr	r3, [pc, #152]	; (80091ac <HAL_FLASH_Program+0xd0>)
 8009114:	2200      	movs	r2, #0
 8009116:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8009118:	4b25      	ldr	r3, [pc, #148]	; (80091b0 <HAL_FLASH_Program+0xd4>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009120:	2b00      	cmp	r3, #0
 8009122:	d009      	beq.n	8009138 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8009124:	4b22      	ldr	r3, [pc, #136]	; (80091b0 <HAL_FLASH_Program+0xd4>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	4a21      	ldr	r2, [pc, #132]	; (80091b0 <HAL_FLASH_Program+0xd4>)
 800912a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800912e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8009130:	4b1e      	ldr	r3, [pc, #120]	; (80091ac <HAL_FLASH_Program+0xd0>)
 8009132:	2202      	movs	r2, #2
 8009134:	771a      	strb	r2, [r3, #28]
 8009136:	e002      	b.n	800913e <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8009138:	4b1c      	ldr	r3, [pc, #112]	; (80091ac <HAL_FLASH_Program+0xd0>)
 800913a:	2200      	movs	r2, #0
 800913c:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d107      	bne.n	8009154 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8009144:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009148:	68b8      	ldr	r0, [r7, #8]
 800914a:	f000 f8bb 	bl	80092c4 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 800914e:	2301      	movs	r3, #1
 8009150:	613b      	str	r3, [r7, #16]
 8009152:	e010      	b.n	8009176 <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	2b01      	cmp	r3, #1
 8009158:	d002      	beq.n	8009160 <HAL_FLASH_Program+0x84>
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	2b02      	cmp	r3, #2
 800915e:	d10a      	bne.n	8009176 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	4619      	mov	r1, r3
 8009164:	68b8      	ldr	r0, [r7, #8]
 8009166:	f000 f8d3 	bl	8009310 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	2b02      	cmp	r3, #2
 800916e:	d102      	bne.n	8009176 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8009170:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009174:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009176:	f24c 3050 	movw	r0, #50000	; 0xc350
 800917a:	f000 f84d 	bl	8009218 <FLASH_WaitForLastOperation>
 800917e:	4603      	mov	r3, r0
 8009180:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d006      	beq.n	8009196 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8009188:	4b09      	ldr	r3, [pc, #36]	; (80091b0 <HAL_FLASH_Program+0xd4>)
 800918a:	695a      	ldr	r2, [r3, #20]
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	43db      	mvns	r3, r3
 8009190:	4907      	ldr	r1, [pc, #28]	; (80091b0 <HAL_FLASH_Program+0xd4>)
 8009192:	4013      	ands	r3, r2
 8009194:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8009196:	f000 f9eb 	bl	8009570 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800919a:	4b04      	ldr	r3, [pc, #16]	; (80091ac <HAL_FLASH_Program+0xd0>)
 800919c:	2200      	movs	r2, #0
 800919e:	701a      	strb	r2, [r3, #0]

  return status;
 80091a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3718      	adds	r7, #24
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}
 80091aa:	bf00      	nop
 80091ac:	2000002c 	.word	0x2000002c
 80091b0:	40022000 	.word	0x40022000

080091b4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b083      	sub	sp, #12
 80091b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80091ba:	2300      	movs	r3, #0
 80091bc:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80091be:	4b0b      	ldr	r3, [pc, #44]	; (80091ec <HAL_FLASH_Unlock+0x38>)
 80091c0:	695b      	ldr	r3, [r3, #20]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	da0b      	bge.n	80091de <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80091c6:	4b09      	ldr	r3, [pc, #36]	; (80091ec <HAL_FLASH_Unlock+0x38>)
 80091c8:	4a09      	ldr	r2, [pc, #36]	; (80091f0 <HAL_FLASH_Unlock+0x3c>)
 80091ca:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80091cc:	4b07      	ldr	r3, [pc, #28]	; (80091ec <HAL_FLASH_Unlock+0x38>)
 80091ce:	4a09      	ldr	r2, [pc, #36]	; (80091f4 <HAL_FLASH_Unlock+0x40>)
 80091d0:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80091d2:	4b06      	ldr	r3, [pc, #24]	; (80091ec <HAL_FLASH_Unlock+0x38>)
 80091d4:	695b      	ldr	r3, [r3, #20]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	da01      	bge.n	80091de <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80091da:	2301      	movs	r3, #1
 80091dc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80091de:	79fb      	ldrb	r3, [r7, #7]
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	370c      	adds	r7, #12
 80091e4:	46bd      	mov	sp, r7
 80091e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ea:	4770      	bx	lr
 80091ec:	40022000 	.word	0x40022000
 80091f0:	45670123 	.word	0x45670123
 80091f4:	cdef89ab 	.word	0xcdef89ab

080091f8 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80091f8:	b480      	push	{r7}
 80091fa:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80091fc:	4b05      	ldr	r3, [pc, #20]	; (8009214 <HAL_FLASH_Lock+0x1c>)
 80091fe:	695b      	ldr	r3, [r3, #20]
 8009200:	4a04      	ldr	r2, [pc, #16]	; (8009214 <HAL_FLASH_Lock+0x1c>)
 8009202:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009206:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8009208:	2300      	movs	r3, #0
}
 800920a:	4618      	mov	r0, r3
 800920c:	46bd      	mov	sp, r7
 800920e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009212:	4770      	bx	lr
 8009214:	40022000 	.word	0x40022000

08009218 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b084      	sub	sp, #16
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8009220:	f7ff fb2a 	bl	8008878 <HAL_GetTick>
 8009224:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8009226:	e00d      	b.n	8009244 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800922e:	d009      	beq.n	8009244 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8009230:	f7ff fb22 	bl	8008878 <HAL_GetTick>
 8009234:	4602      	mov	r2, r0
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	1ad3      	subs	r3, r2, r3
 800923a:	687a      	ldr	r2, [r7, #4]
 800923c:	429a      	cmp	r2, r3
 800923e:	d801      	bhi.n	8009244 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8009240:	2303      	movs	r3, #3
 8009242:	e037      	b.n	80092b4 <FLASH_WaitForLastOperation+0x9c>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8009244:	4b1d      	ldr	r3, [pc, #116]	; (80092bc <FLASH_WaitForLastOperation+0xa4>)
 8009246:	691b      	ldr	r3, [r3, #16]
 8009248:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800924c:	2b00      	cmp	r3, #0
 800924e:	d1eb      	bne.n	8009228 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8009250:	4b1a      	ldr	r3, [pc, #104]	; (80092bc <FLASH_WaitForLastOperation+0xa4>)
 8009252:	691a      	ldr	r2, [r3, #16]
 8009254:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8009258:	4013      	ands	r3, r2
 800925a:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 800925c:	68bb      	ldr	r3, [r7, #8]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d01e      	beq.n	80092a0 <FLASH_WaitForLastOperation+0x88>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8009262:	4b17      	ldr	r3, [pc, #92]	; (80092c0 <FLASH_WaitForLastOperation+0xa8>)
 8009264:	685a      	ldr	r2, [r3, #4]
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	4313      	orrs	r3, r2
 800926a:	4a15      	ldr	r2, [pc, #84]	; (80092c0 <FLASH_WaitForLastOperation+0xa8>)
 800926c:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8009274:	2b00      	cmp	r3, #0
 8009276:	d007      	beq.n	8009288 <FLASH_WaitForLastOperation+0x70>
 8009278:	4b10      	ldr	r3, [pc, #64]	; (80092bc <FLASH_WaitForLastOperation+0xa4>)
 800927a:	699a      	ldr	r2, [r3, #24]
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8009282:	490e      	ldr	r1, [pc, #56]	; (80092bc <FLASH_WaitForLastOperation+0xa4>)
 8009284:	4313      	orrs	r3, r2
 8009286:	618b      	str	r3, [r1, #24]
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800928e:	2b00      	cmp	r3, #0
 8009290:	d004      	beq.n	800929c <FLASH_WaitForLastOperation+0x84>
 8009292:	4a0a      	ldr	r2, [pc, #40]	; (80092bc <FLASH_WaitForLastOperation+0xa4>)
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800929a:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 800929c:	2301      	movs	r3, #1
 800929e:	e009      	b.n	80092b4 <FLASH_WaitForLastOperation+0x9c>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80092a0:	4b06      	ldr	r3, [pc, #24]	; (80092bc <FLASH_WaitForLastOperation+0xa4>)
 80092a2:	691b      	ldr	r3, [r3, #16]
 80092a4:	f003 0301 	and.w	r3, r3, #1
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d002      	beq.n	80092b2 <FLASH_WaitForLastOperation+0x9a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80092ac:	4b03      	ldr	r3, [pc, #12]	; (80092bc <FLASH_WaitForLastOperation+0xa4>)
 80092ae:	2201      	movs	r2, #1
 80092b0:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80092b2:	2300      	movs	r3, #0
}
 80092b4:	4618      	mov	r0, r3
 80092b6:	3710      	adds	r7, #16
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bd80      	pop	{r7, pc}
 80092bc:	40022000 	.word	0x40022000
 80092c0:	2000002c 	.word	0x2000002c

080092c4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b085      	sub	sp, #20
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	60f8      	str	r0, [r7, #12]
 80092cc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80092d0:	4b0e      	ldr	r3, [pc, #56]	; (800930c <FLASH_Program_DoubleWord+0x48>)
 80092d2:	695b      	ldr	r3, [r3, #20]
 80092d4:	4a0d      	ldr	r2, [pc, #52]	; (800930c <FLASH_Program_DoubleWord+0x48>)
 80092d6:	f043 0301 	orr.w	r3, r3, #1
 80092da:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	683a      	ldr	r2, [r7, #0]
 80092e0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80092e2:	f3bf 8f6f 	isb	sy
}
 80092e6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 80092e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80092ec:	f04f 0200 	mov.w	r2, #0
 80092f0:	f04f 0300 	mov.w	r3, #0
 80092f4:	000a      	movs	r2, r1
 80092f6:	2300      	movs	r3, #0
 80092f8:	68f9      	ldr	r1, [r7, #12]
 80092fa:	3104      	adds	r1, #4
 80092fc:	4613      	mov	r3, r2
 80092fe:	600b      	str	r3, [r1, #0]
}
 8009300:	bf00      	nop
 8009302:	3714      	adds	r7, #20
 8009304:	46bd      	mov	sp, r7
 8009306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930a:	4770      	bx	lr
 800930c:	40022000 	.word	0x40022000

08009310 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8009310:	b480      	push	{r7}
 8009312:	b089      	sub	sp, #36	; 0x24
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
 8009318:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800931a:	2340      	movs	r3, #64	; 0x40
 800931c:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8009326:	4b14      	ldr	r3, [pc, #80]	; (8009378 <FLASH_Program_Fast+0x68>)
 8009328:	695b      	ldr	r3, [r3, #20]
 800932a:	4a13      	ldr	r2, [pc, #76]	; (8009378 <FLASH_Program_Fast+0x68>)
 800932c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009330:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009332:	f3ef 8310 	mrs	r3, PRIMASK
 8009336:	60fb      	str	r3, [r7, #12]
  return(result);
 8009338:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800933a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800933c:	b672      	cpsid	i
}
 800933e:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	681a      	ldr	r2, [r3, #0]
 8009344:	69bb      	ldr	r3, [r7, #24]
 8009346:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8009348:	69bb      	ldr	r3, [r7, #24]
 800934a:	3304      	adds	r3, #4
 800934c:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800934e:	697b      	ldr	r3, [r7, #20]
 8009350:	3304      	adds	r3, #4
 8009352:	617b      	str	r3, [r7, #20]
    row_index--;
 8009354:	7ffb      	ldrb	r3, [r7, #31]
 8009356:	3b01      	subs	r3, #1
 8009358:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 800935a:	7ffb      	ldrb	r3, [r7, #31]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d1ef      	bne.n	8009340 <FLASH_Program_Fast+0x30>
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	f383 8810 	msr	PRIMASK, r3
}
 800936a:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 800936c:	bf00      	nop
 800936e:	3724      	adds	r7, #36	; 0x24
 8009370:	46bd      	mov	sp, r7
 8009372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009376:	4770      	bx	lr
 8009378:	40022000 	.word	0x40022000

0800937c <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b084      	sub	sp, #16
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
 8009384:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8009386:	4b49      	ldr	r3, [pc, #292]	; (80094ac <HAL_FLASHEx_Erase+0x130>)
 8009388:	781b      	ldrb	r3, [r3, #0]
 800938a:	2b01      	cmp	r3, #1
 800938c:	d101      	bne.n	8009392 <HAL_FLASHEx_Erase+0x16>
 800938e:	2302      	movs	r3, #2
 8009390:	e087      	b.n	80094a2 <HAL_FLASHEx_Erase+0x126>
 8009392:	4b46      	ldr	r3, [pc, #280]	; (80094ac <HAL_FLASHEx_Erase+0x130>)
 8009394:	2201      	movs	r2, #1
 8009396:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009398:	f24c 3050 	movw	r0, #50000	; 0xc350
 800939c:	f7ff ff3c 	bl	8009218 <FLASH_WaitForLastOperation>
 80093a0:	4603      	mov	r3, r0
 80093a2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80093a4:	7bfb      	ldrb	r3, [r7, #15]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d177      	bne.n	800949a <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80093aa:	4b40      	ldr	r3, [pc, #256]	; (80094ac <HAL_FLASHEx_Erase+0x130>)
 80093ac:	2200      	movs	r2, #0
 80093ae:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80093b0:	4b3f      	ldr	r3, [pc, #252]	; (80094b0 <HAL_FLASHEx_Erase+0x134>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d013      	beq.n	80093e4 <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80093bc:	4b3c      	ldr	r3, [pc, #240]	; (80094b0 <HAL_FLASHEx_Erase+0x134>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d009      	beq.n	80093dc <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80093c8:	4b39      	ldr	r3, [pc, #228]	; (80094b0 <HAL_FLASHEx_Erase+0x134>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	4a38      	ldr	r2, [pc, #224]	; (80094b0 <HAL_FLASHEx_Erase+0x134>)
 80093ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80093d2:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80093d4:	4b35      	ldr	r3, [pc, #212]	; (80094ac <HAL_FLASHEx_Erase+0x130>)
 80093d6:	2203      	movs	r2, #3
 80093d8:	771a      	strb	r2, [r3, #28]
 80093da:	e016      	b.n	800940a <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80093dc:	4b33      	ldr	r3, [pc, #204]	; (80094ac <HAL_FLASHEx_Erase+0x130>)
 80093de:	2201      	movs	r2, #1
 80093e0:	771a      	strb	r2, [r3, #28]
 80093e2:	e012      	b.n	800940a <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80093e4:	4b32      	ldr	r3, [pc, #200]	; (80094b0 <HAL_FLASHEx_Erase+0x134>)
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d009      	beq.n	8009404 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80093f0:	4b2f      	ldr	r3, [pc, #188]	; (80094b0 <HAL_FLASHEx_Erase+0x134>)
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	4a2e      	ldr	r2, [pc, #184]	; (80094b0 <HAL_FLASHEx_Erase+0x134>)
 80093f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80093fa:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80093fc:	4b2b      	ldr	r3, [pc, #172]	; (80094ac <HAL_FLASHEx_Erase+0x130>)
 80093fe:	2202      	movs	r2, #2
 8009400:	771a      	strb	r2, [r3, #28]
 8009402:	e002      	b.n	800940a <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8009404:	4b29      	ldr	r3, [pc, #164]	; (80094ac <HAL_FLASHEx_Erase+0x130>)
 8009406:	2200      	movs	r2, #0
 8009408:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	2b01      	cmp	r3, #1
 8009410:	d113      	bne.n	800943a <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	685b      	ldr	r3, [r3, #4]
 8009416:	4618      	mov	r0, r3
 8009418:	f000 f84c 	bl	80094b4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800941c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8009420:	f7ff fefa 	bl	8009218 <FLASH_WaitForLastOperation>
 8009424:	4603      	mov	r3, r0
 8009426:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8009428:	4b21      	ldr	r3, [pc, #132]	; (80094b0 <HAL_FLASHEx_Erase+0x134>)
 800942a:	695b      	ldr	r3, [r3, #20]
 800942c:	4a20      	ldr	r2, [pc, #128]	; (80094b0 <HAL_FLASHEx_Erase+0x134>)
 800942e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009432:	f023 0304 	bic.w	r3, r3, #4
 8009436:	6153      	str	r3, [r2, #20]
 8009438:	e02d      	b.n	8009496 <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	f04f 32ff 	mov.w	r2, #4294967295
 8009440:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	689b      	ldr	r3, [r3, #8]
 8009446:	60bb      	str	r3, [r7, #8]
 8009448:	e01d      	b.n	8009486 <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	4619      	mov	r1, r3
 8009450:	68b8      	ldr	r0, [r7, #8]
 8009452:	f000 f857 	bl	8009504 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009456:	f24c 3050 	movw	r0, #50000	; 0xc350
 800945a:	f7ff fedd 	bl	8009218 <FLASH_WaitForLastOperation>
 800945e:	4603      	mov	r3, r0
 8009460:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8009462:	4b13      	ldr	r3, [pc, #76]	; (80094b0 <HAL_FLASHEx_Erase+0x134>)
 8009464:	695b      	ldr	r3, [r3, #20]
 8009466:	4a12      	ldr	r2, [pc, #72]	; (80094b0 <HAL_FLASHEx_Erase+0x134>)
 8009468:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800946c:	f023 0302 	bic.w	r3, r3, #2
 8009470:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8009472:	7bfb      	ldrb	r3, [r7, #15]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d003      	beq.n	8009480 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	68ba      	ldr	r2, [r7, #8]
 800947c:	601a      	str	r2, [r3, #0]
          break;
 800947e:	e00a      	b.n	8009496 <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	3301      	adds	r3, #1
 8009484:	60bb      	str	r3, [r7, #8]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	689a      	ldr	r2, [r3, #8]
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	68db      	ldr	r3, [r3, #12]
 800948e:	4413      	add	r3, r2
 8009490:	68ba      	ldr	r2, [r7, #8]
 8009492:	429a      	cmp	r2, r3
 8009494:	d3d9      	bcc.n	800944a <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8009496:	f000 f86b 	bl	8009570 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800949a:	4b04      	ldr	r3, [pc, #16]	; (80094ac <HAL_FLASHEx_Erase+0x130>)
 800949c:	2200      	movs	r2, #0
 800949e:	701a      	strb	r2, [r3, #0]

  return status;
 80094a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80094a2:	4618      	mov	r0, r3
 80094a4:	3710      	adds	r7, #16
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}
 80094aa:	bf00      	nop
 80094ac:	2000002c 	.word	0x2000002c
 80094b0:	40022000 	.word	0x40022000

080094b4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80094b4:	b480      	push	{r7}
 80094b6:	b083      	sub	sp, #12
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f003 0301 	and.w	r3, r3, #1
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d005      	beq.n	80094d2 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80094c6:	4b0e      	ldr	r3, [pc, #56]	; (8009500 <FLASH_MassErase+0x4c>)
 80094c8:	695b      	ldr	r3, [r3, #20]
 80094ca:	4a0d      	ldr	r2, [pc, #52]	; (8009500 <FLASH_MassErase+0x4c>)
 80094cc:	f043 0304 	orr.w	r3, r3, #4
 80094d0:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	f003 0302 	and.w	r3, r3, #2
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d005      	beq.n	80094e8 <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 80094dc:	4b08      	ldr	r3, [pc, #32]	; (8009500 <FLASH_MassErase+0x4c>)
 80094de:	695b      	ldr	r3, [r3, #20]
 80094e0:	4a07      	ldr	r2, [pc, #28]	; (8009500 <FLASH_MassErase+0x4c>)
 80094e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80094e6:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80094e8:	4b05      	ldr	r3, [pc, #20]	; (8009500 <FLASH_MassErase+0x4c>)
 80094ea:	695b      	ldr	r3, [r3, #20]
 80094ec:	4a04      	ldr	r2, [pc, #16]	; (8009500 <FLASH_MassErase+0x4c>)
 80094ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80094f2:	6153      	str	r3, [r2, #20]
}
 80094f4:	bf00      	nop
 80094f6:	370c      	adds	r7, #12
 80094f8:	46bd      	mov	sp, r7
 80094fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fe:	4770      	bx	lr
 8009500:	40022000 	.word	0x40022000

08009504 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8009504:	b480      	push	{r7}
 8009506:	b083      	sub	sp, #12
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
 800950c:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	f003 0301 	and.w	r3, r3, #1
 8009514:	2b00      	cmp	r3, #0
 8009516:	d006      	beq.n	8009526 <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8009518:	4b14      	ldr	r3, [pc, #80]	; (800956c <FLASH_PageErase+0x68>)
 800951a:	695b      	ldr	r3, [r3, #20]
 800951c:	4a13      	ldr	r2, [pc, #76]	; (800956c <FLASH_PageErase+0x68>)
 800951e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009522:	6153      	str	r3, [r2, #20]
 8009524:	e005      	b.n	8009532 <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8009526:	4b11      	ldr	r3, [pc, #68]	; (800956c <FLASH_PageErase+0x68>)
 8009528:	695b      	ldr	r3, [r3, #20]
 800952a:	4a10      	ldr	r2, [pc, #64]	; (800956c <FLASH_PageErase+0x68>)
 800952c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009530:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8009532:	4b0e      	ldr	r3, [pc, #56]	; (800956c <FLASH_PageErase+0x68>)
 8009534:	695b      	ldr	r3, [r3, #20]
 8009536:	f423 62ff 	bic.w	r2, r3, #2040	; 0x7f8
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	00db      	lsls	r3, r3, #3
 800953e:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8009542:	490a      	ldr	r1, [pc, #40]	; (800956c <FLASH_PageErase+0x68>)
 8009544:	4313      	orrs	r3, r2
 8009546:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8009548:	4b08      	ldr	r3, [pc, #32]	; (800956c <FLASH_PageErase+0x68>)
 800954a:	695b      	ldr	r3, [r3, #20]
 800954c:	4a07      	ldr	r2, [pc, #28]	; (800956c <FLASH_PageErase+0x68>)
 800954e:	f043 0302 	orr.w	r3, r3, #2
 8009552:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8009554:	4b05      	ldr	r3, [pc, #20]	; (800956c <FLASH_PageErase+0x68>)
 8009556:	695b      	ldr	r3, [r3, #20]
 8009558:	4a04      	ldr	r2, [pc, #16]	; (800956c <FLASH_PageErase+0x68>)
 800955a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800955e:	6153      	str	r3, [r2, #20]
}
 8009560:	bf00      	nop
 8009562:	370c      	adds	r7, #12
 8009564:	46bd      	mov	sp, r7
 8009566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956a:	4770      	bx	lr
 800956c:	40022000 	.word	0x40022000

08009570 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8009570:	b480      	push	{r7}
 8009572:	b083      	sub	sp, #12
 8009574:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8009576:	4b21      	ldr	r3, [pc, #132]	; (80095fc <FLASH_FlushCaches+0x8c>)
 8009578:	7f1b      	ldrb	r3, [r3, #28]
 800957a:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800957c:	79fb      	ldrb	r3, [r7, #7]
 800957e:	2b01      	cmp	r3, #1
 8009580:	d002      	beq.n	8009588 <FLASH_FlushCaches+0x18>
 8009582:	79fb      	ldrb	r3, [r7, #7]
 8009584:	2b03      	cmp	r3, #3
 8009586:	d117      	bne.n	80095b8 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8009588:	4b1d      	ldr	r3, [pc, #116]	; (8009600 <FLASH_FlushCaches+0x90>)
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	4a1c      	ldr	r2, [pc, #112]	; (8009600 <FLASH_FlushCaches+0x90>)
 800958e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009592:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8009594:	4b1a      	ldr	r3, [pc, #104]	; (8009600 <FLASH_FlushCaches+0x90>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	4a19      	ldr	r2, [pc, #100]	; (8009600 <FLASH_FlushCaches+0x90>)
 800959a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800959e:	6013      	str	r3, [r2, #0]
 80095a0:	4b17      	ldr	r3, [pc, #92]	; (8009600 <FLASH_FlushCaches+0x90>)
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	4a16      	ldr	r2, [pc, #88]	; (8009600 <FLASH_FlushCaches+0x90>)
 80095a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80095aa:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80095ac:	4b14      	ldr	r3, [pc, #80]	; (8009600 <FLASH_FlushCaches+0x90>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	4a13      	ldr	r2, [pc, #76]	; (8009600 <FLASH_FlushCaches+0x90>)
 80095b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80095b6:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80095b8:	79fb      	ldrb	r3, [r7, #7]
 80095ba:	2b02      	cmp	r3, #2
 80095bc:	d002      	beq.n	80095c4 <FLASH_FlushCaches+0x54>
 80095be:	79fb      	ldrb	r3, [r7, #7]
 80095c0:	2b03      	cmp	r3, #3
 80095c2:	d111      	bne.n	80095e8 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80095c4:	4b0e      	ldr	r3, [pc, #56]	; (8009600 <FLASH_FlushCaches+0x90>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	4a0d      	ldr	r2, [pc, #52]	; (8009600 <FLASH_FlushCaches+0x90>)
 80095ca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80095ce:	6013      	str	r3, [r2, #0]
 80095d0:	4b0b      	ldr	r3, [pc, #44]	; (8009600 <FLASH_FlushCaches+0x90>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	4a0a      	ldr	r2, [pc, #40]	; (8009600 <FLASH_FlushCaches+0x90>)
 80095d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80095da:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80095dc:	4b08      	ldr	r3, [pc, #32]	; (8009600 <FLASH_FlushCaches+0x90>)
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4a07      	ldr	r2, [pc, #28]	; (8009600 <FLASH_FlushCaches+0x90>)
 80095e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80095e6:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80095e8:	4b04      	ldr	r3, [pc, #16]	; (80095fc <FLASH_FlushCaches+0x8c>)
 80095ea:	2200      	movs	r2, #0
 80095ec:	771a      	strb	r2, [r3, #28]
}
 80095ee:	bf00      	nop
 80095f0:	370c      	adds	r7, #12
 80095f2:	46bd      	mov	sp, r7
 80095f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f8:	4770      	bx	lr
 80095fa:	bf00      	nop
 80095fc:	2000002c 	.word	0x2000002c
 8009600:	40022000 	.word	0x40022000

08009604 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009604:	b480      	push	{r7}
 8009606:	b087      	sub	sp, #28
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
 800960c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800960e:	2300      	movs	r3, #0
 8009610:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009612:	e17f      	b.n	8009914 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	681a      	ldr	r2, [r3, #0]
 8009618:	2101      	movs	r1, #1
 800961a:	697b      	ldr	r3, [r7, #20]
 800961c:	fa01 f303 	lsl.w	r3, r1, r3
 8009620:	4013      	ands	r3, r2
 8009622:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	2b00      	cmp	r3, #0
 8009628:	f000 8171 	beq.w	800990e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	685b      	ldr	r3, [r3, #4]
 8009630:	f003 0303 	and.w	r3, r3, #3
 8009634:	2b01      	cmp	r3, #1
 8009636:	d005      	beq.n	8009644 <HAL_GPIO_Init+0x40>
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	685b      	ldr	r3, [r3, #4]
 800963c:	f003 0303 	and.w	r3, r3, #3
 8009640:	2b02      	cmp	r3, #2
 8009642:	d130      	bne.n	80096a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	689b      	ldr	r3, [r3, #8]
 8009648:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	005b      	lsls	r3, r3, #1
 800964e:	2203      	movs	r2, #3
 8009650:	fa02 f303 	lsl.w	r3, r2, r3
 8009654:	43db      	mvns	r3, r3
 8009656:	693a      	ldr	r2, [r7, #16]
 8009658:	4013      	ands	r3, r2
 800965a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	68da      	ldr	r2, [r3, #12]
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	005b      	lsls	r3, r3, #1
 8009664:	fa02 f303 	lsl.w	r3, r2, r3
 8009668:	693a      	ldr	r2, [r7, #16]
 800966a:	4313      	orrs	r3, r2
 800966c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	693a      	ldr	r2, [r7, #16]
 8009672:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	685b      	ldr	r3, [r3, #4]
 8009678:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800967a:	2201      	movs	r2, #1
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	fa02 f303 	lsl.w	r3, r2, r3
 8009682:	43db      	mvns	r3, r3
 8009684:	693a      	ldr	r2, [r7, #16]
 8009686:	4013      	ands	r3, r2
 8009688:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	091b      	lsrs	r3, r3, #4
 8009690:	f003 0201 	and.w	r2, r3, #1
 8009694:	697b      	ldr	r3, [r7, #20]
 8009696:	fa02 f303 	lsl.w	r3, r2, r3
 800969a:	693a      	ldr	r2, [r7, #16]
 800969c:	4313      	orrs	r3, r2
 800969e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	693a      	ldr	r2, [r7, #16]
 80096a4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	685b      	ldr	r3, [r3, #4]
 80096aa:	f003 0303 	and.w	r3, r3, #3
 80096ae:	2b03      	cmp	r3, #3
 80096b0:	d118      	bne.n	80096e4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80096b8:	2201      	movs	r2, #1
 80096ba:	697b      	ldr	r3, [r7, #20]
 80096bc:	fa02 f303 	lsl.w	r3, r2, r3
 80096c0:	43db      	mvns	r3, r3
 80096c2:	693a      	ldr	r2, [r7, #16]
 80096c4:	4013      	ands	r3, r2
 80096c6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	685b      	ldr	r3, [r3, #4]
 80096cc:	08db      	lsrs	r3, r3, #3
 80096ce:	f003 0201 	and.w	r2, r3, #1
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	fa02 f303 	lsl.w	r3, r2, r3
 80096d8:	693a      	ldr	r2, [r7, #16]
 80096da:	4313      	orrs	r3, r2
 80096dc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	693a      	ldr	r2, [r7, #16]
 80096e2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	685b      	ldr	r3, [r3, #4]
 80096e8:	f003 0303 	and.w	r3, r3, #3
 80096ec:	2b03      	cmp	r3, #3
 80096ee:	d017      	beq.n	8009720 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	68db      	ldr	r3, [r3, #12]
 80096f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80096f6:	697b      	ldr	r3, [r7, #20]
 80096f8:	005b      	lsls	r3, r3, #1
 80096fa:	2203      	movs	r2, #3
 80096fc:	fa02 f303 	lsl.w	r3, r2, r3
 8009700:	43db      	mvns	r3, r3
 8009702:	693a      	ldr	r2, [r7, #16]
 8009704:	4013      	ands	r3, r2
 8009706:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	689a      	ldr	r2, [r3, #8]
 800970c:	697b      	ldr	r3, [r7, #20]
 800970e:	005b      	lsls	r3, r3, #1
 8009710:	fa02 f303 	lsl.w	r3, r2, r3
 8009714:	693a      	ldr	r2, [r7, #16]
 8009716:	4313      	orrs	r3, r2
 8009718:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	693a      	ldr	r2, [r7, #16]
 800971e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	685b      	ldr	r3, [r3, #4]
 8009724:	f003 0303 	and.w	r3, r3, #3
 8009728:	2b02      	cmp	r3, #2
 800972a:	d123      	bne.n	8009774 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800972c:	697b      	ldr	r3, [r7, #20]
 800972e:	08da      	lsrs	r2, r3, #3
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	3208      	adds	r2, #8
 8009734:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009738:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	f003 0307 	and.w	r3, r3, #7
 8009740:	009b      	lsls	r3, r3, #2
 8009742:	220f      	movs	r2, #15
 8009744:	fa02 f303 	lsl.w	r3, r2, r3
 8009748:	43db      	mvns	r3, r3
 800974a:	693a      	ldr	r2, [r7, #16]
 800974c:	4013      	ands	r3, r2
 800974e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	691a      	ldr	r2, [r3, #16]
 8009754:	697b      	ldr	r3, [r7, #20]
 8009756:	f003 0307 	and.w	r3, r3, #7
 800975a:	009b      	lsls	r3, r3, #2
 800975c:	fa02 f303 	lsl.w	r3, r2, r3
 8009760:	693a      	ldr	r2, [r7, #16]
 8009762:	4313      	orrs	r3, r2
 8009764:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8009766:	697b      	ldr	r3, [r7, #20]
 8009768:	08da      	lsrs	r2, r3, #3
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	3208      	adds	r2, #8
 800976e:	6939      	ldr	r1, [r7, #16]
 8009770:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800977a:	697b      	ldr	r3, [r7, #20]
 800977c:	005b      	lsls	r3, r3, #1
 800977e:	2203      	movs	r2, #3
 8009780:	fa02 f303 	lsl.w	r3, r2, r3
 8009784:	43db      	mvns	r3, r3
 8009786:	693a      	ldr	r2, [r7, #16]
 8009788:	4013      	ands	r3, r2
 800978a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	685b      	ldr	r3, [r3, #4]
 8009790:	f003 0203 	and.w	r2, r3, #3
 8009794:	697b      	ldr	r3, [r7, #20]
 8009796:	005b      	lsls	r3, r3, #1
 8009798:	fa02 f303 	lsl.w	r3, r2, r3
 800979c:	693a      	ldr	r2, [r7, #16]
 800979e:	4313      	orrs	r3, r2
 80097a0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	693a      	ldr	r2, [r7, #16]
 80097a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	685b      	ldr	r3, [r3, #4]
 80097ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	f000 80ac 	beq.w	800990e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80097b6:	4b5f      	ldr	r3, [pc, #380]	; (8009934 <HAL_GPIO_Init+0x330>)
 80097b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80097ba:	4a5e      	ldr	r2, [pc, #376]	; (8009934 <HAL_GPIO_Init+0x330>)
 80097bc:	f043 0301 	orr.w	r3, r3, #1
 80097c0:	6613      	str	r3, [r2, #96]	; 0x60
 80097c2:	4b5c      	ldr	r3, [pc, #368]	; (8009934 <HAL_GPIO_Init+0x330>)
 80097c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80097c6:	f003 0301 	and.w	r3, r3, #1
 80097ca:	60bb      	str	r3, [r7, #8]
 80097cc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80097ce:	4a5a      	ldr	r2, [pc, #360]	; (8009938 <HAL_GPIO_Init+0x334>)
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	089b      	lsrs	r3, r3, #2
 80097d4:	3302      	adds	r3, #2
 80097d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80097da:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80097dc:	697b      	ldr	r3, [r7, #20]
 80097de:	f003 0303 	and.w	r3, r3, #3
 80097e2:	009b      	lsls	r3, r3, #2
 80097e4:	220f      	movs	r2, #15
 80097e6:	fa02 f303 	lsl.w	r3, r2, r3
 80097ea:	43db      	mvns	r3, r3
 80097ec:	693a      	ldr	r2, [r7, #16]
 80097ee:	4013      	ands	r3, r2
 80097f0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80097f8:	d025      	beq.n	8009846 <HAL_GPIO_Init+0x242>
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	4a4f      	ldr	r2, [pc, #316]	; (800993c <HAL_GPIO_Init+0x338>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d01f      	beq.n	8009842 <HAL_GPIO_Init+0x23e>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	4a4e      	ldr	r2, [pc, #312]	; (8009940 <HAL_GPIO_Init+0x33c>)
 8009806:	4293      	cmp	r3, r2
 8009808:	d019      	beq.n	800983e <HAL_GPIO_Init+0x23a>
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	4a4d      	ldr	r2, [pc, #308]	; (8009944 <HAL_GPIO_Init+0x340>)
 800980e:	4293      	cmp	r3, r2
 8009810:	d013      	beq.n	800983a <HAL_GPIO_Init+0x236>
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	4a4c      	ldr	r2, [pc, #304]	; (8009948 <HAL_GPIO_Init+0x344>)
 8009816:	4293      	cmp	r3, r2
 8009818:	d00d      	beq.n	8009836 <HAL_GPIO_Init+0x232>
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	4a4b      	ldr	r2, [pc, #300]	; (800994c <HAL_GPIO_Init+0x348>)
 800981e:	4293      	cmp	r3, r2
 8009820:	d007      	beq.n	8009832 <HAL_GPIO_Init+0x22e>
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	4a4a      	ldr	r2, [pc, #296]	; (8009950 <HAL_GPIO_Init+0x34c>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d101      	bne.n	800982e <HAL_GPIO_Init+0x22a>
 800982a:	2306      	movs	r3, #6
 800982c:	e00c      	b.n	8009848 <HAL_GPIO_Init+0x244>
 800982e:	2307      	movs	r3, #7
 8009830:	e00a      	b.n	8009848 <HAL_GPIO_Init+0x244>
 8009832:	2305      	movs	r3, #5
 8009834:	e008      	b.n	8009848 <HAL_GPIO_Init+0x244>
 8009836:	2304      	movs	r3, #4
 8009838:	e006      	b.n	8009848 <HAL_GPIO_Init+0x244>
 800983a:	2303      	movs	r3, #3
 800983c:	e004      	b.n	8009848 <HAL_GPIO_Init+0x244>
 800983e:	2302      	movs	r3, #2
 8009840:	e002      	b.n	8009848 <HAL_GPIO_Init+0x244>
 8009842:	2301      	movs	r3, #1
 8009844:	e000      	b.n	8009848 <HAL_GPIO_Init+0x244>
 8009846:	2300      	movs	r3, #0
 8009848:	697a      	ldr	r2, [r7, #20]
 800984a:	f002 0203 	and.w	r2, r2, #3
 800984e:	0092      	lsls	r2, r2, #2
 8009850:	4093      	lsls	r3, r2
 8009852:	693a      	ldr	r2, [r7, #16]
 8009854:	4313      	orrs	r3, r2
 8009856:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8009858:	4937      	ldr	r1, [pc, #220]	; (8009938 <HAL_GPIO_Init+0x334>)
 800985a:	697b      	ldr	r3, [r7, #20]
 800985c:	089b      	lsrs	r3, r3, #2
 800985e:	3302      	adds	r3, #2
 8009860:	693a      	ldr	r2, [r7, #16]
 8009862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009866:	4b3b      	ldr	r3, [pc, #236]	; (8009954 <HAL_GPIO_Init+0x350>)
 8009868:	689b      	ldr	r3, [r3, #8]
 800986a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	43db      	mvns	r3, r3
 8009870:	693a      	ldr	r2, [r7, #16]
 8009872:	4013      	ands	r3, r2
 8009874:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	685b      	ldr	r3, [r3, #4]
 800987a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800987e:	2b00      	cmp	r3, #0
 8009880:	d003      	beq.n	800988a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8009882:	693a      	ldr	r2, [r7, #16]
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	4313      	orrs	r3, r2
 8009888:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800988a:	4a32      	ldr	r2, [pc, #200]	; (8009954 <HAL_GPIO_Init+0x350>)
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8009890:	4b30      	ldr	r3, [pc, #192]	; (8009954 <HAL_GPIO_Init+0x350>)
 8009892:	68db      	ldr	r3, [r3, #12]
 8009894:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	43db      	mvns	r3, r3
 800989a:	693a      	ldr	r2, [r7, #16]
 800989c:	4013      	ands	r3, r2
 800989e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	685b      	ldr	r3, [r3, #4]
 80098a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d003      	beq.n	80098b4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80098ac:	693a      	ldr	r2, [r7, #16]
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	4313      	orrs	r3, r2
 80098b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80098b4:	4a27      	ldr	r2, [pc, #156]	; (8009954 <HAL_GPIO_Init+0x350>)
 80098b6:	693b      	ldr	r3, [r7, #16]
 80098b8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80098ba:	4b26      	ldr	r3, [pc, #152]	; (8009954 <HAL_GPIO_Init+0x350>)
 80098bc:	685b      	ldr	r3, [r3, #4]
 80098be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	43db      	mvns	r3, r3
 80098c4:	693a      	ldr	r2, [r7, #16]
 80098c6:	4013      	ands	r3, r2
 80098c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	685b      	ldr	r3, [r3, #4]
 80098ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d003      	beq.n	80098de <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80098d6:	693a      	ldr	r2, [r7, #16]
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	4313      	orrs	r3, r2
 80098dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80098de:	4a1d      	ldr	r2, [pc, #116]	; (8009954 <HAL_GPIO_Init+0x350>)
 80098e0:	693b      	ldr	r3, [r7, #16]
 80098e2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80098e4:	4b1b      	ldr	r3, [pc, #108]	; (8009954 <HAL_GPIO_Init+0x350>)
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	43db      	mvns	r3, r3
 80098ee:	693a      	ldr	r2, [r7, #16]
 80098f0:	4013      	ands	r3, r2
 80098f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d003      	beq.n	8009908 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8009900:	693a      	ldr	r2, [r7, #16]
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	4313      	orrs	r3, r2
 8009906:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8009908:	4a12      	ldr	r2, [pc, #72]	; (8009954 <HAL_GPIO_Init+0x350>)
 800990a:	693b      	ldr	r3, [r7, #16]
 800990c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800990e:	697b      	ldr	r3, [r7, #20]
 8009910:	3301      	adds	r3, #1
 8009912:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	681a      	ldr	r2, [r3, #0]
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	fa22 f303 	lsr.w	r3, r2, r3
 800991e:	2b00      	cmp	r3, #0
 8009920:	f47f ae78 	bne.w	8009614 <HAL_GPIO_Init+0x10>
  }
}
 8009924:	bf00      	nop
 8009926:	bf00      	nop
 8009928:	371c      	adds	r7, #28
 800992a:	46bd      	mov	sp, r7
 800992c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009930:	4770      	bx	lr
 8009932:	bf00      	nop
 8009934:	40021000 	.word	0x40021000
 8009938:	40010000 	.word	0x40010000
 800993c:	48000400 	.word	0x48000400
 8009940:	48000800 	.word	0x48000800
 8009944:	48000c00 	.word	0x48000c00
 8009948:	48001000 	.word	0x48001000
 800994c:	48001400 	.word	0x48001400
 8009950:	48001800 	.word	0x48001800
 8009954:	40010400 	.word	0x40010400

08009958 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8009958:	b480      	push	{r7}
 800995a:	b087      	sub	sp, #28
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
 8009960:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8009962:	2300      	movs	r3, #0
 8009964:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8009966:	e0cd      	b.n	8009b04 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8009968:	2201      	movs	r2, #1
 800996a:	697b      	ldr	r3, [r7, #20]
 800996c:	fa02 f303 	lsl.w	r3, r2, r3
 8009970:	683a      	ldr	r2, [r7, #0]
 8009972:	4013      	ands	r3, r2
 8009974:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	2b00      	cmp	r3, #0
 800997a:	f000 80c0 	beq.w	8009afe <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800997e:	4a68      	ldr	r2, [pc, #416]	; (8009b20 <HAL_GPIO_DeInit+0x1c8>)
 8009980:	697b      	ldr	r3, [r7, #20]
 8009982:	089b      	lsrs	r3, r3, #2
 8009984:	3302      	adds	r3, #2
 8009986:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800998a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	f003 0303 	and.w	r3, r3, #3
 8009992:	009b      	lsls	r3, r3, #2
 8009994:	220f      	movs	r2, #15
 8009996:	fa02 f303 	lsl.w	r3, r2, r3
 800999a:	68fa      	ldr	r2, [r7, #12]
 800999c:	4013      	ands	r3, r2
 800999e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80099a6:	d025      	beq.n	80099f4 <HAL_GPIO_DeInit+0x9c>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	4a5e      	ldr	r2, [pc, #376]	; (8009b24 <HAL_GPIO_DeInit+0x1cc>)
 80099ac:	4293      	cmp	r3, r2
 80099ae:	d01f      	beq.n	80099f0 <HAL_GPIO_DeInit+0x98>
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	4a5d      	ldr	r2, [pc, #372]	; (8009b28 <HAL_GPIO_DeInit+0x1d0>)
 80099b4:	4293      	cmp	r3, r2
 80099b6:	d019      	beq.n	80099ec <HAL_GPIO_DeInit+0x94>
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	4a5c      	ldr	r2, [pc, #368]	; (8009b2c <HAL_GPIO_DeInit+0x1d4>)
 80099bc:	4293      	cmp	r3, r2
 80099be:	d013      	beq.n	80099e8 <HAL_GPIO_DeInit+0x90>
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	4a5b      	ldr	r2, [pc, #364]	; (8009b30 <HAL_GPIO_DeInit+0x1d8>)
 80099c4:	4293      	cmp	r3, r2
 80099c6:	d00d      	beq.n	80099e4 <HAL_GPIO_DeInit+0x8c>
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	4a5a      	ldr	r2, [pc, #360]	; (8009b34 <HAL_GPIO_DeInit+0x1dc>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d007      	beq.n	80099e0 <HAL_GPIO_DeInit+0x88>
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	4a59      	ldr	r2, [pc, #356]	; (8009b38 <HAL_GPIO_DeInit+0x1e0>)
 80099d4:	4293      	cmp	r3, r2
 80099d6:	d101      	bne.n	80099dc <HAL_GPIO_DeInit+0x84>
 80099d8:	2306      	movs	r3, #6
 80099da:	e00c      	b.n	80099f6 <HAL_GPIO_DeInit+0x9e>
 80099dc:	2307      	movs	r3, #7
 80099de:	e00a      	b.n	80099f6 <HAL_GPIO_DeInit+0x9e>
 80099e0:	2305      	movs	r3, #5
 80099e2:	e008      	b.n	80099f6 <HAL_GPIO_DeInit+0x9e>
 80099e4:	2304      	movs	r3, #4
 80099e6:	e006      	b.n	80099f6 <HAL_GPIO_DeInit+0x9e>
 80099e8:	2303      	movs	r3, #3
 80099ea:	e004      	b.n	80099f6 <HAL_GPIO_DeInit+0x9e>
 80099ec:	2302      	movs	r3, #2
 80099ee:	e002      	b.n	80099f6 <HAL_GPIO_DeInit+0x9e>
 80099f0:	2301      	movs	r3, #1
 80099f2:	e000      	b.n	80099f6 <HAL_GPIO_DeInit+0x9e>
 80099f4:	2300      	movs	r3, #0
 80099f6:	697a      	ldr	r2, [r7, #20]
 80099f8:	f002 0203 	and.w	r2, r2, #3
 80099fc:	0092      	lsls	r2, r2, #2
 80099fe:	4093      	lsls	r3, r2
 8009a00:	68fa      	ldr	r2, [r7, #12]
 8009a02:	429a      	cmp	r2, r3
 8009a04:	d132      	bne.n	8009a6c <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8009a06:	4b4d      	ldr	r3, [pc, #308]	; (8009b3c <HAL_GPIO_DeInit+0x1e4>)
 8009a08:	681a      	ldr	r2, [r3, #0]
 8009a0a:	693b      	ldr	r3, [r7, #16]
 8009a0c:	43db      	mvns	r3, r3
 8009a0e:	494b      	ldr	r1, [pc, #300]	; (8009b3c <HAL_GPIO_DeInit+0x1e4>)
 8009a10:	4013      	ands	r3, r2
 8009a12:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8009a14:	4b49      	ldr	r3, [pc, #292]	; (8009b3c <HAL_GPIO_DeInit+0x1e4>)
 8009a16:	685a      	ldr	r2, [r3, #4]
 8009a18:	693b      	ldr	r3, [r7, #16]
 8009a1a:	43db      	mvns	r3, r3
 8009a1c:	4947      	ldr	r1, [pc, #284]	; (8009b3c <HAL_GPIO_DeInit+0x1e4>)
 8009a1e:	4013      	ands	r3, r2
 8009a20:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8009a22:	4b46      	ldr	r3, [pc, #280]	; (8009b3c <HAL_GPIO_DeInit+0x1e4>)
 8009a24:	68da      	ldr	r2, [r3, #12]
 8009a26:	693b      	ldr	r3, [r7, #16]
 8009a28:	43db      	mvns	r3, r3
 8009a2a:	4944      	ldr	r1, [pc, #272]	; (8009b3c <HAL_GPIO_DeInit+0x1e4>)
 8009a2c:	4013      	ands	r3, r2
 8009a2e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8009a30:	4b42      	ldr	r3, [pc, #264]	; (8009b3c <HAL_GPIO_DeInit+0x1e4>)
 8009a32:	689a      	ldr	r2, [r3, #8]
 8009a34:	693b      	ldr	r3, [r7, #16]
 8009a36:	43db      	mvns	r3, r3
 8009a38:	4940      	ldr	r1, [pc, #256]	; (8009b3c <HAL_GPIO_DeInit+0x1e4>)
 8009a3a:	4013      	ands	r3, r2
 8009a3c:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	f003 0303 	and.w	r3, r3, #3
 8009a44:	009b      	lsls	r3, r3, #2
 8009a46:	220f      	movs	r2, #15
 8009a48:	fa02 f303 	lsl.w	r3, r2, r3
 8009a4c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8009a4e:	4a34      	ldr	r2, [pc, #208]	; (8009b20 <HAL_GPIO_DeInit+0x1c8>)
 8009a50:	697b      	ldr	r3, [r7, #20]
 8009a52:	089b      	lsrs	r3, r3, #2
 8009a54:	3302      	adds	r3, #2
 8009a56:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	43da      	mvns	r2, r3
 8009a5e:	4830      	ldr	r0, [pc, #192]	; (8009b20 <HAL_GPIO_DeInit+0x1c8>)
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	089b      	lsrs	r3, r3, #2
 8009a64:	400a      	ands	r2, r1
 8009a66:	3302      	adds	r3, #2
 8009a68:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681a      	ldr	r2, [r3, #0]
 8009a70:	697b      	ldr	r3, [r7, #20]
 8009a72:	005b      	lsls	r3, r3, #1
 8009a74:	2103      	movs	r1, #3
 8009a76:	fa01 f303 	lsl.w	r3, r1, r3
 8009a7a:	431a      	orrs	r2, r3
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8009a80:	697b      	ldr	r3, [r7, #20]
 8009a82:	08da      	lsrs	r2, r3, #3
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	3208      	adds	r2, #8
 8009a88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009a8c:	697b      	ldr	r3, [r7, #20]
 8009a8e:	f003 0307 	and.w	r3, r3, #7
 8009a92:	009b      	lsls	r3, r3, #2
 8009a94:	220f      	movs	r2, #15
 8009a96:	fa02 f303 	lsl.w	r3, r2, r3
 8009a9a:	43db      	mvns	r3, r3
 8009a9c:	697a      	ldr	r2, [r7, #20]
 8009a9e:	08d2      	lsrs	r2, r2, #3
 8009aa0:	4019      	ands	r1, r3
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	3208      	adds	r2, #8
 8009aa6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	689a      	ldr	r2, [r3, #8]
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	005b      	lsls	r3, r3, #1
 8009ab2:	2103      	movs	r1, #3
 8009ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8009ab8:	43db      	mvns	r3, r3
 8009aba:	401a      	ands	r2, r3
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	685a      	ldr	r2, [r3, #4]
 8009ac4:	2101      	movs	r1, #1
 8009ac6:	697b      	ldr	r3, [r7, #20]
 8009ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8009acc:	43db      	mvns	r3, r3
 8009ace:	401a      	ands	r2, r3
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	68da      	ldr	r2, [r3, #12]
 8009ad8:	697b      	ldr	r3, [r7, #20]
 8009ada:	005b      	lsls	r3, r3, #1
 8009adc:	2103      	movs	r1, #3
 8009ade:	fa01 f303 	lsl.w	r3, r1, r3
 8009ae2:	43db      	mvns	r3, r3
 8009ae4:	401a      	ands	r2, r3
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009aee:	2101      	movs	r1, #1
 8009af0:	697b      	ldr	r3, [r7, #20]
 8009af2:	fa01 f303 	lsl.w	r3, r1, r3
 8009af6:	43db      	mvns	r3, r3
 8009af8:	401a      	ands	r2, r3
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8009afe:	697b      	ldr	r3, [r7, #20]
 8009b00:	3301      	adds	r3, #1
 8009b02:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8009b04:	683a      	ldr	r2, [r7, #0]
 8009b06:	697b      	ldr	r3, [r7, #20]
 8009b08:	fa22 f303 	lsr.w	r3, r2, r3
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	f47f af2b 	bne.w	8009968 <HAL_GPIO_DeInit+0x10>
  }
}
 8009b12:	bf00      	nop
 8009b14:	bf00      	nop
 8009b16:	371c      	adds	r7, #28
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1e:	4770      	bx	lr
 8009b20:	40010000 	.word	0x40010000
 8009b24:	48000400 	.word	0x48000400
 8009b28:	48000800 	.word	0x48000800
 8009b2c:	48000c00 	.word	0x48000c00
 8009b30:	48001000 	.word	0x48001000
 8009b34:	48001400 	.word	0x48001400
 8009b38:	48001800 	.word	0x48001800
 8009b3c:	40010400 	.word	0x40010400

08009b40 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b085      	sub	sp, #20
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
 8009b48:	460b      	mov	r3, r1
 8009b4a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	691a      	ldr	r2, [r3, #16]
 8009b50:	887b      	ldrh	r3, [r7, #2]
 8009b52:	4013      	ands	r3, r2
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d002      	beq.n	8009b5e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009b58:	2301      	movs	r3, #1
 8009b5a:	73fb      	strb	r3, [r7, #15]
 8009b5c:	e001      	b.n	8009b62 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009b5e:	2300      	movs	r3, #0
 8009b60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b64:	4618      	mov	r0, r3
 8009b66:	3714      	adds	r7, #20
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6e:	4770      	bx	lr

08009b70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009b70:	b480      	push	{r7}
 8009b72:	b083      	sub	sp, #12
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
 8009b78:	460b      	mov	r3, r1
 8009b7a:	807b      	strh	r3, [r7, #2]
 8009b7c:	4613      	mov	r3, r2
 8009b7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009b80:	787b      	ldrb	r3, [r7, #1]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d003      	beq.n	8009b8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009b86:	887a      	ldrh	r2, [r7, #2]
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009b8c:	e002      	b.n	8009b94 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009b8e:	887a      	ldrh	r2, [r7, #2]
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	629a      	str	r2, [r3, #40]	; 0x28
}
 8009b94:	bf00      	nop
 8009b96:	370c      	adds	r7, #12
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9e:	4770      	bx	lr

08009ba0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009ba0:	b480      	push	{r7}
 8009ba2:	b085      	sub	sp, #20
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
 8009ba8:	460b      	mov	r3, r1
 8009baa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	695b      	ldr	r3, [r3, #20]
 8009bb0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8009bb2:	887a      	ldrh	r2, [r7, #2]
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	4013      	ands	r3, r2
 8009bb8:	041a      	lsls	r2, r3, #16
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	43d9      	mvns	r1, r3
 8009bbe:	887b      	ldrh	r3, [r7, #2]
 8009bc0:	400b      	ands	r3, r1
 8009bc2:	431a      	orrs	r2, r3
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	619a      	str	r2, [r3, #24]
}
 8009bc8:	bf00      	nop
 8009bca:	3714      	adds	r7, #20
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd2:	4770      	bx	lr

08009bd4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009bd4:	b480      	push	{r7}
 8009bd6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8009bd8:	4b04      	ldr	r3, [pc, #16]	; (8009bec <HAL_PWREx_GetVoltageRange+0x18>)
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	46bd      	mov	sp, r7
 8009be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be8:	4770      	bx	lr
 8009bea:	bf00      	nop
 8009bec:	40007000 	.word	0x40007000

08009bf0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	b085      	sub	sp, #20
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009bfe:	d130      	bne.n	8009c62 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8009c00:	4b23      	ldr	r3, [pc, #140]	; (8009c90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009c08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c0c:	d038      	beq.n	8009c80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009c0e:	4b20      	ldr	r3, [pc, #128]	; (8009c90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009c16:	4a1e      	ldr	r2, [pc, #120]	; (8009c90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009c18:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009c1c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009c1e:	4b1d      	ldr	r3, [pc, #116]	; (8009c94 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	2232      	movs	r2, #50	; 0x32
 8009c24:	fb02 f303 	mul.w	r3, r2, r3
 8009c28:	4a1b      	ldr	r2, [pc, #108]	; (8009c98 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8009c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8009c2e:	0c9b      	lsrs	r3, r3, #18
 8009c30:	3301      	adds	r3, #1
 8009c32:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009c34:	e002      	b.n	8009c3c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	3b01      	subs	r3, #1
 8009c3a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009c3c:	4b14      	ldr	r3, [pc, #80]	; (8009c90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009c3e:	695b      	ldr	r3, [r3, #20]
 8009c40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009c44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009c48:	d102      	bne.n	8009c50 <HAL_PWREx_ControlVoltageScaling+0x60>
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d1f2      	bne.n	8009c36 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009c50:	4b0f      	ldr	r3, [pc, #60]	; (8009c90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009c52:	695b      	ldr	r3, [r3, #20]
 8009c54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009c58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009c5c:	d110      	bne.n	8009c80 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8009c5e:	2303      	movs	r3, #3
 8009c60:	e00f      	b.n	8009c82 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8009c62:	4b0b      	ldr	r3, [pc, #44]	; (8009c90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009c6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009c6e:	d007      	beq.n	8009c80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009c70:	4b07      	ldr	r3, [pc, #28]	; (8009c90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009c78:	4a05      	ldr	r2, [pc, #20]	; (8009c90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009c7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009c7e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009c80:	2300      	movs	r3, #0
}
 8009c82:	4618      	mov	r0, r3
 8009c84:	3714      	adds	r7, #20
 8009c86:	46bd      	mov	sp, r7
 8009c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8c:	4770      	bx	lr
 8009c8e:	bf00      	nop
 8009c90:	40007000 	.word	0x40007000
 8009c94:	20000020 	.word	0x20000020
 8009c98:	431bde83 	.word	0x431bde83

08009c9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b088      	sub	sp, #32
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d101      	bne.n	8009cae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009caa:	2301      	movs	r3, #1
 8009cac:	e3d8      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009cae:	4b97      	ldr	r3, [pc, #604]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009cb0:	689b      	ldr	r3, [r3, #8]
 8009cb2:	f003 030c 	and.w	r3, r3, #12
 8009cb6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009cb8:	4b94      	ldr	r3, [pc, #592]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009cba:	68db      	ldr	r3, [r3, #12]
 8009cbc:	f003 0303 	and.w	r3, r3, #3
 8009cc0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	f003 0310 	and.w	r3, r3, #16
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	f000 80e4 	beq.w	8009e98 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009cd0:	69bb      	ldr	r3, [r7, #24]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d007      	beq.n	8009ce6 <HAL_RCC_OscConfig+0x4a>
 8009cd6:	69bb      	ldr	r3, [r7, #24]
 8009cd8:	2b0c      	cmp	r3, #12
 8009cda:	f040 808b 	bne.w	8009df4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8009cde:	697b      	ldr	r3, [r7, #20]
 8009ce0:	2b01      	cmp	r3, #1
 8009ce2:	f040 8087 	bne.w	8009df4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009ce6:	4b89      	ldr	r3, [pc, #548]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	f003 0302 	and.w	r3, r3, #2
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d005      	beq.n	8009cfe <HAL_RCC_OscConfig+0x62>
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	699b      	ldr	r3, [r3, #24]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d101      	bne.n	8009cfe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	e3b0      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	6a1a      	ldr	r2, [r3, #32]
 8009d02:	4b82      	ldr	r3, [pc, #520]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	f003 0308 	and.w	r3, r3, #8
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d004      	beq.n	8009d18 <HAL_RCC_OscConfig+0x7c>
 8009d0e:	4b7f      	ldr	r3, [pc, #508]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009d16:	e005      	b.n	8009d24 <HAL_RCC_OscConfig+0x88>
 8009d18:	4b7c      	ldr	r3, [pc, #496]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009d1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009d1e:	091b      	lsrs	r3, r3, #4
 8009d20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009d24:	4293      	cmp	r3, r2
 8009d26:	d223      	bcs.n	8009d70 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	6a1b      	ldr	r3, [r3, #32]
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	f000 fd43 	bl	800a7b8 <RCC_SetFlashLatencyFromMSIRange>
 8009d32:	4603      	mov	r3, r0
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d001      	beq.n	8009d3c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8009d38:	2301      	movs	r3, #1
 8009d3a:	e391      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009d3c:	4b73      	ldr	r3, [pc, #460]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	4a72      	ldr	r2, [pc, #456]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009d42:	f043 0308 	orr.w	r3, r3, #8
 8009d46:	6013      	str	r3, [r2, #0]
 8009d48:	4b70      	ldr	r3, [pc, #448]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6a1b      	ldr	r3, [r3, #32]
 8009d54:	496d      	ldr	r1, [pc, #436]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009d56:	4313      	orrs	r3, r2
 8009d58:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009d5a:	4b6c      	ldr	r3, [pc, #432]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009d5c:	685b      	ldr	r3, [r3, #4]
 8009d5e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	69db      	ldr	r3, [r3, #28]
 8009d66:	021b      	lsls	r3, r3, #8
 8009d68:	4968      	ldr	r1, [pc, #416]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009d6a:	4313      	orrs	r3, r2
 8009d6c:	604b      	str	r3, [r1, #4]
 8009d6e:	e025      	b.n	8009dbc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009d70:	4b66      	ldr	r3, [pc, #408]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	4a65      	ldr	r2, [pc, #404]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009d76:	f043 0308 	orr.w	r3, r3, #8
 8009d7a:	6013      	str	r3, [r2, #0]
 8009d7c:	4b63      	ldr	r3, [pc, #396]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6a1b      	ldr	r3, [r3, #32]
 8009d88:	4960      	ldr	r1, [pc, #384]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009d8a:	4313      	orrs	r3, r2
 8009d8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009d8e:	4b5f      	ldr	r3, [pc, #380]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009d90:	685b      	ldr	r3, [r3, #4]
 8009d92:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	69db      	ldr	r3, [r3, #28]
 8009d9a:	021b      	lsls	r3, r3, #8
 8009d9c:	495b      	ldr	r1, [pc, #364]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009d9e:	4313      	orrs	r3, r2
 8009da0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009da2:	69bb      	ldr	r3, [r7, #24]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d109      	bne.n	8009dbc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	6a1b      	ldr	r3, [r3, #32]
 8009dac:	4618      	mov	r0, r3
 8009dae:	f000 fd03 	bl	800a7b8 <RCC_SetFlashLatencyFromMSIRange>
 8009db2:	4603      	mov	r3, r0
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d001      	beq.n	8009dbc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8009db8:	2301      	movs	r3, #1
 8009dba:	e351      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009dbc:	f000 fc38 	bl	800a630 <HAL_RCC_GetSysClockFreq>
 8009dc0:	4602      	mov	r2, r0
 8009dc2:	4b52      	ldr	r3, [pc, #328]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009dc4:	689b      	ldr	r3, [r3, #8]
 8009dc6:	091b      	lsrs	r3, r3, #4
 8009dc8:	f003 030f 	and.w	r3, r3, #15
 8009dcc:	4950      	ldr	r1, [pc, #320]	; (8009f10 <HAL_RCC_OscConfig+0x274>)
 8009dce:	5ccb      	ldrb	r3, [r1, r3]
 8009dd0:	f003 031f 	and.w	r3, r3, #31
 8009dd4:	fa22 f303 	lsr.w	r3, r2, r3
 8009dd8:	4a4e      	ldr	r2, [pc, #312]	; (8009f14 <HAL_RCC_OscConfig+0x278>)
 8009dda:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8009ddc:	4b4e      	ldr	r3, [pc, #312]	; (8009f18 <HAL_RCC_OscConfig+0x27c>)
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	4618      	mov	r0, r3
 8009de2:	f7fe fcf9 	bl	80087d8 <HAL_InitTick>
 8009de6:	4603      	mov	r3, r0
 8009de8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8009dea:	7bfb      	ldrb	r3, [r7, #15]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d052      	beq.n	8009e96 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8009df0:	7bfb      	ldrb	r3, [r7, #15]
 8009df2:	e335      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	699b      	ldr	r3, [r3, #24]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d032      	beq.n	8009e62 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009dfc:	4b43      	ldr	r3, [pc, #268]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	4a42      	ldr	r2, [pc, #264]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009e02:	f043 0301 	orr.w	r3, r3, #1
 8009e06:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009e08:	f7fe fd36 	bl	8008878 <HAL_GetTick>
 8009e0c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009e0e:	e008      	b.n	8009e22 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009e10:	f7fe fd32 	bl	8008878 <HAL_GetTick>
 8009e14:	4602      	mov	r2, r0
 8009e16:	693b      	ldr	r3, [r7, #16]
 8009e18:	1ad3      	subs	r3, r2, r3
 8009e1a:	2b02      	cmp	r3, #2
 8009e1c:	d901      	bls.n	8009e22 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8009e1e:	2303      	movs	r3, #3
 8009e20:	e31e      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009e22:	4b3a      	ldr	r3, [pc, #232]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f003 0302 	and.w	r3, r3, #2
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d0f0      	beq.n	8009e10 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009e2e:	4b37      	ldr	r3, [pc, #220]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	4a36      	ldr	r2, [pc, #216]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009e34:	f043 0308 	orr.w	r3, r3, #8
 8009e38:	6013      	str	r3, [r2, #0]
 8009e3a:	4b34      	ldr	r3, [pc, #208]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6a1b      	ldr	r3, [r3, #32]
 8009e46:	4931      	ldr	r1, [pc, #196]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009e48:	4313      	orrs	r3, r2
 8009e4a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009e4c:	4b2f      	ldr	r3, [pc, #188]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009e4e:	685b      	ldr	r3, [r3, #4]
 8009e50:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	69db      	ldr	r3, [r3, #28]
 8009e58:	021b      	lsls	r3, r3, #8
 8009e5a:	492c      	ldr	r1, [pc, #176]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009e5c:	4313      	orrs	r3, r2
 8009e5e:	604b      	str	r3, [r1, #4]
 8009e60:	e01a      	b.n	8009e98 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009e62:	4b2a      	ldr	r3, [pc, #168]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	4a29      	ldr	r2, [pc, #164]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009e68:	f023 0301 	bic.w	r3, r3, #1
 8009e6c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009e6e:	f7fe fd03 	bl	8008878 <HAL_GetTick>
 8009e72:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009e74:	e008      	b.n	8009e88 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009e76:	f7fe fcff 	bl	8008878 <HAL_GetTick>
 8009e7a:	4602      	mov	r2, r0
 8009e7c:	693b      	ldr	r3, [r7, #16]
 8009e7e:	1ad3      	subs	r3, r2, r3
 8009e80:	2b02      	cmp	r3, #2
 8009e82:	d901      	bls.n	8009e88 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8009e84:	2303      	movs	r3, #3
 8009e86:	e2eb      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009e88:	4b20      	ldr	r3, [pc, #128]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	f003 0302 	and.w	r3, r3, #2
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d1f0      	bne.n	8009e76 <HAL_RCC_OscConfig+0x1da>
 8009e94:	e000      	b.n	8009e98 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009e96:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	f003 0301 	and.w	r3, r3, #1
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d074      	beq.n	8009f8e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8009ea4:	69bb      	ldr	r3, [r7, #24]
 8009ea6:	2b08      	cmp	r3, #8
 8009ea8:	d005      	beq.n	8009eb6 <HAL_RCC_OscConfig+0x21a>
 8009eaa:	69bb      	ldr	r3, [r7, #24]
 8009eac:	2b0c      	cmp	r3, #12
 8009eae:	d10e      	bne.n	8009ece <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009eb0:	697b      	ldr	r3, [r7, #20]
 8009eb2:	2b03      	cmp	r3, #3
 8009eb4:	d10b      	bne.n	8009ece <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009eb6:	4b15      	ldr	r3, [pc, #84]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d064      	beq.n	8009f8c <HAL_RCC_OscConfig+0x2f0>
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	685b      	ldr	r3, [r3, #4]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d160      	bne.n	8009f8c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8009eca:	2301      	movs	r3, #1
 8009ecc:	e2c8      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	685b      	ldr	r3, [r3, #4]
 8009ed2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009ed6:	d106      	bne.n	8009ee6 <HAL_RCC_OscConfig+0x24a>
 8009ed8:	4b0c      	ldr	r3, [pc, #48]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	4a0b      	ldr	r2, [pc, #44]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009ede:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009ee2:	6013      	str	r3, [r2, #0]
 8009ee4:	e026      	b.n	8009f34 <HAL_RCC_OscConfig+0x298>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	685b      	ldr	r3, [r3, #4]
 8009eea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009eee:	d115      	bne.n	8009f1c <HAL_RCC_OscConfig+0x280>
 8009ef0:	4b06      	ldr	r3, [pc, #24]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	4a05      	ldr	r2, [pc, #20]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009ef6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009efa:	6013      	str	r3, [r2, #0]
 8009efc:	4b03      	ldr	r3, [pc, #12]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4a02      	ldr	r2, [pc, #8]	; (8009f0c <HAL_RCC_OscConfig+0x270>)
 8009f02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009f06:	6013      	str	r3, [r2, #0]
 8009f08:	e014      	b.n	8009f34 <HAL_RCC_OscConfig+0x298>
 8009f0a:	bf00      	nop
 8009f0c:	40021000 	.word	0x40021000
 8009f10:	080111a8 	.word	0x080111a8
 8009f14:	20000020 	.word	0x20000020
 8009f18:	20000024 	.word	0x20000024
 8009f1c:	4ba0      	ldr	r3, [pc, #640]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	4a9f      	ldr	r2, [pc, #636]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 8009f22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009f26:	6013      	str	r3, [r2, #0]
 8009f28:	4b9d      	ldr	r3, [pc, #628]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	4a9c      	ldr	r2, [pc, #624]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 8009f2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009f32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	685b      	ldr	r3, [r3, #4]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d013      	beq.n	8009f64 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f3c:	f7fe fc9c 	bl	8008878 <HAL_GetTick>
 8009f40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009f42:	e008      	b.n	8009f56 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009f44:	f7fe fc98 	bl	8008878 <HAL_GetTick>
 8009f48:	4602      	mov	r2, r0
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	1ad3      	subs	r3, r2, r3
 8009f4e:	2b64      	cmp	r3, #100	; 0x64
 8009f50:	d901      	bls.n	8009f56 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8009f52:	2303      	movs	r3, #3
 8009f54:	e284      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009f56:	4b92      	ldr	r3, [pc, #584]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d0f0      	beq.n	8009f44 <HAL_RCC_OscConfig+0x2a8>
 8009f62:	e014      	b.n	8009f8e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f64:	f7fe fc88 	bl	8008878 <HAL_GetTick>
 8009f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009f6a:	e008      	b.n	8009f7e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009f6c:	f7fe fc84 	bl	8008878 <HAL_GetTick>
 8009f70:	4602      	mov	r2, r0
 8009f72:	693b      	ldr	r3, [r7, #16]
 8009f74:	1ad3      	subs	r3, r2, r3
 8009f76:	2b64      	cmp	r3, #100	; 0x64
 8009f78:	d901      	bls.n	8009f7e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8009f7a:	2303      	movs	r3, #3
 8009f7c:	e270      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009f7e:	4b88      	ldr	r3, [pc, #544]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d1f0      	bne.n	8009f6c <HAL_RCC_OscConfig+0x2d0>
 8009f8a:	e000      	b.n	8009f8e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009f8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	f003 0302 	and.w	r3, r3, #2
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d060      	beq.n	800a05c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8009f9a:	69bb      	ldr	r3, [r7, #24]
 8009f9c:	2b04      	cmp	r3, #4
 8009f9e:	d005      	beq.n	8009fac <HAL_RCC_OscConfig+0x310>
 8009fa0:	69bb      	ldr	r3, [r7, #24]
 8009fa2:	2b0c      	cmp	r3, #12
 8009fa4:	d119      	bne.n	8009fda <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8009fa6:	697b      	ldr	r3, [r7, #20]
 8009fa8:	2b02      	cmp	r3, #2
 8009faa:	d116      	bne.n	8009fda <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009fac:	4b7c      	ldr	r3, [pc, #496]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d005      	beq.n	8009fc4 <HAL_RCC_OscConfig+0x328>
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	68db      	ldr	r3, [r3, #12]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d101      	bne.n	8009fc4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	e24d      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009fc4:	4b76      	ldr	r3, [pc, #472]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 8009fc6:	685b      	ldr	r3, [r3, #4]
 8009fc8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	691b      	ldr	r3, [r3, #16]
 8009fd0:	061b      	lsls	r3, r3, #24
 8009fd2:	4973      	ldr	r1, [pc, #460]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 8009fd4:	4313      	orrs	r3, r2
 8009fd6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009fd8:	e040      	b.n	800a05c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	68db      	ldr	r3, [r3, #12]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d023      	beq.n	800a02a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009fe2:	4b6f      	ldr	r3, [pc, #444]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	4a6e      	ldr	r2, [pc, #440]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 8009fe8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009fec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fee:	f7fe fc43 	bl	8008878 <HAL_GetTick>
 8009ff2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009ff4:	e008      	b.n	800a008 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009ff6:	f7fe fc3f 	bl	8008878 <HAL_GetTick>
 8009ffa:	4602      	mov	r2, r0
 8009ffc:	693b      	ldr	r3, [r7, #16]
 8009ffe:	1ad3      	subs	r3, r2, r3
 800a000:	2b02      	cmp	r3, #2
 800a002:	d901      	bls.n	800a008 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800a004:	2303      	movs	r3, #3
 800a006:	e22b      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a008:	4b65      	ldr	r3, [pc, #404]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a010:	2b00      	cmp	r3, #0
 800a012:	d0f0      	beq.n	8009ff6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a014:	4b62      	ldr	r3, [pc, #392]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a016:	685b      	ldr	r3, [r3, #4]
 800a018:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	691b      	ldr	r3, [r3, #16]
 800a020:	061b      	lsls	r3, r3, #24
 800a022:	495f      	ldr	r1, [pc, #380]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a024:	4313      	orrs	r3, r2
 800a026:	604b      	str	r3, [r1, #4]
 800a028:	e018      	b.n	800a05c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a02a:	4b5d      	ldr	r3, [pc, #372]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	4a5c      	ldr	r2, [pc, #368]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a030:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a034:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a036:	f7fe fc1f 	bl	8008878 <HAL_GetTick>
 800a03a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a03c:	e008      	b.n	800a050 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a03e:	f7fe fc1b 	bl	8008878 <HAL_GetTick>
 800a042:	4602      	mov	r2, r0
 800a044:	693b      	ldr	r3, [r7, #16]
 800a046:	1ad3      	subs	r3, r2, r3
 800a048:	2b02      	cmp	r3, #2
 800a04a:	d901      	bls.n	800a050 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800a04c:	2303      	movs	r3, #3
 800a04e:	e207      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a050:	4b53      	ldr	r3, [pc, #332]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d1f0      	bne.n	800a03e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	f003 0308 	and.w	r3, r3, #8
 800a064:	2b00      	cmp	r3, #0
 800a066:	d03c      	beq.n	800a0e2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	695b      	ldr	r3, [r3, #20]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d01c      	beq.n	800a0aa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a070:	4b4b      	ldr	r3, [pc, #300]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a072:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a076:	4a4a      	ldr	r2, [pc, #296]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a078:	f043 0301 	orr.w	r3, r3, #1
 800a07c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a080:	f7fe fbfa 	bl	8008878 <HAL_GetTick>
 800a084:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a086:	e008      	b.n	800a09a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a088:	f7fe fbf6 	bl	8008878 <HAL_GetTick>
 800a08c:	4602      	mov	r2, r0
 800a08e:	693b      	ldr	r3, [r7, #16]
 800a090:	1ad3      	subs	r3, r2, r3
 800a092:	2b02      	cmp	r3, #2
 800a094:	d901      	bls.n	800a09a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800a096:	2303      	movs	r3, #3
 800a098:	e1e2      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a09a:	4b41      	ldr	r3, [pc, #260]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a09c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a0a0:	f003 0302 	and.w	r3, r3, #2
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d0ef      	beq.n	800a088 <HAL_RCC_OscConfig+0x3ec>
 800a0a8:	e01b      	b.n	800a0e2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a0aa:	4b3d      	ldr	r3, [pc, #244]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a0ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a0b0:	4a3b      	ldr	r2, [pc, #236]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a0b2:	f023 0301 	bic.w	r3, r3, #1
 800a0b6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0ba:	f7fe fbdd 	bl	8008878 <HAL_GetTick>
 800a0be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a0c0:	e008      	b.n	800a0d4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a0c2:	f7fe fbd9 	bl	8008878 <HAL_GetTick>
 800a0c6:	4602      	mov	r2, r0
 800a0c8:	693b      	ldr	r3, [r7, #16]
 800a0ca:	1ad3      	subs	r3, r2, r3
 800a0cc:	2b02      	cmp	r3, #2
 800a0ce:	d901      	bls.n	800a0d4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800a0d0:	2303      	movs	r3, #3
 800a0d2:	e1c5      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a0d4:	4b32      	ldr	r3, [pc, #200]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a0d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a0da:	f003 0302 	and.w	r3, r3, #2
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d1ef      	bne.n	800a0c2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	f003 0304 	and.w	r3, r3, #4
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	f000 80a6 	beq.w	800a23c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800a0f4:	4b2a      	ldr	r3, [pc, #168]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a0f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a0f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d10d      	bne.n	800a11c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a100:	4b27      	ldr	r3, [pc, #156]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a104:	4a26      	ldr	r2, [pc, #152]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a106:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a10a:	6593      	str	r3, [r2, #88]	; 0x58
 800a10c:	4b24      	ldr	r3, [pc, #144]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a10e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a110:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a114:	60bb      	str	r3, [r7, #8]
 800a116:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a118:	2301      	movs	r3, #1
 800a11a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a11c:	4b21      	ldr	r3, [pc, #132]	; (800a1a4 <HAL_RCC_OscConfig+0x508>)
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a124:	2b00      	cmp	r3, #0
 800a126:	d118      	bne.n	800a15a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a128:	4b1e      	ldr	r3, [pc, #120]	; (800a1a4 <HAL_RCC_OscConfig+0x508>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	4a1d      	ldr	r2, [pc, #116]	; (800a1a4 <HAL_RCC_OscConfig+0x508>)
 800a12e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a132:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a134:	f7fe fba0 	bl	8008878 <HAL_GetTick>
 800a138:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a13a:	e008      	b.n	800a14e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a13c:	f7fe fb9c 	bl	8008878 <HAL_GetTick>
 800a140:	4602      	mov	r2, r0
 800a142:	693b      	ldr	r3, [r7, #16]
 800a144:	1ad3      	subs	r3, r2, r3
 800a146:	2b02      	cmp	r3, #2
 800a148:	d901      	bls.n	800a14e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800a14a:	2303      	movs	r3, #3
 800a14c:	e188      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a14e:	4b15      	ldr	r3, [pc, #84]	; (800a1a4 <HAL_RCC_OscConfig+0x508>)
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a156:	2b00      	cmp	r3, #0
 800a158:	d0f0      	beq.n	800a13c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	689b      	ldr	r3, [r3, #8]
 800a15e:	2b01      	cmp	r3, #1
 800a160:	d108      	bne.n	800a174 <HAL_RCC_OscConfig+0x4d8>
 800a162:	4b0f      	ldr	r3, [pc, #60]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a164:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a168:	4a0d      	ldr	r2, [pc, #52]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a16a:	f043 0301 	orr.w	r3, r3, #1
 800a16e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a172:	e029      	b.n	800a1c8 <HAL_RCC_OscConfig+0x52c>
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	689b      	ldr	r3, [r3, #8]
 800a178:	2b05      	cmp	r3, #5
 800a17a:	d115      	bne.n	800a1a8 <HAL_RCC_OscConfig+0x50c>
 800a17c:	4b08      	ldr	r3, [pc, #32]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a17e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a182:	4a07      	ldr	r2, [pc, #28]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a184:	f043 0304 	orr.w	r3, r3, #4
 800a188:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a18c:	4b04      	ldr	r3, [pc, #16]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a18e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a192:	4a03      	ldr	r2, [pc, #12]	; (800a1a0 <HAL_RCC_OscConfig+0x504>)
 800a194:	f043 0301 	orr.w	r3, r3, #1
 800a198:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a19c:	e014      	b.n	800a1c8 <HAL_RCC_OscConfig+0x52c>
 800a19e:	bf00      	nop
 800a1a0:	40021000 	.word	0x40021000
 800a1a4:	40007000 	.word	0x40007000
 800a1a8:	4b91      	ldr	r3, [pc, #580]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a1aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1ae:	4a90      	ldr	r2, [pc, #576]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a1b0:	f023 0301 	bic.w	r3, r3, #1
 800a1b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a1b8:	4b8d      	ldr	r3, [pc, #564]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a1ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1be:	4a8c      	ldr	r2, [pc, #560]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a1c0:	f023 0304 	bic.w	r3, r3, #4
 800a1c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	689b      	ldr	r3, [r3, #8]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d016      	beq.n	800a1fe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a1d0:	f7fe fb52 	bl	8008878 <HAL_GetTick>
 800a1d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a1d6:	e00a      	b.n	800a1ee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a1d8:	f7fe fb4e 	bl	8008878 <HAL_GetTick>
 800a1dc:	4602      	mov	r2, r0
 800a1de:	693b      	ldr	r3, [r7, #16]
 800a1e0:	1ad3      	subs	r3, r2, r3
 800a1e2:	f241 3288 	movw	r2, #5000	; 0x1388
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d901      	bls.n	800a1ee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800a1ea:	2303      	movs	r3, #3
 800a1ec:	e138      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a1ee:	4b80      	ldr	r3, [pc, #512]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a1f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1f4:	f003 0302 	and.w	r3, r3, #2
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d0ed      	beq.n	800a1d8 <HAL_RCC_OscConfig+0x53c>
 800a1fc:	e015      	b.n	800a22a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a1fe:	f7fe fb3b 	bl	8008878 <HAL_GetTick>
 800a202:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a204:	e00a      	b.n	800a21c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a206:	f7fe fb37 	bl	8008878 <HAL_GetTick>
 800a20a:	4602      	mov	r2, r0
 800a20c:	693b      	ldr	r3, [r7, #16]
 800a20e:	1ad3      	subs	r3, r2, r3
 800a210:	f241 3288 	movw	r2, #5000	; 0x1388
 800a214:	4293      	cmp	r3, r2
 800a216:	d901      	bls.n	800a21c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800a218:	2303      	movs	r3, #3
 800a21a:	e121      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a21c:	4b74      	ldr	r3, [pc, #464]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a21e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a222:	f003 0302 	and.w	r3, r3, #2
 800a226:	2b00      	cmp	r3, #0
 800a228:	d1ed      	bne.n	800a206 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a22a:	7ffb      	ldrb	r3, [r7, #31]
 800a22c:	2b01      	cmp	r3, #1
 800a22e:	d105      	bne.n	800a23c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a230:	4b6f      	ldr	r3, [pc, #444]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a232:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a234:	4a6e      	ldr	r2, [pc, #440]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a236:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a23a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a240:	2b00      	cmp	r3, #0
 800a242:	f000 810c 	beq.w	800a45e <HAL_RCC_OscConfig+0x7c2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a24a:	2b02      	cmp	r3, #2
 800a24c:	f040 80d4 	bne.w	800a3f8 <HAL_RCC_OscConfig+0x75c>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800a250:	4b67      	ldr	r3, [pc, #412]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a252:	68db      	ldr	r3, [r3, #12]
 800a254:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a256:	697b      	ldr	r3, [r7, #20]
 800a258:	f003 0203 	and.w	r2, r3, #3
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a260:	429a      	cmp	r2, r3
 800a262:	d130      	bne.n	800a2c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a264:	697b      	ldr	r3, [r7, #20]
 800a266:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a26e:	3b01      	subs	r3, #1
 800a270:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a272:	429a      	cmp	r2, r3
 800a274:	d127      	bne.n	800a2c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a276:	697b      	ldr	r3, [r7, #20]
 800a278:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a280:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a282:	429a      	cmp	r2, r3
 800a284:	d11f      	bne.n	800a2c6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800a286:	697b      	ldr	r3, [r7, #20]
 800a288:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a28c:	687a      	ldr	r2, [r7, #4]
 800a28e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a290:	2a07      	cmp	r2, #7
 800a292:	bf14      	ite	ne
 800a294:	2201      	movne	r2, #1
 800a296:	2200      	moveq	r2, #0
 800a298:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a29a:	4293      	cmp	r3, r2
 800a29c:	d113      	bne.n	800a2c6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a29e:	697b      	ldr	r3, [r7, #20]
 800a2a0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2a8:	085b      	lsrs	r3, r3, #1
 800a2aa:	3b01      	subs	r3, #1
 800a2ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800a2ae:	429a      	cmp	r2, r3
 800a2b0:	d109      	bne.n	800a2c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a2b2:	697b      	ldr	r3, [r7, #20]
 800a2b4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2bc:	085b      	lsrs	r3, r3, #1
 800a2be:	3b01      	subs	r3, #1
 800a2c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a2c2:	429a      	cmp	r2, r3
 800a2c4:	d06e      	beq.n	800a3a4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a2c6:	69bb      	ldr	r3, [r7, #24]
 800a2c8:	2b0c      	cmp	r3, #12
 800a2ca:	d069      	beq.n	800a3a0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a2cc:	4b48      	ldr	r3, [pc, #288]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d105      	bne.n	800a2e4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800a2d8:	4b45      	ldr	r3, [pc, #276]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d001      	beq.n	800a2e8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	e0bb      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a2e8:	4b41      	ldr	r3, [pc, #260]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	4a40      	ldr	r2, [pc, #256]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a2ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a2f2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a2f4:	f7fe fac0 	bl	8008878 <HAL_GetTick>
 800a2f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a2fa:	e008      	b.n	800a30e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a2fc:	f7fe fabc 	bl	8008878 <HAL_GetTick>
 800a300:	4602      	mov	r2, r0
 800a302:	693b      	ldr	r3, [r7, #16]
 800a304:	1ad3      	subs	r3, r2, r3
 800a306:	2b02      	cmp	r3, #2
 800a308:	d901      	bls.n	800a30e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800a30a:	2303      	movs	r3, #3
 800a30c:	e0a8      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a30e:	4b38      	ldr	r3, [pc, #224]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a316:	2b00      	cmp	r3, #0
 800a318:	d1f0      	bne.n	800a2fc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a31a:	4b35      	ldr	r3, [pc, #212]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a31c:	68da      	ldr	r2, [r3, #12]
 800a31e:	4b35      	ldr	r3, [pc, #212]	; (800a3f4 <HAL_RCC_OscConfig+0x758>)
 800a320:	4013      	ands	r3, r2
 800a322:	687a      	ldr	r2, [r7, #4]
 800a324:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800a326:	687a      	ldr	r2, [r7, #4]
 800a328:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a32a:	3a01      	subs	r2, #1
 800a32c:	0112      	lsls	r2, r2, #4
 800a32e:	4311      	orrs	r1, r2
 800a330:	687a      	ldr	r2, [r7, #4]
 800a332:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a334:	0212      	lsls	r2, r2, #8
 800a336:	4311      	orrs	r1, r2
 800a338:	687a      	ldr	r2, [r7, #4]
 800a33a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a33c:	0852      	lsrs	r2, r2, #1
 800a33e:	3a01      	subs	r2, #1
 800a340:	0552      	lsls	r2, r2, #21
 800a342:	4311      	orrs	r1, r2
 800a344:	687a      	ldr	r2, [r7, #4]
 800a346:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800a348:	0852      	lsrs	r2, r2, #1
 800a34a:	3a01      	subs	r2, #1
 800a34c:	0652      	lsls	r2, r2, #25
 800a34e:	4311      	orrs	r1, r2
 800a350:	687a      	ldr	r2, [r7, #4]
 800a352:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a354:	0912      	lsrs	r2, r2, #4
 800a356:	0452      	lsls	r2, r2, #17
 800a358:	430a      	orrs	r2, r1
 800a35a:	4925      	ldr	r1, [pc, #148]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a35c:	4313      	orrs	r3, r2
 800a35e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a360:	4b23      	ldr	r3, [pc, #140]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	4a22      	ldr	r2, [pc, #136]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a366:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a36a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a36c:	4b20      	ldr	r3, [pc, #128]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a36e:	68db      	ldr	r3, [r3, #12]
 800a370:	4a1f      	ldr	r2, [pc, #124]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a372:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a376:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a378:	f7fe fa7e 	bl	8008878 <HAL_GetTick>
 800a37c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a37e:	e008      	b.n	800a392 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a380:	f7fe fa7a 	bl	8008878 <HAL_GetTick>
 800a384:	4602      	mov	r2, r0
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	1ad3      	subs	r3, r2, r3
 800a38a:	2b02      	cmp	r3, #2
 800a38c:	d901      	bls.n	800a392 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800a38e:	2303      	movs	r3, #3
 800a390:	e066      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a392:	4b17      	ldr	r3, [pc, #92]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d0f0      	beq.n	800a380 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a39e:	e05e      	b.n	800a45e <HAL_RCC_OscConfig+0x7c2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	e05d      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a3a4:	4b12      	ldr	r3, [pc, #72]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d156      	bne.n	800a45e <HAL_RCC_OscConfig+0x7c2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a3b0:	4b0f      	ldr	r3, [pc, #60]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	4a0e      	ldr	r2, [pc, #56]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a3b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a3ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a3bc:	4b0c      	ldr	r3, [pc, #48]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a3be:	68db      	ldr	r3, [r3, #12]
 800a3c0:	4a0b      	ldr	r2, [pc, #44]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a3c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a3c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a3c8:	f7fe fa56 	bl	8008878 <HAL_GetTick>
 800a3cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a3ce:	e008      	b.n	800a3e2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3d0:	f7fe fa52 	bl	8008878 <HAL_GetTick>
 800a3d4:	4602      	mov	r2, r0
 800a3d6:	693b      	ldr	r3, [r7, #16]
 800a3d8:	1ad3      	subs	r3, r2, r3
 800a3da:	2b02      	cmp	r3, #2
 800a3dc:	d901      	bls.n	800a3e2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800a3de:	2303      	movs	r3, #3
 800a3e0:	e03e      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a3e2:	4b03      	ldr	r3, [pc, #12]	; (800a3f0 <HAL_RCC_OscConfig+0x754>)
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d0f0      	beq.n	800a3d0 <HAL_RCC_OscConfig+0x734>
 800a3ee:	e036      	b.n	800a45e <HAL_RCC_OscConfig+0x7c2>
 800a3f0:	40021000 	.word	0x40021000
 800a3f4:	f99d808c 	.word	0xf99d808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a3f8:	69bb      	ldr	r3, [r7, #24]
 800a3fa:	2b0c      	cmp	r3, #12
 800a3fc:	d02d      	beq.n	800a45a <HAL_RCC_OscConfig+0x7be>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a3fe:	4b1a      	ldr	r3, [pc, #104]	; (800a468 <HAL_RCC_OscConfig+0x7cc>)
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	4a19      	ldr	r2, [pc, #100]	; (800a468 <HAL_RCC_OscConfig+0x7cc>)
 800a404:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a408:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800a40a:	4b17      	ldr	r3, [pc, #92]	; (800a468 <HAL_RCC_OscConfig+0x7cc>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800a412:	2b00      	cmp	r3, #0
 800a414:	d105      	bne.n	800a422 <HAL_RCC_OscConfig+0x786>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800a416:	4b14      	ldr	r3, [pc, #80]	; (800a468 <HAL_RCC_OscConfig+0x7cc>)
 800a418:	68db      	ldr	r3, [r3, #12]
 800a41a:	4a13      	ldr	r2, [pc, #76]	; (800a468 <HAL_RCC_OscConfig+0x7cc>)
 800a41c:	f023 0303 	bic.w	r3, r3, #3
 800a420:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800a422:	4b11      	ldr	r3, [pc, #68]	; (800a468 <HAL_RCC_OscConfig+0x7cc>)
 800a424:	68db      	ldr	r3, [r3, #12]
 800a426:	4a10      	ldr	r2, [pc, #64]	; (800a468 <HAL_RCC_OscConfig+0x7cc>)
 800a428:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800a42c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a430:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a432:	f7fe fa21 	bl	8008878 <HAL_GetTick>
 800a436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a438:	e008      	b.n	800a44c <HAL_RCC_OscConfig+0x7b0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a43a:	f7fe fa1d 	bl	8008878 <HAL_GetTick>
 800a43e:	4602      	mov	r2, r0
 800a440:	693b      	ldr	r3, [r7, #16]
 800a442:	1ad3      	subs	r3, r2, r3
 800a444:	2b02      	cmp	r3, #2
 800a446:	d901      	bls.n	800a44c <HAL_RCC_OscConfig+0x7b0>
          {
            return HAL_TIMEOUT;
 800a448:	2303      	movs	r3, #3
 800a44a:	e009      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a44c:	4b06      	ldr	r3, [pc, #24]	; (800a468 <HAL_RCC_OscConfig+0x7cc>)
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a454:	2b00      	cmp	r3, #0
 800a456:	d1f0      	bne.n	800a43a <HAL_RCC_OscConfig+0x79e>
 800a458:	e001      	b.n	800a45e <HAL_RCC_OscConfig+0x7c2>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a45a:	2301      	movs	r3, #1
 800a45c:	e000      	b.n	800a460 <HAL_RCC_OscConfig+0x7c4>
      }
    }
  }
  return HAL_OK;
 800a45e:	2300      	movs	r3, #0
}
 800a460:	4618      	mov	r0, r3
 800a462:	3720      	adds	r7, #32
 800a464:	46bd      	mov	sp, r7
 800a466:	bd80      	pop	{r7, pc}
 800a468:	40021000 	.word	0x40021000

0800a46c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b084      	sub	sp, #16
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
 800a474:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d101      	bne.n	800a480 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a47c:	2301      	movs	r3, #1
 800a47e:	e0c8      	b.n	800a612 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a480:	4b66      	ldr	r3, [pc, #408]	; (800a61c <HAL_RCC_ClockConfig+0x1b0>)
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	f003 0307 	and.w	r3, r3, #7
 800a488:	683a      	ldr	r2, [r7, #0]
 800a48a:	429a      	cmp	r2, r3
 800a48c:	d910      	bls.n	800a4b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a48e:	4b63      	ldr	r3, [pc, #396]	; (800a61c <HAL_RCC_ClockConfig+0x1b0>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	f023 0207 	bic.w	r2, r3, #7
 800a496:	4961      	ldr	r1, [pc, #388]	; (800a61c <HAL_RCC_ClockConfig+0x1b0>)
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	4313      	orrs	r3, r2
 800a49c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a49e:	4b5f      	ldr	r3, [pc, #380]	; (800a61c <HAL_RCC_ClockConfig+0x1b0>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	f003 0307 	and.w	r3, r3, #7
 800a4a6:	683a      	ldr	r2, [r7, #0]
 800a4a8:	429a      	cmp	r2, r3
 800a4aa:	d001      	beq.n	800a4b0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a4ac:	2301      	movs	r3, #1
 800a4ae:	e0b0      	b.n	800a612 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f003 0301 	and.w	r3, r3, #1
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d04c      	beq.n	800a556 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	685b      	ldr	r3, [r3, #4]
 800a4c0:	2b03      	cmp	r3, #3
 800a4c2:	d107      	bne.n	800a4d4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a4c4:	4b56      	ldr	r3, [pc, #344]	; (800a620 <HAL_RCC_ClockConfig+0x1b4>)
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d121      	bne.n	800a514 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	e09e      	b.n	800a612 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	2b02      	cmp	r3, #2
 800a4da:	d107      	bne.n	800a4ec <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a4dc:	4b50      	ldr	r3, [pc, #320]	; (800a620 <HAL_RCC_ClockConfig+0x1b4>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d115      	bne.n	800a514 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	e092      	b.n	800a612 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	685b      	ldr	r3, [r3, #4]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d107      	bne.n	800a504 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a4f4:	4b4a      	ldr	r3, [pc, #296]	; (800a620 <HAL_RCC_ClockConfig+0x1b4>)
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	f003 0302 	and.w	r3, r3, #2
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d109      	bne.n	800a514 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800a500:	2301      	movs	r3, #1
 800a502:	e086      	b.n	800a612 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a504:	4b46      	ldr	r3, [pc, #280]	; (800a620 <HAL_RCC_ClockConfig+0x1b4>)
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d101      	bne.n	800a514 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800a510:	2301      	movs	r3, #1
 800a512:	e07e      	b.n	800a612 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a514:	4b42      	ldr	r3, [pc, #264]	; (800a620 <HAL_RCC_ClockConfig+0x1b4>)
 800a516:	689b      	ldr	r3, [r3, #8]
 800a518:	f023 0203 	bic.w	r2, r3, #3
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	685b      	ldr	r3, [r3, #4]
 800a520:	493f      	ldr	r1, [pc, #252]	; (800a620 <HAL_RCC_ClockConfig+0x1b4>)
 800a522:	4313      	orrs	r3, r2
 800a524:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a526:	f7fe f9a7 	bl	8008878 <HAL_GetTick>
 800a52a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a52c:	e00a      	b.n	800a544 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a52e:	f7fe f9a3 	bl	8008878 <HAL_GetTick>
 800a532:	4602      	mov	r2, r0
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	1ad3      	subs	r3, r2, r3
 800a538:	f241 3288 	movw	r2, #5000	; 0x1388
 800a53c:	4293      	cmp	r3, r2
 800a53e:	d901      	bls.n	800a544 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800a540:	2303      	movs	r3, #3
 800a542:	e066      	b.n	800a612 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a544:	4b36      	ldr	r3, [pc, #216]	; (800a620 <HAL_RCC_ClockConfig+0x1b4>)
 800a546:	689b      	ldr	r3, [r3, #8]
 800a548:	f003 020c 	and.w	r2, r3, #12
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	685b      	ldr	r3, [r3, #4]
 800a550:	009b      	lsls	r3, r3, #2
 800a552:	429a      	cmp	r2, r3
 800a554:	d1eb      	bne.n	800a52e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	f003 0302 	and.w	r3, r3, #2
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d008      	beq.n	800a574 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a562:	4b2f      	ldr	r3, [pc, #188]	; (800a620 <HAL_RCC_ClockConfig+0x1b4>)
 800a564:	689b      	ldr	r3, [r3, #8]
 800a566:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	689b      	ldr	r3, [r3, #8]
 800a56e:	492c      	ldr	r1, [pc, #176]	; (800a620 <HAL_RCC_ClockConfig+0x1b4>)
 800a570:	4313      	orrs	r3, r2
 800a572:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a574:	4b29      	ldr	r3, [pc, #164]	; (800a61c <HAL_RCC_ClockConfig+0x1b0>)
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	f003 0307 	and.w	r3, r3, #7
 800a57c:	683a      	ldr	r2, [r7, #0]
 800a57e:	429a      	cmp	r2, r3
 800a580:	d210      	bcs.n	800a5a4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a582:	4b26      	ldr	r3, [pc, #152]	; (800a61c <HAL_RCC_ClockConfig+0x1b0>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	f023 0207 	bic.w	r2, r3, #7
 800a58a:	4924      	ldr	r1, [pc, #144]	; (800a61c <HAL_RCC_ClockConfig+0x1b0>)
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	4313      	orrs	r3, r2
 800a590:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a592:	4b22      	ldr	r3, [pc, #136]	; (800a61c <HAL_RCC_ClockConfig+0x1b0>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f003 0307 	and.w	r3, r3, #7
 800a59a:	683a      	ldr	r2, [r7, #0]
 800a59c:	429a      	cmp	r2, r3
 800a59e:	d001      	beq.n	800a5a4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	e036      	b.n	800a612 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f003 0304 	and.w	r3, r3, #4
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d008      	beq.n	800a5c2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a5b0:	4b1b      	ldr	r3, [pc, #108]	; (800a620 <HAL_RCC_ClockConfig+0x1b4>)
 800a5b2:	689b      	ldr	r3, [r3, #8]
 800a5b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	68db      	ldr	r3, [r3, #12]
 800a5bc:	4918      	ldr	r1, [pc, #96]	; (800a620 <HAL_RCC_ClockConfig+0x1b4>)
 800a5be:	4313      	orrs	r3, r2
 800a5c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	f003 0308 	and.w	r3, r3, #8
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d009      	beq.n	800a5e2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a5ce:	4b14      	ldr	r3, [pc, #80]	; (800a620 <HAL_RCC_ClockConfig+0x1b4>)
 800a5d0:	689b      	ldr	r3, [r3, #8]
 800a5d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	691b      	ldr	r3, [r3, #16]
 800a5da:	00db      	lsls	r3, r3, #3
 800a5dc:	4910      	ldr	r1, [pc, #64]	; (800a620 <HAL_RCC_ClockConfig+0x1b4>)
 800a5de:	4313      	orrs	r3, r2
 800a5e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a5e2:	f000 f825 	bl	800a630 <HAL_RCC_GetSysClockFreq>
 800a5e6:	4602      	mov	r2, r0
 800a5e8:	4b0d      	ldr	r3, [pc, #52]	; (800a620 <HAL_RCC_ClockConfig+0x1b4>)
 800a5ea:	689b      	ldr	r3, [r3, #8]
 800a5ec:	091b      	lsrs	r3, r3, #4
 800a5ee:	f003 030f 	and.w	r3, r3, #15
 800a5f2:	490c      	ldr	r1, [pc, #48]	; (800a624 <HAL_RCC_ClockConfig+0x1b8>)
 800a5f4:	5ccb      	ldrb	r3, [r1, r3]
 800a5f6:	f003 031f 	and.w	r3, r3, #31
 800a5fa:	fa22 f303 	lsr.w	r3, r2, r3
 800a5fe:	4a0a      	ldr	r2, [pc, #40]	; (800a628 <HAL_RCC_ClockConfig+0x1bc>)
 800a600:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800a602:	4b0a      	ldr	r3, [pc, #40]	; (800a62c <HAL_RCC_ClockConfig+0x1c0>)
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	4618      	mov	r0, r3
 800a608:	f7fe f8e6 	bl	80087d8 <HAL_InitTick>
 800a60c:	4603      	mov	r3, r0
 800a60e:	72fb      	strb	r3, [r7, #11]

  return status;
 800a610:	7afb      	ldrb	r3, [r7, #11]
}
 800a612:	4618      	mov	r0, r3
 800a614:	3710      	adds	r7, #16
 800a616:	46bd      	mov	sp, r7
 800a618:	bd80      	pop	{r7, pc}
 800a61a:	bf00      	nop
 800a61c:	40022000 	.word	0x40022000
 800a620:	40021000 	.word	0x40021000
 800a624:	080111a8 	.word	0x080111a8
 800a628:	20000020 	.word	0x20000020
 800a62c:	20000024 	.word	0x20000024

0800a630 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a630:	b480      	push	{r7}
 800a632:	b089      	sub	sp, #36	; 0x24
 800a634:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800a636:	2300      	movs	r3, #0
 800a638:	61fb      	str	r3, [r7, #28]
 800a63a:	2300      	movs	r3, #0
 800a63c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a63e:	4b3e      	ldr	r3, [pc, #248]	; (800a738 <HAL_RCC_GetSysClockFreq+0x108>)
 800a640:	689b      	ldr	r3, [r3, #8]
 800a642:	f003 030c 	and.w	r3, r3, #12
 800a646:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a648:	4b3b      	ldr	r3, [pc, #236]	; (800a738 <HAL_RCC_GetSysClockFreq+0x108>)
 800a64a:	68db      	ldr	r3, [r3, #12]
 800a64c:	f003 0303 	and.w	r3, r3, #3
 800a650:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a652:	693b      	ldr	r3, [r7, #16]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d005      	beq.n	800a664 <HAL_RCC_GetSysClockFreq+0x34>
 800a658:	693b      	ldr	r3, [r7, #16]
 800a65a:	2b0c      	cmp	r3, #12
 800a65c:	d121      	bne.n	800a6a2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	2b01      	cmp	r3, #1
 800a662:	d11e      	bne.n	800a6a2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a664:	4b34      	ldr	r3, [pc, #208]	; (800a738 <HAL_RCC_GetSysClockFreq+0x108>)
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	f003 0308 	and.w	r3, r3, #8
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d107      	bne.n	800a680 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a670:	4b31      	ldr	r3, [pc, #196]	; (800a738 <HAL_RCC_GetSysClockFreq+0x108>)
 800a672:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a676:	0a1b      	lsrs	r3, r3, #8
 800a678:	f003 030f 	and.w	r3, r3, #15
 800a67c:	61fb      	str	r3, [r7, #28]
 800a67e:	e005      	b.n	800a68c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a680:	4b2d      	ldr	r3, [pc, #180]	; (800a738 <HAL_RCC_GetSysClockFreq+0x108>)
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	091b      	lsrs	r3, r3, #4
 800a686:	f003 030f 	and.w	r3, r3, #15
 800a68a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800a68c:	4a2b      	ldr	r2, [pc, #172]	; (800a73c <HAL_RCC_GetSysClockFreq+0x10c>)
 800a68e:	69fb      	ldr	r3, [r7, #28]
 800a690:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a694:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a696:	693b      	ldr	r3, [r7, #16]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d10d      	bne.n	800a6b8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800a69c:	69fb      	ldr	r3, [r7, #28]
 800a69e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a6a0:	e00a      	b.n	800a6b8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	2b04      	cmp	r3, #4
 800a6a6:	d102      	bne.n	800a6ae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a6a8:	4b25      	ldr	r3, [pc, #148]	; (800a740 <HAL_RCC_GetSysClockFreq+0x110>)
 800a6aa:	61bb      	str	r3, [r7, #24]
 800a6ac:	e004      	b.n	800a6b8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800a6ae:	693b      	ldr	r3, [r7, #16]
 800a6b0:	2b08      	cmp	r3, #8
 800a6b2:	d101      	bne.n	800a6b8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a6b4:	4b23      	ldr	r3, [pc, #140]	; (800a744 <HAL_RCC_GetSysClockFreq+0x114>)
 800a6b6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	2b0c      	cmp	r3, #12
 800a6bc:	d134      	bne.n	800a728 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a6be:	4b1e      	ldr	r3, [pc, #120]	; (800a738 <HAL_RCC_GetSysClockFreq+0x108>)
 800a6c0:	68db      	ldr	r3, [r3, #12]
 800a6c2:	f003 0303 	and.w	r3, r3, #3
 800a6c6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a6c8:	68bb      	ldr	r3, [r7, #8]
 800a6ca:	2b02      	cmp	r3, #2
 800a6cc:	d003      	beq.n	800a6d6 <HAL_RCC_GetSysClockFreq+0xa6>
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	2b03      	cmp	r3, #3
 800a6d2:	d003      	beq.n	800a6dc <HAL_RCC_GetSysClockFreq+0xac>
 800a6d4:	e005      	b.n	800a6e2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800a6d6:	4b1a      	ldr	r3, [pc, #104]	; (800a740 <HAL_RCC_GetSysClockFreq+0x110>)
 800a6d8:	617b      	str	r3, [r7, #20]
      break;
 800a6da:	e005      	b.n	800a6e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800a6dc:	4b19      	ldr	r3, [pc, #100]	; (800a744 <HAL_RCC_GetSysClockFreq+0x114>)
 800a6de:	617b      	str	r3, [r7, #20]
      break;
 800a6e0:	e002      	b.n	800a6e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800a6e2:	69fb      	ldr	r3, [r7, #28]
 800a6e4:	617b      	str	r3, [r7, #20]
      break;
 800a6e6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a6e8:	4b13      	ldr	r3, [pc, #76]	; (800a738 <HAL_RCC_GetSysClockFreq+0x108>)
 800a6ea:	68db      	ldr	r3, [r3, #12]
 800a6ec:	091b      	lsrs	r3, r3, #4
 800a6ee:	f003 0307 	and.w	r3, r3, #7
 800a6f2:	3301      	adds	r3, #1
 800a6f4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a6f6:	4b10      	ldr	r3, [pc, #64]	; (800a738 <HAL_RCC_GetSysClockFreq+0x108>)
 800a6f8:	68db      	ldr	r3, [r3, #12]
 800a6fa:	0a1b      	lsrs	r3, r3, #8
 800a6fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a700:	697a      	ldr	r2, [r7, #20]
 800a702:	fb03 f202 	mul.w	r2, r3, r2
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	fbb2 f3f3 	udiv	r3, r2, r3
 800a70c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a70e:	4b0a      	ldr	r3, [pc, #40]	; (800a738 <HAL_RCC_GetSysClockFreq+0x108>)
 800a710:	68db      	ldr	r3, [r3, #12]
 800a712:	0e5b      	lsrs	r3, r3, #25
 800a714:	f003 0303 	and.w	r3, r3, #3
 800a718:	3301      	adds	r3, #1
 800a71a:	005b      	lsls	r3, r3, #1
 800a71c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800a71e:	697a      	ldr	r2, [r7, #20]
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	fbb2 f3f3 	udiv	r3, r2, r3
 800a726:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800a728:	69bb      	ldr	r3, [r7, #24]
}
 800a72a:	4618      	mov	r0, r3
 800a72c:	3724      	adds	r7, #36	; 0x24
 800a72e:	46bd      	mov	sp, r7
 800a730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a734:	4770      	bx	lr
 800a736:	bf00      	nop
 800a738:	40021000 	.word	0x40021000
 800a73c:	080111c0 	.word	0x080111c0
 800a740:	00f42400 	.word	0x00f42400
 800a744:	007a1200 	.word	0x007a1200

0800a748 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a748:	b480      	push	{r7}
 800a74a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a74c:	4b03      	ldr	r3, [pc, #12]	; (800a75c <HAL_RCC_GetHCLKFreq+0x14>)
 800a74e:	681b      	ldr	r3, [r3, #0]
}
 800a750:	4618      	mov	r0, r3
 800a752:	46bd      	mov	sp, r7
 800a754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a758:	4770      	bx	lr
 800a75a:	bf00      	nop
 800a75c:	20000020 	.word	0x20000020

0800a760 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a760:	b580      	push	{r7, lr}
 800a762:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a764:	f7ff fff0 	bl	800a748 <HAL_RCC_GetHCLKFreq>
 800a768:	4602      	mov	r2, r0
 800a76a:	4b06      	ldr	r3, [pc, #24]	; (800a784 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a76c:	689b      	ldr	r3, [r3, #8]
 800a76e:	0a1b      	lsrs	r3, r3, #8
 800a770:	f003 0307 	and.w	r3, r3, #7
 800a774:	4904      	ldr	r1, [pc, #16]	; (800a788 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a776:	5ccb      	ldrb	r3, [r1, r3]
 800a778:	f003 031f 	and.w	r3, r3, #31
 800a77c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a780:	4618      	mov	r0, r3
 800a782:	bd80      	pop	{r7, pc}
 800a784:	40021000 	.word	0x40021000
 800a788:	080111b8 	.word	0x080111b8

0800a78c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a790:	f7ff ffda 	bl	800a748 <HAL_RCC_GetHCLKFreq>
 800a794:	4602      	mov	r2, r0
 800a796:	4b06      	ldr	r3, [pc, #24]	; (800a7b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a798:	689b      	ldr	r3, [r3, #8]
 800a79a:	0adb      	lsrs	r3, r3, #11
 800a79c:	f003 0307 	and.w	r3, r3, #7
 800a7a0:	4904      	ldr	r1, [pc, #16]	; (800a7b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a7a2:	5ccb      	ldrb	r3, [r1, r3]
 800a7a4:	f003 031f 	and.w	r3, r3, #31
 800a7a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	bd80      	pop	{r7, pc}
 800a7b0:	40021000 	.word	0x40021000
 800a7b4:	080111b8 	.word	0x080111b8

0800a7b8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	b086      	sub	sp, #24
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800a7c4:	4b2a      	ldr	r3, [pc, #168]	; (800a870 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a7c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d003      	beq.n	800a7d8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800a7d0:	f7ff fa00 	bl	8009bd4 <HAL_PWREx_GetVoltageRange>
 800a7d4:	6178      	str	r0, [r7, #20]
 800a7d6:	e014      	b.n	800a802 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800a7d8:	4b25      	ldr	r3, [pc, #148]	; (800a870 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a7da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7dc:	4a24      	ldr	r2, [pc, #144]	; (800a870 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a7de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a7e2:	6593      	str	r3, [r2, #88]	; 0x58
 800a7e4:	4b22      	ldr	r3, [pc, #136]	; (800a870 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a7e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a7ec:	60fb      	str	r3, [r7, #12]
 800a7ee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800a7f0:	f7ff f9f0 	bl	8009bd4 <HAL_PWREx_GetVoltageRange>
 800a7f4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800a7f6:	4b1e      	ldr	r3, [pc, #120]	; (800a870 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a7f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7fa:	4a1d      	ldr	r2, [pc, #116]	; (800a870 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a7fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a800:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a802:	697b      	ldr	r3, [r7, #20]
 800a804:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a808:	d10b      	bne.n	800a822 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	2b80      	cmp	r3, #128	; 0x80
 800a80e:	d919      	bls.n	800a844 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2ba0      	cmp	r3, #160	; 0xa0
 800a814:	d902      	bls.n	800a81c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a816:	2302      	movs	r3, #2
 800a818:	613b      	str	r3, [r7, #16]
 800a81a:	e013      	b.n	800a844 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a81c:	2301      	movs	r3, #1
 800a81e:	613b      	str	r3, [r7, #16]
 800a820:	e010      	b.n	800a844 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2b80      	cmp	r3, #128	; 0x80
 800a826:	d902      	bls.n	800a82e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800a828:	2303      	movs	r3, #3
 800a82a:	613b      	str	r3, [r7, #16]
 800a82c:	e00a      	b.n	800a844 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	2b80      	cmp	r3, #128	; 0x80
 800a832:	d102      	bne.n	800a83a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a834:	2302      	movs	r3, #2
 800a836:	613b      	str	r3, [r7, #16]
 800a838:	e004      	b.n	800a844 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	2b70      	cmp	r3, #112	; 0x70
 800a83e:	d101      	bne.n	800a844 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a840:	2301      	movs	r3, #1
 800a842:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800a844:	4b0b      	ldr	r3, [pc, #44]	; (800a874 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	f023 0207 	bic.w	r2, r3, #7
 800a84c:	4909      	ldr	r1, [pc, #36]	; (800a874 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a84e:	693b      	ldr	r3, [r7, #16]
 800a850:	4313      	orrs	r3, r2
 800a852:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800a854:	4b07      	ldr	r3, [pc, #28]	; (800a874 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	f003 0307 	and.w	r3, r3, #7
 800a85c:	693a      	ldr	r2, [r7, #16]
 800a85e:	429a      	cmp	r2, r3
 800a860:	d001      	beq.n	800a866 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800a862:	2301      	movs	r3, #1
 800a864:	e000      	b.n	800a868 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800a866:	2300      	movs	r3, #0
}
 800a868:	4618      	mov	r0, r3
 800a86a:	3718      	adds	r7, #24
 800a86c:	46bd      	mov	sp, r7
 800a86e:	bd80      	pop	{r7, pc}
 800a870:	40021000 	.word	0x40021000
 800a874:	40022000 	.word	0x40022000

0800a878 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a878:	b580      	push	{r7, lr}
 800a87a:	b086      	sub	sp, #24
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a880:	2300      	movs	r3, #0
 800a882:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a884:	2300      	movs	r3, #0
 800a886:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a890:	2b00      	cmp	r3, #0
 800a892:	d041      	beq.n	800a918 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a898:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a89c:	d02a      	beq.n	800a8f4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800a89e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a8a2:	d824      	bhi.n	800a8ee <HAL_RCCEx_PeriphCLKConfig+0x76>
 800a8a4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a8a8:	d008      	beq.n	800a8bc <HAL_RCCEx_PeriphCLKConfig+0x44>
 800a8aa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a8ae:	d81e      	bhi.n	800a8ee <HAL_RCCEx_PeriphCLKConfig+0x76>
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d00a      	beq.n	800a8ca <HAL_RCCEx_PeriphCLKConfig+0x52>
 800a8b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a8b8:	d010      	beq.n	800a8dc <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a8ba:	e018      	b.n	800a8ee <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a8bc:	4b86      	ldr	r3, [pc, #536]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a8be:	68db      	ldr	r3, [r3, #12]
 800a8c0:	4a85      	ldr	r2, [pc, #532]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a8c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a8c6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a8c8:	e015      	b.n	800a8f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	3304      	adds	r3, #4
 800a8ce:	2100      	movs	r1, #0
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	f000 fabb 	bl	800ae4c <RCCEx_PLLSAI1_Config>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a8da:	e00c      	b.n	800a8f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	3320      	adds	r3, #32
 800a8e0:	2100      	movs	r1, #0
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	f000 fba6 	bl	800b034 <RCCEx_PLLSAI2_Config>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a8ec:	e003      	b.n	800a8f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	74fb      	strb	r3, [r7, #19]
      break;
 800a8f2:	e000      	b.n	800a8f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800a8f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a8f6:	7cfb      	ldrb	r3, [r7, #19]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d10b      	bne.n	800a914 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a8fc:	4b76      	ldr	r3, [pc, #472]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a8fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a902:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a90a:	4973      	ldr	r1, [pc, #460]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a90c:	4313      	orrs	r3, r2
 800a90e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800a912:	e001      	b.n	800a918 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a914:	7cfb      	ldrb	r3, [r7, #19]
 800a916:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a920:	2b00      	cmp	r3, #0
 800a922:	d041      	beq.n	800a9a8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a928:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a92c:	d02a      	beq.n	800a984 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800a92e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a932:	d824      	bhi.n	800a97e <HAL_RCCEx_PeriphCLKConfig+0x106>
 800a934:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a938:	d008      	beq.n	800a94c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a93a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a93e:	d81e      	bhi.n	800a97e <HAL_RCCEx_PeriphCLKConfig+0x106>
 800a940:	2b00      	cmp	r3, #0
 800a942:	d00a      	beq.n	800a95a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800a944:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a948:	d010      	beq.n	800a96c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800a94a:	e018      	b.n	800a97e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a94c:	4b62      	ldr	r3, [pc, #392]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a94e:	68db      	ldr	r3, [r3, #12]
 800a950:	4a61      	ldr	r2, [pc, #388]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a952:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a956:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a958:	e015      	b.n	800a986 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	3304      	adds	r3, #4
 800a95e:	2100      	movs	r1, #0
 800a960:	4618      	mov	r0, r3
 800a962:	f000 fa73 	bl	800ae4c <RCCEx_PLLSAI1_Config>
 800a966:	4603      	mov	r3, r0
 800a968:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a96a:	e00c      	b.n	800a986 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	3320      	adds	r3, #32
 800a970:	2100      	movs	r1, #0
 800a972:	4618      	mov	r0, r3
 800a974:	f000 fb5e 	bl	800b034 <RCCEx_PLLSAI2_Config>
 800a978:	4603      	mov	r3, r0
 800a97a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a97c:	e003      	b.n	800a986 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a97e:	2301      	movs	r3, #1
 800a980:	74fb      	strb	r3, [r7, #19]
      break;
 800a982:	e000      	b.n	800a986 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800a984:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a986:	7cfb      	ldrb	r3, [r7, #19]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d10b      	bne.n	800a9a4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a98c:	4b52      	ldr	r3, [pc, #328]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a98e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a992:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a99a:	494f      	ldr	r1, [pc, #316]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a99c:	4313      	orrs	r3, r2
 800a99e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800a9a2:	e001      	b.n	800a9a8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9a4:	7cfb      	ldrb	r3, [r7, #19]
 800a9a6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	f000 80a0 	beq.w	800aaf6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a9ba:	4b47      	ldr	r3, [pc, #284]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a9bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a9be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d101      	bne.n	800a9ca <HAL_RCCEx_PeriphCLKConfig+0x152>
 800a9c6:	2301      	movs	r3, #1
 800a9c8:	e000      	b.n	800a9cc <HAL_RCCEx_PeriphCLKConfig+0x154>
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d00d      	beq.n	800a9ec <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a9d0:	4b41      	ldr	r3, [pc, #260]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a9d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a9d4:	4a40      	ldr	r2, [pc, #256]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a9d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a9da:	6593      	str	r3, [r2, #88]	; 0x58
 800a9dc:	4b3e      	ldr	r3, [pc, #248]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a9de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a9e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a9e4:	60bb      	str	r3, [r7, #8]
 800a9e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a9e8:	2301      	movs	r3, #1
 800a9ea:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a9ec:	4b3b      	ldr	r3, [pc, #236]	; (800aadc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	4a3a      	ldr	r2, [pc, #232]	; (800aadc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800a9f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a9f6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a9f8:	f7fd ff3e 	bl	8008878 <HAL_GetTick>
 800a9fc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a9fe:	e009      	b.n	800aa14 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aa00:	f7fd ff3a 	bl	8008878 <HAL_GetTick>
 800aa04:	4602      	mov	r2, r0
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	1ad3      	subs	r3, r2, r3
 800aa0a:	2b02      	cmp	r3, #2
 800aa0c:	d902      	bls.n	800aa14 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800aa0e:	2303      	movs	r3, #3
 800aa10:	74fb      	strb	r3, [r7, #19]
        break;
 800aa12:	e005      	b.n	800aa20 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800aa14:	4b31      	ldr	r3, [pc, #196]	; (800aadc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d0ef      	beq.n	800aa00 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800aa20:	7cfb      	ldrb	r3, [r7, #19]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d15c      	bne.n	800aae0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800aa26:	4b2c      	ldr	r3, [pc, #176]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800aa28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aa30:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800aa32:	697b      	ldr	r3, [r7, #20]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d01f      	beq.n	800aa78 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800aa3e:	697a      	ldr	r2, [r7, #20]
 800aa40:	429a      	cmp	r2, r3
 800aa42:	d019      	beq.n	800aa78 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800aa44:	4b24      	ldr	r3, [pc, #144]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800aa46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa4e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800aa50:	4b21      	ldr	r3, [pc, #132]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800aa52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa56:	4a20      	ldr	r2, [pc, #128]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800aa58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aa5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800aa60:	4b1d      	ldr	r3, [pc, #116]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800aa62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa66:	4a1c      	ldr	r2, [pc, #112]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800aa68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800aa6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800aa70:	4a19      	ldr	r2, [pc, #100]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800aa72:	697b      	ldr	r3, [r7, #20]
 800aa74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800aa78:	697b      	ldr	r3, [r7, #20]
 800aa7a:	f003 0301 	and.w	r3, r3, #1
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d016      	beq.n	800aab0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa82:	f7fd fef9 	bl	8008878 <HAL_GetTick>
 800aa86:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aa88:	e00b      	b.n	800aaa2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aa8a:	f7fd fef5 	bl	8008878 <HAL_GetTick>
 800aa8e:	4602      	mov	r2, r0
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	1ad3      	subs	r3, r2, r3
 800aa94:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa98:	4293      	cmp	r3, r2
 800aa9a:	d902      	bls.n	800aaa2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800aa9c:	2303      	movs	r3, #3
 800aa9e:	74fb      	strb	r3, [r7, #19]
            break;
 800aaa0:	e006      	b.n	800aab0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aaa2:	4b0d      	ldr	r3, [pc, #52]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800aaa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aaa8:	f003 0302 	and.w	r3, r3, #2
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d0ec      	beq.n	800aa8a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800aab0:	7cfb      	ldrb	r3, [r7, #19]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d10c      	bne.n	800aad0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800aab6:	4b08      	ldr	r3, [pc, #32]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800aab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aabc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800aac6:	4904      	ldr	r1, [pc, #16]	; (800aad8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800aac8:	4313      	orrs	r3, r2
 800aaca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800aace:	e009      	b.n	800aae4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800aad0:	7cfb      	ldrb	r3, [r7, #19]
 800aad2:	74bb      	strb	r3, [r7, #18]
 800aad4:	e006      	b.n	800aae4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800aad6:	bf00      	nop
 800aad8:	40021000 	.word	0x40021000
 800aadc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aae0:	7cfb      	ldrb	r3, [r7, #19]
 800aae2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800aae4:	7c7b      	ldrb	r3, [r7, #17]
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d105      	bne.n	800aaf6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800aaea:	4b9e      	ldr	r3, [pc, #632]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aaec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aaee:	4a9d      	ldr	r2, [pc, #628]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aaf0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800aaf4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	f003 0301 	and.w	r3, r3, #1
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d00a      	beq.n	800ab18 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800ab02:	4b98      	ldr	r3, [pc, #608]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab08:	f023 0203 	bic.w	r2, r3, #3
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab10:	4994      	ldr	r1, [pc, #592]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab12:	4313      	orrs	r3, r2
 800ab14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f003 0302 	and.w	r3, r3, #2
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d00a      	beq.n	800ab3a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800ab24:	4b8f      	ldr	r3, [pc, #572]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab2a:	f023 020c 	bic.w	r2, r3, #12
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab32:	498c      	ldr	r1, [pc, #560]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab34:	4313      	orrs	r3, r2
 800ab36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f003 0304 	and.w	r3, r3, #4
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d00a      	beq.n	800ab5c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800ab46:	4b87      	ldr	r3, [pc, #540]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab4c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab54:	4983      	ldr	r1, [pc, #524]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab56:	4313      	orrs	r3, r2
 800ab58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f003 0308 	and.w	r3, r3, #8
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d00a      	beq.n	800ab7e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800ab68:	4b7e      	ldr	r3, [pc, #504]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab6e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab76:	497b      	ldr	r1, [pc, #492]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab78:	4313      	orrs	r3, r2
 800ab7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	f003 0310 	and.w	r3, r3, #16
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d00a      	beq.n	800aba0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800ab8a:	4b76      	ldr	r3, [pc, #472]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab90:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab98:	4972      	ldr	r1, [pc, #456]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab9a:	4313      	orrs	r3, r2
 800ab9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	f003 0320 	and.w	r3, r3, #32
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d00a      	beq.n	800abc2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800abac:	4b6d      	ldr	r3, [pc, #436]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800abae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abb2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800abba:	496a      	ldr	r1, [pc, #424]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800abbc:	4313      	orrs	r3, r2
 800abbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d00a      	beq.n	800abe4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800abce:	4b65      	ldr	r3, [pc, #404]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800abd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abd4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800abdc:	4961      	ldr	r1, [pc, #388]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800abde:	4313      	orrs	r3, r2
 800abe0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800abec:	2b00      	cmp	r3, #0
 800abee:	d00a      	beq.n	800ac06 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800abf0:	4b5c      	ldr	r3, [pc, #368]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800abf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abf6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800abfe:	4959      	ldr	r1, [pc, #356]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ac00:	4313      	orrs	r3, r2
 800ac02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d00a      	beq.n	800ac28 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ac12:	4b54      	ldr	r3, [pc, #336]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ac14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac18:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac20:	4950      	ldr	r1, [pc, #320]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ac22:	4313      	orrs	r3, r2
 800ac24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d00a      	beq.n	800ac4a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ac34:	4b4b      	ldr	r3, [pc, #300]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ac36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac3a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac42:	4948      	ldr	r1, [pc, #288]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ac44:	4313      	orrs	r3, r2
 800ac46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d00a      	beq.n	800ac6c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800ac56:	4b43      	ldr	r3, [pc, #268]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ac58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac5c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac64:	493f      	ldr	r1, [pc, #252]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ac66:	4313      	orrs	r3, r2
 800ac68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d028      	beq.n	800acca <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ac78:	4b3a      	ldr	r3, [pc, #232]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ac7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac7e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ac86:	4937      	ldr	r1, [pc, #220]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ac88:	4313      	orrs	r3, r2
 800ac8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ac92:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ac96:	d106      	bne.n	800aca6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ac98:	4b32      	ldr	r3, [pc, #200]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ac9a:	68db      	ldr	r3, [r3, #12]
 800ac9c:	4a31      	ldr	r2, [pc, #196]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ac9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aca2:	60d3      	str	r3, [r2, #12]
 800aca4:	e011      	b.n	800acca <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800acaa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800acae:	d10c      	bne.n	800acca <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	3304      	adds	r3, #4
 800acb4:	2101      	movs	r1, #1
 800acb6:	4618      	mov	r0, r3
 800acb8:	f000 f8c8 	bl	800ae4c <RCCEx_PLLSAI1_Config>
 800acbc:	4603      	mov	r3, r0
 800acbe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800acc0:	7cfb      	ldrb	r3, [r7, #19]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d001      	beq.n	800acca <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800acc6:	7cfb      	ldrb	r3, [r7, #19]
 800acc8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d028      	beq.n	800ad28 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800acd6:	4b23      	ldr	r3, [pc, #140]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800acd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800acdc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ace4:	491f      	ldr	r1, [pc, #124]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ace6:	4313      	orrs	r3, r2
 800ace8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800acf0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800acf4:	d106      	bne.n	800ad04 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800acf6:	4b1b      	ldr	r3, [pc, #108]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800acf8:	68db      	ldr	r3, [r3, #12]
 800acfa:	4a1a      	ldr	r2, [pc, #104]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800acfc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ad00:	60d3      	str	r3, [r2, #12]
 800ad02:	e011      	b.n	800ad28 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad08:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ad0c:	d10c      	bne.n	800ad28 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	3304      	adds	r3, #4
 800ad12:	2101      	movs	r1, #1
 800ad14:	4618      	mov	r0, r3
 800ad16:	f000 f899 	bl	800ae4c <RCCEx_PLLSAI1_Config>
 800ad1a:	4603      	mov	r3, r0
 800ad1c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ad1e:	7cfb      	ldrb	r3, [r7, #19]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d001      	beq.n	800ad28 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800ad24:	7cfb      	ldrb	r3, [r7, #19]
 800ad26:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d02b      	beq.n	800ad8c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ad34:	4b0b      	ldr	r3, [pc, #44]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ad36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad3a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ad42:	4908      	ldr	r1, [pc, #32]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ad44:	4313      	orrs	r3, r2
 800ad46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ad4e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ad52:	d109      	bne.n	800ad68 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ad54:	4b03      	ldr	r3, [pc, #12]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ad56:	68db      	ldr	r3, [r3, #12]
 800ad58:	4a02      	ldr	r2, [pc, #8]	; (800ad64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ad5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ad5e:	60d3      	str	r3, [r2, #12]
 800ad60:	e014      	b.n	800ad8c <HAL_RCCEx_PeriphCLKConfig+0x514>
 800ad62:	bf00      	nop
 800ad64:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ad6c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ad70:	d10c      	bne.n	800ad8c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	3304      	adds	r3, #4
 800ad76:	2101      	movs	r1, #1
 800ad78:	4618      	mov	r0, r3
 800ad7a:	f000 f867 	bl	800ae4c <RCCEx_PLLSAI1_Config>
 800ad7e:	4603      	mov	r3, r0
 800ad80:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ad82:	7cfb      	ldrb	r3, [r7, #19]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d001      	beq.n	800ad8c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800ad88:	7cfb      	ldrb	r3, [r7, #19]
 800ad8a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d02f      	beq.n	800adf8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ad98:	4b2b      	ldr	r3, [pc, #172]	; (800ae48 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800ad9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad9e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ada6:	4928      	ldr	r1, [pc, #160]	; (800ae48 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800ada8:	4313      	orrs	r3, r2
 800adaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800adb2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800adb6:	d10d      	bne.n	800add4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	3304      	adds	r3, #4
 800adbc:	2102      	movs	r1, #2
 800adbe:	4618      	mov	r0, r3
 800adc0:	f000 f844 	bl	800ae4c <RCCEx_PLLSAI1_Config>
 800adc4:	4603      	mov	r3, r0
 800adc6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800adc8:	7cfb      	ldrb	r3, [r7, #19]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d014      	beq.n	800adf8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800adce:	7cfb      	ldrb	r3, [r7, #19]
 800add0:	74bb      	strb	r3, [r7, #18]
 800add2:	e011      	b.n	800adf8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800add8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800addc:	d10c      	bne.n	800adf8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	3320      	adds	r3, #32
 800ade2:	2102      	movs	r1, #2
 800ade4:	4618      	mov	r0, r3
 800ade6:	f000 f925 	bl	800b034 <RCCEx_PLLSAI2_Config>
 800adea:	4603      	mov	r3, r0
 800adec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800adee:	7cfb      	ldrb	r3, [r7, #19]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d001      	beq.n	800adf8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800adf4:	7cfb      	ldrb	r3, [r7, #19]
 800adf6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d00a      	beq.n	800ae1a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800ae04:	4b10      	ldr	r3, [pc, #64]	; (800ae48 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800ae06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ae0a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ae12:	490d      	ldr	r1, [pc, #52]	; (800ae48 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800ae14:	4313      	orrs	r3, r2
 800ae16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d00b      	beq.n	800ae3e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800ae26:	4b08      	ldr	r3, [pc, #32]	; (800ae48 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800ae28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ae2c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ae36:	4904      	ldr	r1, [pc, #16]	; (800ae48 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800ae38:	4313      	orrs	r3, r2
 800ae3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800ae3e:	7cbb      	ldrb	r3, [r7, #18]
}
 800ae40:	4618      	mov	r0, r3
 800ae42:	3718      	adds	r7, #24
 800ae44:	46bd      	mov	sp, r7
 800ae46:	bd80      	pop	{r7, pc}
 800ae48:	40021000 	.word	0x40021000

0800ae4c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b084      	sub	sp, #16
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
 800ae54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ae56:	2300      	movs	r3, #0
 800ae58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800ae5a:	4b75      	ldr	r3, [pc, #468]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ae5c:	68db      	ldr	r3, [r3, #12]
 800ae5e:	f003 0303 	and.w	r3, r3, #3
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d018      	beq.n	800ae98 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800ae66:	4b72      	ldr	r3, [pc, #456]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ae68:	68db      	ldr	r3, [r3, #12]
 800ae6a:	f003 0203 	and.w	r2, r3, #3
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	429a      	cmp	r2, r3
 800ae74:	d10d      	bne.n	800ae92 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
       ||
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d009      	beq.n	800ae92 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800ae7e:	4b6c      	ldr	r3, [pc, #432]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ae80:	68db      	ldr	r3, [r3, #12]
 800ae82:	091b      	lsrs	r3, r3, #4
 800ae84:	f003 0307 	and.w	r3, r3, #7
 800ae88:	1c5a      	adds	r2, r3, #1
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	685b      	ldr	r3, [r3, #4]
       ||
 800ae8e:	429a      	cmp	r2, r3
 800ae90:	d047      	beq.n	800af22 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800ae92:	2301      	movs	r3, #1
 800ae94:	73fb      	strb	r3, [r7, #15]
 800ae96:	e044      	b.n	800af22 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	2b03      	cmp	r3, #3
 800ae9e:	d018      	beq.n	800aed2 <RCCEx_PLLSAI1_Config+0x86>
 800aea0:	2b03      	cmp	r3, #3
 800aea2:	d825      	bhi.n	800aef0 <RCCEx_PLLSAI1_Config+0xa4>
 800aea4:	2b01      	cmp	r3, #1
 800aea6:	d002      	beq.n	800aeae <RCCEx_PLLSAI1_Config+0x62>
 800aea8:	2b02      	cmp	r3, #2
 800aeaa:	d009      	beq.n	800aec0 <RCCEx_PLLSAI1_Config+0x74>
 800aeac:	e020      	b.n	800aef0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800aeae:	4b60      	ldr	r3, [pc, #384]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	f003 0302 	and.w	r3, r3, #2
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d11d      	bne.n	800aef6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800aeba:	2301      	movs	r3, #1
 800aebc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800aebe:	e01a      	b.n	800aef6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800aec0:	4b5b      	ldr	r3, [pc, #364]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d116      	bne.n	800aefa <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800aecc:	2301      	movs	r3, #1
 800aece:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800aed0:	e013      	b.n	800aefa <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800aed2:	4b57      	ldr	r3, [pc, #348]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d10f      	bne.n	800aefe <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800aede:	4b54      	ldr	r3, [pc, #336]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d109      	bne.n	800aefe <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800aeea:	2301      	movs	r3, #1
 800aeec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800aeee:	e006      	b.n	800aefe <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800aef0:	2301      	movs	r3, #1
 800aef2:	73fb      	strb	r3, [r7, #15]
      break;
 800aef4:	e004      	b.n	800af00 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800aef6:	bf00      	nop
 800aef8:	e002      	b.n	800af00 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800aefa:	bf00      	nop
 800aefc:	e000      	b.n	800af00 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800aefe:	bf00      	nop
    }

    if(status == HAL_OK)
 800af00:	7bfb      	ldrb	r3, [r7, #15]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d10d      	bne.n	800af22 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800af06:	4b4a      	ldr	r3, [pc, #296]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800af08:	68db      	ldr	r3, [r3, #12]
 800af0a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	6819      	ldr	r1, [r3, #0]
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	685b      	ldr	r3, [r3, #4]
 800af16:	3b01      	subs	r3, #1
 800af18:	011b      	lsls	r3, r3, #4
 800af1a:	430b      	orrs	r3, r1
 800af1c:	4944      	ldr	r1, [pc, #272]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800af1e:	4313      	orrs	r3, r2
 800af20:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800af22:	7bfb      	ldrb	r3, [r7, #15]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d17d      	bne.n	800b024 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800af28:	4b41      	ldr	r3, [pc, #260]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	4a40      	ldr	r2, [pc, #256]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800af2e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800af32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800af34:	f7fd fca0 	bl	8008878 <HAL_GetTick>
 800af38:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800af3a:	e009      	b.n	800af50 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800af3c:	f7fd fc9c 	bl	8008878 <HAL_GetTick>
 800af40:	4602      	mov	r2, r0
 800af42:	68bb      	ldr	r3, [r7, #8]
 800af44:	1ad3      	subs	r3, r2, r3
 800af46:	2b02      	cmp	r3, #2
 800af48:	d902      	bls.n	800af50 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800af4a:	2303      	movs	r3, #3
 800af4c:	73fb      	strb	r3, [r7, #15]
        break;
 800af4e:	e005      	b.n	800af5c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800af50:	4b37      	ldr	r3, [pc, #220]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d1ef      	bne.n	800af3c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800af5c:	7bfb      	ldrb	r3, [r7, #15]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d160      	bne.n	800b024 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d111      	bne.n	800af8c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800af68:	4b31      	ldr	r3, [pc, #196]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800af6a:	691b      	ldr	r3, [r3, #16]
 800af6c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800af70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800af74:	687a      	ldr	r2, [r7, #4]
 800af76:	6892      	ldr	r2, [r2, #8]
 800af78:	0211      	lsls	r1, r2, #8
 800af7a:	687a      	ldr	r2, [r7, #4]
 800af7c:	68d2      	ldr	r2, [r2, #12]
 800af7e:	0912      	lsrs	r2, r2, #4
 800af80:	0452      	lsls	r2, r2, #17
 800af82:	430a      	orrs	r2, r1
 800af84:	492a      	ldr	r1, [pc, #168]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800af86:	4313      	orrs	r3, r2
 800af88:	610b      	str	r3, [r1, #16]
 800af8a:	e027      	b.n	800afdc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	2b01      	cmp	r3, #1
 800af90:	d112      	bne.n	800afb8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800af92:	4b27      	ldr	r3, [pc, #156]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800af94:	691b      	ldr	r3, [r3, #16]
 800af96:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800af9a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800af9e:	687a      	ldr	r2, [r7, #4]
 800afa0:	6892      	ldr	r2, [r2, #8]
 800afa2:	0211      	lsls	r1, r2, #8
 800afa4:	687a      	ldr	r2, [r7, #4]
 800afa6:	6912      	ldr	r2, [r2, #16]
 800afa8:	0852      	lsrs	r2, r2, #1
 800afaa:	3a01      	subs	r2, #1
 800afac:	0552      	lsls	r2, r2, #21
 800afae:	430a      	orrs	r2, r1
 800afb0:	491f      	ldr	r1, [pc, #124]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800afb2:	4313      	orrs	r3, r2
 800afb4:	610b      	str	r3, [r1, #16]
 800afb6:	e011      	b.n	800afdc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800afb8:	4b1d      	ldr	r3, [pc, #116]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800afba:	691b      	ldr	r3, [r3, #16]
 800afbc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800afc0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800afc4:	687a      	ldr	r2, [r7, #4]
 800afc6:	6892      	ldr	r2, [r2, #8]
 800afc8:	0211      	lsls	r1, r2, #8
 800afca:	687a      	ldr	r2, [r7, #4]
 800afcc:	6952      	ldr	r2, [r2, #20]
 800afce:	0852      	lsrs	r2, r2, #1
 800afd0:	3a01      	subs	r2, #1
 800afd2:	0652      	lsls	r2, r2, #25
 800afd4:	430a      	orrs	r2, r1
 800afd6:	4916      	ldr	r1, [pc, #88]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800afd8:	4313      	orrs	r3, r2
 800afda:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800afdc:	4b14      	ldr	r3, [pc, #80]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	4a13      	ldr	r2, [pc, #76]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800afe2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800afe6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800afe8:	f7fd fc46 	bl	8008878 <HAL_GetTick>
 800afec:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800afee:	e009      	b.n	800b004 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800aff0:	f7fd fc42 	bl	8008878 <HAL_GetTick>
 800aff4:	4602      	mov	r2, r0
 800aff6:	68bb      	ldr	r3, [r7, #8]
 800aff8:	1ad3      	subs	r3, r2, r3
 800affa:	2b02      	cmp	r3, #2
 800affc:	d902      	bls.n	800b004 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800affe:	2303      	movs	r3, #3
 800b000:	73fb      	strb	r3, [r7, #15]
          break;
 800b002:	e005      	b.n	800b010 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b004:	4b0a      	ldr	r3, [pc, #40]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d0ef      	beq.n	800aff0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800b010:	7bfb      	ldrb	r3, [r7, #15]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d106      	bne.n	800b024 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800b016:	4b06      	ldr	r3, [pc, #24]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b018:	691a      	ldr	r2, [r3, #16]
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	699b      	ldr	r3, [r3, #24]
 800b01e:	4904      	ldr	r1, [pc, #16]	; (800b030 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b020:	4313      	orrs	r3, r2
 800b022:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800b024:	7bfb      	ldrb	r3, [r7, #15]
}
 800b026:	4618      	mov	r0, r3
 800b028:	3710      	adds	r7, #16
 800b02a:	46bd      	mov	sp, r7
 800b02c:	bd80      	pop	{r7, pc}
 800b02e:	bf00      	nop
 800b030:	40021000 	.word	0x40021000

0800b034 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800b034:	b580      	push	{r7, lr}
 800b036:	b084      	sub	sp, #16
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
 800b03c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b03e:	2300      	movs	r3, #0
 800b040:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b042:	4b6a      	ldr	r3, [pc, #424]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b044:	68db      	ldr	r3, [r3, #12]
 800b046:	f003 0303 	and.w	r3, r3, #3
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d018      	beq.n	800b080 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800b04e:	4b67      	ldr	r3, [pc, #412]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b050:	68db      	ldr	r3, [r3, #12]
 800b052:	f003 0203 	and.w	r2, r3, #3
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	429a      	cmp	r2, r3
 800b05c:	d10d      	bne.n	800b07a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
       ||
 800b062:	2b00      	cmp	r3, #0
 800b064:	d009      	beq.n	800b07a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800b066:	4b61      	ldr	r3, [pc, #388]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b068:	68db      	ldr	r3, [r3, #12]
 800b06a:	091b      	lsrs	r3, r3, #4
 800b06c:	f003 0307 	and.w	r3, r3, #7
 800b070:	1c5a      	adds	r2, r3, #1
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	685b      	ldr	r3, [r3, #4]
       ||
 800b076:	429a      	cmp	r2, r3
 800b078:	d047      	beq.n	800b10a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800b07a:	2301      	movs	r3, #1
 800b07c:	73fb      	strb	r3, [r7, #15]
 800b07e:	e044      	b.n	800b10a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	2b03      	cmp	r3, #3
 800b086:	d018      	beq.n	800b0ba <RCCEx_PLLSAI2_Config+0x86>
 800b088:	2b03      	cmp	r3, #3
 800b08a:	d825      	bhi.n	800b0d8 <RCCEx_PLLSAI2_Config+0xa4>
 800b08c:	2b01      	cmp	r3, #1
 800b08e:	d002      	beq.n	800b096 <RCCEx_PLLSAI2_Config+0x62>
 800b090:	2b02      	cmp	r3, #2
 800b092:	d009      	beq.n	800b0a8 <RCCEx_PLLSAI2_Config+0x74>
 800b094:	e020      	b.n	800b0d8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b096:	4b55      	ldr	r3, [pc, #340]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	f003 0302 	and.w	r3, r3, #2
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d11d      	bne.n	800b0de <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800b0a2:	2301      	movs	r3, #1
 800b0a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b0a6:	e01a      	b.n	800b0de <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b0a8:	4b50      	ldr	r3, [pc, #320]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d116      	bne.n	800b0e2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800b0b4:	2301      	movs	r3, #1
 800b0b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b0b8:	e013      	b.n	800b0e2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b0ba:	4b4c      	ldr	r3, [pc, #304]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d10f      	bne.n	800b0e6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b0c6:	4b49      	ldr	r3, [pc, #292]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d109      	bne.n	800b0e6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b0d6:	e006      	b.n	800b0e6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800b0d8:	2301      	movs	r3, #1
 800b0da:	73fb      	strb	r3, [r7, #15]
      break;
 800b0dc:	e004      	b.n	800b0e8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800b0de:	bf00      	nop
 800b0e0:	e002      	b.n	800b0e8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800b0e2:	bf00      	nop
 800b0e4:	e000      	b.n	800b0e8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800b0e6:	bf00      	nop
    }

    if(status == HAL_OK)
 800b0e8:	7bfb      	ldrb	r3, [r7, #15]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d10d      	bne.n	800b10a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b0ee:	4b3f      	ldr	r3, [pc, #252]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b0f0:	68db      	ldr	r3, [r3, #12]
 800b0f2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6819      	ldr	r1, [r3, #0]
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	685b      	ldr	r3, [r3, #4]
 800b0fe:	3b01      	subs	r3, #1
 800b100:	011b      	lsls	r3, r3, #4
 800b102:	430b      	orrs	r3, r1
 800b104:	4939      	ldr	r1, [pc, #228]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b106:	4313      	orrs	r3, r2
 800b108:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b10a:	7bfb      	ldrb	r3, [r7, #15]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d167      	bne.n	800b1e0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800b110:	4b36      	ldr	r3, [pc, #216]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	4a35      	ldr	r2, [pc, #212]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b116:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b11a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b11c:	f7fd fbac 	bl	8008878 <HAL_GetTick>
 800b120:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b122:	e009      	b.n	800b138 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b124:	f7fd fba8 	bl	8008878 <HAL_GetTick>
 800b128:	4602      	mov	r2, r0
 800b12a:	68bb      	ldr	r3, [r7, #8]
 800b12c:	1ad3      	subs	r3, r2, r3
 800b12e:	2b02      	cmp	r3, #2
 800b130:	d902      	bls.n	800b138 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800b132:	2303      	movs	r3, #3
 800b134:	73fb      	strb	r3, [r7, #15]
        break;
 800b136:	e005      	b.n	800b144 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b138:	4b2c      	ldr	r3, [pc, #176]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b140:	2b00      	cmp	r3, #0
 800b142:	d1ef      	bne.n	800b124 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800b144:	7bfb      	ldrb	r3, [r7, #15]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d14a      	bne.n	800b1e0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b14a:	683b      	ldr	r3, [r7, #0]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d111      	bne.n	800b174 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b150:	4b26      	ldr	r3, [pc, #152]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b152:	695b      	ldr	r3, [r3, #20]
 800b154:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800b158:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b15c:	687a      	ldr	r2, [r7, #4]
 800b15e:	6892      	ldr	r2, [r2, #8]
 800b160:	0211      	lsls	r1, r2, #8
 800b162:	687a      	ldr	r2, [r7, #4]
 800b164:	68d2      	ldr	r2, [r2, #12]
 800b166:	0912      	lsrs	r2, r2, #4
 800b168:	0452      	lsls	r2, r2, #17
 800b16a:	430a      	orrs	r2, r1
 800b16c:	491f      	ldr	r1, [pc, #124]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b16e:	4313      	orrs	r3, r2
 800b170:	614b      	str	r3, [r1, #20]
 800b172:	e011      	b.n	800b198 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b174:	4b1d      	ldr	r3, [pc, #116]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b176:	695b      	ldr	r3, [r3, #20]
 800b178:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800b17c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800b180:	687a      	ldr	r2, [r7, #4]
 800b182:	6892      	ldr	r2, [r2, #8]
 800b184:	0211      	lsls	r1, r2, #8
 800b186:	687a      	ldr	r2, [r7, #4]
 800b188:	6912      	ldr	r2, [r2, #16]
 800b18a:	0852      	lsrs	r2, r2, #1
 800b18c:	3a01      	subs	r2, #1
 800b18e:	0652      	lsls	r2, r2, #25
 800b190:	430a      	orrs	r2, r1
 800b192:	4916      	ldr	r1, [pc, #88]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b194:	4313      	orrs	r3, r2
 800b196:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800b198:	4b14      	ldr	r3, [pc, #80]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	4a13      	ldr	r2, [pc, #76]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b19e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b1a2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b1a4:	f7fd fb68 	bl	8008878 <HAL_GetTick>
 800b1a8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b1aa:	e009      	b.n	800b1c0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b1ac:	f7fd fb64 	bl	8008878 <HAL_GetTick>
 800b1b0:	4602      	mov	r2, r0
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	1ad3      	subs	r3, r2, r3
 800b1b6:	2b02      	cmp	r3, #2
 800b1b8:	d902      	bls.n	800b1c0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800b1ba:	2303      	movs	r3, #3
 800b1bc:	73fb      	strb	r3, [r7, #15]
          break;
 800b1be:	e005      	b.n	800b1cc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b1c0:	4b0a      	ldr	r3, [pc, #40]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d0ef      	beq.n	800b1ac <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800b1cc:	7bfb      	ldrb	r3, [r7, #15]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d106      	bne.n	800b1e0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800b1d2:	4b06      	ldr	r3, [pc, #24]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b1d4:	695a      	ldr	r2, [r3, #20]
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	695b      	ldr	r3, [r3, #20]
 800b1da:	4904      	ldr	r1, [pc, #16]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800b1dc:	4313      	orrs	r3, r2
 800b1de:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800b1e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	3710      	adds	r7, #16
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	bd80      	pop	{r7, pc}
 800b1ea:	bf00      	nop
 800b1ec:	40021000 	.word	0x40021000

0800b1f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b084      	sub	sp, #16
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d101      	bne.n	800b202 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b1fe:	2301      	movs	r3, #1
 800b200:	e095      	b.n	800b32e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b206:	2b00      	cmp	r3, #0
 800b208:	d108      	bne.n	800b21c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	685b      	ldr	r3, [r3, #4]
 800b20e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b212:	d009      	beq.n	800b228 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	2200      	movs	r2, #0
 800b218:	61da      	str	r2, [r3, #28]
 800b21a:	e005      	b.n	800b228 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2200      	movs	r2, #0
 800b220:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	2200      	movs	r2, #0
 800b226:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2200      	movs	r2, #0
 800b22c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b234:	b2db      	uxtb	r3, r3
 800b236:	2b00      	cmp	r3, #0
 800b238:	d106      	bne.n	800b248 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	2200      	movs	r2, #0
 800b23e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b242:	6878      	ldr	r0, [r7, #4]
 800b244:	f000 f877 	bl	800b336 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	2202      	movs	r2, #2
 800b24c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	681a      	ldr	r2, [r3, #0]
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b25e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	68db      	ldr	r3, [r3, #12]
 800b264:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b268:	d902      	bls.n	800b270 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b26a:	2300      	movs	r3, #0
 800b26c:	60fb      	str	r3, [r7, #12]
 800b26e:	e002      	b.n	800b276 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b270:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b274:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	68db      	ldr	r3, [r3, #12]
 800b27a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800b27e:	d007      	beq.n	800b290 <HAL_SPI_Init+0xa0>
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	68db      	ldr	r3, [r3, #12]
 800b284:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b288:	d002      	beq.n	800b290 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	2200      	movs	r2, #0
 800b28e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	685b      	ldr	r3, [r3, #4]
 800b294:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	689b      	ldr	r3, [r3, #8]
 800b29c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800b2a0:	431a      	orrs	r2, r3
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	691b      	ldr	r3, [r3, #16]
 800b2a6:	f003 0302 	and.w	r3, r3, #2
 800b2aa:	431a      	orrs	r2, r3
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	695b      	ldr	r3, [r3, #20]
 800b2b0:	f003 0301 	and.w	r3, r3, #1
 800b2b4:	431a      	orrs	r2, r3
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	699b      	ldr	r3, [r3, #24]
 800b2ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b2be:	431a      	orrs	r2, r3
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	69db      	ldr	r3, [r3, #28]
 800b2c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b2c8:	431a      	orrs	r2, r3
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	6a1b      	ldr	r3, [r3, #32]
 800b2ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b2d2:	ea42 0103 	orr.w	r1, r2, r3
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2da:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	430a      	orrs	r2, r1
 800b2e4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	699b      	ldr	r3, [r3, #24]
 800b2ea:	0c1b      	lsrs	r3, r3, #16
 800b2ec:	f003 0204 	and.w	r2, r3, #4
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2f4:	f003 0310 	and.w	r3, r3, #16
 800b2f8:	431a      	orrs	r2, r3
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2fe:	f003 0308 	and.w	r3, r3, #8
 800b302:	431a      	orrs	r2, r3
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	68db      	ldr	r3, [r3, #12]
 800b308:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800b30c:	ea42 0103 	orr.w	r1, r2, r3
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	430a      	orrs	r2, r1
 800b31c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	2200      	movs	r2, #0
 800b322:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2201      	movs	r2, #1
 800b328:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800b32c:	2300      	movs	r3, #0
}
 800b32e:	4618      	mov	r0, r3
 800b330:	3710      	adds	r7, #16
 800b332:	46bd      	mov	sp, r7
 800b334:	bd80      	pop	{r7, pc}

0800b336 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800b336:	b480      	push	{r7}
 800b338:	b083      	sub	sp, #12
 800b33a:	af00      	add	r7, sp, #0
 800b33c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 800b33e:	bf00      	nop
 800b340:	370c      	adds	r7, #12
 800b342:	46bd      	mov	sp, r7
 800b344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b348:	4770      	bx	lr

0800b34a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b34a:	b580      	push	{r7, lr}
 800b34c:	b08a      	sub	sp, #40	; 0x28
 800b34e:	af00      	add	r7, sp, #0
 800b350:	60f8      	str	r0, [r7, #12]
 800b352:	60b9      	str	r1, [r7, #8]
 800b354:	607a      	str	r2, [r7, #4]
 800b356:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b358:	2301      	movs	r3, #1
 800b35a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b35c:	2300      	movs	r3, #0
 800b35e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b368:	2b01      	cmp	r3, #1
 800b36a:	d101      	bne.n	800b370 <HAL_SPI_TransmitReceive+0x26>
 800b36c:	2302      	movs	r3, #2
 800b36e:	e1fb      	b.n	800b768 <HAL_SPI_TransmitReceive+0x41e>
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	2201      	movs	r2, #1
 800b374:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b378:	f7fd fa7e 	bl	8008878 <HAL_GetTick>
 800b37c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b384:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	685b      	ldr	r3, [r3, #4]
 800b38a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800b38c:	887b      	ldrh	r3, [r7, #2]
 800b38e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800b390:	887b      	ldrh	r3, [r7, #2]
 800b392:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b394:	7efb      	ldrb	r3, [r7, #27]
 800b396:	2b01      	cmp	r3, #1
 800b398:	d00e      	beq.n	800b3b8 <HAL_SPI_TransmitReceive+0x6e>
 800b39a:	697b      	ldr	r3, [r7, #20]
 800b39c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b3a0:	d106      	bne.n	800b3b0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	689b      	ldr	r3, [r3, #8]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d102      	bne.n	800b3b0 <HAL_SPI_TransmitReceive+0x66>
 800b3aa:	7efb      	ldrb	r3, [r7, #27]
 800b3ac:	2b04      	cmp	r3, #4
 800b3ae:	d003      	beq.n	800b3b8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800b3b0:	2302      	movs	r3, #2
 800b3b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800b3b6:	e1cd      	b.n	800b754 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d005      	beq.n	800b3ca <HAL_SPI_TransmitReceive+0x80>
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d002      	beq.n	800b3ca <HAL_SPI_TransmitReceive+0x80>
 800b3c4:	887b      	ldrh	r3, [r7, #2]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d103      	bne.n	800b3d2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800b3ca:	2301      	movs	r3, #1
 800b3cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800b3d0:	e1c0      	b.n	800b754 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b3d8:	b2db      	uxtb	r3, r3
 800b3da:	2b04      	cmp	r3, #4
 800b3dc:	d003      	beq.n	800b3e6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	2205      	movs	r2, #5
 800b3e2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	687a      	ldr	r2, [r7, #4]
 800b3f0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	887a      	ldrh	r2, [r7, #2]
 800b3f6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	887a      	ldrh	r2, [r7, #2]
 800b3fe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	68ba      	ldr	r2, [r7, #8]
 800b406:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	887a      	ldrh	r2, [r7, #2]
 800b40c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	887a      	ldrh	r2, [r7, #2]
 800b412:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	2200      	movs	r2, #0
 800b418:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	2200      	movs	r2, #0
 800b41e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	68db      	ldr	r3, [r3, #12]
 800b424:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b428:	d802      	bhi.n	800b430 <HAL_SPI_TransmitReceive+0xe6>
 800b42a:	8a3b      	ldrh	r3, [r7, #16]
 800b42c:	2b01      	cmp	r3, #1
 800b42e:	d908      	bls.n	800b442 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	685a      	ldr	r2, [r3, #4]
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b43e:	605a      	str	r2, [r3, #4]
 800b440:	e007      	b.n	800b452 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	685a      	ldr	r2, [r3, #4]
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b450:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b45c:	2b40      	cmp	r3, #64	; 0x40
 800b45e:	d007      	beq.n	800b470 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	681a      	ldr	r2, [r3, #0]
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b46e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	68db      	ldr	r3, [r3, #12]
 800b474:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b478:	d97c      	bls.n	800b574 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	685b      	ldr	r3, [r3, #4]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d002      	beq.n	800b488 <HAL_SPI_TransmitReceive+0x13e>
 800b482:	8a7b      	ldrh	r3, [r7, #18]
 800b484:	2b01      	cmp	r3, #1
 800b486:	d169      	bne.n	800b55c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b48c:	881a      	ldrh	r2, [r3, #0]
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b498:	1c9a      	adds	r2, r3, #2
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b4a2:	b29b      	uxth	r3, r3
 800b4a4:	3b01      	subs	r3, #1
 800b4a6:	b29a      	uxth	r2, r3
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b4ac:	e056      	b.n	800b55c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	689b      	ldr	r3, [r3, #8]
 800b4b4:	f003 0302 	and.w	r3, r3, #2
 800b4b8:	2b02      	cmp	r3, #2
 800b4ba:	d11b      	bne.n	800b4f4 <HAL_SPI_TransmitReceive+0x1aa>
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b4c0:	b29b      	uxth	r3, r3
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d016      	beq.n	800b4f4 <HAL_SPI_TransmitReceive+0x1aa>
 800b4c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4c8:	2b01      	cmp	r3, #1
 800b4ca:	d113      	bne.n	800b4f4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4d0:	881a      	ldrh	r2, [r3, #0]
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4dc:	1c9a      	adds	r2, r3, #2
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b4e6:	b29b      	uxth	r3, r3
 800b4e8:	3b01      	subs	r3, #1
 800b4ea:	b29a      	uxth	r2, r3
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	689b      	ldr	r3, [r3, #8]
 800b4fa:	f003 0301 	and.w	r3, r3, #1
 800b4fe:	2b01      	cmp	r3, #1
 800b500:	d11c      	bne.n	800b53c <HAL_SPI_TransmitReceive+0x1f2>
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b508:	b29b      	uxth	r3, r3
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d016      	beq.n	800b53c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	68da      	ldr	r2, [r3, #12]
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b518:	b292      	uxth	r2, r2
 800b51a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b520:	1c9a      	adds	r2, r3, #2
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b52c:	b29b      	uxth	r3, r3
 800b52e:	3b01      	subs	r3, #1
 800b530:	b29a      	uxth	r2, r3
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b538:	2301      	movs	r3, #1
 800b53a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b53c:	f7fd f99c 	bl	8008878 <HAL_GetTick>
 800b540:	4602      	mov	r2, r0
 800b542:	69fb      	ldr	r3, [r7, #28]
 800b544:	1ad3      	subs	r3, r2, r3
 800b546:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b548:	429a      	cmp	r2, r3
 800b54a:	d807      	bhi.n	800b55c <HAL_SPI_TransmitReceive+0x212>
 800b54c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b54e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b552:	d003      	beq.n	800b55c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800b554:	2303      	movs	r3, #3
 800b556:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800b55a:	e0fb      	b.n	800b754 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b560:	b29b      	uxth	r3, r3
 800b562:	2b00      	cmp	r3, #0
 800b564:	d1a3      	bne.n	800b4ae <HAL_SPI_TransmitReceive+0x164>
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b56c:	b29b      	uxth	r3, r3
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d19d      	bne.n	800b4ae <HAL_SPI_TransmitReceive+0x164>
 800b572:	e0df      	b.n	800b734 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	685b      	ldr	r3, [r3, #4]
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d003      	beq.n	800b584 <HAL_SPI_TransmitReceive+0x23a>
 800b57c:	8a7b      	ldrh	r3, [r7, #18]
 800b57e:	2b01      	cmp	r3, #1
 800b580:	f040 80cb 	bne.w	800b71a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b588:	b29b      	uxth	r3, r3
 800b58a:	2b01      	cmp	r3, #1
 800b58c:	d912      	bls.n	800b5b4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b592:	881a      	ldrh	r2, [r3, #0]
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b59e:	1c9a      	adds	r2, r3, #2
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b5a8:	b29b      	uxth	r3, r3
 800b5aa:	3b02      	subs	r3, #2
 800b5ac:	b29a      	uxth	r2, r3
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b5b2:	e0b2      	b.n	800b71a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	330c      	adds	r3, #12
 800b5be:	7812      	ldrb	r2, [r2, #0]
 800b5c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5c6:	1c5a      	adds	r2, r3, #1
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b5d0:	b29b      	uxth	r3, r3
 800b5d2:	3b01      	subs	r3, #1
 800b5d4:	b29a      	uxth	r2, r3
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b5da:	e09e      	b.n	800b71a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	689b      	ldr	r3, [r3, #8]
 800b5e2:	f003 0302 	and.w	r3, r3, #2
 800b5e6:	2b02      	cmp	r3, #2
 800b5e8:	d134      	bne.n	800b654 <HAL_SPI_TransmitReceive+0x30a>
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b5ee:	b29b      	uxth	r3, r3
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d02f      	beq.n	800b654 <HAL_SPI_TransmitReceive+0x30a>
 800b5f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5f6:	2b01      	cmp	r3, #1
 800b5f8:	d12c      	bne.n	800b654 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b5fe:	b29b      	uxth	r3, r3
 800b600:	2b01      	cmp	r3, #1
 800b602:	d912      	bls.n	800b62a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b608:	881a      	ldrh	r2, [r3, #0]
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b614:	1c9a      	adds	r2, r3, #2
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b61e:	b29b      	uxth	r3, r3
 800b620:	3b02      	subs	r3, #2
 800b622:	b29a      	uxth	r2, r3
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b628:	e012      	b.n	800b650 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	330c      	adds	r3, #12
 800b634:	7812      	ldrb	r2, [r2, #0]
 800b636:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b63c:	1c5a      	adds	r2, r3, #1
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b646:	b29b      	uxth	r3, r3
 800b648:	3b01      	subs	r3, #1
 800b64a:	b29a      	uxth	r2, r3
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b650:	2300      	movs	r3, #0
 800b652:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	689b      	ldr	r3, [r3, #8]
 800b65a:	f003 0301 	and.w	r3, r3, #1
 800b65e:	2b01      	cmp	r3, #1
 800b660:	d148      	bne.n	800b6f4 <HAL_SPI_TransmitReceive+0x3aa>
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b668:	b29b      	uxth	r3, r3
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d042      	beq.n	800b6f4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b674:	b29b      	uxth	r3, r3
 800b676:	2b01      	cmp	r3, #1
 800b678:	d923      	bls.n	800b6c2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	68da      	ldr	r2, [r3, #12]
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b684:	b292      	uxth	r2, r2
 800b686:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b68c:	1c9a      	adds	r2, r3, #2
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b698:	b29b      	uxth	r3, r3
 800b69a:	3b02      	subs	r3, #2
 800b69c:	b29a      	uxth	r2, r3
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b6aa:	b29b      	uxth	r3, r3
 800b6ac:	2b01      	cmp	r3, #1
 800b6ae:	d81f      	bhi.n	800b6f0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	685a      	ldr	r2, [r3, #4]
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b6be:	605a      	str	r2, [r3, #4]
 800b6c0:	e016      	b.n	800b6f0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	f103 020c 	add.w	r2, r3, #12
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6ce:	7812      	ldrb	r2, [r2, #0]
 800b6d0:	b2d2      	uxtb	r2, r2
 800b6d2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6d8:	1c5a      	adds	r2, r3, #1
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b6e4:	b29b      	uxth	r3, r3
 800b6e6:	3b01      	subs	r3, #1
 800b6e8:	b29a      	uxth	r2, r3
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b6f4:	f7fd f8c0 	bl	8008878 <HAL_GetTick>
 800b6f8:	4602      	mov	r2, r0
 800b6fa:	69fb      	ldr	r3, [r7, #28]
 800b6fc:	1ad3      	subs	r3, r2, r3
 800b6fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b700:	429a      	cmp	r2, r3
 800b702:	d803      	bhi.n	800b70c <HAL_SPI_TransmitReceive+0x3c2>
 800b704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b70a:	d102      	bne.n	800b712 <HAL_SPI_TransmitReceive+0x3c8>
 800b70c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d103      	bne.n	800b71a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800b712:	2303      	movs	r3, #3
 800b714:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800b718:	e01c      	b.n	800b754 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b71e:	b29b      	uxth	r3, r3
 800b720:	2b00      	cmp	r3, #0
 800b722:	f47f af5b 	bne.w	800b5dc <HAL_SPI_TransmitReceive+0x292>
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b72c:	b29b      	uxth	r3, r3
 800b72e:	2b00      	cmp	r3, #0
 800b730:	f47f af54 	bne.w	800b5dc <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b734:	69fa      	ldr	r2, [r7, #28]
 800b736:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b738:	68f8      	ldr	r0, [r7, #12]
 800b73a:	f000 f945 	bl	800b9c8 <SPI_EndRxTxTransaction>
 800b73e:	4603      	mov	r3, r0
 800b740:	2b00      	cmp	r3, #0
 800b742:	d006      	beq.n	800b752 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800b744:	2301      	movs	r3, #1
 800b746:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	2220      	movs	r2, #32
 800b74e:	661a      	str	r2, [r3, #96]	; 0x60
 800b750:	e000      	b.n	800b754 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800b752:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	2201      	movs	r2, #1
 800b758:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	2200      	movs	r2, #0
 800b760:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800b764:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800b768:	4618      	mov	r0, r3
 800b76a:	3728      	adds	r7, #40	; 0x28
 800b76c:	46bd      	mov	sp, r7
 800b76e:	bd80      	pop	{r7, pc}

0800b770 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800b770:	b480      	push	{r7}
 800b772:	b083      	sub	sp, #12
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b77e:	b2db      	uxtb	r3, r3
}
 800b780:	4618      	mov	r0, r3
 800b782:	370c      	adds	r7, #12
 800b784:	46bd      	mov	sp, r7
 800b786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78a:	4770      	bx	lr

0800b78c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b088      	sub	sp, #32
 800b790:	af00      	add	r7, sp, #0
 800b792:	60f8      	str	r0, [r7, #12]
 800b794:	60b9      	str	r1, [r7, #8]
 800b796:	603b      	str	r3, [r7, #0]
 800b798:	4613      	mov	r3, r2
 800b79a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b79c:	f7fd f86c 	bl	8008878 <HAL_GetTick>
 800b7a0:	4602      	mov	r2, r0
 800b7a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7a4:	1a9b      	subs	r3, r3, r2
 800b7a6:	683a      	ldr	r2, [r7, #0]
 800b7a8:	4413      	add	r3, r2
 800b7aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b7ac:	f7fd f864 	bl	8008878 <HAL_GetTick>
 800b7b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b7b2:	4b39      	ldr	r3, [pc, #228]	; (800b898 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	015b      	lsls	r3, r3, #5
 800b7b8:	0d1b      	lsrs	r3, r3, #20
 800b7ba:	69fa      	ldr	r2, [r7, #28]
 800b7bc:	fb02 f303 	mul.w	r3, r2, r3
 800b7c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b7c2:	e054      	b.n	800b86e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b7c4:	683b      	ldr	r3, [r7, #0]
 800b7c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7ca:	d050      	beq.n	800b86e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b7cc:	f7fd f854 	bl	8008878 <HAL_GetTick>
 800b7d0:	4602      	mov	r2, r0
 800b7d2:	69bb      	ldr	r3, [r7, #24]
 800b7d4:	1ad3      	subs	r3, r2, r3
 800b7d6:	69fa      	ldr	r2, [r7, #28]
 800b7d8:	429a      	cmp	r2, r3
 800b7da:	d902      	bls.n	800b7e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800b7dc:	69fb      	ldr	r3, [r7, #28]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d13d      	bne.n	800b85e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	685a      	ldr	r2, [r3, #4]
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b7f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	685b      	ldr	r3, [r3, #4]
 800b7f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b7fa:	d111      	bne.n	800b820 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	689b      	ldr	r3, [r3, #8]
 800b800:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b804:	d004      	beq.n	800b810 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	689b      	ldr	r3, [r3, #8]
 800b80a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b80e:	d107      	bne.n	800b820 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	681a      	ldr	r2, [r3, #0]
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b81e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b824:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b828:	d10f      	bne.n	800b84a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	681a      	ldr	r2, [r3, #0]
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b838:	601a      	str	r2, [r3, #0]
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	681a      	ldr	r2, [r3, #0]
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b848:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	2201      	movs	r2, #1
 800b84e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	2200      	movs	r2, #0
 800b856:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800b85a:	2303      	movs	r3, #3
 800b85c:	e017      	b.n	800b88e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b85e:	697b      	ldr	r3, [r7, #20]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d101      	bne.n	800b868 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b864:	2300      	movs	r3, #0
 800b866:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b868:	697b      	ldr	r3, [r7, #20]
 800b86a:	3b01      	subs	r3, #1
 800b86c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	689a      	ldr	r2, [r3, #8]
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	4013      	ands	r3, r2
 800b878:	68ba      	ldr	r2, [r7, #8]
 800b87a:	429a      	cmp	r2, r3
 800b87c:	bf0c      	ite	eq
 800b87e:	2301      	moveq	r3, #1
 800b880:	2300      	movne	r3, #0
 800b882:	b2db      	uxtb	r3, r3
 800b884:	461a      	mov	r2, r3
 800b886:	79fb      	ldrb	r3, [r7, #7]
 800b888:	429a      	cmp	r2, r3
 800b88a:	d19b      	bne.n	800b7c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b88c:	2300      	movs	r3, #0
}
 800b88e:	4618      	mov	r0, r3
 800b890:	3720      	adds	r7, #32
 800b892:	46bd      	mov	sp, r7
 800b894:	bd80      	pop	{r7, pc}
 800b896:	bf00      	nop
 800b898:	20000020 	.word	0x20000020

0800b89c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b08a      	sub	sp, #40	; 0x28
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	60f8      	str	r0, [r7, #12]
 800b8a4:	60b9      	str	r1, [r7, #8]
 800b8a6:	607a      	str	r2, [r7, #4]
 800b8a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b8ae:	f7fc ffe3 	bl	8008878 <HAL_GetTick>
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8b6:	1a9b      	subs	r3, r3, r2
 800b8b8:	683a      	ldr	r2, [r7, #0]
 800b8ba:	4413      	add	r3, r2
 800b8bc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800b8be:	f7fc ffdb 	bl	8008878 <HAL_GetTick>
 800b8c2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	330c      	adds	r3, #12
 800b8ca:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b8cc:	4b3d      	ldr	r3, [pc, #244]	; (800b9c4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800b8ce:	681a      	ldr	r2, [r3, #0]
 800b8d0:	4613      	mov	r3, r2
 800b8d2:	009b      	lsls	r3, r3, #2
 800b8d4:	4413      	add	r3, r2
 800b8d6:	00da      	lsls	r2, r3, #3
 800b8d8:	1ad3      	subs	r3, r2, r3
 800b8da:	0d1b      	lsrs	r3, r3, #20
 800b8dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b8de:	fb02 f303 	mul.w	r3, r2, r3
 800b8e2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b8e4:	e060      	b.n	800b9a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b8e6:	68bb      	ldr	r3, [r7, #8]
 800b8e8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800b8ec:	d107      	bne.n	800b8fe <SPI_WaitFifoStateUntilTimeout+0x62>
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d104      	bne.n	800b8fe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b8f4:	69fb      	ldr	r3, [r7, #28]
 800b8f6:	781b      	ldrb	r3, [r3, #0]
 800b8f8:	b2db      	uxtb	r3, r3
 800b8fa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b8fc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b8fe:	683b      	ldr	r3, [r7, #0]
 800b900:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b904:	d050      	beq.n	800b9a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b906:	f7fc ffb7 	bl	8008878 <HAL_GetTick>
 800b90a:	4602      	mov	r2, r0
 800b90c:	6a3b      	ldr	r3, [r7, #32]
 800b90e:	1ad3      	subs	r3, r2, r3
 800b910:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b912:	429a      	cmp	r2, r3
 800b914:	d902      	bls.n	800b91c <SPI_WaitFifoStateUntilTimeout+0x80>
 800b916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d13d      	bne.n	800b998 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	685a      	ldr	r2, [r3, #4]
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b92a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	685b      	ldr	r3, [r3, #4]
 800b930:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b934:	d111      	bne.n	800b95a <SPI_WaitFifoStateUntilTimeout+0xbe>
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	689b      	ldr	r3, [r3, #8]
 800b93a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b93e:	d004      	beq.n	800b94a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	689b      	ldr	r3, [r3, #8]
 800b944:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b948:	d107      	bne.n	800b95a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	681a      	ldr	r2, [r3, #0]
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b958:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b95e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b962:	d10f      	bne.n	800b984 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	681a      	ldr	r2, [r3, #0]
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b972:	601a      	str	r2, [r3, #0]
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	681a      	ldr	r2, [r3, #0]
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b982:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	2201      	movs	r2, #1
 800b988:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	2200      	movs	r2, #0
 800b990:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800b994:	2303      	movs	r3, #3
 800b996:	e010      	b.n	800b9ba <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b998:	69bb      	ldr	r3, [r7, #24]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d101      	bne.n	800b9a2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800b99e:	2300      	movs	r3, #0
 800b9a0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800b9a2:	69bb      	ldr	r3, [r7, #24]
 800b9a4:	3b01      	subs	r3, #1
 800b9a6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	689a      	ldr	r2, [r3, #8]
 800b9ae:	68bb      	ldr	r3, [r7, #8]
 800b9b0:	4013      	ands	r3, r2
 800b9b2:	687a      	ldr	r2, [r7, #4]
 800b9b4:	429a      	cmp	r2, r3
 800b9b6:	d196      	bne.n	800b8e6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800b9b8:	2300      	movs	r3, #0
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	3728      	adds	r7, #40	; 0x28
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	bd80      	pop	{r7, pc}
 800b9c2:	bf00      	nop
 800b9c4:	20000020 	.word	0x20000020

0800b9c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	b086      	sub	sp, #24
 800b9cc:	af02      	add	r7, sp, #8
 800b9ce:	60f8      	str	r0, [r7, #12]
 800b9d0:	60b9      	str	r1, [r7, #8]
 800b9d2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	9300      	str	r3, [sp, #0]
 800b9d8:	68bb      	ldr	r3, [r7, #8]
 800b9da:	2200      	movs	r2, #0
 800b9dc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800b9e0:	68f8      	ldr	r0, [r7, #12]
 800b9e2:	f7ff ff5b 	bl	800b89c <SPI_WaitFifoStateUntilTimeout>
 800b9e6:	4603      	mov	r3, r0
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d007      	beq.n	800b9fc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b9f0:	f043 0220 	orr.w	r2, r3, #32
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b9f8:	2303      	movs	r3, #3
 800b9fa:	e027      	b.n	800ba4c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	9300      	str	r3, [sp, #0]
 800ba00:	68bb      	ldr	r3, [r7, #8]
 800ba02:	2200      	movs	r2, #0
 800ba04:	2180      	movs	r1, #128	; 0x80
 800ba06:	68f8      	ldr	r0, [r7, #12]
 800ba08:	f7ff fec0 	bl	800b78c <SPI_WaitFlagStateUntilTimeout>
 800ba0c:	4603      	mov	r3, r0
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d007      	beq.n	800ba22 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ba16:	f043 0220 	orr.w	r2, r3, #32
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800ba1e:	2303      	movs	r3, #3
 800ba20:	e014      	b.n	800ba4c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	9300      	str	r3, [sp, #0]
 800ba26:	68bb      	ldr	r3, [r7, #8]
 800ba28:	2200      	movs	r2, #0
 800ba2a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800ba2e:	68f8      	ldr	r0, [r7, #12]
 800ba30:	f7ff ff34 	bl	800b89c <SPI_WaitFifoStateUntilTimeout>
 800ba34:	4603      	mov	r3, r0
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d007      	beq.n	800ba4a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ba3e:	f043 0220 	orr.w	r2, r3, #32
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800ba46:	2303      	movs	r3, #3
 800ba48:	e000      	b.n	800ba4c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800ba4a:	2300      	movs	r3, #0
}
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	3710      	adds	r7, #16
 800ba50:	46bd      	mov	sp, r7
 800ba52:	bd80      	pop	{r7, pc}

0800ba54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b082      	sub	sp, #8
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d101      	bne.n	800ba66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ba62:	2301      	movs	r3, #1
 800ba64:	e040      	b.n	800bae8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d106      	bne.n	800ba7c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	2200      	movs	r2, #0
 800ba72:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ba76:	6878      	ldr	r0, [r7, #4]
 800ba78:	f000 f83a 	bl	800baf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	2224      	movs	r2, #36	; 0x24
 800ba80:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	681a      	ldr	r2, [r3, #0]
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	f022 0201 	bic.w	r2, r2, #1
 800ba90:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ba92:	6878      	ldr	r0, [r7, #4]
 800ba94:	f000 f8ca 	bl	800bc2c <UART_SetConfig>
 800ba98:	4603      	mov	r3, r0
 800ba9a:	2b01      	cmp	r3, #1
 800ba9c:	d101      	bne.n	800baa2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800ba9e:	2301      	movs	r3, #1
 800baa0:	e022      	b.n	800bae8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d002      	beq.n	800bab0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	f000 fb76 	bl	800c19c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	685a      	ldr	r2, [r3, #4]
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800babe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	689a      	ldr	r2, [r3, #8]
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bace:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	681a      	ldr	r2, [r3, #0]
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	f042 0201 	orr.w	r2, r2, #1
 800bade:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bae0:	6878      	ldr	r0, [r7, #4]
 800bae2:	f000 fbfd 	bl	800c2e0 <UART_CheckIdleState>
 800bae6:	4603      	mov	r3, r0
}
 800bae8:	4618      	mov	r0, r3
 800baea:	3708      	adds	r7, #8
 800baec:	46bd      	mov	sp, r7
 800baee:	bd80      	pop	{r7, pc}

0800baf0 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800baf0:	b480      	push	{r7}
 800baf2:	b083      	sub	sp, #12
 800baf4:	af00      	add	r7, sp, #0
 800baf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800baf8:	bf00      	nop
 800bafa:	370c      	adds	r7, #12
 800bafc:	46bd      	mov	sp, r7
 800bafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb02:	4770      	bx	lr

0800bb04 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b08a      	sub	sp, #40	; 0x28
 800bb08:	af02      	add	r7, sp, #8
 800bb0a:	60f8      	str	r0, [r7, #12]
 800bb0c:	60b9      	str	r1, [r7, #8]
 800bb0e:	603b      	str	r3, [r7, #0]
 800bb10:	4613      	mov	r3, r2
 800bb12:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bb18:	2b20      	cmp	r3, #32
 800bb1a:	f040 8082 	bne.w	800bc22 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800bb1e:	68bb      	ldr	r3, [r7, #8]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d002      	beq.n	800bb2a <HAL_UART_Transmit+0x26>
 800bb24:	88fb      	ldrh	r3, [r7, #6]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d101      	bne.n	800bb2e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800bb2a:	2301      	movs	r3, #1
 800bb2c:	e07a      	b.n	800bc24 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800bb34:	2b01      	cmp	r3, #1
 800bb36:	d101      	bne.n	800bb3c <HAL_UART_Transmit+0x38>
 800bb38:	2302      	movs	r3, #2
 800bb3a:	e073      	b.n	800bc24 <HAL_UART_Transmit+0x120>
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	2201      	movs	r2, #1
 800bb40:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	2200      	movs	r2, #0
 800bb48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	2221      	movs	r2, #33	; 0x21
 800bb50:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bb52:	f7fc fe91 	bl	8008878 <HAL_GetTick>
 800bb56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	88fa      	ldrh	r2, [r7, #6]
 800bb5c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	88fa      	ldrh	r2, [r7, #6]
 800bb64:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	689b      	ldr	r3, [r3, #8]
 800bb6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb70:	d108      	bne.n	800bb84 <HAL_UART_Transmit+0x80>
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	691b      	ldr	r3, [r3, #16]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d104      	bne.n	800bb84 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800bb7e:	68bb      	ldr	r3, [r7, #8]
 800bb80:	61bb      	str	r3, [r7, #24]
 800bb82:	e003      	b.n	800bb8c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800bb84:	68bb      	ldr	r3, [r7, #8]
 800bb86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bb88:	2300      	movs	r3, #0
 800bb8a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	2200      	movs	r2, #0
 800bb90:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800bb94:	e02d      	b.n	800bbf2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bb96:	683b      	ldr	r3, [r7, #0]
 800bb98:	9300      	str	r3, [sp, #0]
 800bb9a:	697b      	ldr	r3, [r7, #20]
 800bb9c:	2200      	movs	r2, #0
 800bb9e:	2180      	movs	r1, #128	; 0x80
 800bba0:	68f8      	ldr	r0, [r7, #12]
 800bba2:	f000 fbe6 	bl	800c372 <UART_WaitOnFlagUntilTimeout>
 800bba6:	4603      	mov	r3, r0
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d001      	beq.n	800bbb0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800bbac:	2303      	movs	r3, #3
 800bbae:	e039      	b.n	800bc24 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800bbb0:	69fb      	ldr	r3, [r7, #28]
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d10b      	bne.n	800bbce <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800bbb6:	69bb      	ldr	r3, [r7, #24]
 800bbb8:	881a      	ldrh	r2, [r3, #0]
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bbc2:	b292      	uxth	r2, r2
 800bbc4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800bbc6:	69bb      	ldr	r3, [r7, #24]
 800bbc8:	3302      	adds	r3, #2
 800bbca:	61bb      	str	r3, [r7, #24]
 800bbcc:	e008      	b.n	800bbe0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800bbce:	69fb      	ldr	r3, [r7, #28]
 800bbd0:	781a      	ldrb	r2, [r3, #0]
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	b292      	uxth	r2, r2
 800bbd8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800bbda:	69fb      	ldr	r3, [r7, #28]
 800bbdc:	3301      	adds	r3, #1
 800bbde:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800bbe6:	b29b      	uxth	r3, r3
 800bbe8:	3b01      	subs	r3, #1
 800bbea:	b29a      	uxth	r2, r3
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800bbf8:	b29b      	uxth	r3, r3
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d1cb      	bne.n	800bb96 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bbfe:	683b      	ldr	r3, [r7, #0]
 800bc00:	9300      	str	r3, [sp, #0]
 800bc02:	697b      	ldr	r3, [r7, #20]
 800bc04:	2200      	movs	r2, #0
 800bc06:	2140      	movs	r1, #64	; 0x40
 800bc08:	68f8      	ldr	r0, [r7, #12]
 800bc0a:	f000 fbb2 	bl	800c372 <UART_WaitOnFlagUntilTimeout>
 800bc0e:	4603      	mov	r3, r0
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d001      	beq.n	800bc18 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800bc14:	2303      	movs	r3, #3
 800bc16:	e005      	b.n	800bc24 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	2220      	movs	r2, #32
 800bc1c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800bc1e:	2300      	movs	r3, #0
 800bc20:	e000      	b.n	800bc24 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800bc22:	2302      	movs	r3, #2
  }
}
 800bc24:	4618      	mov	r0, r3
 800bc26:	3720      	adds	r7, #32
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	bd80      	pop	{r7, pc}

0800bc2c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bc2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bc30:	b08a      	sub	sp, #40	; 0x28
 800bc32:	af00      	add	r7, sp, #0
 800bc34:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bc36:	2300      	movs	r3, #0
 800bc38:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	689a      	ldr	r2, [r3, #8]
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	691b      	ldr	r3, [r3, #16]
 800bc44:	431a      	orrs	r2, r3
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	695b      	ldr	r3, [r3, #20]
 800bc4a:	431a      	orrs	r2, r3
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	69db      	ldr	r3, [r3, #28]
 800bc50:	4313      	orrs	r3, r2
 800bc52:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	681a      	ldr	r2, [r3, #0]
 800bc5a:	4ba4      	ldr	r3, [pc, #656]	; (800beec <UART_SetConfig+0x2c0>)
 800bc5c:	4013      	ands	r3, r2
 800bc5e:	68fa      	ldr	r2, [r7, #12]
 800bc60:	6812      	ldr	r2, [r2, #0]
 800bc62:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bc64:	430b      	orrs	r3, r1
 800bc66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	685b      	ldr	r3, [r3, #4]
 800bc6e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	68da      	ldr	r2, [r3, #12]
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	430a      	orrs	r2, r1
 800bc7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	699b      	ldr	r3, [r3, #24]
 800bc82:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	4a99      	ldr	r2, [pc, #612]	; (800bef0 <UART_SetConfig+0x2c4>)
 800bc8a:	4293      	cmp	r3, r2
 800bc8c:	d004      	beq.n	800bc98 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	6a1b      	ldr	r3, [r3, #32]
 800bc92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bc94:	4313      	orrs	r3, r2
 800bc96:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	689b      	ldr	r3, [r3, #8]
 800bc9e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bca8:	430a      	orrs	r2, r1
 800bcaa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	4a90      	ldr	r2, [pc, #576]	; (800bef4 <UART_SetConfig+0x2c8>)
 800bcb2:	4293      	cmp	r3, r2
 800bcb4:	d126      	bne.n	800bd04 <UART_SetConfig+0xd8>
 800bcb6:	4b90      	ldr	r3, [pc, #576]	; (800bef8 <UART_SetConfig+0x2cc>)
 800bcb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bcbc:	f003 0303 	and.w	r3, r3, #3
 800bcc0:	2b03      	cmp	r3, #3
 800bcc2:	d81b      	bhi.n	800bcfc <UART_SetConfig+0xd0>
 800bcc4:	a201      	add	r2, pc, #4	; (adr r2, 800bccc <UART_SetConfig+0xa0>)
 800bcc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcca:	bf00      	nop
 800bccc:	0800bcdd 	.word	0x0800bcdd
 800bcd0:	0800bced 	.word	0x0800bced
 800bcd4:	0800bce5 	.word	0x0800bce5
 800bcd8:	0800bcf5 	.word	0x0800bcf5
 800bcdc:	2301      	movs	r3, #1
 800bcde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bce2:	e116      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bce4:	2302      	movs	r3, #2
 800bce6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bcea:	e112      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bcec:	2304      	movs	r3, #4
 800bcee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bcf2:	e10e      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bcf4:	2308      	movs	r3, #8
 800bcf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bcfa:	e10a      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bcfc:	2310      	movs	r3, #16
 800bcfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd02:	e106      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	4a7c      	ldr	r2, [pc, #496]	; (800befc <UART_SetConfig+0x2d0>)
 800bd0a:	4293      	cmp	r3, r2
 800bd0c:	d138      	bne.n	800bd80 <UART_SetConfig+0x154>
 800bd0e:	4b7a      	ldr	r3, [pc, #488]	; (800bef8 <UART_SetConfig+0x2cc>)
 800bd10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd14:	f003 030c 	and.w	r3, r3, #12
 800bd18:	2b0c      	cmp	r3, #12
 800bd1a:	d82d      	bhi.n	800bd78 <UART_SetConfig+0x14c>
 800bd1c:	a201      	add	r2, pc, #4	; (adr r2, 800bd24 <UART_SetConfig+0xf8>)
 800bd1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd22:	bf00      	nop
 800bd24:	0800bd59 	.word	0x0800bd59
 800bd28:	0800bd79 	.word	0x0800bd79
 800bd2c:	0800bd79 	.word	0x0800bd79
 800bd30:	0800bd79 	.word	0x0800bd79
 800bd34:	0800bd69 	.word	0x0800bd69
 800bd38:	0800bd79 	.word	0x0800bd79
 800bd3c:	0800bd79 	.word	0x0800bd79
 800bd40:	0800bd79 	.word	0x0800bd79
 800bd44:	0800bd61 	.word	0x0800bd61
 800bd48:	0800bd79 	.word	0x0800bd79
 800bd4c:	0800bd79 	.word	0x0800bd79
 800bd50:	0800bd79 	.word	0x0800bd79
 800bd54:	0800bd71 	.word	0x0800bd71
 800bd58:	2300      	movs	r3, #0
 800bd5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd5e:	e0d8      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bd60:	2302      	movs	r3, #2
 800bd62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd66:	e0d4      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bd68:	2304      	movs	r3, #4
 800bd6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd6e:	e0d0      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bd70:	2308      	movs	r3, #8
 800bd72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd76:	e0cc      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bd78:	2310      	movs	r3, #16
 800bd7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd7e:	e0c8      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	4a5e      	ldr	r2, [pc, #376]	; (800bf00 <UART_SetConfig+0x2d4>)
 800bd86:	4293      	cmp	r3, r2
 800bd88:	d125      	bne.n	800bdd6 <UART_SetConfig+0x1aa>
 800bd8a:	4b5b      	ldr	r3, [pc, #364]	; (800bef8 <UART_SetConfig+0x2cc>)
 800bd8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd90:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800bd94:	2b30      	cmp	r3, #48	; 0x30
 800bd96:	d016      	beq.n	800bdc6 <UART_SetConfig+0x19a>
 800bd98:	2b30      	cmp	r3, #48	; 0x30
 800bd9a:	d818      	bhi.n	800bdce <UART_SetConfig+0x1a2>
 800bd9c:	2b20      	cmp	r3, #32
 800bd9e:	d00a      	beq.n	800bdb6 <UART_SetConfig+0x18a>
 800bda0:	2b20      	cmp	r3, #32
 800bda2:	d814      	bhi.n	800bdce <UART_SetConfig+0x1a2>
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d002      	beq.n	800bdae <UART_SetConfig+0x182>
 800bda8:	2b10      	cmp	r3, #16
 800bdaa:	d008      	beq.n	800bdbe <UART_SetConfig+0x192>
 800bdac:	e00f      	b.n	800bdce <UART_SetConfig+0x1a2>
 800bdae:	2300      	movs	r3, #0
 800bdb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bdb4:	e0ad      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bdb6:	2302      	movs	r3, #2
 800bdb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bdbc:	e0a9      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bdbe:	2304      	movs	r3, #4
 800bdc0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bdc4:	e0a5      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bdc6:	2308      	movs	r3, #8
 800bdc8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bdcc:	e0a1      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bdce:	2310      	movs	r3, #16
 800bdd0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bdd4:	e09d      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	4a4a      	ldr	r2, [pc, #296]	; (800bf04 <UART_SetConfig+0x2d8>)
 800bddc:	4293      	cmp	r3, r2
 800bdde:	d125      	bne.n	800be2c <UART_SetConfig+0x200>
 800bde0:	4b45      	ldr	r3, [pc, #276]	; (800bef8 <UART_SetConfig+0x2cc>)
 800bde2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bde6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800bdea:	2bc0      	cmp	r3, #192	; 0xc0
 800bdec:	d016      	beq.n	800be1c <UART_SetConfig+0x1f0>
 800bdee:	2bc0      	cmp	r3, #192	; 0xc0
 800bdf0:	d818      	bhi.n	800be24 <UART_SetConfig+0x1f8>
 800bdf2:	2b80      	cmp	r3, #128	; 0x80
 800bdf4:	d00a      	beq.n	800be0c <UART_SetConfig+0x1e0>
 800bdf6:	2b80      	cmp	r3, #128	; 0x80
 800bdf8:	d814      	bhi.n	800be24 <UART_SetConfig+0x1f8>
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d002      	beq.n	800be04 <UART_SetConfig+0x1d8>
 800bdfe:	2b40      	cmp	r3, #64	; 0x40
 800be00:	d008      	beq.n	800be14 <UART_SetConfig+0x1e8>
 800be02:	e00f      	b.n	800be24 <UART_SetConfig+0x1f8>
 800be04:	2300      	movs	r3, #0
 800be06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be0a:	e082      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800be0c:	2302      	movs	r3, #2
 800be0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be12:	e07e      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800be14:	2304      	movs	r3, #4
 800be16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be1a:	e07a      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800be1c:	2308      	movs	r3, #8
 800be1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be22:	e076      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800be24:	2310      	movs	r3, #16
 800be26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be2a:	e072      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	4a35      	ldr	r2, [pc, #212]	; (800bf08 <UART_SetConfig+0x2dc>)
 800be32:	4293      	cmp	r3, r2
 800be34:	d12a      	bne.n	800be8c <UART_SetConfig+0x260>
 800be36:	4b30      	ldr	r3, [pc, #192]	; (800bef8 <UART_SetConfig+0x2cc>)
 800be38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be3c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800be40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800be44:	d01a      	beq.n	800be7c <UART_SetConfig+0x250>
 800be46:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800be4a:	d81b      	bhi.n	800be84 <UART_SetConfig+0x258>
 800be4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be50:	d00c      	beq.n	800be6c <UART_SetConfig+0x240>
 800be52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be56:	d815      	bhi.n	800be84 <UART_SetConfig+0x258>
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d003      	beq.n	800be64 <UART_SetConfig+0x238>
 800be5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800be60:	d008      	beq.n	800be74 <UART_SetConfig+0x248>
 800be62:	e00f      	b.n	800be84 <UART_SetConfig+0x258>
 800be64:	2300      	movs	r3, #0
 800be66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be6a:	e052      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800be6c:	2302      	movs	r3, #2
 800be6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be72:	e04e      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800be74:	2304      	movs	r3, #4
 800be76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be7a:	e04a      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800be7c:	2308      	movs	r3, #8
 800be7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be82:	e046      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800be84:	2310      	movs	r3, #16
 800be86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800be8a:	e042      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	4a17      	ldr	r2, [pc, #92]	; (800bef0 <UART_SetConfig+0x2c4>)
 800be92:	4293      	cmp	r3, r2
 800be94:	d13a      	bne.n	800bf0c <UART_SetConfig+0x2e0>
 800be96:	4b18      	ldr	r3, [pc, #96]	; (800bef8 <UART_SetConfig+0x2cc>)
 800be98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be9c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800bea0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bea4:	d01a      	beq.n	800bedc <UART_SetConfig+0x2b0>
 800bea6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800beaa:	d81b      	bhi.n	800bee4 <UART_SetConfig+0x2b8>
 800beac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800beb0:	d00c      	beq.n	800becc <UART_SetConfig+0x2a0>
 800beb2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800beb6:	d815      	bhi.n	800bee4 <UART_SetConfig+0x2b8>
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d003      	beq.n	800bec4 <UART_SetConfig+0x298>
 800bebc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bec0:	d008      	beq.n	800bed4 <UART_SetConfig+0x2a8>
 800bec2:	e00f      	b.n	800bee4 <UART_SetConfig+0x2b8>
 800bec4:	2300      	movs	r3, #0
 800bec6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800beca:	e022      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800becc:	2302      	movs	r3, #2
 800bece:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bed2:	e01e      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bed4:	2304      	movs	r3, #4
 800bed6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800beda:	e01a      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bedc:	2308      	movs	r3, #8
 800bede:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bee2:	e016      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800bee4:	2310      	movs	r3, #16
 800bee6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800beea:	e012      	b.n	800bf12 <UART_SetConfig+0x2e6>
 800beec:	efff69f3 	.word	0xefff69f3
 800bef0:	40008000 	.word	0x40008000
 800bef4:	40013800 	.word	0x40013800
 800bef8:	40021000 	.word	0x40021000
 800befc:	40004400 	.word	0x40004400
 800bf00:	40004800 	.word	0x40004800
 800bf04:	40004c00 	.word	0x40004c00
 800bf08:	40005000 	.word	0x40005000
 800bf0c:	2310      	movs	r3, #16
 800bf0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	4a9f      	ldr	r2, [pc, #636]	; (800c194 <UART_SetConfig+0x568>)
 800bf18:	4293      	cmp	r3, r2
 800bf1a:	d17a      	bne.n	800c012 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bf1c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bf20:	2b08      	cmp	r3, #8
 800bf22:	d824      	bhi.n	800bf6e <UART_SetConfig+0x342>
 800bf24:	a201      	add	r2, pc, #4	; (adr r2, 800bf2c <UART_SetConfig+0x300>)
 800bf26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf2a:	bf00      	nop
 800bf2c:	0800bf51 	.word	0x0800bf51
 800bf30:	0800bf6f 	.word	0x0800bf6f
 800bf34:	0800bf59 	.word	0x0800bf59
 800bf38:	0800bf6f 	.word	0x0800bf6f
 800bf3c:	0800bf5f 	.word	0x0800bf5f
 800bf40:	0800bf6f 	.word	0x0800bf6f
 800bf44:	0800bf6f 	.word	0x0800bf6f
 800bf48:	0800bf6f 	.word	0x0800bf6f
 800bf4c:	0800bf67 	.word	0x0800bf67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bf50:	f7fe fc06 	bl	800a760 <HAL_RCC_GetPCLK1Freq>
 800bf54:	61f8      	str	r0, [r7, #28]
        break;
 800bf56:	e010      	b.n	800bf7a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bf58:	4b8f      	ldr	r3, [pc, #572]	; (800c198 <UART_SetConfig+0x56c>)
 800bf5a:	61fb      	str	r3, [r7, #28]
        break;
 800bf5c:	e00d      	b.n	800bf7a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bf5e:	f7fe fb67 	bl	800a630 <HAL_RCC_GetSysClockFreq>
 800bf62:	61f8      	str	r0, [r7, #28]
        break;
 800bf64:	e009      	b.n	800bf7a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bf66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bf6a:	61fb      	str	r3, [r7, #28]
        break;
 800bf6c:	e005      	b.n	800bf7a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800bf6e:	2300      	movs	r3, #0
 800bf70:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800bf72:	2301      	movs	r3, #1
 800bf74:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800bf78:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bf7a:	69fb      	ldr	r3, [r7, #28]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	f000 80fb 	beq.w	800c178 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	685a      	ldr	r2, [r3, #4]
 800bf86:	4613      	mov	r3, r2
 800bf88:	005b      	lsls	r3, r3, #1
 800bf8a:	4413      	add	r3, r2
 800bf8c:	69fa      	ldr	r2, [r7, #28]
 800bf8e:	429a      	cmp	r2, r3
 800bf90:	d305      	bcc.n	800bf9e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	685b      	ldr	r3, [r3, #4]
 800bf96:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800bf98:	69fa      	ldr	r2, [r7, #28]
 800bf9a:	429a      	cmp	r2, r3
 800bf9c:	d903      	bls.n	800bfa6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800bf9e:	2301      	movs	r3, #1
 800bfa0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800bfa4:	e0e8      	b.n	800c178 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800bfa6:	69fb      	ldr	r3, [r7, #28]
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	461c      	mov	r4, r3
 800bfac:	4615      	mov	r5, r2
 800bfae:	f04f 0200 	mov.w	r2, #0
 800bfb2:	f04f 0300 	mov.w	r3, #0
 800bfb6:	022b      	lsls	r3, r5, #8
 800bfb8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800bfbc:	0222      	lsls	r2, r4, #8
 800bfbe:	68f9      	ldr	r1, [r7, #12]
 800bfc0:	6849      	ldr	r1, [r1, #4]
 800bfc2:	0849      	lsrs	r1, r1, #1
 800bfc4:	2000      	movs	r0, #0
 800bfc6:	4688      	mov	r8, r1
 800bfc8:	4681      	mov	r9, r0
 800bfca:	eb12 0a08 	adds.w	sl, r2, r8
 800bfce:	eb43 0b09 	adc.w	fp, r3, r9
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	685b      	ldr	r3, [r3, #4]
 800bfd6:	2200      	movs	r2, #0
 800bfd8:	603b      	str	r3, [r7, #0]
 800bfda:	607a      	str	r2, [r7, #4]
 800bfdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bfe0:	4650      	mov	r0, sl
 800bfe2:	4659      	mov	r1, fp
 800bfe4:	f7f8 fb50 	bl	8004688 <__aeabi_uldivmod>
 800bfe8:	4602      	mov	r2, r0
 800bfea:	460b      	mov	r3, r1
 800bfec:	4613      	mov	r3, r2
 800bfee:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bff0:	69bb      	ldr	r3, [r7, #24]
 800bff2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bff6:	d308      	bcc.n	800c00a <UART_SetConfig+0x3de>
 800bff8:	69bb      	ldr	r3, [r7, #24]
 800bffa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bffe:	d204      	bcs.n	800c00a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	69ba      	ldr	r2, [r7, #24]
 800c006:	60da      	str	r2, [r3, #12]
 800c008:	e0b6      	b.n	800c178 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800c00a:	2301      	movs	r3, #1
 800c00c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800c010:	e0b2      	b.n	800c178 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	69db      	ldr	r3, [r3, #28]
 800c016:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c01a:	d15e      	bne.n	800c0da <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800c01c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c020:	2b08      	cmp	r3, #8
 800c022:	d828      	bhi.n	800c076 <UART_SetConfig+0x44a>
 800c024:	a201      	add	r2, pc, #4	; (adr r2, 800c02c <UART_SetConfig+0x400>)
 800c026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c02a:	bf00      	nop
 800c02c:	0800c051 	.word	0x0800c051
 800c030:	0800c059 	.word	0x0800c059
 800c034:	0800c061 	.word	0x0800c061
 800c038:	0800c077 	.word	0x0800c077
 800c03c:	0800c067 	.word	0x0800c067
 800c040:	0800c077 	.word	0x0800c077
 800c044:	0800c077 	.word	0x0800c077
 800c048:	0800c077 	.word	0x0800c077
 800c04c:	0800c06f 	.word	0x0800c06f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c050:	f7fe fb86 	bl	800a760 <HAL_RCC_GetPCLK1Freq>
 800c054:	61f8      	str	r0, [r7, #28]
        break;
 800c056:	e014      	b.n	800c082 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c058:	f7fe fb98 	bl	800a78c <HAL_RCC_GetPCLK2Freq>
 800c05c:	61f8      	str	r0, [r7, #28]
        break;
 800c05e:	e010      	b.n	800c082 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c060:	4b4d      	ldr	r3, [pc, #308]	; (800c198 <UART_SetConfig+0x56c>)
 800c062:	61fb      	str	r3, [r7, #28]
        break;
 800c064:	e00d      	b.n	800c082 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c066:	f7fe fae3 	bl	800a630 <HAL_RCC_GetSysClockFreq>
 800c06a:	61f8      	str	r0, [r7, #28]
        break;
 800c06c:	e009      	b.n	800c082 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c06e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c072:	61fb      	str	r3, [r7, #28]
        break;
 800c074:	e005      	b.n	800c082 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800c076:	2300      	movs	r3, #0
 800c078:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800c07a:	2301      	movs	r3, #1
 800c07c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800c080:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c082:	69fb      	ldr	r3, [r7, #28]
 800c084:	2b00      	cmp	r3, #0
 800c086:	d077      	beq.n	800c178 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c088:	69fb      	ldr	r3, [r7, #28]
 800c08a:	005a      	lsls	r2, r3, #1
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	685b      	ldr	r3, [r3, #4]
 800c090:	085b      	lsrs	r3, r3, #1
 800c092:	441a      	add	r2, r3
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	685b      	ldr	r3, [r3, #4]
 800c098:	fbb2 f3f3 	udiv	r3, r2, r3
 800c09c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c09e:	69bb      	ldr	r3, [r7, #24]
 800c0a0:	2b0f      	cmp	r3, #15
 800c0a2:	d916      	bls.n	800c0d2 <UART_SetConfig+0x4a6>
 800c0a4:	69bb      	ldr	r3, [r7, #24]
 800c0a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c0aa:	d212      	bcs.n	800c0d2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c0ac:	69bb      	ldr	r3, [r7, #24]
 800c0ae:	b29b      	uxth	r3, r3
 800c0b0:	f023 030f 	bic.w	r3, r3, #15
 800c0b4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c0b6:	69bb      	ldr	r3, [r7, #24]
 800c0b8:	085b      	lsrs	r3, r3, #1
 800c0ba:	b29b      	uxth	r3, r3
 800c0bc:	f003 0307 	and.w	r3, r3, #7
 800c0c0:	b29a      	uxth	r2, r3
 800c0c2:	8afb      	ldrh	r3, [r7, #22]
 800c0c4:	4313      	orrs	r3, r2
 800c0c6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	8afa      	ldrh	r2, [r7, #22]
 800c0ce:	60da      	str	r2, [r3, #12]
 800c0d0:	e052      	b.n	800c178 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800c0d2:	2301      	movs	r3, #1
 800c0d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800c0d8:	e04e      	b.n	800c178 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c0da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c0de:	2b08      	cmp	r3, #8
 800c0e0:	d827      	bhi.n	800c132 <UART_SetConfig+0x506>
 800c0e2:	a201      	add	r2, pc, #4	; (adr r2, 800c0e8 <UART_SetConfig+0x4bc>)
 800c0e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0e8:	0800c10d 	.word	0x0800c10d
 800c0ec:	0800c115 	.word	0x0800c115
 800c0f0:	0800c11d 	.word	0x0800c11d
 800c0f4:	0800c133 	.word	0x0800c133
 800c0f8:	0800c123 	.word	0x0800c123
 800c0fc:	0800c133 	.word	0x0800c133
 800c100:	0800c133 	.word	0x0800c133
 800c104:	0800c133 	.word	0x0800c133
 800c108:	0800c12b 	.word	0x0800c12b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c10c:	f7fe fb28 	bl	800a760 <HAL_RCC_GetPCLK1Freq>
 800c110:	61f8      	str	r0, [r7, #28]
        break;
 800c112:	e014      	b.n	800c13e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c114:	f7fe fb3a 	bl	800a78c <HAL_RCC_GetPCLK2Freq>
 800c118:	61f8      	str	r0, [r7, #28]
        break;
 800c11a:	e010      	b.n	800c13e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c11c:	4b1e      	ldr	r3, [pc, #120]	; (800c198 <UART_SetConfig+0x56c>)
 800c11e:	61fb      	str	r3, [r7, #28]
        break;
 800c120:	e00d      	b.n	800c13e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c122:	f7fe fa85 	bl	800a630 <HAL_RCC_GetSysClockFreq>
 800c126:	61f8      	str	r0, [r7, #28]
        break;
 800c128:	e009      	b.n	800c13e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c12a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c12e:	61fb      	str	r3, [r7, #28]
        break;
 800c130:	e005      	b.n	800c13e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800c132:	2300      	movs	r3, #0
 800c134:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800c136:	2301      	movs	r3, #1
 800c138:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800c13c:	bf00      	nop
    }

    if (pclk != 0U)
 800c13e:	69fb      	ldr	r3, [r7, #28]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d019      	beq.n	800c178 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	685b      	ldr	r3, [r3, #4]
 800c148:	085a      	lsrs	r2, r3, #1
 800c14a:	69fb      	ldr	r3, [r7, #28]
 800c14c:	441a      	add	r2, r3
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	685b      	ldr	r3, [r3, #4]
 800c152:	fbb2 f3f3 	udiv	r3, r2, r3
 800c156:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c158:	69bb      	ldr	r3, [r7, #24]
 800c15a:	2b0f      	cmp	r3, #15
 800c15c:	d909      	bls.n	800c172 <UART_SetConfig+0x546>
 800c15e:	69bb      	ldr	r3, [r7, #24]
 800c160:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c164:	d205      	bcs.n	800c172 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c166:	69bb      	ldr	r3, [r7, #24]
 800c168:	b29a      	uxth	r2, r3
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	60da      	str	r2, [r3, #12]
 800c170:	e002      	b.n	800c178 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800c172:	2301      	movs	r3, #1
 800c174:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	2200      	movs	r2, #0
 800c17c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	2200      	movs	r2, #0
 800c182:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800c184:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800c188:	4618      	mov	r0, r3
 800c18a:	3728      	adds	r7, #40	; 0x28
 800c18c:	46bd      	mov	sp, r7
 800c18e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c192:	bf00      	nop
 800c194:	40008000 	.word	0x40008000
 800c198:	00f42400 	.word	0x00f42400

0800c19c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c19c:	b480      	push	{r7}
 800c19e:	b083      	sub	sp, #12
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1a8:	f003 0301 	and.w	r3, r3, #1
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d00a      	beq.n	800c1c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	685b      	ldr	r3, [r3, #4]
 800c1b6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	430a      	orrs	r2, r1
 800c1c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1ca:	f003 0302 	and.w	r3, r3, #2
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d00a      	beq.n	800c1e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	685b      	ldr	r3, [r3, #4]
 800c1d8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	430a      	orrs	r2, r1
 800c1e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1ec:	f003 0304 	and.w	r3, r3, #4
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d00a      	beq.n	800c20a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	685b      	ldr	r3, [r3, #4]
 800c1fa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	430a      	orrs	r2, r1
 800c208:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c20e:	f003 0308 	and.w	r3, r3, #8
 800c212:	2b00      	cmp	r3, #0
 800c214:	d00a      	beq.n	800c22c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	685b      	ldr	r3, [r3, #4]
 800c21c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	430a      	orrs	r2, r1
 800c22a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c230:	f003 0310 	and.w	r3, r3, #16
 800c234:	2b00      	cmp	r3, #0
 800c236:	d00a      	beq.n	800c24e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	689b      	ldr	r3, [r3, #8]
 800c23e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	430a      	orrs	r2, r1
 800c24c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c252:	f003 0320 	and.w	r3, r3, #32
 800c256:	2b00      	cmp	r3, #0
 800c258:	d00a      	beq.n	800c270 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	689b      	ldr	r3, [r3, #8]
 800c260:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	430a      	orrs	r2, r1
 800c26e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c274:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d01a      	beq.n	800c2b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	685b      	ldr	r3, [r3, #4]
 800c282:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	430a      	orrs	r2, r1
 800c290:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c296:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c29a:	d10a      	bne.n	800c2b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	685b      	ldr	r3, [r3, #4]
 800c2a2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	430a      	orrs	r2, r1
 800c2b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d00a      	beq.n	800c2d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	685b      	ldr	r3, [r3, #4]
 800c2c4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	430a      	orrs	r2, r1
 800c2d2:	605a      	str	r2, [r3, #4]
  }
}
 800c2d4:	bf00      	nop
 800c2d6:	370c      	adds	r7, #12
 800c2d8:	46bd      	mov	sp, r7
 800c2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2de:	4770      	bx	lr

0800c2e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c2e0:	b580      	push	{r7, lr}
 800c2e2:	b086      	sub	sp, #24
 800c2e4:	af02      	add	r7, sp, #8
 800c2e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	2200      	movs	r2, #0
 800c2ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c2f0:	f7fc fac2 	bl	8008878 <HAL_GetTick>
 800c2f4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	f003 0308 	and.w	r3, r3, #8
 800c300:	2b08      	cmp	r3, #8
 800c302:	d10e      	bne.n	800c322 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c304:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c308:	9300      	str	r3, [sp, #0]
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	2200      	movs	r2, #0
 800c30e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c312:	6878      	ldr	r0, [r7, #4]
 800c314:	f000 f82d 	bl	800c372 <UART_WaitOnFlagUntilTimeout>
 800c318:	4603      	mov	r3, r0
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d001      	beq.n	800c322 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c31e:	2303      	movs	r3, #3
 800c320:	e023      	b.n	800c36a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	f003 0304 	and.w	r3, r3, #4
 800c32c:	2b04      	cmp	r3, #4
 800c32e:	d10e      	bne.n	800c34e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c330:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c334:	9300      	str	r3, [sp, #0]
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	2200      	movs	r2, #0
 800c33a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c33e:	6878      	ldr	r0, [r7, #4]
 800c340:	f000 f817 	bl	800c372 <UART_WaitOnFlagUntilTimeout>
 800c344:	4603      	mov	r3, r0
 800c346:	2b00      	cmp	r3, #0
 800c348:	d001      	beq.n	800c34e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c34a:	2303      	movs	r3, #3
 800c34c:	e00d      	b.n	800c36a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	2220      	movs	r2, #32
 800c352:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2220      	movs	r2, #32
 800c358:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	2200      	movs	r2, #0
 800c35e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	2200      	movs	r2, #0
 800c364:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800c368:	2300      	movs	r3, #0
}
 800c36a:	4618      	mov	r0, r3
 800c36c:	3710      	adds	r7, #16
 800c36e:	46bd      	mov	sp, r7
 800c370:	bd80      	pop	{r7, pc}

0800c372 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c372:	b580      	push	{r7, lr}
 800c374:	b09c      	sub	sp, #112	; 0x70
 800c376:	af00      	add	r7, sp, #0
 800c378:	60f8      	str	r0, [r7, #12]
 800c37a:	60b9      	str	r1, [r7, #8]
 800c37c:	603b      	str	r3, [r7, #0]
 800c37e:	4613      	mov	r3, r2
 800c380:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c382:	e0a5      	b.n	800c4d0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c384:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c38a:	f000 80a1 	beq.w	800c4d0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c38e:	f7fc fa73 	bl	8008878 <HAL_GetTick>
 800c392:	4602      	mov	r2, r0
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	1ad3      	subs	r3, r2, r3
 800c398:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c39a:	429a      	cmp	r2, r3
 800c39c:	d302      	bcc.n	800c3a4 <UART_WaitOnFlagUntilTimeout+0x32>
 800c39e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d13e      	bne.n	800c422 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c3ac:	e853 3f00 	ldrex	r3, [r3]
 800c3b0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800c3b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c3b4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c3b8:	667b      	str	r3, [r7, #100]	; 0x64
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	461a      	mov	r2, r3
 800c3c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c3c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c3c4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3c6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c3c8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c3ca:	e841 2300 	strex	r3, r2, [r1]
 800c3ce:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800c3d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d1e6      	bne.n	800c3a4 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	3308      	adds	r3, #8
 800c3dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c3e0:	e853 3f00 	ldrex	r3, [r3]
 800c3e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c3e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3e8:	f023 0301 	bic.w	r3, r3, #1
 800c3ec:	663b      	str	r3, [r7, #96]	; 0x60
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	3308      	adds	r3, #8
 800c3f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c3f6:	64ba      	str	r2, [r7, #72]	; 0x48
 800c3f8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3fa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c3fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c3fe:	e841 2300 	strex	r3, r2, [r1]
 800c402:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800c404:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c406:	2b00      	cmp	r3, #0
 800c408:	d1e5      	bne.n	800c3d6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	2220      	movs	r2, #32
 800c40e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	2220      	movs	r2, #32
 800c414:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	2200      	movs	r2, #0
 800c41a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800c41e:	2303      	movs	r3, #3
 800c420:	e067      	b.n	800c4f2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	f003 0304 	and.w	r3, r3, #4
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d04f      	beq.n	800c4d0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	69db      	ldr	r3, [r3, #28]
 800c436:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c43a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c43e:	d147      	bne.n	800c4d0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c448:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c452:	e853 3f00 	ldrex	r3, [r3]
 800c456:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c45a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c45e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	461a      	mov	r2, r3
 800c466:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c468:	637b      	str	r3, [r7, #52]	; 0x34
 800c46a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c46c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c46e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c470:	e841 2300 	strex	r3, r2, [r1]
 800c474:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d1e6      	bne.n	800c44a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	3308      	adds	r3, #8
 800c482:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c484:	697b      	ldr	r3, [r7, #20]
 800c486:	e853 3f00 	ldrex	r3, [r3]
 800c48a:	613b      	str	r3, [r7, #16]
   return(result);
 800c48c:	693b      	ldr	r3, [r7, #16]
 800c48e:	f023 0301 	bic.w	r3, r3, #1
 800c492:	66bb      	str	r3, [r7, #104]	; 0x68
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	3308      	adds	r3, #8
 800c49a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c49c:	623a      	str	r2, [r7, #32]
 800c49e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4a0:	69f9      	ldr	r1, [r7, #28]
 800c4a2:	6a3a      	ldr	r2, [r7, #32]
 800c4a4:	e841 2300 	strex	r3, r2, [r1]
 800c4a8:	61bb      	str	r3, [r7, #24]
   return(result);
 800c4aa:	69bb      	ldr	r3, [r7, #24]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d1e5      	bne.n	800c47c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	2220      	movs	r2, #32
 800c4b4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	2220      	movs	r2, #32
 800c4ba:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	2220      	movs	r2, #32
 800c4c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	2200      	movs	r2, #0
 800c4c8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800c4cc:	2303      	movs	r3, #3
 800c4ce:	e010      	b.n	800c4f2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	69da      	ldr	r2, [r3, #28]
 800c4d6:	68bb      	ldr	r3, [r7, #8]
 800c4d8:	4013      	ands	r3, r2
 800c4da:	68ba      	ldr	r2, [r7, #8]
 800c4dc:	429a      	cmp	r2, r3
 800c4de:	bf0c      	ite	eq
 800c4e0:	2301      	moveq	r3, #1
 800c4e2:	2300      	movne	r3, #0
 800c4e4:	b2db      	uxtb	r3, r3
 800c4e6:	461a      	mov	r2, r3
 800c4e8:	79fb      	ldrb	r3, [r7, #7]
 800c4ea:	429a      	cmp	r2, r3
 800c4ec:	f43f af4a 	beq.w	800c384 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c4f0:	2300      	movs	r3, #0
}
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	3770      	adds	r7, #112	; 0x70
 800c4f6:	46bd      	mov	sp, r7
 800c4f8:	bd80      	pop	{r7, pc}

0800c4fa <aci_gap_set_discoverable>:
                                    uint8_t Local_Name[],
                                    uint8_t Service_Uuid_length,
                                    uint8_t Service_Uuid_List[],
                                    uint16_t Slave_Conn_Interval_Min,
                                    uint16_t Slave_Conn_Interval_Max)
{
 800c4fa:	b5b0      	push	{r4, r5, r7, lr}
 800c4fc:	b0ce      	sub	sp, #312	; 0x138
 800c4fe:	af00      	add	r7, sp, #0
 800c500:	4605      	mov	r5, r0
 800c502:	460c      	mov	r4, r1
 800c504:	4610      	mov	r0, r2
 800c506:	4619      	mov	r1, r3
 800c508:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800c50c:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800c510:	462a      	mov	r2, r5
 800c512:	701a      	strb	r2, [r3, #0]
 800c514:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800c518:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800c51c:	4622      	mov	r2, r4
 800c51e:	801a      	strh	r2, [r3, #0]
 800c520:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800c524:	f5a3 739b 	sub.w	r3, r3, #310	; 0x136
 800c528:	4602      	mov	r2, r0
 800c52a:	801a      	strh	r2, [r3, #0]
 800c52c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800c530:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800c534:	460a      	mov	r2, r1
 800c536:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800c538:	f107 030c 	add.w	r3, r7, #12
 800c53c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800c540:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800c544:	3308      	adds	r3, #8
 800c546:	f107 020c 	add.w	r2, r7, #12
 800c54a:	4413      	add	r3, r2
 800c54c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800c550:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800c554:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800c558:	4413      	add	r3, r2
 800c55a:	3309      	adds	r3, #9
 800c55c:	f107 020c 	add.w	r2, r7, #12
 800c560:	4413      	add	r3, r2
 800c562:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800c566:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800c56a:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800c56e:	2200      	movs	r2, #0
 800c570:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800c572:	2300      	movs	r3, #0
 800c574:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Type = htob(Advertising_Type, 1);
 800c578:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c57c:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800c580:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 800c584:	7812      	ldrb	r2, [r2, #0]
 800c586:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c588:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c58c:	3301      	adds	r3, #1
 800c58e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2);
 800c592:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c596:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800c59a:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 800c59e:	8812      	ldrh	r2, [r2, #0]
 800c5a0:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800c5a4:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c5a8:	3302      	adds	r3, #2
 800c5aa:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2);
 800c5ae:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c5b2:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800c5b6:	f5a2 729b 	sub.w	r2, r2, #310	; 0x136
 800c5ba:	8812      	ldrh	r2, [r2, #0]
 800c5bc:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800c5c0:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c5c4:	3302      	adds	r3, #2
 800c5c6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 800c5ca:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c5ce:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800c5d2:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800c5d6:	7812      	ldrb	r2, [r2, #0]
 800c5d8:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800c5da:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c5de:	3301      	adds	r3, #1
 800c5e0:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1);
 800c5e4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c5e8:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800c5ec:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800c5ee:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c5f2:	3301      	adds	r3, #1
 800c5f4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
 800c5f8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c5fc:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800c600:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800c602:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c606:	3301      	adds	r3, #1
 800c608:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 800c60c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c610:	3308      	adds	r3, #8
 800c612:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800c616:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 800c61a:	4618      	mov	r0, r3
 800c61c:	f003 fc74 	bl	800ff08 <memcpy>
    index_input += Local_Name_Length*sizeof(uint8_t);
 800c620:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800c624:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800c628:	4413      	add	r3, r2
 800c62a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
 800c62e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c632:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800c636:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800c638:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c63c:	3301      	adds	r3, #1
 800c63e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 800c642:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c646:	3301      	adds	r3, #1
 800c648:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800c64c:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 800c650:	4618      	mov	r0, r3
 800c652:	f003 fc59 	bl	800ff08 <memcpy>
    index_input += Service_Uuid_length*sizeof(uint8_t);
 800c656:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800c65a:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800c65e:	4413      	add	r3, r2
 800c660:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2);
 800c664:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c668:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 800c66c:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800c66e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c672:	3302      	adds	r3, #2
 800c674:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 800c678:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c67c:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 800c680:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800c682:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c686:	3302      	adds	r3, #2
 800c688:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800c68c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c690:	2218      	movs	r2, #24
 800c692:	2100      	movs	r1, #0
 800c694:	4618      	mov	r0, r3
 800c696:	f003 fbab 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800c69a:	233f      	movs	r3, #63	; 0x3f
 800c69c:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 800c6a0:	2383      	movs	r3, #131	; 0x83
 800c6a2:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800c6a6:	f107 030c 	add.w	r3, r7, #12
 800c6aa:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800c6ae:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c6b2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800c6b6:	f107 030b 	add.w	r3, r7, #11
 800c6ba:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800c6be:	2301      	movs	r3, #1
 800c6c0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800c6c4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c6c8:	2100      	movs	r1, #0
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	f002 fdd6 	bl	800f27c <hci_send_req>
 800c6d0:	4603      	mov	r3, r0
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	da01      	bge.n	800c6da <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800c6d6:	23ff      	movs	r3, #255	; 0xff
 800c6d8:	e00d      	b.n	800c6f6 <aci_gap_set_discoverable+0x1fc>
  if (status) {
 800c6da:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800c6de:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800c6e2:	781b      	ldrb	r3, [r3, #0]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d005      	beq.n	800c6f4 <aci_gap_set_discoverable+0x1fa>
    return status;
 800c6e8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800c6ec:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800c6f0:	781b      	ldrb	r3, [r3, #0]
 800c6f2:	e000      	b.n	800c6f6 <aci_gap_set_discoverable+0x1fc>
  }
  return BLE_STATUS_SUCCESS;
 800c6f4:	2300      	movs	r3, #0
}
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	bdb0      	pop	{r4, r5, r7, pc}

0800c700 <aci_gap_set_io_capability>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_set_io_capability(uint8_t IO_Capability)
{
 800c700:	b580      	push	{r7, lr}
 800c702:	b0cc      	sub	sp, #304	; 0x130
 800c704:	af00      	add	r7, sp, #0
 800c706:	4602      	mov	r2, r0
 800c708:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c70c:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800c710:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800c712:	f107 030c 	add.w	r3, r7, #12
 800c716:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800c71a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c71e:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800c722:	2200      	movs	r2, #0
 800c724:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800c726:	2300      	movs	r3, #0
 800c728:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->IO_Capability = htob(IO_Capability, 1);
 800c72c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c730:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c734:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800c738:	7812      	ldrb	r2, [r2, #0]
 800c73a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c73c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c740:	3301      	adds	r3, #1
 800c742:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800c746:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c74a:	2218      	movs	r2, #24
 800c74c:	2100      	movs	r1, #0
 800c74e:	4618      	mov	r0, r3
 800c750:	f003 fb4e 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800c754:	233f      	movs	r3, #63	; 0x3f
 800c756:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x085;
 800c75a:	2385      	movs	r3, #133	; 0x85
 800c75c:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800c760:	f107 030c 	add.w	r3, r7, #12
 800c764:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800c768:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c76c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800c770:	f107 030b 	add.w	r3, r7, #11
 800c774:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800c778:	2301      	movs	r3, #1
 800c77a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800c77e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c782:	2100      	movs	r1, #0
 800c784:	4618      	mov	r0, r3
 800c786:	f002 fd79 	bl	800f27c <hci_send_req>
 800c78a:	4603      	mov	r3, r0
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	da01      	bge.n	800c794 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800c790:	23ff      	movs	r3, #255	; 0xff
 800c792:	e00d      	b.n	800c7b0 <aci_gap_set_io_capability+0xb0>
  if (status) {
 800c794:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c798:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800c79c:	781b      	ldrb	r3, [r3, #0]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d005      	beq.n	800c7ae <aci_gap_set_io_capability+0xae>
    return status;
 800c7a2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c7a6:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800c7aa:	781b      	ldrb	r3, [r3, #0]
 800c7ac:	e000      	b.n	800c7b0 <aci_gap_set_io_capability+0xb0>
  }
  return BLE_STATUS_SUCCESS;
 800c7ae:	2300      	movs	r3, #0
}
 800c7b0:	4618      	mov	r0, r3
 800c7b2:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	bd80      	pop	{r7, pc}

0800c7ba <aci_gap_set_authentication_requirement>:
                                                  uint8_t Min_Encryption_Key_Size,
                                                  uint8_t Max_Encryption_Key_Size,
                                                  uint8_t Use_Fixed_Pin,
                                                  uint32_t Fixed_Pin,
                                                  uint8_t Identity_Address_Type)
{
 800c7ba:	b5b0      	push	{r4, r5, r7, lr}
 800c7bc:	b0cc      	sub	sp, #304	; 0x130
 800c7be:	af00      	add	r7, sp, #0
 800c7c0:	4605      	mov	r5, r0
 800c7c2:	460c      	mov	r4, r1
 800c7c4:	4610      	mov	r0, r2
 800c7c6:	4619      	mov	r1, r3
 800c7c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c7cc:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800c7d0:	462a      	mov	r2, r5
 800c7d2:	701a      	strb	r2, [r3, #0]
 800c7d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c7d8:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800c7dc:	4622      	mov	r2, r4
 800c7de:	701a      	strb	r2, [r3, #0]
 800c7e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c7e4:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 800c7e8:	4602      	mov	r2, r0
 800c7ea:	701a      	strb	r2, [r3, #0]
 800c7ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c7f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c7f4:	460a      	mov	r2, r1
 800c7f6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800c7f8:	f107 030c 	add.w	r3, r7, #12
 800c7fc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800c800:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c804:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800c808:	2200      	movs	r2, #0
 800c80a:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800c80c:	2300      	movs	r3, #0
 800c80e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Bonding_Mode = htob(Bonding_Mode, 1);
 800c812:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c816:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c81a:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800c81e:	7812      	ldrb	r2, [r2, #0]
 800c820:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c822:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c826:	3301      	adds	r3, #1
 800c828:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->MITM_Mode = htob(MITM_Mode, 1);
 800c82c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c830:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c834:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800c838:	7812      	ldrb	r2, [r2, #0]
 800c83a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800c83c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c840:	3301      	adds	r3, #1
 800c842:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->SC_Support = htob(SC_Support, 1);
 800c846:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c84a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c84e:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 800c852:	7812      	ldrb	r2, [r2, #0]
 800c854:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800c856:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c85a:	3301      	adds	r3, #1
 800c85c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->KeyPress_Notification_Support = htob(KeyPress_Notification_Support, 1);
 800c860:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c864:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c868:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800c86c:	7812      	ldrb	r2, [r2, #0]
 800c86e:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800c870:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c874:	3301      	adds	r3, #1
 800c876:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Min_Encryption_Key_Size = htob(Min_Encryption_Key_Size, 1);
 800c87a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c87e:	f897 2140 	ldrb.w	r2, [r7, #320]	; 0x140
 800c882:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800c884:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c888:	3301      	adds	r3, #1
 800c88a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Max_Encryption_Key_Size = htob(Max_Encryption_Key_Size, 1);
 800c88e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c892:	f897 2144 	ldrb.w	r2, [r7, #324]	; 0x144
 800c896:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800c898:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c89c:	3301      	adds	r3, #1
 800c89e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Use_Fixed_Pin = htob(Use_Fixed_Pin, 1);
 800c8a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c8a6:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800c8aa:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800c8ac:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c8b0:	3301      	adds	r3, #1
 800c8b2:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Fixed_Pin = htob(Fixed_Pin, 4);
 800c8b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c8ba:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800c8be:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800c8c2:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c8c6:	3304      	adds	r3, #4
 800c8c8:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Identity_Address_Type = htob(Identity_Address_Type, 1);
 800c8cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c8d0:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800c8d4:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800c8d6:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c8da:	3301      	adds	r3, #1
 800c8dc:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800c8e0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c8e4:	2218      	movs	r2, #24
 800c8e6:	2100      	movs	r1, #0
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	f003 fa81 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800c8ee:	233f      	movs	r3, #63	; 0x3f
 800c8f0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x086;
 800c8f4:	2386      	movs	r3, #134	; 0x86
 800c8f6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800c8fa:	f107 030c 	add.w	r3, r7, #12
 800c8fe:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800c902:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c906:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800c90a:	f107 030b 	add.w	r3, r7, #11
 800c90e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800c912:	2301      	movs	r3, #1
 800c914:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800c918:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c91c:	2100      	movs	r1, #0
 800c91e:	4618      	mov	r0, r3
 800c920:	f002 fcac 	bl	800f27c <hci_send_req>
 800c924:	4603      	mov	r3, r0
 800c926:	2b00      	cmp	r3, #0
 800c928:	da01      	bge.n	800c92e <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800c92a:	23ff      	movs	r3, #255	; 0xff
 800c92c:	e00d      	b.n	800c94a <aci_gap_set_authentication_requirement+0x190>
  if (status) {
 800c92e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c932:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800c936:	781b      	ldrb	r3, [r3, #0]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d005      	beq.n	800c948 <aci_gap_set_authentication_requirement+0x18e>
    return status;
 800c93c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c940:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800c944:	781b      	ldrb	r3, [r3, #0]
 800c946:	e000      	b.n	800c94a <aci_gap_set_authentication_requirement+0x190>
  }
  return BLE_STATUS_SUCCESS;
 800c948:	2300      	movs	r3, #0
}
 800c94a:	4618      	mov	r0, r3
 800c94c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800c950:	46bd      	mov	sp, r7
 800c952:	bdb0      	pop	{r4, r5, r7, pc}

0800c954 <aci_gap_pass_key_resp>:
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_pass_key_resp(uint16_t Connection_Handle,
                                 uint32_t Pass_Key)
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b0cc      	sub	sp, #304	; 0x130
 800c958:	af00      	add	r7, sp, #0
 800c95a:	4602      	mov	r2, r0
 800c95c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c960:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c964:	6019      	str	r1, [r3, #0]
 800c966:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c96a:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800c96e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800c970:	f107 030c 	add.w	r3, r7, #12
 800c974:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800c978:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c97c:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800c980:	2200      	movs	r2, #0
 800c982:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800c984:	2300      	movs	r3, #0
 800c986:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800c98a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c98e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c992:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800c996:	8812      	ldrh	r2, [r2, #0]
 800c998:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800c99a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c99e:	3302      	adds	r3, #2
 800c9a0:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Pass_Key = htob(Pass_Key, 4);
 800c9a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c9a8:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c9ac:	f5a2 7298 	sub.w	r2, r2, #304	; 0x130
 800c9b0:	6812      	ldr	r2, [r2, #0]
 800c9b2:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800c9b6:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c9ba:	3304      	adds	r3, #4
 800c9bc:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800c9c0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c9c4:	2218      	movs	r2, #24
 800c9c6:	2100      	movs	r1, #0
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	f003 fa11 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800c9ce:	233f      	movs	r3, #63	; 0x3f
 800c9d0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x088;
 800c9d4:	2388      	movs	r3, #136	; 0x88
 800c9d6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800c9da:	f107 030c 	add.w	r3, r7, #12
 800c9de:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800c9e2:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800c9e6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800c9ea:	f107 030b 	add.w	r3, r7, #11
 800c9ee:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800c9f2:	2301      	movs	r3, #1
 800c9f4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800c9f8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c9fc:	2100      	movs	r1, #0
 800c9fe:	4618      	mov	r0, r3
 800ca00:	f002 fc3c 	bl	800f27c <hci_send_req>
 800ca04:	4603      	mov	r3, r0
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	da01      	bge.n	800ca0e <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800ca0a:	23ff      	movs	r3, #255	; 0xff
 800ca0c:	e00d      	b.n	800ca2a <aci_gap_pass_key_resp+0xd6>
  if (status) {
 800ca0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ca12:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800ca16:	781b      	ldrb	r3, [r3, #0]
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d005      	beq.n	800ca28 <aci_gap_pass_key_resp+0xd4>
    return status;
 800ca1c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ca20:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800ca24:	781b      	ldrb	r3, [r3, #0]
 800ca26:	e000      	b.n	800ca2a <aci_gap_pass_key_resp+0xd6>
  }
  return BLE_STATUS_SUCCESS;
 800ca28:	2300      	movs	r3, #0
}
 800ca2a:	4618      	mov	r0, r3
 800ca2c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800ca30:	46bd      	mov	sp, r7
 800ca32:	bd80      	pop	{r7, pc}

0800ca34 <aci_gap_init>:
                        uint8_t privacy_enabled,
                        uint8_t device_name_char_len,
                        uint16_t *Service_Handle,
                        uint16_t *Dev_Name_Char_Handle,
                        uint16_t *Appearance_Char_Handle)
{
 800ca34:	b590      	push	{r4, r7, lr}
 800ca36:	b0cf      	sub	sp, #316	; 0x13c
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	4604      	mov	r4, r0
 800ca3c:	4608      	mov	r0, r1
 800ca3e:	4611      	mov	r1, r2
 800ca40:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800ca44:	f5a2 729c 	sub.w	r2, r2, #312	; 0x138
 800ca48:	6013      	str	r3, [r2, #0]
 800ca4a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800ca4e:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800ca52:	4622      	mov	r2, r4
 800ca54:	701a      	strb	r2, [r3, #0]
 800ca56:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800ca5a:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800ca5e:	4602      	mov	r2, r0
 800ca60:	701a      	strb	r2, [r3, #0]
 800ca62:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800ca66:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800ca6a:	460a      	mov	r2, r1
 800ca6c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800ca6e:	f107 0314 	add.w	r3, r7, #20
 800ca72:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_init_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800ca76:	f107 030c 	add.w	r3, r7, #12
 800ca7a:	2207      	movs	r2, #7
 800ca7c:	2100      	movs	r1, #0
 800ca7e:	4618      	mov	r0, r3
 800ca80:	f003 f9b6 	bl	800fdf0 <memset>
  uint8_t index_input = 0;
 800ca84:	2300      	movs	r3, #0
 800ca86:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Role = htob(Role, 1);
 800ca8a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ca8e:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800ca92:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 800ca96:	7812      	ldrb	r2, [r2, #0]
 800ca98:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800ca9a:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800ca9e:	3301      	adds	r3, #1
 800caa0:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->privacy_enabled = htob(privacy_enabled, 1);
 800caa4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800caa8:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800caac:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800cab0:	7812      	ldrb	r2, [r2, #0]
 800cab2:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800cab4:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800cab8:	3301      	adds	r3, #1
 800caba:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->device_name_char_len = htob(device_name_char_len, 1);
 800cabe:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800cac2:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800cac6:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 800caca:	7812      	ldrb	r2, [r2, #0]
 800cacc:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800cace:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800cad2:	3301      	adds	r3, #1
 800cad4:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800cad8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800cadc:	2218      	movs	r2, #24
 800cade:	2100      	movs	r1, #0
 800cae0:	4618      	mov	r0, r3
 800cae2:	f003 f985 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800cae6:	233f      	movs	r3, #63	; 0x3f
 800cae8:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x08a;
 800caec:	238a      	movs	r3, #138	; 0x8a
 800caee:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800caf2:	f107 0314 	add.w	r3, r7, #20
 800caf6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 800cafa:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800cafe:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800cb02:	f107 030c 	add.w	r3, r7, #12
 800cb06:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800cb0a:	2307      	movs	r3, #7
 800cb0c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 800cb10:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800cb14:	2100      	movs	r1, #0
 800cb16:	4618      	mov	r0, r3
 800cb18:	f002 fbb0 	bl	800f27c <hci_send_req>
 800cb1c:	4603      	mov	r3, r0
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	da01      	bge.n	800cb26 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800cb22:	23ff      	movs	r3, #255	; 0xff
 800cb24:	e02e      	b.n	800cb84 <aci_gap_init+0x150>
  if (resp.Status) {
 800cb26:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800cb2a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cb2e:	781b      	ldrb	r3, [r3, #0]
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d005      	beq.n	800cb40 <aci_gap_init+0x10c>
    return resp.Status;
 800cb34:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800cb38:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cb3c:	781b      	ldrb	r3, [r3, #0]
 800cb3e:	e021      	b.n	800cb84 <aci_gap_init+0x150>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800cb40:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800cb44:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cb48:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800cb4c:	b29a      	uxth	r2, r3
 800cb4e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800cb52:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 800cb5a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800cb5e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cb62:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800cb66:	b29a      	uxth	r2, r3
 800cb68:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800cb6c:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 800cb6e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800cb72:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cb76:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800cb7a:	b29a      	uxth	r2, r3
 800cb7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800cb80:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800cb82:	2300      	movs	r3, #0
}
 800cb84:	4618      	mov	r0, r3
 800cb86:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	bd90      	pop	{r4, r7, pc}

0800cb8e <aci_gap_slave_security_req>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_slave_security_req(uint16_t Connection_Handle)
{
 800cb8e:	b580      	push	{r7, lr}
 800cb90:	b0cc      	sub	sp, #304	; 0x130
 800cb92:	af00      	add	r7, sp, #0
 800cb94:	4602      	mov	r2, r0
 800cb96:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cb9a:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800cb9e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_slave_security_req_cp0 *cp0 = (aci_gap_slave_security_req_cp0*)(cmd_buffer);
 800cba0:	f107 030c 	add.w	r3, r7, #12
 800cba4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800cba8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cbac:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800cbb0:	2200      	movs	r2, #0
 800cbb2:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800cbba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cbbe:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800cbc2:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800cbc6:	8812      	ldrh	r2, [r2, #0]
 800cbc8:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800cbca:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800cbce:	3302      	adds	r3, #2
 800cbd0:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800cbd4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800cbd8:	2218      	movs	r2, #24
 800cbda:	2100      	movs	r1, #0
 800cbdc:	4618      	mov	r0, r3
 800cbde:	f003 f907 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800cbe2:	233f      	movs	r3, #63	; 0x3f
 800cbe4:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08d;
 800cbe8:	238d      	movs	r3, #141	; 0x8d
 800cbea:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.event = 0x0F;
 800cbee:	230f      	movs	r3, #15
 800cbf0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  rq.cparam = cmd_buffer;
 800cbf4:	f107 030c 	add.w	r3, r7, #12
 800cbf8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800cbfc:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800cc00:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800cc04:	f107 030b 	add.w	r3, r7, #11
 800cc08:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800cc0c:	2301      	movs	r3, #1
 800cc0e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800cc12:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800cc16:	2100      	movs	r1, #0
 800cc18:	4618      	mov	r0, r3
 800cc1a:	f002 fb2f 	bl	800f27c <hci_send_req>
 800cc1e:	4603      	mov	r3, r0
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	da01      	bge.n	800cc28 <aci_gap_slave_security_req+0x9a>
    return BLE_STATUS_TIMEOUT;
 800cc24:	23ff      	movs	r3, #255	; 0xff
 800cc26:	e00d      	b.n	800cc44 <aci_gap_slave_security_req+0xb6>
  if (status) {
 800cc28:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cc2c:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800cc30:	781b      	ldrb	r3, [r3, #0]
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d005      	beq.n	800cc42 <aci_gap_slave_security_req+0xb4>
    return status;
 800cc36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cc3a:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800cc3e:	781b      	ldrb	r3, [r3, #0]
 800cc40:	e000      	b.n	800cc44 <aci_gap_slave_security_req+0xb6>
  }
  return BLE_STATUS_SUCCESS;
 800cc42:	2300      	movs	r3, #0
}
 800cc44:	4618      	mov	r0, r3
 800cc46:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800cc4a:	46bd      	mov	sp, r7
 800cc4c:	bd80      	pop	{r7, pc}

0800cc4e <aci_gap_update_adv_data>:
tBleStatus aci_gap_update_adv_data(uint8_t AdvDataLen,
                                   uint8_t AdvData[])
{
 800cc4e:	b580      	push	{r7, lr}
 800cc50:	b0cc      	sub	sp, #304	; 0x130
 800cc52:	af00      	add	r7, sp, #0
 800cc54:	4602      	mov	r2, r0
 800cc56:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cc5a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800cc5e:	6019      	str	r1, [r3, #0]
 800cc60:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cc64:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800cc68:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800cc6a:	f107 030c 	add.w	r3, r7, #12
 800cc6e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800cc72:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cc76:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800cc7a:	2200      	movs	r2, #0
 800cc7c:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800cc7e:	2300      	movs	r3, #0
 800cc80:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->AdvDataLen = htob(AdvDataLen, 1);
 800cc84:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cc88:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800cc8c:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800cc90:	7812      	ldrb	r2, [r2, #0]
 800cc92:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800cc94:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800cc98:	3301      	adds	r3, #1
 800cc9a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->AdvData, (const void *) AdvData, AdvDataLen*sizeof(uint8_t));
 800cc9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cca2:	1c58      	adds	r0, r3, #1
 800cca4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cca8:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800ccac:	781a      	ldrb	r2, [r3, #0]
 800ccae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ccb2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ccb6:	6819      	ldr	r1, [r3, #0]
 800ccb8:	f003 f926 	bl	800ff08 <memcpy>
    index_input += AdvDataLen*sizeof(uint8_t);
 800ccbc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ccc0:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800ccc4:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800ccc8:	781b      	ldrb	r3, [r3, #0]
 800ccca:	4413      	add	r3, r2
 800cccc:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800ccd0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ccd4:	2218      	movs	r2, #24
 800ccd6:	2100      	movs	r1, #0
 800ccd8:	4618      	mov	r0, r3
 800ccda:	f003 f889 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800ccde:	233f      	movs	r3, #63	; 0x3f
 800cce0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08e;
 800cce4:	238e      	movs	r3, #142	; 0x8e
 800cce6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800ccea:	f107 030c 	add.w	r3, r7, #12
 800ccee:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800ccf2:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800ccf6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800ccfa:	f107 030b 	add.w	r3, r7, #11
 800ccfe:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800cd02:	2301      	movs	r3, #1
 800cd04:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800cd08:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800cd0c:	2100      	movs	r1, #0
 800cd0e:	4618      	mov	r0, r3
 800cd10:	f002 fab4 	bl	800f27c <hci_send_req>
 800cd14:	4603      	mov	r3, r0
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	da01      	bge.n	800cd1e <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800cd1a:	23ff      	movs	r3, #255	; 0xff
 800cd1c:	e00d      	b.n	800cd3a <aci_gap_update_adv_data+0xec>
  if (status) {
 800cd1e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cd22:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800cd26:	781b      	ldrb	r3, [r3, #0]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d005      	beq.n	800cd38 <aci_gap_update_adv_data+0xea>
    return status;
 800cd2c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cd30:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800cd34:	781b      	ldrb	r3, [r3, #0]
 800cd36:	e000      	b.n	800cd3a <aci_gap_update_adv_data+0xec>
  }
  return BLE_STATUS_SUCCESS;
 800cd38:	2300      	movs	r3, #0
}
 800cd3a:	4618      	mov	r0, r3
 800cd3c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800cd40:	46bd      	mov	sp, r7
 800cd42:	bd80      	pop	{r7, pc}

0800cd44 <aci_gap_clear_security_db>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_clear_security_db(void)
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b088      	sub	sp, #32
 800cd48:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800cd4e:	f107 0308 	add.w	r3, r7, #8
 800cd52:	2218      	movs	r2, #24
 800cd54:	2100      	movs	r1, #0
 800cd56:	4618      	mov	r0, r3
 800cd58:	f003 f84a 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800cd5c:	233f      	movs	r3, #63	; 0x3f
 800cd5e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x094;
 800cd60:	2394      	movs	r3, #148	; 0x94
 800cd62:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800cd64:	1dfb      	adds	r3, r7, #7
 800cd66:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800cd68:	2301      	movs	r3, #1
 800cd6a:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800cd6c:	f107 0308 	add.w	r3, r7, #8
 800cd70:	2100      	movs	r1, #0
 800cd72:	4618      	mov	r0, r3
 800cd74:	f002 fa82 	bl	800f27c <hci_send_req>
 800cd78:	4603      	mov	r3, r0
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	da01      	bge.n	800cd82 <aci_gap_clear_security_db+0x3e>
    return BLE_STATUS_TIMEOUT;
 800cd7e:	23ff      	movs	r3, #255	; 0xff
 800cd80:	e005      	b.n	800cd8e <aci_gap_clear_security_db+0x4a>
  if (status) {
 800cd82:	79fb      	ldrb	r3, [r7, #7]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d001      	beq.n	800cd8c <aci_gap_clear_security_db+0x48>
    return status;
 800cd88:	79fb      	ldrb	r3, [r7, #7]
 800cd8a:	e000      	b.n	800cd8e <aci_gap_clear_security_db+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 800cd8c:	2300      	movs	r3, #0
}
 800cd8e:	4618      	mov	r0, r3
 800cd90:	3720      	adds	r7, #32
 800cd92:	46bd      	mov	sp, r7
 800cd94:	bd80      	pop	{r7, pc}

0800cd96 <aci_gatt_init>:
  ******************************************************************************
  */
#include "ble_types.h"
#include "bluenrg1_gatt_aci.h"
tBleStatus aci_gatt_init(void)
{
 800cd96:	b580      	push	{r7, lr}
 800cd98:	b088      	sub	sp, #32
 800cd9a:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800cda0:	f107 0308 	add.w	r3, r7, #8
 800cda4:	2218      	movs	r2, #24
 800cda6:	2100      	movs	r1, #0
 800cda8:	4618      	mov	r0, r3
 800cdaa:	f003 f821 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800cdae:	233f      	movs	r3, #63	; 0x3f
 800cdb0:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800cdb2:	f240 1301 	movw	r3, #257	; 0x101
 800cdb6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800cdb8:	1dfb      	adds	r3, r7, #7
 800cdba:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800cdbc:	2301      	movs	r3, #1
 800cdbe:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800cdc0:	f107 0308 	add.w	r3, r7, #8
 800cdc4:	2100      	movs	r1, #0
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	f002 fa58 	bl	800f27c <hci_send_req>
 800cdcc:	4603      	mov	r3, r0
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	da01      	bge.n	800cdd6 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800cdd2:	23ff      	movs	r3, #255	; 0xff
 800cdd4:	e005      	b.n	800cde2 <aci_gatt_init+0x4c>
  if (status) {
 800cdd6:	79fb      	ldrb	r3, [r7, #7]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d001      	beq.n	800cde0 <aci_gatt_init+0x4a>
    return status;
 800cddc:	79fb      	ldrb	r3, [r7, #7]
 800cdde:	e000      	b.n	800cde2 <aci_gatt_init+0x4c>
  }
  return BLE_STATUS_SUCCESS;
 800cde0:	2300      	movs	r3, #0
}
 800cde2:	4618      	mov	r0, r3
 800cde4:	3720      	adds	r7, #32
 800cde6:	46bd      	mov	sp, r7
 800cde8:	bd80      	pop	{r7, pc}

0800cdea <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service(uint8_t Service_UUID_Type,
                                Service_UUID_t *Service_UUID,
                                uint8_t Service_Type,
                                uint8_t Max_Attribute_Records,
                                uint16_t *Service_Handle)
{
 800cdea:	b590      	push	{r4, r7, lr}
 800cdec:	b0cf      	sub	sp, #316	; 0x13c
 800cdee:	af00      	add	r7, sp, #0
 800cdf0:	4604      	mov	r4, r0
 800cdf2:	f507 709c 	add.w	r0, r7, #312	; 0x138
 800cdf6:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 800cdfa:	6001      	str	r1, [r0, #0]
 800cdfc:	4610      	mov	r0, r2
 800cdfe:	4619      	mov	r1, r3
 800ce00:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800ce04:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800ce08:	4622      	mov	r2, r4
 800ce0a:	701a      	strb	r2, [r3, #0]
 800ce0c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800ce10:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800ce14:	4602      	mov	r2, r0
 800ce16:	701a      	strb	r2, [r3, #0]
 800ce18:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800ce1c:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800ce20:	460a      	mov	r2, r1
 800ce22:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800ce24:	f107 030c 	add.w	r3, r7, #12
 800ce28:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800ce2c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800ce30:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800ce34:	781b      	ldrb	r3, [r3, #0]
 800ce36:	2b01      	cmp	r3, #1
 800ce38:	d00a      	beq.n	800ce50 <aci_gatt_add_service+0x66>
 800ce3a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800ce3e:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800ce42:	781b      	ldrb	r3, [r3, #0]
 800ce44:	2b02      	cmp	r3, #2
 800ce46:	d101      	bne.n	800ce4c <aci_gatt_add_service+0x62>
 800ce48:	2311      	movs	r3, #17
 800ce4a:	e002      	b.n	800ce52 <aci_gatt_add_service+0x68>
 800ce4c:	2301      	movs	r3, #1
 800ce4e:	e000      	b.n	800ce52 <aci_gatt_add_service+0x68>
 800ce50:	2303      	movs	r3, #3
 800ce52:	f107 020c 	add.w	r2, r7, #12
 800ce56:	4413      	add	r3, r2
 800ce58:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800ce5c:	f107 0308 	add.w	r3, r7, #8
 800ce60:	2203      	movs	r2, #3
 800ce62:	2100      	movs	r1, #0
 800ce64:	4618      	mov	r0, r3
 800ce66:	f002 ffc3 	bl	800fdf0 <memset>
  uint8_t index_input = 0;
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 800ce70:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800ce74:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800ce78:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 800ce7c:	7812      	ldrb	r2, [r2, #0]
 800ce7e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800ce80:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800ce84:	3301      	adds	r3, #1
 800ce86:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    uint8_t size;
    switch (Service_UUID_Type) {
 800ce8a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800ce8e:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800ce92:	781b      	ldrb	r3, [r3, #0]
 800ce94:	2b01      	cmp	r3, #1
 800ce96:	d002      	beq.n	800ce9e <aci_gatt_add_service+0xb4>
 800ce98:	2b02      	cmp	r3, #2
 800ce9a:	d004      	beq.n	800cea6 <aci_gatt_add_service+0xbc>
 800ce9c:	e007      	b.n	800ceae <aci_gatt_add_service+0xc4>
      case 1: size = 2; break;
 800ce9e:	2302      	movs	r3, #2
 800cea0:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800cea4:	e005      	b.n	800ceb2 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800cea6:	2310      	movs	r3, #16
 800cea8:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800ceac:	e001      	b.n	800ceb2 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 800ceae:	2347      	movs	r3, #71	; 0x47
 800ceb0:	e06c      	b.n	800cf8c <aci_gatt_add_service+0x1a2>
    }
    BLUENRG_memcpy((void *) &cp0->Service_UUID, (const void *) Service_UUID, size);
 800ceb2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800ceb6:	1c58      	adds	r0, r3, #1
 800ceb8:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 800cebc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800cec0:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800cec4:	6819      	ldr	r1, [r3, #0]
 800cec6:	f003 f81f 	bl	800ff08 <memcpy>
    index_input += size;
 800ceca:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800cece:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 800ced2:	4413      	add	r3, r2
 800ced4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Service_Type = htob(Service_Type, 1);
 800ced8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cedc:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800cee0:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800cee4:	7812      	ldrb	r2, [r2, #0]
 800cee6:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800cee8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800ceec:	3301      	adds	r3, #1
 800ceee:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Max_Attribute_Records = htob(Max_Attribute_Records, 1);
 800cef2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cef6:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800cefa:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 800cefe:	7812      	ldrb	r2, [r2, #0]
 800cf00:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800cf02:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800cf06:	3301      	adds	r3, #1
 800cf08:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800cf0c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800cf10:	2218      	movs	r2, #24
 800cf12:	2100      	movs	r1, #0
 800cf14:	4618      	mov	r0, r3
 800cf16:	f002 ff6b 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800cf1a:	233f      	movs	r3, #63	; 0x3f
 800cf1c:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 800cf20:	f44f 7381 	mov.w	r3, #258	; 0x102
 800cf24:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800cf28:	f107 030c 	add.w	r3, r7, #12
 800cf2c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800cf30:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800cf34:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 800cf38:	f107 0308 	add.w	r3, r7, #8
 800cf3c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800cf40:	2303      	movs	r3, #3
 800cf42:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800cf46:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800cf4a:	2100      	movs	r1, #0
 800cf4c:	4618      	mov	r0, r3
 800cf4e:	f002 f995 	bl	800f27c <hci_send_req>
 800cf52:	4603      	mov	r3, r0
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	da01      	bge.n	800cf5c <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800cf58:	23ff      	movs	r3, #255	; 0xff
 800cf5a:	e017      	b.n	800cf8c <aci_gatt_add_service+0x1a2>
  if (resp.Status) {
 800cf5c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800cf60:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800cf64:	781b      	ldrb	r3, [r3, #0]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d005      	beq.n	800cf76 <aci_gatt_add_service+0x18c>
    return resp.Status;
 800cf6a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800cf6e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800cf72:	781b      	ldrb	r3, [r3, #0]
 800cf74:	e00a      	b.n	800cf8c <aci_gatt_add_service+0x1a2>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800cf76:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800cf7a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800cf7e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800cf82:	b29a      	uxth	r2, r3
 800cf84:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800cf88:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800cf8a:	2300      	movs	r3, #0
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800cf92:	46bd      	mov	sp, r7
 800cf94:	bd90      	pop	{r4, r7, pc}

0800cf96 <aci_gatt_add_char>:
                             uint8_t Security_Permissions,
                             uint8_t GATT_Evt_Mask,
                             uint8_t Enc_Key_Size,
                             uint8_t Is_Variable,
                             uint16_t *Char_Handle)
{
 800cf96:	b590      	push	{r4, r7, lr}
 800cf98:	b0d1      	sub	sp, #324	; 0x144
 800cf9a:	af00      	add	r7, sp, #0
 800cf9c:	4604      	mov	r4, r0
 800cf9e:	4608      	mov	r0, r1
 800cfa0:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 800cfa4:	f5a1 719c 	sub.w	r1, r1, #312	; 0x138
 800cfa8:	600a      	str	r2, [r1, #0]
 800cfaa:	4619      	mov	r1, r3
 800cfac:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800cfb0:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800cfb4:	4622      	mov	r2, r4
 800cfb6:	801a      	strh	r2, [r3, #0]
 800cfb8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800cfbc:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800cfc0:	4602      	mov	r2, r0
 800cfc2:	701a      	strb	r2, [r3, #0]
 800cfc4:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800cfc8:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 800cfcc:	460a      	mov	r2, r1
 800cfce:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800cfd0:	f107 0314 	add.w	r3, r7, #20
 800cfd4:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800cfd8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800cfdc:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800cfe0:	781b      	ldrb	r3, [r3, #0]
 800cfe2:	2b01      	cmp	r3, #1
 800cfe4:	d00a      	beq.n	800cffc <aci_gatt_add_char+0x66>
 800cfe6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800cfea:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800cfee:	781b      	ldrb	r3, [r3, #0]
 800cff0:	2b02      	cmp	r3, #2
 800cff2:	d101      	bne.n	800cff8 <aci_gatt_add_char+0x62>
 800cff4:	2313      	movs	r3, #19
 800cff6:	e002      	b.n	800cffe <aci_gatt_add_char+0x68>
 800cff8:	2303      	movs	r3, #3
 800cffa:	e000      	b.n	800cffe <aci_gatt_add_char+0x68>
 800cffc:	2305      	movs	r3, #5
 800cffe:	f107 0214 	add.w	r2, r7, #20
 800d002:	4413      	add	r3, r2
 800d004:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800d008:	f107 0310 	add.w	r3, r7, #16
 800d00c:	2203      	movs	r2, #3
 800d00e:	2100      	movs	r1, #0
 800d010:	4618      	mov	r0, r3
 800d012:	f002 feed 	bl	800fdf0 <memset>
  uint8_t index_input = 0;
 800d016:	2300      	movs	r3, #0
 800d018:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Service_Handle = htob(Service_Handle, 2);
 800d01c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800d020:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800d024:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800d028:	8812      	ldrh	r2, [r2, #0]
 800d02a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d02c:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800d030:	3302      	adds	r3, #2
 800d032:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 800d036:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800d03a:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800d03e:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 800d042:	7812      	ldrb	r2, [r2, #0]
 800d044:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800d046:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800d04a:	3301      	adds	r3, #1
 800d04c:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  /* var_len_data input */
  {
    uint8_t size;
    switch (Char_UUID_Type) {
 800d050:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800d054:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800d058:	781b      	ldrb	r3, [r3, #0]
 800d05a:	2b01      	cmp	r3, #1
 800d05c:	d002      	beq.n	800d064 <aci_gatt_add_char+0xce>
 800d05e:	2b02      	cmp	r3, #2
 800d060:	d004      	beq.n	800d06c <aci_gatt_add_char+0xd6>
 800d062:	e007      	b.n	800d074 <aci_gatt_add_char+0xde>
      case 1: size = 2; break;
 800d064:	2302      	movs	r3, #2
 800d066:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800d06a:	e005      	b.n	800d078 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800d06c:	2310      	movs	r3, #16
 800d06e:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800d072:	e001      	b.n	800d078 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800d074:	2347      	movs	r3, #71	; 0x47
 800d076:	e091      	b.n	800d19c <aci_gatt_add_char+0x206>
    }
    BLUENRG_memcpy((void *) &cp0->Char_UUID, (const void *) Char_UUID, size);
 800d078:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800d07c:	1cd8      	adds	r0, r3, #3
 800d07e:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 800d082:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800d086:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800d08a:	6819      	ldr	r1, [r3, #0]
 800d08c:	f002 ff3c 	bl	800ff08 <memcpy>
    index_input += size;
 800d090:	f897 2133 	ldrb.w	r2, [r7, #307]	; 0x133
 800d094:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800d098:	4413      	add	r3, r2
 800d09a:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Char_Value_Length = htob(Char_Value_Length, 2);
 800d09e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800d0a2:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800d0a6:	f5a2 729d 	sub.w	r2, r2, #314	; 0x13a
 800d0aa:	8812      	ldrh	r2, [r2, #0]
 800d0ac:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800d0ae:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800d0b2:	3302      	adds	r3, #2
 800d0b4:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Char_Properties = htob(Char_Properties, 1);
 800d0b8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800d0bc:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800d0c0:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800d0c2:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800d0c6:	3301      	adds	r3, #1
 800d0c8:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Security_Permissions = htob(Security_Permissions, 1);
 800d0cc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800d0d0:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800d0d4:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800d0d6:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800d0da:	3301      	adds	r3, #1
 800d0dc:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->GATT_Evt_Mask = htob(GATT_Evt_Mask, 1);
 800d0e0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800d0e4:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 800d0e8:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800d0ea:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800d0ee:	3301      	adds	r3, #1
 800d0f0:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Enc_Key_Size = htob(Enc_Key_Size, 1);
 800d0f4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800d0f8:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 800d0fc:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800d0fe:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800d102:	3301      	adds	r3, #1
 800d104:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Is_Variable = htob(Is_Variable, 1);
 800d108:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800d10c:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 800d110:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800d112:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800d116:	3301      	adds	r3, #1
 800d118:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d11c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d120:	2218      	movs	r2, #24
 800d122:	2100      	movs	r1, #0
 800d124:	4618      	mov	r0, r3
 800d126:	f002 fe63 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800d12a:	233f      	movs	r3, #63	; 0x3f
 800d12c:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 800d130:	f44f 7382 	mov.w	r3, #260	; 0x104
 800d134:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800d138:	f107 0314 	add.w	r3, r7, #20
 800d13c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 800d140:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800d144:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800d148:	f107 0310 	add.w	r3, r7, #16
 800d14c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800d150:	2303      	movs	r3, #3
 800d152:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 800d156:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d15a:	2100      	movs	r1, #0
 800d15c:	4618      	mov	r0, r3
 800d15e:	f002 f88d 	bl	800f27c <hci_send_req>
 800d162:	4603      	mov	r3, r0
 800d164:	2b00      	cmp	r3, #0
 800d166:	da01      	bge.n	800d16c <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800d168:	23ff      	movs	r3, #255	; 0xff
 800d16a:	e017      	b.n	800d19c <aci_gatt_add_char+0x206>
  if (resp.Status) {
 800d16c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800d170:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800d174:	781b      	ldrb	r3, [r3, #0]
 800d176:	2b00      	cmp	r3, #0
 800d178:	d005      	beq.n	800d186 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800d17a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800d17e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800d182:	781b      	ldrb	r3, [r3, #0]
 800d184:	e00a      	b.n	800d19c <aci_gatt_add_char+0x206>
  }
  *Char_Handle = btoh(resp.Char_Handle, 2);
 800d186:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800d18a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800d18e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d192:	b29a      	uxth	r2, r3
 800d194:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800d198:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800d19a:	2300      	movs	r3, #0
}
 800d19c:	4618      	mov	r0, r3
 800d19e:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800d1a2:	46bd      	mov	sp, r7
 800d1a4:	bd90      	pop	{r4, r7, pc}

0800d1a6 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle,
                                      uint16_t Char_Handle,
                                      uint8_t Val_Offset,
                                      uint8_t Char_Value_Length,
                                      uint8_t Char_Value[])
{
 800d1a6:	b5b0      	push	{r4, r5, r7, lr}
 800d1a8:	b0cc      	sub	sp, #304	; 0x130
 800d1aa:	af00      	add	r7, sp, #0
 800d1ac:	4605      	mov	r5, r0
 800d1ae:	460c      	mov	r4, r1
 800d1b0:	4610      	mov	r0, r2
 800d1b2:	4619      	mov	r1, r3
 800d1b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d1b8:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800d1bc:	462a      	mov	r2, r5
 800d1be:	801a      	strh	r2, [r3, #0]
 800d1c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d1c4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800d1c8:	4622      	mov	r2, r4
 800d1ca:	801a      	strh	r2, [r3, #0]
 800d1cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d1d0:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800d1d4:	4602      	mov	r2, r0
 800d1d6:	701a      	strb	r2, [r3, #0]
 800d1d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d1dc:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800d1e0:	460a      	mov	r2, r1
 800d1e2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800d1e4:	f107 030c 	add.w	r3, r7, #12
 800d1e8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800d1ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d1f0:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800d1f4:	2200      	movs	r2, #0
 800d1f6:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Service_Handle = htob(Service_Handle, 2);
 800d1fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d202:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d206:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800d20a:	8812      	ldrh	r2, [r2, #0]
 800d20c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d20e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d212:	3302      	adds	r3, #2
 800d214:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Char_Handle = htob(Char_Handle, 2);
 800d218:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d21c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d220:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800d224:	8812      	ldrh	r2, [r2, #0]
 800d226:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800d228:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d22c:	3302      	adds	r3, #2
 800d22e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Val_Offset = htob(Val_Offset, 1);
 800d232:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d236:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d23a:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 800d23e:	7812      	ldrb	r2, [r2, #0]
 800d240:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800d242:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d246:	3301      	adds	r3, #1
 800d248:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
 800d24c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d250:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d254:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 800d258:	7812      	ldrb	r2, [r2, #0]
 800d25a:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800d25c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d260:	3301      	adds	r3, #1
 800d262:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 800d266:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d26a:	1d98      	adds	r0, r3, #6
 800d26c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d270:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800d274:	781b      	ldrb	r3, [r3, #0]
 800d276:	461a      	mov	r2, r3
 800d278:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800d27c:	f002 fe44 	bl	800ff08 <memcpy>
    index_input += Char_Value_Length*sizeof(uint8_t);
 800d280:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d284:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800d288:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800d28c:	781b      	ldrb	r3, [r3, #0]
 800d28e:	4413      	add	r3, r2
 800d290:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d294:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d298:	2218      	movs	r2, #24
 800d29a:	2100      	movs	r1, #0
 800d29c:	4618      	mov	r0, r3
 800d29e:	f002 fda7 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800d2a2:	233f      	movs	r3, #63	; 0x3f
 800d2a4:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 800d2a8:	f44f 7383 	mov.w	r3, #262	; 0x106
 800d2ac:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800d2b0:	f107 030c 	add.w	r3, r7, #12
 800d2b4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800d2b8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d2bc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800d2c0:	f107 030b 	add.w	r3, r7, #11
 800d2c4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800d2c8:	2301      	movs	r3, #1
 800d2ca:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d2ce:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d2d2:	2100      	movs	r1, #0
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	f001 ffd1 	bl	800f27c <hci_send_req>
 800d2da:	4603      	mov	r3, r0
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	da01      	bge.n	800d2e4 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800d2e0:	23ff      	movs	r3, #255	; 0xff
 800d2e2:	e00d      	b.n	800d300 <aci_gatt_update_char_value+0x15a>
  if (status) {
 800d2e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d2e8:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800d2ec:	781b      	ldrb	r3, [r3, #0]
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d005      	beq.n	800d2fe <aci_gatt_update_char_value+0x158>
    return status;
 800d2f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d2f6:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800d2fa:	781b      	ldrb	r3, [r3, #0]
 800d2fc:	e000      	b.n	800d300 <aci_gatt_update_char_value+0x15a>
  }
  return BLE_STATUS_SUCCESS;
 800d2fe:	2300      	movs	r3, #0
}
 800d300:	4618      	mov	r0, r3
 800d302:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800d306:	46bd      	mov	sp, r7
 800d308:	bdb0      	pop	{r4, r5, r7, pc}

0800d30a <aci_gatt_allow_read>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gatt_allow_read(uint16_t Connection_Handle)
{
 800d30a:	b580      	push	{r7, lr}
 800d30c:	b0cc      	sub	sp, #304	; 0x130
 800d30e:	af00      	add	r7, sp, #0
 800d310:	4602      	mov	r2, r0
 800d312:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d316:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800d31a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_allow_read_cp0 *cp0 = (aci_gatt_allow_read_cp0*)(cmd_buffer);
 800d31c:	f107 030c 	add.w	r3, r7, #12
 800d320:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800d324:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d328:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800d32c:	2200      	movs	r2, #0
 800d32e:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d330:	2300      	movs	r3, #0
 800d332:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800d336:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d33a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d33e:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800d342:	8812      	ldrh	r2, [r2, #0]
 800d344:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d346:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d34a:	3302      	adds	r3, #2
 800d34c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d350:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d354:	2218      	movs	r2, #24
 800d356:	2100      	movs	r1, #0
 800d358:	4618      	mov	r0, r3
 800d35a:	f002 fd49 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800d35e:	233f      	movs	r3, #63	; 0x3f
 800d360:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x127;
 800d364:	f240 1327 	movw	r3, #295	; 0x127
 800d368:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800d36c:	f107 030c 	add.w	r3, r7, #12
 800d370:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800d374:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d378:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800d37c:	f107 030b 	add.w	r3, r7, #11
 800d380:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800d384:	2301      	movs	r3, #1
 800d386:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d38a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d38e:	2100      	movs	r1, #0
 800d390:	4618      	mov	r0, r3
 800d392:	f001 ff73 	bl	800f27c <hci_send_req>
 800d396:	4603      	mov	r3, r0
 800d398:	2b00      	cmp	r3, #0
 800d39a:	da01      	bge.n	800d3a0 <aci_gatt_allow_read+0x96>
    return BLE_STATUS_TIMEOUT;
 800d39c:	23ff      	movs	r3, #255	; 0xff
 800d39e:	e00d      	b.n	800d3bc <aci_gatt_allow_read+0xb2>
  if (status) {
 800d3a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d3a4:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800d3a8:	781b      	ldrb	r3, [r3, #0]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d005      	beq.n	800d3ba <aci_gatt_allow_read+0xb0>
    return status;
 800d3ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d3b2:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800d3b6:	781b      	ldrb	r3, [r3, #0]
 800d3b8:	e000      	b.n	800d3bc <aci_gatt_allow_read+0xb2>
  }
  return BLE_STATUS_SUCCESS;
 800d3ba:	2300      	movs	r3, #0
}
 800d3bc:	4618      	mov	r0, r3
 800d3be:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800d3c2:	46bd      	mov	sp, r7
 800d3c4:	bd80      	pop	{r7, pc}

0800d3c6 <aci_hal_get_firmware_details>:
                                        uint8_t *BTLE_Stack_version_minor,
                                        uint8_t *BTLE_Stack_version_patch,
                                        uint8_t *BTLE_Stack_development,
                                        uint16_t *BTLE_Stack_variant,
                                        uint16_t *BTLE_Stack_Build_Number)
{
 800d3c6:	b580      	push	{r7, lr}
 800d3c8:	b08e      	sub	sp, #56	; 0x38
 800d3ca:	af00      	add	r7, sp, #0
 800d3cc:	60f8      	str	r0, [r7, #12]
 800d3ce:	60b9      	str	r1, [r7, #8]
 800d3d0:	607a      	str	r2, [r7, #4]
 800d3d2:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  aci_hal_get_firmware_details_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800d3d4:	f107 0310 	add.w	r3, r7, #16
 800d3d8:	220f      	movs	r2, #15
 800d3da:	2100      	movs	r1, #0
 800d3dc:	4618      	mov	r0, r3
 800d3de:	f002 fd07 	bl	800fdf0 <memset>
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d3e2:	f107 0320 	add.w	r3, r7, #32
 800d3e6:	2218      	movs	r2, #24
 800d3e8:	2100      	movs	r1, #0
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	f002 fd00 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800d3f0:	233f      	movs	r3, #63	; 0x3f
 800d3f2:	843b      	strh	r3, [r7, #32]
  rq.ocf = 0x001;
 800d3f4:	2301      	movs	r3, #1
 800d3f6:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.rparam = &resp;
 800d3f8:	f107 0310 	add.w	r3, r7, #16
 800d3fc:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = sizeof(resp);
 800d3fe:	230f      	movs	r3, #15
 800d400:	637b      	str	r3, [r7, #52]	; 0x34
  if (hci_send_req(&rq, FALSE) < 0)
 800d402:	f107 0320 	add.w	r3, r7, #32
 800d406:	2100      	movs	r1, #0
 800d408:	4618      	mov	r0, r3
 800d40a:	f001 ff37 	bl	800f27c <hci_send_req>
 800d40e:	4603      	mov	r3, r0
 800d410:	2b00      	cmp	r3, #0
 800d412:	da01      	bge.n	800d418 <aci_hal_get_firmware_details+0x52>
    return BLE_STATUS_TIMEOUT;
 800d414:	23ff      	movs	r3, #255	; 0xff
 800d416:	e02c      	b.n	800d472 <aci_hal_get_firmware_details+0xac>
  if (resp.Status) {
 800d418:	7c3b      	ldrb	r3, [r7, #16]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d001      	beq.n	800d422 <aci_hal_get_firmware_details+0x5c>
    return resp.Status;
 800d41e:	7c3b      	ldrb	r3, [r7, #16]
 800d420:	e027      	b.n	800d472 <aci_hal_get_firmware_details+0xac>
  }
  *DTM_version_major = btoh(resp.DTM_version_major, 1);
 800d422:	7c7a      	ldrb	r2, [r7, #17]
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	701a      	strb	r2, [r3, #0]
  *DTM_version_minor = btoh(resp.DTM_version_minor, 1);
 800d428:	7cba      	ldrb	r2, [r7, #18]
 800d42a:	68bb      	ldr	r3, [r7, #8]
 800d42c:	701a      	strb	r2, [r3, #0]
  *DTM_version_patch = btoh(resp.DTM_version_patch, 1);
 800d42e:	7cfa      	ldrb	r2, [r7, #19]
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	701a      	strb	r2, [r3, #0]
  *DTM_variant = btoh(resp.DTM_variant, 1);
 800d434:	7d3a      	ldrb	r2, [r7, #20]
 800d436:	683b      	ldr	r3, [r7, #0]
 800d438:	701a      	strb	r2, [r3, #0]
  *DTM_Build_Number = btoh(resp.DTM_Build_Number, 2);
 800d43a:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 800d43e:	b29a      	uxth	r2, r3
 800d440:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d442:	801a      	strh	r2, [r3, #0]
  *BTLE_Stack_version_major = btoh(resp.BTLE_Stack_version_major, 1);
 800d444:	7dfa      	ldrb	r2, [r7, #23]
 800d446:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d448:	701a      	strb	r2, [r3, #0]
  *BTLE_Stack_version_minor = btoh(resp.BTLE_Stack_version_minor, 1);
 800d44a:	7e3a      	ldrb	r2, [r7, #24]
 800d44c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d44e:	701a      	strb	r2, [r3, #0]
  *BTLE_Stack_version_patch = btoh(resp.BTLE_Stack_version_patch, 1);
 800d450:	7e7a      	ldrb	r2, [r7, #25]
 800d452:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d454:	701a      	strb	r2, [r3, #0]
  *BTLE_Stack_development = btoh(resp.BTLE_Stack_development, 1);
 800d456:	7eba      	ldrb	r2, [r7, #26]
 800d458:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d45a:	701a      	strb	r2, [r3, #0]
  *BTLE_Stack_variant = btoh(resp.BTLE_Stack_variant, 2);
 800d45c:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 800d460:	b29a      	uxth	r2, r3
 800d462:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d464:	801a      	strh	r2, [r3, #0]
  *BTLE_Stack_Build_Number = btoh(resp.BTLE_Stack_Build_Number, 2);
 800d466:	f8b7 301d 	ldrh.w	r3, [r7, #29]
 800d46a:	b29a      	uxth	r2, r3
 800d46c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d46e:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800d470:	2300      	movs	r3, #0
}
 800d472:	4618      	mov	r0, r3
 800d474:	3738      	adds	r7, #56	; 0x38
 800d476:	46bd      	mov	sp, r7
 800d478:	bd80      	pop	{r7, pc}

0800d47a <aci_hal_write_config_data>:
tBleStatus aci_hal_write_config_data(uint8_t Offset,
                                     uint8_t Length,
                                     uint8_t Value[])
{
 800d47a:	b580      	push	{r7, lr}
 800d47c:	b0cc      	sub	sp, #304	; 0x130
 800d47e:	af00      	add	r7, sp, #0
 800d480:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d484:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800d488:	601a      	str	r2, [r3, #0]
 800d48a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d48e:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800d492:	4602      	mov	r2, r0
 800d494:	701a      	strb	r2, [r3, #0]
 800d496:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d49a:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800d49e:	460a      	mov	r2, r1
 800d4a0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800d4a2:	f107 030c 	add.w	r3, r7, #12
 800d4a6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800d4aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d4ae:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d4b6:	2300      	movs	r3, #0
 800d4b8:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Offset = htob(Offset, 1);
 800d4bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d4c0:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d4c4:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800d4c8:	7812      	ldrb	r2, [r2, #0]
 800d4ca:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d4cc:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d4d0:	3301      	adds	r3, #1
 800d4d2:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Length = htob(Length, 1);
 800d4d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d4da:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d4de:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800d4e2:	7812      	ldrb	r2, [r2, #0]
 800d4e4:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800d4e6:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d4ea:	3301      	adds	r3, #1
 800d4ec:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 800d4f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d4f4:	1c98      	adds	r0, r3, #2
 800d4f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d4fa:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800d4fe:	781a      	ldrb	r2, [r3, #0]
 800d500:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d504:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800d508:	6819      	ldr	r1, [r3, #0]
 800d50a:	f002 fcfd 	bl	800ff08 <memcpy>
    index_input += Length*sizeof(uint8_t);
 800d50e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d512:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800d516:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800d51a:	781b      	ldrb	r3, [r3, #0]
 800d51c:	4413      	add	r3, r2
 800d51e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d522:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d526:	2218      	movs	r2, #24
 800d528:	2100      	movs	r1, #0
 800d52a:	4618      	mov	r0, r3
 800d52c:	f002 fc60 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800d530:	233f      	movs	r3, #63	; 0x3f
 800d532:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 800d536:	230c      	movs	r3, #12
 800d538:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800d53c:	f107 030c 	add.w	r3, r7, #12
 800d540:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800d544:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d548:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800d54c:	f107 030b 	add.w	r3, r7, #11
 800d550:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800d554:	2301      	movs	r3, #1
 800d556:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d55a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d55e:	2100      	movs	r1, #0
 800d560:	4618      	mov	r0, r3
 800d562:	f001 fe8b 	bl	800f27c <hci_send_req>
 800d566:	4603      	mov	r3, r0
 800d568:	2b00      	cmp	r3, #0
 800d56a:	da01      	bge.n	800d570 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800d56c:	23ff      	movs	r3, #255	; 0xff
 800d56e:	e00d      	b.n	800d58c <aci_hal_write_config_data+0x112>
  if (status) {
 800d570:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d574:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800d578:	781b      	ldrb	r3, [r3, #0]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d005      	beq.n	800d58a <aci_hal_write_config_data+0x110>
    return status;
 800d57e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d582:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800d586:	781b      	ldrb	r3, [r3, #0]
 800d588:	e000      	b.n	800d58c <aci_hal_write_config_data+0x112>
  }
  return BLE_STATUS_SUCCESS;
 800d58a:	2300      	movs	r3, #0
}
 800d58c:	4618      	mov	r0, r3
 800d58e:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800d592:	46bd      	mov	sp, r7
 800d594:	bd80      	pop	{r7, pc}

0800d596 <aci_hal_read_config_data>:
tBleStatus aci_hal_read_config_data(uint8_t Offset,
                                    uint8_t *Data_Length,
                                    uint8_t Data[])
{
 800d596:	b580      	push	{r7, lr}
 800d598:	b0ee      	sub	sp, #440	; 0x1b8
 800d59a:	af00      	add	r7, sp, #0
 800d59c:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800d5a0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800d5a4:	6019      	str	r1, [r3, #0]
 800d5a6:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800d5aa:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800d5ae:	601a      	str	r2, [r3, #0]
 800d5b0:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800d5b4:	f2a3 13a9 	subw	r3, r3, #425	; 0x1a9
 800d5b8:	4602      	mov	r2, r0
 800d5ba:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_read_config_data_cp0 *cp0 = (aci_hal_read_config_data_cp0*)(cmd_buffer);
 800d5bc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800d5c0:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
  aci_hal_read_config_data_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800d5c4:	f107 0314 	add.w	r3, r7, #20
 800d5c8:	2280      	movs	r2, #128	; 0x80
 800d5ca:	2100      	movs	r1, #0
 800d5cc:	4618      	mov	r0, r3
 800d5ce:	f002 fc0f 	bl	800fdf0 <memset>
  uint8_t index_input = 0;
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	f887 31b3 	strb.w	r3, [r7, #435]	; 0x1b3
  cp0->Offset = htob(Offset, 1);
 800d5d8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800d5dc:	f507 72dc 	add.w	r2, r7, #440	; 0x1b8
 800d5e0:	f2a2 12a9 	subw	r2, r2, #425	; 0x1a9
 800d5e4:	7812      	ldrb	r2, [r2, #0]
 800d5e6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d5e8:	f897 31b3 	ldrb.w	r3, [r7, #435]	; 0x1b3
 800d5ec:	3301      	adds	r3, #1
 800d5ee:	f887 31b3 	strb.w	r3, [r7, #435]	; 0x1b3
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d5f2:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 800d5f6:	2218      	movs	r2, #24
 800d5f8:	2100      	movs	r1, #0
 800d5fa:	4618      	mov	r0, r3
 800d5fc:	f002 fbf8 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800d600:	233f      	movs	r3, #63	; 0x3f
 800d602:	f8a7 3198 	strh.w	r3, [r7, #408]	; 0x198
  rq.ocf = 0x00d;
 800d606:	230d      	movs	r3, #13
 800d608:	f8a7 319a 	strh.w	r3, [r7, #410]	; 0x19a
  rq.cparam = cmd_buffer;
 800d60c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800d610:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
  rq.clen = index_input;
 800d614:	f897 31b3 	ldrb.w	r3, [r7, #435]	; 0x1b3
 800d618:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
  rq.rparam = &resp;
 800d61c:	f107 0314 	add.w	r3, r7, #20
 800d620:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
  rq.rlen = sizeof(resp);
 800d624:	2380      	movs	r3, #128	; 0x80
 800d626:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  if (hci_send_req(&rq, FALSE) < 0)
 800d62a:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 800d62e:	2100      	movs	r1, #0
 800d630:	4618      	mov	r0, r3
 800d632:	f001 fe23 	bl	800f27c <hci_send_req>
 800d636:	4603      	mov	r3, r0
 800d638:	2b00      	cmp	r3, #0
 800d63a:	da01      	bge.n	800d640 <aci_hal_read_config_data+0xaa>
    return BLE_STATUS_TIMEOUT;
 800d63c:	23ff      	movs	r3, #255	; 0xff
 800d63e:	e029      	b.n	800d694 <aci_hal_read_config_data+0xfe>
  if (resp.Status) {
 800d640:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800d644:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 800d648:	781b      	ldrb	r3, [r3, #0]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d005      	beq.n	800d65a <aci_hal_read_config_data+0xc4>
    return resp.Status;
 800d64e:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800d652:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 800d656:	781b      	ldrb	r3, [r3, #0]
 800d658:	e01c      	b.n	800d694 <aci_hal_read_config_data+0xfe>
  }
  *Data_Length = btoh(resp.Data_Length, 1);
 800d65a:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800d65e:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 800d662:	785a      	ldrb	r2, [r3, #1]
 800d664:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800d668:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	701a      	strb	r2, [r3, #0]
  BLUENRG_memcpy((void *) Data, (const void *) resp.Data, *Data_Length*sizeof(uint8_t));
 800d670:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800d674:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	781b      	ldrb	r3, [r3, #0]
 800d67c:	461a      	mov	r2, r3
 800d67e:	f107 0314 	add.w	r3, r7, #20
 800d682:	1c99      	adds	r1, r3, #2
 800d684:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800d688:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800d68c:	6818      	ldr	r0, [r3, #0]
 800d68e:	f002 fc3b 	bl	800ff08 <memcpy>
  return BLE_STATUS_SUCCESS;
 800d692:	2300      	movs	r3, #0
}
 800d694:	4618      	mov	r0, r3
 800d696:	f507 77dc 	add.w	r7, r7, #440	; 0x1b8
 800d69a:	46bd      	mov	sp, r7
 800d69c:	bd80      	pop	{r7, pc}

0800d69e <aci_hal_set_tx_power_level>:
tBleStatus aci_hal_set_tx_power_level(uint8_t En_High_Power,
                                      uint8_t PA_Level)
{
 800d69e:	b580      	push	{r7, lr}
 800d6a0:	b0cc      	sub	sp, #304	; 0x130
 800d6a2:	af00      	add	r7, sp, #0
 800d6a4:	4602      	mov	r2, r0
 800d6a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d6aa:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800d6ae:	701a      	strb	r2, [r3, #0]
 800d6b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d6b4:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800d6b8:	460a      	mov	r2, r1
 800d6ba:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800d6bc:	f107 030c 	add.w	r3, r7, #12
 800d6c0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800d6c4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d6c8:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800d6cc:	2200      	movs	r2, #0
 800d6ce:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d6d0:	2300      	movs	r3, #0
 800d6d2:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->En_High_Power = htob(En_High_Power, 1);
 800d6d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d6da:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d6de:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800d6e2:	7812      	ldrb	r2, [r2, #0]
 800d6e4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d6e6:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d6ea:	3301      	adds	r3, #1
 800d6ec:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->PA_Level = htob(PA_Level, 1);
 800d6f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d6f4:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d6f8:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800d6fc:	7812      	ldrb	r2, [r2, #0]
 800d6fe:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800d700:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d704:	3301      	adds	r3, #1
 800d706:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d70a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d70e:	2218      	movs	r2, #24
 800d710:	2100      	movs	r1, #0
 800d712:	4618      	mov	r0, r3
 800d714:	f002 fb6c 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800d718:	233f      	movs	r3, #63	; 0x3f
 800d71a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00f;
 800d71e:	230f      	movs	r3, #15
 800d720:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800d724:	f107 030c 	add.w	r3, r7, #12
 800d728:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800d72c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d730:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800d734:	f107 030b 	add.w	r3, r7, #11
 800d738:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800d73c:	2301      	movs	r3, #1
 800d73e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d742:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d746:	2100      	movs	r1, #0
 800d748:	4618      	mov	r0, r3
 800d74a:	f001 fd97 	bl	800f27c <hci_send_req>
 800d74e:	4603      	mov	r3, r0
 800d750:	2b00      	cmp	r3, #0
 800d752:	da01      	bge.n	800d758 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800d754:	23ff      	movs	r3, #255	; 0xff
 800d756:	e00d      	b.n	800d774 <aci_hal_set_tx_power_level+0xd6>
  if (status) {
 800d758:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d75c:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800d760:	781b      	ldrb	r3, [r3, #0]
 800d762:	2b00      	cmp	r3, #0
 800d764:	d005      	beq.n	800d772 <aci_hal_set_tx_power_level+0xd4>
    return status;
 800d766:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d76a:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800d76e:	781b      	ldrb	r3, [r3, #0]
 800d770:	e000      	b.n	800d774 <aci_hal_set_tx_power_level+0xd6>
  }
  return BLE_STATUS_SUCCESS;
 800d772:	2300      	movs	r3, #0
}
 800d774:	4618      	mov	r0, r3
 800d776:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800d77a:	46bd      	mov	sp, r7
 800d77c:	bd80      	pop	{r7, pc}

0800d77e <aci_l2cap_connection_parameter_update_req>:
tBleStatus aci_l2cap_connection_parameter_update_req(uint16_t Connection_Handle,
                                                     uint16_t Conn_Interval_Min,
                                                     uint16_t Conn_Interval_Max,
                                                     uint16_t Slave_latency,
                                                     uint16_t Timeout_Multiplier)
{
 800d77e:	b5b0      	push	{r4, r5, r7, lr}
 800d780:	b0cc      	sub	sp, #304	; 0x130
 800d782:	af00      	add	r7, sp, #0
 800d784:	4605      	mov	r5, r0
 800d786:	460c      	mov	r4, r1
 800d788:	4610      	mov	r0, r2
 800d78a:	4619      	mov	r1, r3
 800d78c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d790:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800d794:	462a      	mov	r2, r5
 800d796:	801a      	strh	r2, [r3, #0]
 800d798:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d79c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800d7a0:	4622      	mov	r2, r4
 800d7a2:	801a      	strh	r2, [r3, #0]
 800d7a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d7a8:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800d7ac:	4602      	mov	r2, r0
 800d7ae:	801a      	strh	r2, [r3, #0]
 800d7b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d7b4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800d7b8:	460a      	mov	r2, r1
 800d7ba:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_l2cap_connection_parameter_update_req_cp0 *cp0 = (aci_l2cap_connection_parameter_update_req_cp0*)(cmd_buffer);
 800d7bc:	f107 030c 	add.w	r3, r7, #12
 800d7c0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800d7c4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d7c8:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800d7cc:	2200      	movs	r2, #0
 800d7ce:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800d7d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d7da:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d7de:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800d7e2:	8812      	ldrh	r2, [r2, #0]
 800d7e4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d7e6:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d7ea:	3302      	adds	r3, #2
 800d7ec:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Conn_Interval_Min = htob(Conn_Interval_Min, 2);
 800d7f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d7f4:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d7f8:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800d7fc:	8812      	ldrh	r2, [r2, #0]
 800d7fe:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800d800:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d804:	3302      	adds	r3, #2
 800d806:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Conn_Interval_Max = htob(Conn_Interval_Max, 2);
 800d80a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d80e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d812:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 800d816:	8812      	ldrh	r2, [r2, #0]
 800d818:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 800d81a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d81e:	3302      	adds	r3, #2
 800d820:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Slave_latency = htob(Slave_latency, 2);
 800d824:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d828:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800d82c:	f5a2 7298 	sub.w	r2, r2, #304	; 0x130
 800d830:	8812      	ldrh	r2, [r2, #0]
 800d832:	80da      	strh	r2, [r3, #6]
  index_input += 2;
 800d834:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d838:	3302      	adds	r3, #2
 800d83a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Timeout_Multiplier = htob(Timeout_Multiplier, 2);
 800d83e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800d842:	f8b7 2140 	ldrh.w	r2, [r7, #320]	; 0x140
 800d846:	811a      	strh	r2, [r3, #8]
  index_input += 2;
 800d848:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d84c:	3302      	adds	r3, #2
 800d84e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d852:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d856:	2218      	movs	r2, #24
 800d858:	2100      	movs	r1, #0
 800d85a:	4618      	mov	r0, r3
 800d85c:	f002 fac8 	bl	800fdf0 <memset>
  rq.ogf = 0x3f;
 800d860:	233f      	movs	r3, #63	; 0x3f
 800d862:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x181;
 800d866:	f240 1381 	movw	r3, #385	; 0x181
 800d86a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.event = 0x0F;
 800d86e:	230f      	movs	r3, #15
 800d870:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  rq.cparam = cmd_buffer;
 800d874:	f107 030c 	add.w	r3, r7, #12
 800d878:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800d87c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800d880:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800d884:	f107 030b 	add.w	r3, r7, #11
 800d888:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800d88c:	2301      	movs	r3, #1
 800d88e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d892:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d896:	2100      	movs	r1, #0
 800d898:	4618      	mov	r0, r3
 800d89a:	f001 fcef 	bl	800f27c <hci_send_req>
 800d89e:	4603      	mov	r3, r0
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	da01      	bge.n	800d8a8 <aci_l2cap_connection_parameter_update_req+0x12a>
    return BLE_STATUS_TIMEOUT;
 800d8a4:	23ff      	movs	r3, #255	; 0xff
 800d8a6:	e00d      	b.n	800d8c4 <aci_l2cap_connection_parameter_update_req+0x146>
  if (status) {
 800d8a8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d8ac:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800d8b0:	781b      	ldrb	r3, [r3, #0]
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d005      	beq.n	800d8c2 <aci_l2cap_connection_parameter_update_req+0x144>
    return status;
 800d8b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d8ba:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800d8be:	781b      	ldrb	r3, [r3, #0]
 800d8c0:	e000      	b.n	800d8c4 <aci_l2cap_connection_parameter_update_req+0x146>
  }
  return BLE_STATUS_SUCCESS;
 800d8c2:	2300      	movs	r3, #0
}
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800d8ca:	46bd      	mov	sp, r7
 800d8cc:	bdb0      	pop	{r4, r5, r7, pc}

0800d8ce <hci_disconnection_complete_event_process>:
 * @param Reason Reason for disconnection. See Error Codes.
 * @retval None
 */

tBleStatus hci_disconnection_complete_event_process(uint8_t *buffer_in)
{
 800d8ce:	b580      	push	{r7, lr}
 800d8d0:	b084      	sub	sp, #16
 800d8d2:	af00      	add	r7, sp, #0
 800d8d4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800d8d6:	2300      	movs	r3, #0
 800d8d8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_disconnection_complete_event_rp0 *rp0 = (hci_disconnection_complete_event_rp0 *)buffer_in;
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	60bb      	str	r3, [r7, #8]
  hci_disconnection_complete_event(rp0->Status,
 800d8de:	68bb      	ldr	r3, [r7, #8]
 800d8e0:	7818      	ldrb	r0, [r3, #0]
 800d8e2:	68bb      	ldr	r3, [r7, #8]
 800d8e4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d8e8:	b299      	uxth	r1, r3
 800d8ea:	68bb      	ldr	r3, [r7, #8]
 800d8ec:	78db      	ldrb	r3, [r3, #3]
 800d8ee:	461a      	mov	r2, r3
 800d8f0:	f7f8 fe5c 	bl	80065ac <hci_disconnection_complete_event>
                                   rp0->Connection_Handle,
                                   rp0->Reason);

  return status;
 800d8f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	3710      	adds	r7, #16
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	bd80      	pop	{r7, pc}

0800d8fe <hci_encryption_change_event_process>:
 *        - 0x01: Link Level Encryption is ON with AES-CCM
 * @retval None
 */

tBleStatus hci_encryption_change_event_process(uint8_t *buffer_in)
{
 800d8fe:	b580      	push	{r7, lr}
 800d900:	b084      	sub	sp, #16
 800d902:	af00      	add	r7, sp, #0
 800d904:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800d906:	2300      	movs	r3, #0
 800d908:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_change_event_rp0 *rp0 = (hci_encryption_change_event_rp0 *)buffer_in;
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	60bb      	str	r3, [r7, #8]
  hci_encryption_change_event(rp0->Status,
 800d90e:	68bb      	ldr	r3, [r7, #8]
 800d910:	7818      	ldrb	r0, [r3, #0]
 800d912:	68bb      	ldr	r3, [r7, #8]
 800d914:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d918:	b299      	uxth	r1, r3
 800d91a:	68bb      	ldr	r3, [r7, #8]
 800d91c:	78db      	ldrb	r3, [r3, #3]
 800d91e:	461a      	mov	r2, r3
 800d920:	f000 ffca 	bl	800e8b8 <hci_encryption_change_event>
                              rp0->Connection_Handle,
                              rp0->Encryption_Enabled);

  return status;
 800d924:	7bfb      	ldrb	r3, [r7, #15]
}
 800d926:	4618      	mov	r0, r3
 800d928:	3710      	adds	r7, #16
 800d92a:	46bd      	mov	sp, r7
 800d92c:	bd80      	pop	{r7, pc}

0800d92e <hci_read_remote_version_information_complete_event_process>:
 * @param Subversion Subversion of the LMP in the remote Controller
 * @retval None
 */

tBleStatus hci_read_remote_version_information_complete_event_process(uint8_t *buffer_in)
{
 800d92e:	b590      	push	{r4, r7, lr}
 800d930:	b087      	sub	sp, #28
 800d932:	af02      	add	r7, sp, #8
 800d934:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800d936:	2300      	movs	r3, #0
 800d938:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_read_remote_version_information_complete_event_rp0 *rp0 = (hci_read_remote_version_information_complete_event_rp0 *)buffer_in;
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	60bb      	str	r3, [r7, #8]
  hci_read_remote_version_information_complete_event(rp0->Status,
 800d93e:	68bb      	ldr	r3, [r7, #8]
 800d940:	7818      	ldrb	r0, [r3, #0]
 800d942:	68bb      	ldr	r3, [r7, #8]
 800d944:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d948:	b299      	uxth	r1, r3
 800d94a:	68bb      	ldr	r3, [r7, #8]
 800d94c:	78da      	ldrb	r2, [r3, #3]
 800d94e:	68bb      	ldr	r3, [r7, #8]
 800d950:	889b      	ldrh	r3, [r3, #4]
 800d952:	b29c      	uxth	r4, r3
 800d954:	68bb      	ldr	r3, [r7, #8]
 800d956:	88db      	ldrh	r3, [r3, #6]
 800d958:	b29b      	uxth	r3, r3
 800d95a:	9300      	str	r3, [sp, #0]
 800d95c:	4623      	mov	r3, r4
 800d95e:	f000 ffba 	bl	800e8d6 <hci_read_remote_version_information_complete_event>
                                                     rp0->Connection_Handle,
                                                     rp0->Version,
                                                     rp0->Manufacturer_Name,
                                                     rp0->Subversion);

  return status;
 800d962:	7bfb      	ldrb	r3, [r7, #15]
}
 800d964:	4618      	mov	r0, r3
 800d966:	3714      	adds	r7, #20
 800d968:	46bd      	mov	sp, r7
 800d96a:	bd90      	pop	{r4, r7, pc}

0800d96c <hci_hardware_error_event_process>:
 *        - 0x03: Internal queue overflow error
 * @retval None
 */

tBleStatus hci_hardware_error_event_process(uint8_t *buffer_in)
{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	b084      	sub	sp, #16
 800d970:	af00      	add	r7, sp, #0
 800d972:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800d974:	2300      	movs	r3, #0
 800d976:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_hardware_error_event_rp0 *rp0 = (hci_hardware_error_event_rp0 *)buffer_in;
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	60bb      	str	r3, [r7, #8]
  hci_hardware_error_event(rp0->Hardware_Code);
 800d97c:	68bb      	ldr	r3, [r7, #8]
 800d97e:	781b      	ldrb	r3, [r3, #0]
 800d980:	4618      	mov	r0, r3
 800d982:	f000 ffbc 	bl	800e8fe <hci_hardware_error_event>

  return status;
 800d986:	7bfb      	ldrb	r3, [r7, #15]
}
 800d988:	4618      	mov	r0, r3
 800d98a:	3710      	adds	r7, #16
 800d98c:	46bd      	mov	sp, r7
 800d98e:	bd80      	pop	{r7, pc}

0800d990 <hci_number_of_completed_packets_event_process>:
 * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
 * @retval None
 */

tBleStatus hci_number_of_completed_packets_event_process(uint8_t *buffer_in)
{
 800d990:	b580      	push	{r7, lr}
 800d992:	b0a6      	sub	sp, #152	; 0x98
 800d994:	af00      	add	r7, sp, #0
 800d996:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800d998:	2300      	movs	r3, #0
 800d99a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  hci_number_of_completed_packets_event_rp0 *rp0 = (hci_number_of_completed_packets_event_rp0 *)buffer_in;
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 1;
 800d9a4:	2301      	movs	r3, #1
 800d9a6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Packets_Pair_Entry_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800d9aa:	2300      	movs	r3, #0
 800d9ac:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800d9b0:	e02e      	b.n	800da10 <hci_number_of_completed_packets_event_process+0x80>
    Handle_Packets_Pair_Entry[i].Connection_Handle = rp0->Handle_Packets_Pair_Entry[i].Connection_Handle;
 800d9b2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800d9b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d9ba:	009b      	lsls	r3, r3, #2
 800d9bc:	4413      	add	r3, r2
 800d9be:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d9c2:	b29a      	uxth	r2, r3
 800d9c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d9c8:	009b      	lsls	r3, r3, #2
 800d9ca:	3398      	adds	r3, #152	; 0x98
 800d9cc:	443b      	add	r3, r7
 800d9ce:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 800d9d2:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800d9d6:	3302      	adds	r3, #2
 800d9d8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets = rp0->Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets;
 800d9dc:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800d9e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d9e4:	009b      	lsls	r3, r3, #2
 800d9e6:	4413      	add	r3, r2
 800d9e8:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800d9ec:	b29a      	uxth	r2, r3
 800d9ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d9f2:	009b      	lsls	r3, r3, #2
 800d9f4:	3398      	adds	r3, #152	; 0x98
 800d9f6:	443b      	add	r3, r7
 800d9f8:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 800d9fc:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800da00:	3302      	adds	r3, #2
 800da02:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800da06:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800da0a:	3301      	adds	r3, #1
 800da0c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800da10:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800da14:	781b      	ldrb	r3, [r3, #0]
 800da16:	461a      	mov	r2, r3
 800da18:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800da1c:	4293      	cmp	r3, r2
 800da1e:	dbc8      	blt.n	800d9b2 <hci_number_of_completed_packets_event_process+0x22>
  }
  hci_number_of_completed_packets_event(rp0->Number_of_Handles,
 800da20:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800da24:	781b      	ldrb	r3, [r3, #0]
 800da26:	f107 0208 	add.w	r2, r7, #8
 800da2a:	4611      	mov	r1, r2
 800da2c:	4618      	mov	r0, r3
 800da2e:	f000 ff71 	bl	800e914 <hci_number_of_completed_packets_event>
                                        Handle_Packets_Pair_Entry);

  return status;
 800da32:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 800da36:	4618      	mov	r0, r3
 800da38:	3798      	adds	r7, #152	; 0x98
 800da3a:	46bd      	mov	sp, r7
 800da3c:	bd80      	pop	{r7, pc}

0800da3e <hci_data_buffer_overflow_event_process>:
 *        - 0x01: ACL Buffer Overflow
 * @retval None
 */

tBleStatus hci_data_buffer_overflow_event_process(uint8_t *buffer_in)
{
 800da3e:	b580      	push	{r7, lr}
 800da40:	b084      	sub	sp, #16
 800da42:	af00      	add	r7, sp, #0
 800da44:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800da46:	2300      	movs	r3, #0
 800da48:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_data_buffer_overflow_event_rp0 *rp0 = (hci_data_buffer_overflow_event_rp0 *)buffer_in;
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	60bb      	str	r3, [r7, #8]
  hci_data_buffer_overflow_event(rp0->Link_Type);
 800da4e:	68bb      	ldr	r3, [r7, #8]
 800da50:	781b      	ldrb	r3, [r3, #0]
 800da52:	4618      	mov	r0, r3
 800da54:	f000 ff6a 	bl	800e92c <hci_data_buffer_overflow_event>

  return status;
 800da58:	7bfb      	ldrb	r3, [r7, #15]
}
 800da5a:	4618      	mov	r0, r3
 800da5c:	3710      	adds	r7, #16
 800da5e:	46bd      	mov	sp, r7
 800da60:	bd80      	pop	{r7, pc}

0800da62 <hci_encryption_key_refresh_complete_event_process>:
 *        - 0x0000 ... 0x0EFF
 * @retval None
 */

tBleStatus hci_encryption_key_refresh_complete_event_process(uint8_t *buffer_in)
{
 800da62:	b580      	push	{r7, lr}
 800da64:	b084      	sub	sp, #16
 800da66:	af00      	add	r7, sp, #0
 800da68:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800da6a:	2300      	movs	r3, #0
 800da6c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_key_refresh_complete_event_rp0 *rp0 = (hci_encryption_key_refresh_complete_event_rp0 *)buffer_in;
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	60bb      	str	r3, [r7, #8]
  hci_encryption_key_refresh_complete_event(rp0->Status,
 800da72:	68bb      	ldr	r3, [r7, #8]
 800da74:	781a      	ldrb	r2, [r3, #0]
 800da76:	68bb      	ldr	r3, [r7, #8]
 800da78:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800da7c:	b29b      	uxth	r3, r3
 800da7e:	4619      	mov	r1, r3
 800da80:	4610      	mov	r0, r2
 800da82:	f000 ff5e 	bl	800e942 <hci_encryption_key_refresh_complete_event>
                                            rp0->Connection_Handle);

  return status;
 800da86:	7bfb      	ldrb	r3, [r7, #15]
}
 800da88:	4618      	mov	r0, r3
 800da8a:	3710      	adds	r7, #16
 800da8c:	46bd      	mov	sp, r7
 800da8e:	bd80      	pop	{r7, pc}

0800da90 <aci_blue_initialized_event_process>:
 *        - 0x09: System reset due to ECC error
 * @retval None
 */

tBleStatus aci_blue_initialized_event_process(uint8_t *buffer_in)
{
 800da90:	b580      	push	{r7, lr}
 800da92:	b084      	sub	sp, #16
 800da94:	af00      	add	r7, sp, #0
 800da96:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800da98:	2300      	movs	r3, #0
 800da9a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_initialized_event_rp0 *rp0 = (aci_blue_initialized_event_rp0 *)buffer_in;
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	60bb      	str	r3, [r7, #8]
  aci_blue_initialized_event(rp0->Reason_Code);
 800daa0:	68bb      	ldr	r3, [r7, #8]
 800daa2:	781b      	ldrb	r3, [r3, #0]
 800daa4:	4618      	mov	r0, r3
 800daa6:	f001 f9b8 	bl	800ee1a <aci_blue_initialized_event>

  return status;
 800daaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800daac:	4618      	mov	r0, r3
 800daae:	3710      	adds	r7, #16
 800dab0:	46bd      	mov	sp, r7
 800dab2:	bd80      	pop	{r7, pc}

0800dab4 <aci_blue_events_lost_event_process>:
 *        - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
 * @retval None
 */

tBleStatus aci_blue_events_lost_event_process(uint8_t *buffer_in)
{
 800dab4:	b580      	push	{r7, lr}
 800dab6:	b084      	sub	sp, #16
 800dab8:	af00      	add	r7, sp, #0
 800daba:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dabc:	2300      	movs	r3, #0
 800dabe:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_events_lost_event_rp0 *rp0 = (aci_blue_events_lost_event_rp0 *)buffer_in;
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	60bb      	str	r3, [r7, #8]
  aci_blue_events_lost_event(rp0->Lost_Events);
 800dac4:	68bb      	ldr	r3, [r7, #8]
 800dac6:	4618      	mov	r0, r3
 800dac8:	f001 f9b2 	bl	800ee30 <aci_blue_events_lost_event>

  return status;
 800dacc:	7bfb      	ldrb	r3, [r7, #15]
}
 800dace:	4618      	mov	r0, r3
 800dad0:	3710      	adds	r7, #16
 800dad2:	46bd      	mov	sp, r7
 800dad4:	bd80      	pop	{r7, pc}

0800dad6 <aci_blue_crash_info_event_process>:
 * @param Debug_Data Debug data
 * @retval None
 */

tBleStatus aci_blue_crash_info_event_process(uint8_t *buffer_in)
{
 800dad6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dada:	b08d      	sub	sp, #52	; 0x34
 800dadc:	af08      	add	r7, sp, #32
 800dade:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dae0:	2300      	movs	r3, #0
 800dae2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_crash_info_event_rp0 *rp0 = (aci_blue_crash_info_event_rp0 *)buffer_in;
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	60bb      	str	r3, [r7, #8]
  aci_blue_crash_info_event(rp0->Crash_Type,
 800dae8:	68bb      	ldr	r3, [r7, #8]
 800daea:	f893 c000 	ldrb.w	ip, [r3]
 800daee:	68bb      	ldr	r3, [r7, #8]
 800daf0:	f8d3 e001 	ldr.w	lr, [r3, #1]
 800daf4:	68bb      	ldr	r3, [r7, #8]
 800daf6:	f8d3 8005 	ldr.w	r8, [r3, #5]
 800dafa:	68bb      	ldr	r3, [r7, #8]
 800dafc:	f8d3 9009 	ldr.w	r9, [r3, #9]
 800db00:	68bb      	ldr	r3, [r7, #8]
 800db02:	f8d3 300d 	ldr.w	r3, [r3, #13]
 800db06:	603b      	str	r3, [r7, #0]
 800db08:	68ba      	ldr	r2, [r7, #8]
 800db0a:	f8d2 2011 	ldr.w	r2, [r2, #17]
 800db0e:	68b9      	ldr	r1, [r7, #8]
 800db10:	f8d1 1015 	ldr.w	r1, [r1, #21]
 800db14:	68b8      	ldr	r0, [r7, #8]
 800db16:	f8d0 0019 	ldr.w	r0, [r0, #25]
 800db1a:	68bc      	ldr	r4, [r7, #8]
 800db1c:	f8d4 401d 	ldr.w	r4, [r4, #29]
 800db20:	68bd      	ldr	r5, [r7, #8]
 800db22:	f8d5 5021 	ldr.w	r5, [r5, #33]	; 0x21
 800db26:	68be      	ldr	r6, [r7, #8]
 800db28:	f896 6025 	ldrb.w	r6, [r6, #37]	; 0x25
                            rp0->R12,
                            rp0->LR,
                            rp0->PC,
                            rp0->xPSR,
                            rp0->Debug_Data_Length,
                            rp0->Debug_Data);
 800db2c:	68bb      	ldr	r3, [r7, #8]
 800db2e:	3326      	adds	r3, #38	; 0x26
  aci_blue_crash_info_event(rp0->Crash_Type,
 800db30:	9307      	str	r3, [sp, #28]
 800db32:	9606      	str	r6, [sp, #24]
 800db34:	9505      	str	r5, [sp, #20]
 800db36:	9404      	str	r4, [sp, #16]
 800db38:	9003      	str	r0, [sp, #12]
 800db3a:	9102      	str	r1, [sp, #8]
 800db3c:	9201      	str	r2, [sp, #4]
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	9300      	str	r3, [sp, #0]
 800db42:	464b      	mov	r3, r9
 800db44:	4642      	mov	r2, r8
 800db46:	4671      	mov	r1, lr
 800db48:	4660      	mov	r0, ip
 800db4a:	f001 f97b 	bl	800ee44 <aci_blue_crash_info_event>

  return status;
 800db4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800db50:	4618      	mov	r0, r3
 800db52:	3714      	adds	r7, #20
 800db54:	46bd      	mov	sp, r7
 800db56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800db5a <aci_hal_end_of_radio_activity_event_process>:
 *        time units.
 * @retval None
 */

tBleStatus aci_hal_end_of_radio_activity_event_process(uint8_t *buffer_in)
{
 800db5a:	b580      	push	{r7, lr}
 800db5c:	b084      	sub	sp, #16
 800db5e:	af00      	add	r7, sp, #0
 800db60:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800db62:	2300      	movs	r3, #0
 800db64:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_end_of_radio_activity_event_rp0 *rp0 = (aci_hal_end_of_radio_activity_event_rp0 *)buffer_in;
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	60bb      	str	r3, [r7, #8]
  aci_hal_end_of_radio_activity_event(rp0->Last_State,
 800db6a:	68bb      	ldr	r3, [r7, #8]
 800db6c:	7818      	ldrb	r0, [r3, #0]
 800db6e:	68bb      	ldr	r3, [r7, #8]
 800db70:	7859      	ldrb	r1, [r3, #1]
 800db72:	68bb      	ldr	r3, [r7, #8]
 800db74:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800db78:	461a      	mov	r2, r3
 800db7a:	f001 f971 	bl	800ee60 <aci_hal_end_of_radio_activity_event>
                                      rp0->Next_State,
                                      rp0->Next_State_SysTime);

  return status;
 800db7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800db80:	4618      	mov	r0, r3
 800db82:	3710      	adds	r7, #16
 800db84:	46bd      	mov	sp, r7
 800db86:	bd80      	pop	{r7, pc}

0800db88 <aci_hal_scan_req_report_event_process>:
 *        peer device
 * @retval None
 */

tBleStatus aci_hal_scan_req_report_event_process(uint8_t *buffer_in)
{
 800db88:	b580      	push	{r7, lr}
 800db8a:	b084      	sub	sp, #16
 800db8c:	af00      	add	r7, sp, #0
 800db8e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800db90:	2300      	movs	r3, #0
 800db92:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_scan_req_report_event_rp0 *rp0 = (aci_hal_scan_req_report_event_rp0 *)buffer_in;
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	60bb      	str	r3, [r7, #8]
  aci_hal_scan_req_report_event(rp0->RSSI,
 800db98:	68bb      	ldr	r3, [r7, #8]
 800db9a:	f993 0000 	ldrsb.w	r0, [r3]
 800db9e:	68bb      	ldr	r3, [r7, #8]
 800dba0:	7859      	ldrb	r1, [r3, #1]
                                rp0->Peer_Address_Type,
                                rp0->Peer_Address);
 800dba2:	68bb      	ldr	r3, [r7, #8]
 800dba4:	3302      	adds	r3, #2
  aci_hal_scan_req_report_event(rp0->RSSI,
 800dba6:	461a      	mov	r2, r3
 800dba8:	f001 f968 	bl	800ee7c <aci_hal_scan_req_report_event>

  return status;
 800dbac:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbae:	4618      	mov	r0, r3
 800dbb0:	3710      	adds	r7, #16
 800dbb2:	46bd      	mov	sp, r7
 800dbb4:	bd80      	pop	{r7, pc}

0800dbb6 <aci_hal_fw_error_event_process>:
 *        the connection handle where the abnormal condition has occurred.
 * @retval None
 */

tBleStatus aci_hal_fw_error_event_process(uint8_t *buffer_in)
{
 800dbb6:	b580      	push	{r7, lr}
 800dbb8:	b084      	sub	sp, #16
 800dbba:	af00      	add	r7, sp, #0
 800dbbc:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dbbe:	2300      	movs	r3, #0
 800dbc0:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_fw_error_event_rp0 *rp0 = (aci_hal_fw_error_event_rp0 *)buffer_in;
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	60bb      	str	r3, [r7, #8]
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 800dbc6:	68bb      	ldr	r3, [r7, #8]
 800dbc8:	7818      	ldrb	r0, [r3, #0]
 800dbca:	68bb      	ldr	r3, [r7, #8]
 800dbcc:	7859      	ldrb	r1, [r3, #1]
                         rp0->Data_Length,
                         rp0->Data);
 800dbce:	68bb      	ldr	r3, [r7, #8]
 800dbd0:	3302      	adds	r3, #2
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 800dbd2:	461a      	mov	r2, r3
 800dbd4:	f001 f960 	bl	800ee98 <aci_hal_fw_error_event>

  return status;
 800dbd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbda:	4618      	mov	r0, r3
 800dbdc:	3710      	adds	r7, #16
 800dbde:	46bd      	mov	sp, r7
 800dbe0:	bd80      	pop	{r7, pc}

0800dbe2 <aci_gap_limited_discoverable_event_process>:
 *        discoverable mode ends due to timeout. The timeout is 180 seconds.
 * @retval None
 */

tBleStatus aci_gap_limited_discoverable_event_process(uint8_t *buffer_in)
{
 800dbe2:	b580      	push	{r7, lr}
 800dbe4:	b084      	sub	sp, #16
 800dbe6:	af00      	add	r7, sp, #0
 800dbe8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dbea:	2300      	movs	r3, #0
 800dbec:	73fb      	strb	r3, [r7, #15]
  aci_gap_limited_discoverable_event();
 800dbee:	f000 ff3e 	bl	800ea6e <aci_gap_limited_discoverable_event>

  return status;
 800dbf2:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbf4:	4618      	mov	r0, r3
 800dbf6:	3710      	adds	r7, #16
 800dbf8:	46bd      	mov	sp, r7
 800dbfa:	bd80      	pop	{r7, pc}

0800dbfc <aci_gap_pairing_complete_event_process>:
 *        - 0x0C: SMP_SC_NUMCOMPARISON_FAILED
 * @retval None
 */

tBleStatus aci_gap_pairing_complete_event_process(uint8_t *buffer_in)
{
 800dbfc:	b580      	push	{r7, lr}
 800dbfe:	b084      	sub	sp, #16
 800dc00:	af00      	add	r7, sp, #0
 800dc02:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dc04:	2300      	movs	r3, #0
 800dc06:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pairing_complete_event_rp0 *rp0 = (aci_gap_pairing_complete_event_rp0 *)buffer_in;
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	60bb      	str	r3, [r7, #8]
  aci_gap_pairing_complete_event(rp0->Connection_Handle,
 800dc0c:	68bb      	ldr	r3, [r7, #8]
 800dc0e:	881b      	ldrh	r3, [r3, #0]
 800dc10:	b298      	uxth	r0, r3
 800dc12:	68bb      	ldr	r3, [r7, #8]
 800dc14:	7899      	ldrb	r1, [r3, #2]
 800dc16:	68bb      	ldr	r3, [r7, #8]
 800dc18:	78db      	ldrb	r3, [r3, #3]
 800dc1a:	461a      	mov	r2, r3
 800dc1c:	f7f8 fd34 	bl	8006688 <aci_gap_pairing_complete_event>
                                 rp0->Status,
                                 rp0->Reason);

  return status;
 800dc20:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc22:	4618      	mov	r0, r3
 800dc24:	3710      	adds	r7, #16
 800dc26:	46bd      	mov	sp, r7
 800dc28:	bd80      	pop	{r7, pc}

0800dc2a <aci_gap_pass_key_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_pass_key_req_event_process(uint8_t *buffer_in)
{
 800dc2a:	b580      	push	{r7, lr}
 800dc2c:	b084      	sub	sp, #16
 800dc2e:	af00      	add	r7, sp, #0
 800dc30:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dc32:	2300      	movs	r3, #0
 800dc34:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pass_key_req_event_rp0 *rp0 = (aci_gap_pass_key_req_event_rp0 *)buffer_in;
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	60bb      	str	r3, [r7, #8]
  aci_gap_pass_key_req_event(rp0->Connection_Handle);
 800dc3a:	68bb      	ldr	r3, [r7, #8]
 800dc3c:	881b      	ldrh	r3, [r3, #0]
 800dc3e:	b29b      	uxth	r3, r3
 800dc40:	4618      	mov	r0, r3
 800dc42:	f7f8 fd0b 	bl	800665c <aci_gap_pass_key_req_event>

  return status;
 800dc46:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc48:	4618      	mov	r0, r3
 800dc4a:	3710      	adds	r7, #16
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	bd80      	pop	{r7, pc}

0800dc50 <aci_gap_authorization_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_authorization_req_event_process(uint8_t *buffer_in)
{
 800dc50:	b580      	push	{r7, lr}
 800dc52:	b084      	sub	sp, #16
 800dc54:	af00      	add	r7, sp, #0
 800dc56:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dc58:	2300      	movs	r3, #0
 800dc5a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_authorization_req_event_rp0 *rp0 = (aci_gap_authorization_req_event_rp0 *)buffer_in;
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	60bb      	str	r3, [r7, #8]
  aci_gap_authorization_req_event(rp0->Connection_Handle);
 800dc60:	68bb      	ldr	r3, [r7, #8]
 800dc62:	881b      	ldrh	r3, [r3, #0]
 800dc64:	b29b      	uxth	r3, r3
 800dc66:	4618      	mov	r0, r3
 800dc68:	f000 ff08 	bl	800ea7c <aci_gap_authorization_req_event>

  return status;
 800dc6c:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc6e:	4618      	mov	r0, r3
 800dc70:	3710      	adds	r7, #16
 800dc72:	46bd      	mov	sp, r7
 800dc74:	bd80      	pop	{r7, pc}

0800dc76 <aci_gap_slave_security_initiated_event_process>:
 *        successfully sent to the master.
 * @retval None
 */

tBleStatus aci_gap_slave_security_initiated_event_process(uint8_t *buffer_in)
{
 800dc76:	b580      	push	{r7, lr}
 800dc78:	b084      	sub	sp, #16
 800dc7a:	af00      	add	r7, sp, #0
 800dc7c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dc7e:	2300      	movs	r3, #0
 800dc80:	73fb      	strb	r3, [r7, #15]
  aci_gap_slave_security_initiated_event();
 800dc82:	f000 ff06 	bl	800ea92 <aci_gap_slave_security_initiated_event>

  return status;
 800dc86:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc88:	4618      	mov	r0, r3
 800dc8a:	3710      	adds	r7, #16
 800dc8c:	46bd      	mov	sp, r7
 800dc8e:	bd80      	pop	{r7, pc}

0800dc90 <aci_gap_bond_lost_event_process>:
 *        force_rebond set to 1.
 * @retval None
 */

tBleStatus aci_gap_bond_lost_event_process(uint8_t *buffer_in)
{
 800dc90:	b580      	push	{r7, lr}
 800dc92:	b084      	sub	sp, #16
 800dc94:	af00      	add	r7, sp, #0
 800dc96:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dc98:	2300      	movs	r3, #0
 800dc9a:	73fb      	strb	r3, [r7, #15]
  aci_gap_bond_lost_event();
 800dc9c:	f000 ff00 	bl	800eaa0 <aci_gap_bond_lost_event>

  return status;
 800dca0:	7bfb      	ldrb	r3, [r7, #15]
}
 800dca2:	4618      	mov	r0, r3
 800dca4:	3710      	adds	r7, #16
 800dca6:	46bd      	mov	sp, r7
 800dca8:	bd80      	pop	{r7, pc}

0800dcaa <aci_gap_proc_complete_event_process>:
 *        of the peer device if the procedure completed successfully.
 * @retval None
 */

tBleStatus aci_gap_proc_complete_event_process(uint8_t *buffer_in)
{
 800dcaa:	b580      	push	{r7, lr}
 800dcac:	b084      	sub	sp, #16
 800dcae:	af00      	add	r7, sp, #0
 800dcb0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dcb2:	2300      	movs	r3, #0
 800dcb4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_proc_complete_event_rp0 *rp0 = (aci_gap_proc_complete_event_rp0 *)buffer_in;
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	60bb      	str	r3, [r7, #8]
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 800dcba:	68bb      	ldr	r3, [r7, #8]
 800dcbc:	7818      	ldrb	r0, [r3, #0]
 800dcbe:	68bb      	ldr	r3, [r7, #8]
 800dcc0:	7859      	ldrb	r1, [r3, #1]
 800dcc2:	68bb      	ldr	r3, [r7, #8]
 800dcc4:	789a      	ldrb	r2, [r3, #2]
                              rp0->Status,
                              rp0->Data_Length,
                              rp0->Data);
 800dcc6:	68bb      	ldr	r3, [r7, #8]
 800dcc8:	3303      	adds	r3, #3
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 800dcca:	f000 fef0 	bl	800eaae <aci_gap_proc_complete_event>

  return status;
 800dcce:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	3710      	adds	r7, #16
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	bd80      	pop	{r7, pc}

0800dcd8 <aci_gap_addr_not_resolved_event_process>:
 *        could not be resolved with any of the stored IRK's.
 * @retval None
 */

tBleStatus aci_gap_addr_not_resolved_event_process(uint8_t *buffer_in)
{
 800dcd8:	b580      	push	{r7, lr}
 800dcda:	b084      	sub	sp, #16
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dce0:	2300      	movs	r3, #0
 800dce2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_addr_not_resolved_event_rp0 *rp0 = (aci_gap_addr_not_resolved_event_rp0 *)buffer_in;
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	60bb      	str	r3, [r7, #8]
  aci_gap_addr_not_resolved_event(rp0->Connection_Handle);
 800dce8:	68bb      	ldr	r3, [r7, #8]
 800dcea:	881b      	ldrh	r3, [r3, #0]
 800dcec:	b29b      	uxth	r3, r3
 800dcee:	4618      	mov	r0, r3
 800dcf0:	f000 feed 	bl	800eace <aci_gap_addr_not_resolved_event>

  return status;
 800dcf4:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcf6:	4618      	mov	r0, r3
 800dcf8:	3710      	adds	r7, #16
 800dcfa:	46bd      	mov	sp, r7
 800dcfc:	bd80      	pop	{r7, pc}

0800dcfe <aci_gap_numeric_comparison_value_event_process>:
 * @param Numeric_Value
 * @retval None
 */

tBleStatus aci_gap_numeric_comparison_value_event_process(uint8_t *buffer_in)
{
 800dcfe:	b580      	push	{r7, lr}
 800dd00:	b084      	sub	sp, #16
 800dd02:	af00      	add	r7, sp, #0
 800dd04:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dd06:	2300      	movs	r3, #0
 800dd08:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_numeric_comparison_value_event_rp0 *rp0 = (aci_gap_numeric_comparison_value_event_rp0 *)buffer_in;
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	60bb      	str	r3, [r7, #8]
  aci_gap_numeric_comparison_value_event(rp0->Connection_Handle,
 800dd0e:	68bb      	ldr	r3, [r7, #8]
 800dd10:	881b      	ldrh	r3, [r3, #0]
 800dd12:	b29a      	uxth	r2, r3
 800dd14:	68bb      	ldr	r3, [r7, #8]
 800dd16:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800dd1a:	4619      	mov	r1, r3
 800dd1c:	4610      	mov	r0, r2
 800dd1e:	f000 fee1 	bl	800eae4 <aci_gap_numeric_comparison_value_event>
                                         rp0->Numeric_Value);

  return status;
 800dd22:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd24:	4618      	mov	r0, r3
 800dd26:	3710      	adds	r7, #16
 800dd28:	46bd      	mov	sp, r7
 800dd2a:	bd80      	pop	{r7, pc}

0800dd2c <aci_gap_keypress_notification_event_process>:
 *        - 0x04: PASSKEY_ENTRY_COMPLETED
 * @retval None
 */

tBleStatus aci_gap_keypress_notification_event_process(uint8_t *buffer_in)
{
 800dd2c:	b580      	push	{r7, lr}
 800dd2e:	b084      	sub	sp, #16
 800dd30:	af00      	add	r7, sp, #0
 800dd32:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dd34:	2300      	movs	r3, #0
 800dd36:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_keypress_notification_event_rp0 *rp0 = (aci_gap_keypress_notification_event_rp0 *)buffer_in;
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	60bb      	str	r3, [r7, #8]
  aci_gap_keypress_notification_event(rp0->Connection_Handle,
 800dd3c:	68bb      	ldr	r3, [r7, #8]
 800dd3e:	881b      	ldrh	r3, [r3, #0]
 800dd40:	b29a      	uxth	r2, r3
 800dd42:	68bb      	ldr	r3, [r7, #8]
 800dd44:	789b      	ldrb	r3, [r3, #2]
 800dd46:	4619      	mov	r1, r3
 800dd48:	4610      	mov	r0, r2
 800dd4a:	f000 fed7 	bl	800eafc <aci_gap_keypress_notification_event>
                                      rp0->Notification_Type);

  return status;
 800dd4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd50:	4618      	mov	r0, r3
 800dd52:	3710      	adds	r7, #16
 800dd54:	46bd      	mov	sp, r7
 800dd56:	bd80      	pop	{r7, pc}

0800dd58 <aci_l2cap_connection_update_resp_event_process>:
 * @param Result
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_resp_event_process(uint8_t *buffer_in)
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b084      	sub	sp, #16
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dd60:	2300      	movs	r3, #0
 800dd62:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_resp_event_rp0 *rp0 = (aci_l2cap_connection_update_resp_event_rp0 *)buffer_in;
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_resp_event(rp0->Connection_Handle,
 800dd68:	68bb      	ldr	r3, [r7, #8]
 800dd6a:	881b      	ldrh	r3, [r3, #0]
 800dd6c:	b29a      	uxth	r2, r3
 800dd6e:	68bb      	ldr	r3, [r7, #8]
 800dd70:	885b      	ldrh	r3, [r3, #2]
 800dd72:	b29b      	uxth	r3, r3
 800dd74:	4619      	mov	r1, r3
 800dd76:	4610      	mov	r0, r2
 800dd78:	f001 f80b 	bl	800ed92 <aci_l2cap_connection_update_resp_event>
                                         rp0->Result);

  return status;
 800dd7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd7e:	4618      	mov	r0, r3
 800dd80:	3710      	adds	r7, #16
 800dd82:	46bd      	mov	sp, r7
 800dd84:	bd80      	pop	{r7, pc}

0800dd86 <aci_l2cap_proc_timeout_event_process>:
 * @param Data
 * @retval None
 */

tBleStatus aci_l2cap_proc_timeout_event_process(uint8_t *buffer_in)
{
 800dd86:	b580      	push	{r7, lr}
 800dd88:	b084      	sub	sp, #16
 800dd8a:	af00      	add	r7, sp, #0
 800dd8c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dd8e:	2300      	movs	r3, #0
 800dd90:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_proc_timeout_event_rp0 *rp0 = (aci_l2cap_proc_timeout_event_rp0 *)buffer_in;
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	60bb      	str	r3, [r7, #8]
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 800dd96:	68bb      	ldr	r3, [r7, #8]
 800dd98:	881b      	ldrh	r3, [r3, #0]
 800dd9a:	b298      	uxth	r0, r3
 800dd9c:	68bb      	ldr	r3, [r7, #8]
 800dd9e:	7899      	ldrb	r1, [r3, #2]
                               rp0->Data_Length,
                               rp0->Data);
 800dda0:	68bb      	ldr	r3, [r7, #8]
 800dda2:	3303      	adds	r3, #3
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 800dda4:	461a      	mov	r2, r3
 800dda6:	f001 f802 	bl	800edae <aci_l2cap_proc_timeout_event>

  return status;
 800ddaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddac:	4618      	mov	r0, r3
 800ddae:	3710      	adds	r7, #16
 800ddb0:	46bd      	mov	sp, r7
 800ddb2:	bd80      	pop	{r7, pc}

0800ddb4 <aci_l2cap_connection_update_req_event_process>:
 *        - 10 (100 ms)  ... 3200 (32000 ms) 
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_req_event_process(uint8_t *buffer_in)
{
 800ddb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ddb6:	b089      	sub	sp, #36	; 0x24
 800ddb8:	af04      	add	r7, sp, #16
 800ddba:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_req_event_rp0 *rp0 = (aci_l2cap_connection_update_req_event_rp0 *)buffer_in;
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_req_event(rp0->Connection_Handle,
 800ddc4:	68bb      	ldr	r3, [r7, #8]
 800ddc6:	881b      	ldrh	r3, [r3, #0]
 800ddc8:	b298      	uxth	r0, r3
 800ddca:	68bb      	ldr	r3, [r7, #8]
 800ddcc:	789c      	ldrb	r4, [r3, #2]
 800ddce:	68bb      	ldr	r3, [r7, #8]
 800ddd0:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800ddd4:	b29d      	uxth	r5, r3
 800ddd6:	68bb      	ldr	r3, [r7, #8]
 800ddd8:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800dddc:	b29e      	uxth	r6, r3
 800ddde:	68bb      	ldr	r3, [r7, #8]
 800dde0:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800dde4:	b29b      	uxth	r3, r3
 800dde6:	68ba      	ldr	r2, [r7, #8]
 800dde8:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 800ddec:	b292      	uxth	r2, r2
 800ddee:	68b9      	ldr	r1, [r7, #8]
 800ddf0:	f8b1 100b 	ldrh.w	r1, [r1, #11]
 800ddf4:	b289      	uxth	r1, r1
 800ddf6:	9102      	str	r1, [sp, #8]
 800ddf8:	9201      	str	r2, [sp, #4]
 800ddfa:	9300      	str	r3, [sp, #0]
 800ddfc:	4633      	mov	r3, r6
 800ddfe:	462a      	mov	r2, r5
 800de00:	4621      	mov	r1, r4
 800de02:	f000 ffe2 	bl	800edca <aci_l2cap_connection_update_req_event>
                                        rp0->Interval_Min,
                                        rp0->Interval_Max,
                                        rp0->Slave_Latency,
                                        rp0->Timeout_Multiplier);

  return status;
 800de06:	7bfb      	ldrb	r3, [r7, #15]
}
 800de08:	4618      	mov	r0, r3
 800de0a:	3714      	adds	r7, #20
 800de0c:	46bd      	mov	sp, r7
 800de0e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800de10 <aci_l2cap_command_reject_event_process>:
 * @param Data Data field associated with Reason
 * @retval None
 */

tBleStatus aci_l2cap_command_reject_event_process(uint8_t *buffer_in)
{
 800de10:	b590      	push	{r4, r7, lr}
 800de12:	b087      	sub	sp, #28
 800de14:	af02      	add	r7, sp, #8
 800de16:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800de18:	2300      	movs	r3, #0
 800de1a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_command_reject_event_rp0 *rp0 = (aci_l2cap_command_reject_event_rp0 *)buffer_in;
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	60bb      	str	r3, [r7, #8]
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 800de20:	68bb      	ldr	r3, [r7, #8]
 800de22:	881b      	ldrh	r3, [r3, #0]
 800de24:	b298      	uxth	r0, r3
 800de26:	68bb      	ldr	r3, [r7, #8]
 800de28:	7899      	ldrb	r1, [r3, #2]
 800de2a:	68bb      	ldr	r3, [r7, #8]
 800de2c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800de30:	b29a      	uxth	r2, r3
 800de32:	68bb      	ldr	r3, [r7, #8]
 800de34:	795c      	ldrb	r4, [r3, #5]
                                 rp0->Identifier,
                                 rp0->Reason,
                                 rp0->Data_Length,
                                 rp0->Data);
 800de36:	68bb      	ldr	r3, [r7, #8]
 800de38:	3306      	adds	r3, #6
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 800de3a:	9300      	str	r3, [sp, #0]
 800de3c:	4623      	mov	r3, r4
 800de3e:	f000 ffd8 	bl	800edf2 <aci_l2cap_command_reject_event>

  return status;
 800de42:	7bfb      	ldrb	r3, [r7, #15]
}
 800de44:	4618      	mov	r0, r3
 800de46:	3714      	adds	r7, #20
 800de48:	46bd      	mov	sp, r7
 800de4a:	bd90      	pop	{r4, r7, pc}

0800de4c <aci_gatt_attribute_modified_event_process>:
 * @param Attr_Data The modified value
 * @retval None
 */

tBleStatus aci_gatt_attribute_modified_event_process(uint8_t *buffer_in)
{
 800de4c:	b590      	push	{r4, r7, lr}
 800de4e:	b087      	sub	sp, #28
 800de50:	af02      	add	r7, sp, #8
 800de52:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800de54:	2300      	movs	r3, #0
 800de56:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_attribute_modified_event_rp0 *rp0 = (aci_gatt_attribute_modified_event_rp0 *)buffer_in;
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	60bb      	str	r3, [r7, #8]
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 800de5c:	68bb      	ldr	r3, [r7, #8]
 800de5e:	881b      	ldrh	r3, [r3, #0]
 800de60:	b298      	uxth	r0, r3
 800de62:	68bb      	ldr	r3, [r7, #8]
 800de64:	885b      	ldrh	r3, [r3, #2]
 800de66:	b299      	uxth	r1, r3
 800de68:	68bb      	ldr	r3, [r7, #8]
 800de6a:	889b      	ldrh	r3, [r3, #4]
 800de6c:	b29a      	uxth	r2, r3
 800de6e:	68bb      	ldr	r3, [r7, #8]
 800de70:	88db      	ldrh	r3, [r3, #6]
 800de72:	b29c      	uxth	r4, r3
                                    rp0->Attr_Handle,
                                    rp0->Offset,
                                    rp0->Attr_Data_Length,
                                    rp0->Attr_Data);
 800de74:	68bb      	ldr	r3, [r7, #8]
 800de76:	3308      	adds	r3, #8
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 800de78:	9300      	str	r3, [sp, #0]
 800de7a:	4623      	mov	r3, r4
 800de7c:	f7f8 fbd1 	bl	8006622 <aci_gatt_attribute_modified_event>

  return status;
 800de80:	7bfb      	ldrb	r3, [r7, #15]
}
 800de82:	4618      	mov	r0, r3
 800de84:	3714      	adds	r7, #20
 800de86:	46bd      	mov	sp, r7
 800de88:	bd90      	pop	{r4, r7, pc}

0800de8a <aci_gatt_proc_timeout_event_process>:
 *        timed out
 * @retval None
 */

tBleStatus aci_gatt_proc_timeout_event_process(uint8_t *buffer_in)
{
 800de8a:	b580      	push	{r7, lr}
 800de8c:	b084      	sub	sp, #16
 800de8e:	af00      	add	r7, sp, #0
 800de90:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800de92:	2300      	movs	r3, #0
 800de94:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_timeout_event_rp0 *rp0 = (aci_gatt_proc_timeout_event_rp0 *)buffer_in;
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_timeout_event(rp0->Connection_Handle);
 800de9a:	68bb      	ldr	r3, [r7, #8]
 800de9c:	881b      	ldrh	r3, [r3, #0]
 800de9e:	b29b      	uxth	r3, r3
 800dea0:	4618      	mov	r0, r3
 800dea2:	f000 fe39 	bl	800eb18 <aci_gatt_proc_timeout_event>

  return status;
 800dea6:	7bfb      	ldrb	r3, [r7, #15]
}
 800dea8:	4618      	mov	r0, r3
 800deaa:	3710      	adds	r7, #16
 800deac:	46bd      	mov	sp, r7
 800deae:	bd80      	pop	{r7, pc}

0800deb0 <aci_att_exchange_mtu_resp_event_process>:
 * @param Server_RX_MTU ATT_MTU value agreed between server and client
 * @retval None
 */

tBleStatus aci_att_exchange_mtu_resp_event_process(uint8_t *buffer_in)
{
 800deb0:	b580      	push	{r7, lr}
 800deb2:	b084      	sub	sp, #16
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800deb8:	2300      	movs	r3, #0
 800deba:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exchange_mtu_resp_event_rp0 *rp0 = (aci_att_exchange_mtu_resp_event_rp0 *)buffer_in;
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	60bb      	str	r3, [r7, #8]
  aci_att_exchange_mtu_resp_event(rp0->Connection_Handle,
 800dec0:	68bb      	ldr	r3, [r7, #8]
 800dec2:	881b      	ldrh	r3, [r3, #0]
 800dec4:	b29a      	uxth	r2, r3
 800dec6:	68bb      	ldr	r3, [r7, #8]
 800dec8:	885b      	ldrh	r3, [r3, #2]
 800deca:	b29b      	uxth	r3, r3
 800decc:	4619      	mov	r1, r3
 800dece:	4610      	mov	r0, r2
 800ded0:	f000 fe2d 	bl	800eb2e <aci_att_exchange_mtu_resp_event>
                                  rp0->Server_RX_MTU);

  return status;
 800ded4:	7bfb      	ldrb	r3, [r7, #15]
}
 800ded6:	4618      	mov	r0, r3
 800ded8:	3710      	adds	r7, #16
 800deda:	46bd      	mov	sp, r7
 800dedc:	bd80      	pop	{r7, pc}

0800dede <aci_att_find_info_resp_event_process>:
 *        pair is:[2 octets for handle, 16 octets for UUIDs]
 * @retval None
 */

tBleStatus aci_att_find_info_resp_event_process(uint8_t *buffer_in)
{
 800dede:	b580      	push	{r7, lr}
 800dee0:	b084      	sub	sp, #16
 800dee2:	af00      	add	r7, sp, #0
 800dee4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dee6:	2300      	movs	r3, #0
 800dee8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_find_info_resp_event_rp0 *rp0 = (aci_att_find_info_resp_event_rp0 *)buffer_in;
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	60bb      	str	r3, [r7, #8]
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 800deee:	68bb      	ldr	r3, [r7, #8]
 800def0:	881b      	ldrh	r3, [r3, #0]
 800def2:	b298      	uxth	r0, r3
 800def4:	68bb      	ldr	r3, [r7, #8]
 800def6:	7899      	ldrb	r1, [r3, #2]
 800def8:	68bb      	ldr	r3, [r7, #8]
 800defa:	78da      	ldrb	r2, [r3, #3]
                               rp0->Format,
                               rp0->Event_Data_Length,
                               rp0->Handle_UUID_Pair);
 800defc:	68bb      	ldr	r3, [r7, #8]
 800defe:	3304      	adds	r3, #4
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 800df00:	f000 fe23 	bl	800eb4a <aci_att_find_info_resp_event>

  return status;
 800df04:	7bfb      	ldrb	r3, [r7, #15]
}
 800df06:	4618      	mov	r0, r3
 800df08:	3710      	adds	r7, #16
 800df0a:	46bd      	mov	sp, r7
 800df0c:	bd80      	pop	{r7, pc}

0800df0e <aci_att_find_by_type_value_resp_event_process>:
 * @param Attribute_Group_Handle_Pair See @ref Attribute_Group_Handle_Pair_t
 * @retval None
 */

tBleStatus aci_att_find_by_type_value_resp_event_process(uint8_t *buffer_in)
{
 800df0e:	b580      	push	{r7, lr}
 800df10:	b0a6      	sub	sp, #152	; 0x98
 800df12:	af00      	add	r7, sp, #0
 800df14:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800df16:	2300      	movs	r3, #0
 800df18:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  aci_att_find_by_type_value_resp_event_rp0 *rp0 = (aci_att_find_by_type_value_resp_event_rp0 *)buffer_in;
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 3;
 800df22:	2303      	movs	r3, #3
 800df24:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[HCI_MAX_PAYLOAD_SIZE/sizeof(Attribute_Group_Handle_Pair_t)];
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 800df28:	2300      	movs	r3, #0
 800df2a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800df2e:	e02e      	b.n	800df8e <aci_att_find_by_type_value_resp_event_process+0x80>
    Attribute_Group_Handle_Pair[i].Found_Attribute_Handle = rp0->Attribute_Group_Handle_Pair[i].Found_Attribute_Handle;
 800df30:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800df34:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800df38:	009b      	lsls	r3, r3, #2
 800df3a:	4413      	add	r3, r2
 800df3c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800df40:	b29a      	uxth	r2, r3
 800df42:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800df46:	009b      	lsls	r3, r3, #2
 800df48:	3398      	adds	r3, #152	; 0x98
 800df4a:	443b      	add	r3, r7
 800df4c:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 800df50:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800df54:	3302      	adds	r3, #2
 800df56:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Attribute_Group_Handle_Pair[i].Group_End_Handle = rp0->Attribute_Group_Handle_Pair[i].Group_End_Handle;
 800df5a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800df5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800df62:	009b      	lsls	r3, r3, #2
 800df64:	4413      	add	r3, r2
 800df66:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800df6a:	b29a      	uxth	r2, r3
 800df6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800df70:	009b      	lsls	r3, r3, #2
 800df72:	3398      	adds	r3, #152	; 0x98
 800df74:	443b      	add	r3, r7
 800df76:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 800df7a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800df7e:	3302      	adds	r3, #2
 800df80:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 800df84:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800df88:	3301      	adds	r3, #1
 800df8a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800df8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800df92:	789b      	ldrb	r3, [r3, #2]
 800df94:	461a      	mov	r2, r3
 800df96:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800df9a:	4293      	cmp	r3, r2
 800df9c:	dbc8      	blt.n	800df30 <aci_att_find_by_type_value_resp_event_process+0x22>
  }
  aci_att_find_by_type_value_resp_event(rp0->Connection_Handle,
 800df9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800dfa2:	881b      	ldrh	r3, [r3, #0]
 800dfa4:	b298      	uxth	r0, r3
 800dfa6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800dfaa:	789b      	ldrb	r3, [r3, #2]
 800dfac:	f107 0208 	add.w	r2, r7, #8
 800dfb0:	4619      	mov	r1, r3
 800dfb2:	f000 fdda 	bl	800eb6a <aci_att_find_by_type_value_resp_event>
                                        rp0->Num_of_Handle_Pair,
                                        Attribute_Group_Handle_Pair);

  return status;
 800dfb6:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 800dfba:	4618      	mov	r0, r3
 800dfbc:	3798      	adds	r7, #152	; 0x98
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	bd80      	pop	{r7, pc}

0800dfc2 <aci_att_read_by_type_resp_event_process>:
 *        Value]
 * @retval None
 */

tBleStatus aci_att_read_by_type_resp_event_process(uint8_t *buffer_in)
{
 800dfc2:	b580      	push	{r7, lr}
 800dfc4:	b084      	sub	sp, #16
 800dfc6:	af00      	add	r7, sp, #0
 800dfc8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dfca:	2300      	movs	r3, #0
 800dfcc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_type_resp_event_rp0 *rp0 = (aci_att_read_by_type_resp_event_rp0 *)buffer_in;
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 800dfd2:	68bb      	ldr	r3, [r7, #8]
 800dfd4:	881b      	ldrh	r3, [r3, #0]
 800dfd6:	b298      	uxth	r0, r3
 800dfd8:	68bb      	ldr	r3, [r7, #8]
 800dfda:	7899      	ldrb	r1, [r3, #2]
 800dfdc:	68bb      	ldr	r3, [r7, #8]
 800dfde:	78da      	ldrb	r2, [r3, #3]
                                  rp0->Handle_Value_Pair_Length,
                                  rp0->Data_Length,
                                  rp0->Handle_Value_Pair_Data);
 800dfe0:	68bb      	ldr	r3, [r7, #8]
 800dfe2:	3304      	adds	r3, #4
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 800dfe4:	f000 fdcf 	bl	800eb86 <aci_att_read_by_type_resp_event>

  return status;
 800dfe8:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfea:	4618      	mov	r0, r3
 800dfec:	3710      	adds	r7, #16
 800dfee:	46bd      	mov	sp, r7
 800dff0:	bd80      	pop	{r7, pc}

0800dff2 <aci_att_read_resp_event_process>:
 * @param Attribute_Value The value of the attribute.
 * @retval None
 */

tBleStatus aci_att_read_resp_event_process(uint8_t *buffer_in)
{
 800dff2:	b580      	push	{r7, lr}
 800dff4:	b084      	sub	sp, #16
 800dff6:	af00      	add	r7, sp, #0
 800dff8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800dffa:	2300      	movs	r3, #0
 800dffc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_resp_event_rp0 *rp0 = (aci_att_read_resp_event_rp0 *)buffer_in;
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	60bb      	str	r3, [r7, #8]
  aci_att_read_resp_event(rp0->Connection_Handle,
 800e002:	68bb      	ldr	r3, [r7, #8]
 800e004:	881b      	ldrh	r3, [r3, #0]
 800e006:	b298      	uxth	r0, r3
 800e008:	68bb      	ldr	r3, [r7, #8]
 800e00a:	7899      	ldrb	r1, [r3, #2]
                          rp0->Event_Data_Length,
                          rp0->Attribute_Value);
 800e00c:	68bb      	ldr	r3, [r7, #8]
 800e00e:	3303      	adds	r3, #3
  aci_att_read_resp_event(rp0->Connection_Handle,
 800e010:	461a      	mov	r2, r3
 800e012:	f000 fdc8 	bl	800eba6 <aci_att_read_resp_event>

  return status;
 800e016:	7bfb      	ldrb	r3, [r7, #15]
}
 800e018:	4618      	mov	r0, r3
 800e01a:	3710      	adds	r7, #16
 800e01c:	46bd      	mov	sp, r7
 800e01e:	bd80      	pop	{r7, pc}

0800e020 <aci_att_read_blob_resp_event_process>:
 * @param Attribute_Value Part of the attribute value.
 * @retval None
 */

tBleStatus aci_att_read_blob_resp_event_process(uint8_t *buffer_in)
{
 800e020:	b580      	push	{r7, lr}
 800e022:	b084      	sub	sp, #16
 800e024:	af00      	add	r7, sp, #0
 800e026:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e028:	2300      	movs	r3, #0
 800e02a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_blob_resp_event_rp0 *rp0 = (aci_att_read_blob_resp_event_rp0 *)buffer_in;
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	60bb      	str	r3, [r7, #8]
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 800e030:	68bb      	ldr	r3, [r7, #8]
 800e032:	881b      	ldrh	r3, [r3, #0]
 800e034:	b298      	uxth	r0, r3
 800e036:	68bb      	ldr	r3, [r7, #8]
 800e038:	7899      	ldrb	r1, [r3, #2]
                               rp0->Event_Data_Length,
                               rp0->Attribute_Value);
 800e03a:	68bb      	ldr	r3, [r7, #8]
 800e03c:	3303      	adds	r3, #3
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 800e03e:	461a      	mov	r2, r3
 800e040:	f000 fdbf 	bl	800ebc2 <aci_att_read_blob_resp_event>

  return status;
 800e044:	7bfb      	ldrb	r3, [r7, #15]
}
 800e046:	4618      	mov	r0, r3
 800e048:	3710      	adds	r7, #16
 800e04a:	46bd      	mov	sp, r7
 800e04c:	bd80      	pop	{r7, pc}

0800e04e <aci_att_read_multiple_resp_event_process>:
 *        the order that they were requested.
 * @retval None
 */

tBleStatus aci_att_read_multiple_resp_event_process(uint8_t *buffer_in)
{
 800e04e:	b580      	push	{r7, lr}
 800e050:	b084      	sub	sp, #16
 800e052:	af00      	add	r7, sp, #0
 800e054:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e056:	2300      	movs	r3, #0
 800e058:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_multiple_resp_event_rp0 *rp0 = (aci_att_read_multiple_resp_event_rp0 *)buffer_in;
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	60bb      	str	r3, [r7, #8]
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 800e05e:	68bb      	ldr	r3, [r7, #8]
 800e060:	881b      	ldrh	r3, [r3, #0]
 800e062:	b298      	uxth	r0, r3
 800e064:	68bb      	ldr	r3, [r7, #8]
 800e066:	7899      	ldrb	r1, [r3, #2]
                                   rp0->Event_Data_Length,
                                   rp0->Set_Of_Values);
 800e068:	68bb      	ldr	r3, [r7, #8]
 800e06a:	3303      	adds	r3, #3
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 800e06c:	461a      	mov	r2, r3
 800e06e:	f000 fdb6 	bl	800ebde <aci_att_read_multiple_resp_event>

  return status;
 800e072:	7bfb      	ldrb	r3, [r7, #15]
}
 800e074:	4618      	mov	r0, r3
 800e076:	3710      	adds	r7, #16
 800e078:	46bd      	mov	sp, r7
 800e07a:	bd80      	pop	{r7, pc}

0800e07c <aci_att_read_by_group_type_resp_event_process>:
 *        Handle, (Attribute_Data_Length - 4 octets) for Attribute Value]
 * @retval None
 */

tBleStatus aci_att_read_by_group_type_resp_event_process(uint8_t *buffer_in)
{
 800e07c:	b580      	push	{r7, lr}
 800e07e:	b084      	sub	sp, #16
 800e080:	af00      	add	r7, sp, #0
 800e082:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e084:	2300      	movs	r3, #0
 800e086:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_group_type_resp_event_rp0 *rp0 = (aci_att_read_by_group_type_resp_event_rp0 *)buffer_in;
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 800e08c:	68bb      	ldr	r3, [r7, #8]
 800e08e:	881b      	ldrh	r3, [r3, #0]
 800e090:	b298      	uxth	r0, r3
 800e092:	68bb      	ldr	r3, [r7, #8]
 800e094:	7899      	ldrb	r1, [r3, #2]
 800e096:	68bb      	ldr	r3, [r7, #8]
 800e098:	78da      	ldrb	r2, [r3, #3]
                                        rp0->Attribute_Data_Length,
                                        rp0->Data_Length,
                                        rp0->Attribute_Data_List);
 800e09a:	68bb      	ldr	r3, [r7, #8]
 800e09c:	3304      	adds	r3, #4
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 800e09e:	f000 fdac 	bl	800ebfa <aci_att_read_by_group_type_resp_event>

  return status;
 800e0a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	3710      	adds	r7, #16
 800e0a8:	46bd      	mov	sp, r7
 800e0aa:	bd80      	pop	{r7, pc}

0800e0ac <aci_att_prepare_write_resp_event_process>:
 * @param Part_Attribute_Value The value of the attribute to be written
 * @retval None
 */

tBleStatus aci_att_prepare_write_resp_event_process(uint8_t *buffer_in)
{
 800e0ac:	b590      	push	{r4, r7, lr}
 800e0ae:	b087      	sub	sp, #28
 800e0b0:	af02      	add	r7, sp, #8
 800e0b2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e0b4:	2300      	movs	r3, #0
 800e0b6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_prepare_write_resp_event_rp0 *rp0 = (aci_att_prepare_write_resp_event_rp0 *)buffer_in;
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	60bb      	str	r3, [r7, #8]
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 800e0bc:	68bb      	ldr	r3, [r7, #8]
 800e0be:	881b      	ldrh	r3, [r3, #0]
 800e0c0:	b298      	uxth	r0, r3
 800e0c2:	68bb      	ldr	r3, [r7, #8]
 800e0c4:	885b      	ldrh	r3, [r3, #2]
 800e0c6:	b299      	uxth	r1, r3
 800e0c8:	68bb      	ldr	r3, [r7, #8]
 800e0ca:	889b      	ldrh	r3, [r3, #4]
 800e0cc:	b29a      	uxth	r2, r3
 800e0ce:	68bb      	ldr	r3, [r7, #8]
 800e0d0:	799c      	ldrb	r4, [r3, #6]
                                   rp0->Attribute_Handle,
                                   rp0->Offset,
                                   rp0->Part_Attribute_Value_Length,
                                   rp0->Part_Attribute_Value);
 800e0d2:	68bb      	ldr	r3, [r7, #8]
 800e0d4:	3307      	adds	r3, #7
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 800e0d6:	9300      	str	r3, [sp, #0]
 800e0d8:	4623      	mov	r3, r4
 800e0da:	f000 fd9e 	bl	800ec1a <aci_att_prepare_write_resp_event>

  return status;
 800e0de:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0e0:	4618      	mov	r0, r3
 800e0e2:	3714      	adds	r7, #20
 800e0e4:	46bd      	mov	sp, r7
 800e0e6:	bd90      	pop	{r4, r7, pc}

0800e0e8 <aci_att_exec_write_resp_event_process>:
 * @param Connection_Handle Connection handle related to the response
 * @retval None
 */

tBleStatus aci_att_exec_write_resp_event_process(uint8_t *buffer_in)
{
 800e0e8:	b580      	push	{r7, lr}
 800e0ea:	b084      	sub	sp, #16
 800e0ec:	af00      	add	r7, sp, #0
 800e0ee:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e0f0:	2300      	movs	r3, #0
 800e0f2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exec_write_resp_event_rp0 *rp0 = (aci_att_exec_write_resp_event_rp0 *)buffer_in;
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	60bb      	str	r3, [r7, #8]
  aci_att_exec_write_resp_event(rp0->Connection_Handle);
 800e0f8:	68bb      	ldr	r3, [r7, #8]
 800e0fa:	881b      	ldrh	r3, [r3, #0]
 800e0fc:	b29b      	uxth	r3, r3
 800e0fe:	4618      	mov	r0, r3
 800e100:	f000 fd9f 	bl	800ec42 <aci_att_exec_write_resp_event>

  return status;
 800e104:	7bfb      	ldrb	r3, [r7, #15]
}
 800e106:	4618      	mov	r0, r3
 800e108:	3710      	adds	r7, #16
 800e10a:	46bd      	mov	sp, r7
 800e10c:	bd80      	pop	{r7, pc}

0800e10e <aci_gatt_indication_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_indication_event_process(uint8_t *buffer_in)
{
 800e10e:	b580      	push	{r7, lr}
 800e110:	b084      	sub	sp, #16
 800e112:	af00      	add	r7, sp, #0
 800e114:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e116:	2300      	movs	r3, #0
 800e118:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_indication_event_rp0 *rp0 = (aci_gatt_indication_event_rp0 *)buffer_in;
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	60bb      	str	r3, [r7, #8]
  aci_gatt_indication_event(rp0->Connection_Handle,
 800e11e:	68bb      	ldr	r3, [r7, #8]
 800e120:	881b      	ldrh	r3, [r3, #0]
 800e122:	b298      	uxth	r0, r3
 800e124:	68bb      	ldr	r3, [r7, #8]
 800e126:	885b      	ldrh	r3, [r3, #2]
 800e128:	b299      	uxth	r1, r3
 800e12a:	68bb      	ldr	r3, [r7, #8]
 800e12c:	791a      	ldrb	r2, [r3, #4]
                            rp0->Attribute_Handle,
                            rp0->Attribute_Value_Length,
                            rp0->Attribute_Value);
 800e12e:	68bb      	ldr	r3, [r7, #8]
 800e130:	3305      	adds	r3, #5
  aci_gatt_indication_event(rp0->Connection_Handle,
 800e132:	f000 fd91 	bl	800ec58 <aci_gatt_indication_event>

  return status;
 800e136:	7bfb      	ldrb	r3, [r7, #15]
}
 800e138:	4618      	mov	r0, r3
 800e13a:	3710      	adds	r7, #16
 800e13c:	46bd      	mov	sp, r7
 800e13e:	bd80      	pop	{r7, pc}

0800e140 <aci_gatt_notification_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_notification_event_process(uint8_t *buffer_in)
{
 800e140:	b580      	push	{r7, lr}
 800e142:	b084      	sub	sp, #16
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e148:	2300      	movs	r3, #0
 800e14a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_notification_event_rp0 *rp0 = (aci_gatt_notification_event_rp0 *)buffer_in;
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	60bb      	str	r3, [r7, #8]
  aci_gatt_notification_event(rp0->Connection_Handle,
 800e150:	68bb      	ldr	r3, [r7, #8]
 800e152:	881b      	ldrh	r3, [r3, #0]
 800e154:	b298      	uxth	r0, r3
 800e156:	68bb      	ldr	r3, [r7, #8]
 800e158:	885b      	ldrh	r3, [r3, #2]
 800e15a:	b299      	uxth	r1, r3
 800e15c:	68bb      	ldr	r3, [r7, #8]
 800e15e:	791a      	ldrb	r2, [r3, #4]
                              rp0->Attribute_Handle,
                              rp0->Attribute_Value_Length,
                              rp0->Attribute_Value);
 800e160:	68bb      	ldr	r3, [r7, #8]
 800e162:	3305      	adds	r3, #5
  aci_gatt_notification_event(rp0->Connection_Handle,
 800e164:	f000 fd88 	bl	800ec78 <aci_gatt_notification_event>

  return status;
 800e168:	7bfb      	ldrb	r3, [r7, #15]
}
 800e16a:	4618      	mov	r0, r3
 800e16c:	3710      	adds	r7, #16
 800e16e:	46bd      	mov	sp, r7
 800e170:	bd80      	pop	{r7, pc}

0800e172 <aci_gatt_proc_complete_event_process>:
 *        was successful.
 * @retval None
 */

tBleStatus aci_gatt_proc_complete_event_process(uint8_t *buffer_in)
{
 800e172:	b580      	push	{r7, lr}
 800e174:	b084      	sub	sp, #16
 800e176:	af00      	add	r7, sp, #0
 800e178:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e17a:	2300      	movs	r3, #0
 800e17c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_complete_event_rp0 *rp0 = (aci_gatt_proc_complete_event_rp0 *)buffer_in;
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_complete_event(rp0->Connection_Handle,
 800e182:	68bb      	ldr	r3, [r7, #8]
 800e184:	881b      	ldrh	r3, [r3, #0]
 800e186:	b29a      	uxth	r2, r3
 800e188:	68bb      	ldr	r3, [r7, #8]
 800e18a:	789b      	ldrb	r3, [r3, #2]
 800e18c:	4619      	mov	r1, r3
 800e18e:	4610      	mov	r0, r2
 800e190:	f000 fd82 	bl	800ec98 <aci_gatt_proc_complete_event>
                               rp0->Error_Code);

  return status;
 800e194:	7bfb      	ldrb	r3, [r7, #15]
}
 800e196:	4618      	mov	r0, r3
 800e198:	3710      	adds	r7, #16
 800e19a:	46bd      	mov	sp, r7
 800e19c:	bd80      	pop	{r7, pc}

0800e19e <aci_gatt_error_resp_event_process>:
 *        - 0x11: Insufficient resources
 * @retval None
 */

tBleStatus aci_gatt_error_resp_event_process(uint8_t *buffer_in)
{
 800e19e:	b580      	push	{r7, lr}
 800e1a0:	b084      	sub	sp, #16
 800e1a2:	af00      	add	r7, sp, #0
 800e1a4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e1a6:	2300      	movs	r3, #0
 800e1a8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_error_resp_event_rp0 *rp0 = (aci_gatt_error_resp_event_rp0 *)buffer_in;
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	60bb      	str	r3, [r7, #8]
  aci_gatt_error_resp_event(rp0->Connection_Handle,
 800e1ae:	68bb      	ldr	r3, [r7, #8]
 800e1b0:	881b      	ldrh	r3, [r3, #0]
 800e1b2:	b298      	uxth	r0, r3
 800e1b4:	68bb      	ldr	r3, [r7, #8]
 800e1b6:	7899      	ldrb	r1, [r3, #2]
 800e1b8:	68bb      	ldr	r3, [r7, #8]
 800e1ba:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800e1be:	b29a      	uxth	r2, r3
 800e1c0:	68bb      	ldr	r3, [r7, #8]
 800e1c2:	795b      	ldrb	r3, [r3, #5]
 800e1c4:	f000 fd76 	bl	800ecb4 <aci_gatt_error_resp_event>
                            rp0->Req_Opcode,
                            rp0->Attribute_Handle,
                            rp0->Error_Code);

  return status;
 800e1c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1ca:	4618      	mov	r0, r3
 800e1cc:	3710      	adds	r7, #16
 800e1ce:	46bd      	mov	sp, r7
 800e1d0:	bd80      	pop	{r7, pc}

0800e1d2 <aci_gatt_disc_read_char_by_uuid_resp_event_process>:
 *        been performed.
 * @retval None
 */

tBleStatus aci_gatt_disc_read_char_by_uuid_resp_event_process(uint8_t *buffer_in)
{
 800e1d2:	b580      	push	{r7, lr}
 800e1d4:	b084      	sub	sp, #16
 800e1d6:	af00      	add	r7, sp, #0
 800e1d8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e1da:	2300      	movs	r3, #0
 800e1dc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *rp0 = (aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *)buffer_in;
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	60bb      	str	r3, [r7, #8]
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 800e1e2:	68bb      	ldr	r3, [r7, #8]
 800e1e4:	881b      	ldrh	r3, [r3, #0]
 800e1e6:	b298      	uxth	r0, r3
 800e1e8:	68bb      	ldr	r3, [r7, #8]
 800e1ea:	885b      	ldrh	r3, [r3, #2]
 800e1ec:	b299      	uxth	r1, r3
 800e1ee:	68bb      	ldr	r3, [r7, #8]
 800e1f0:	791a      	ldrb	r2, [r3, #4]
                                             rp0->Attribute_Handle,
                                             rp0->Attribute_Value_Length,
                                             rp0->Attribute_Value);
 800e1f2:	68bb      	ldr	r3, [r7, #8]
 800e1f4:	3305      	adds	r3, #5
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 800e1f6:	f000 fd71 	bl	800ecdc <aci_gatt_disc_read_char_by_uuid_resp_event>

  return status;
 800e1fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1fc:	4618      	mov	r0, r3
 800e1fe:	3710      	adds	r7, #16
 800e200:	46bd      	mov	sp, r7
 800e202:	bd80      	pop	{r7, pc}

0800e204 <aci_gatt_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_write_permit_req_event_process(uint8_t *buffer_in)
{
 800e204:	b580      	push	{r7, lr}
 800e206:	b084      	sub	sp, #16
 800e208:	af00      	add	r7, sp, #0
 800e20a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e20c:	2300      	movs	r3, #0
 800e20e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_write_permit_req_event_rp0 *rp0 = (aci_gatt_write_permit_req_event_rp0 *)buffer_in;
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	60bb      	str	r3, [r7, #8]
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 800e214:	68bb      	ldr	r3, [r7, #8]
 800e216:	881b      	ldrh	r3, [r3, #0]
 800e218:	b298      	uxth	r0, r3
 800e21a:	68bb      	ldr	r3, [r7, #8]
 800e21c:	885b      	ldrh	r3, [r3, #2]
 800e21e:	b299      	uxth	r1, r3
 800e220:	68bb      	ldr	r3, [r7, #8]
 800e222:	791a      	ldrb	r2, [r3, #4]
                                  rp0->Attribute_Handle,
                                  rp0->Data_Length,
                                  rp0->Data);
 800e224:	68bb      	ldr	r3, [r7, #8]
 800e226:	3305      	adds	r3, #5
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 800e228:	f000 fd68 	bl	800ecfc <aci_gatt_write_permit_req_event>

  return status;
 800e22c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e22e:	4618      	mov	r0, r3
 800e230:	3710      	adds	r7, #16
 800e232:	46bd      	mov	sp, r7
 800e234:	bd80      	pop	{r7, pc}

0800e236 <aci_gatt_read_permit_req_event_process>:
 * @param Offset Contains the offset from which the read has been requested
 * @retval None
 */

tBleStatus aci_gatt_read_permit_req_event_process(uint8_t *buffer_in)
{
 800e236:	b580      	push	{r7, lr}
 800e238:	b084      	sub	sp, #16
 800e23a:	af00      	add	r7, sp, #0
 800e23c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e23e:	2300      	movs	r3, #0
 800e240:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_read_permit_req_event_rp0 *rp0 = (aci_gatt_read_permit_req_event_rp0 *)buffer_in;
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	60bb      	str	r3, [r7, #8]
  aci_gatt_read_permit_req_event(rp0->Connection_Handle,
 800e246:	68bb      	ldr	r3, [r7, #8]
 800e248:	881b      	ldrh	r3, [r3, #0]
 800e24a:	b298      	uxth	r0, r3
 800e24c:	68bb      	ldr	r3, [r7, #8]
 800e24e:	885b      	ldrh	r3, [r3, #2]
 800e250:	b299      	uxth	r1, r3
 800e252:	68bb      	ldr	r3, [r7, #8]
 800e254:	889b      	ldrh	r3, [r3, #4]
 800e256:	b29b      	uxth	r3, r3
 800e258:	461a      	mov	r2, r3
 800e25a:	f7f8 f9d1 	bl	8006600 <aci_gatt_read_permit_req_event>
                                 rp0->Attribute_Handle,
                                 rp0->Offset);

  return status;
 800e25e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e260:	4618      	mov	r0, r3
 800e262:	3710      	adds	r7, #16
 800e264:	46bd      	mov	sp, r7
 800e266:	bd80      	pop	{r7, pc}

0800e268 <aci_gatt_read_multi_permit_req_event_process>:
 * @param Handle_Item See @ref Handle_Item_t
 * @retval None
 */

tBleStatus aci_gatt_read_multi_permit_req_event_process(uint8_t *buffer_in)
{
 800e268:	b580      	push	{r7, lr}
 800e26a:	b0a6      	sub	sp, #152	; 0x98
 800e26c:	af00      	add	r7, sp, #0
 800e26e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e270:	2300      	movs	r3, #0
 800e272:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  aci_gatt_read_multi_permit_req_event_rp0 *rp0 = (aci_gatt_read_multi_permit_req_event_rp0 *)buffer_in;
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 3;
 800e27c:	2303      	movs	r3, #3
 800e27e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Handle_Item_t Handle_Item[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Item_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800e282:	2300      	movs	r3, #0
 800e284:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800e288:	e019      	b.n	800e2be <aci_gatt_read_multi_permit_req_event_process+0x56>
    Handle_Item[i].Handle = rp0->Handle_Item[i].Handle;
 800e28a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e28e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e292:	005b      	lsls	r3, r3, #1
 800e294:	4413      	add	r3, r2
 800e296:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800e29a:	b29a      	uxth	r2, r3
 800e29c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e2a0:	005b      	lsls	r3, r3, #1
 800e2a2:	3398      	adds	r3, #152	; 0x98
 800e2a4:	443b      	add	r3, r7
 800e2a6:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 800e2aa:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800e2ae:	3302      	adds	r3, #2
 800e2b0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800e2b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e2b8:	3301      	adds	r3, #1
 800e2ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800e2be:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e2c2:	789b      	ldrb	r3, [r3, #2]
 800e2c4:	461a      	mov	r2, r3
 800e2c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e2ca:	4293      	cmp	r3, r2
 800e2cc:	dbdd      	blt.n	800e28a <aci_gatt_read_multi_permit_req_event_process+0x22>
  }
  aci_gatt_read_multi_permit_req_event(rp0->Connection_Handle,
 800e2ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e2d2:	881b      	ldrh	r3, [r3, #0]
 800e2d4:	b298      	uxth	r0, r3
 800e2d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e2da:	789b      	ldrb	r3, [r3, #2]
 800e2dc:	f107 0208 	add.w	r2, r7, #8
 800e2e0:	4619      	mov	r1, r3
 800e2e2:	f000 fd1b 	bl	800ed1c <aci_gatt_read_multi_permit_req_event>
                                       rp0->Number_of_Handles,
                                       Handle_Item);

  return status;
 800e2e6:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 800e2ea:	4618      	mov	r0, r3
 800e2ec:	3798      	adds	r7, #152	; 0x98
 800e2ee:	46bd      	mov	sp, r7
 800e2f0:	bd80      	pop	{r7, pc}

0800e2f2 <aci_gatt_tx_pool_available_event_process>:
 * @param Available_Buffers Not used.
 * @retval None
 */

tBleStatus aci_gatt_tx_pool_available_event_process(uint8_t *buffer_in)
{
 800e2f2:	b580      	push	{r7, lr}
 800e2f4:	b084      	sub	sp, #16
 800e2f6:	af00      	add	r7, sp, #0
 800e2f8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e2fa:	2300      	movs	r3, #0
 800e2fc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_tx_pool_available_event_rp0 *rp0 = (aci_gatt_tx_pool_available_event_rp0 *)buffer_in;
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	60bb      	str	r3, [r7, #8]
  aci_gatt_tx_pool_available_event(rp0->Connection_Handle,
 800e302:	68bb      	ldr	r3, [r7, #8]
 800e304:	881b      	ldrh	r3, [r3, #0]
 800e306:	b29a      	uxth	r2, r3
 800e308:	68bb      	ldr	r3, [r7, #8]
 800e30a:	885b      	ldrh	r3, [r3, #2]
 800e30c:	b29b      	uxth	r3, r3
 800e30e:	4619      	mov	r1, r3
 800e310:	4610      	mov	r0, r2
 800e312:	f000 fd11 	bl	800ed38 <aci_gatt_tx_pool_available_event>
                                   rp0->Available_Buffers);

  return status;
 800e316:	7bfb      	ldrb	r3, [r7, #15]
}
 800e318:	4618      	mov	r0, r3
 800e31a:	3710      	adds	r7, #16
 800e31c:	46bd      	mov	sp, r7
 800e31e:	bd80      	pop	{r7, pc}

0800e320 <aci_gatt_server_confirmation_event_process>:
 * @param Connection_Handle Connection handle related to the event
 * @retval None
 */

tBleStatus aci_gatt_server_confirmation_event_process(uint8_t *buffer_in)
{
 800e320:	b580      	push	{r7, lr}
 800e322:	b084      	sub	sp, #16
 800e324:	af00      	add	r7, sp, #0
 800e326:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e328:	2300      	movs	r3, #0
 800e32a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_server_confirmation_event_rp0 *rp0 = (aci_gatt_server_confirmation_event_rp0 *)buffer_in;
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	60bb      	str	r3, [r7, #8]
  aci_gatt_server_confirmation_event(rp0->Connection_Handle);
 800e330:	68bb      	ldr	r3, [r7, #8]
 800e332:	881b      	ldrh	r3, [r3, #0]
 800e334:	b29b      	uxth	r3, r3
 800e336:	4618      	mov	r0, r3
 800e338:	f000 fd0c 	bl	800ed54 <aci_gatt_server_confirmation_event>

  return status;
 800e33c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e33e:	4618      	mov	r0, r3
 800e340:	3710      	adds	r7, #16
 800e342:	46bd      	mov	sp, r7
 800e344:	bd80      	pop	{r7, pc}

0800e346 <aci_gatt_prepare_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_prepare_write_permit_req_event_process(uint8_t *buffer_in)
{
 800e346:	b590      	push	{r4, r7, lr}
 800e348:	b087      	sub	sp, #28
 800e34a:	af02      	add	r7, sp, #8
 800e34c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e34e:	2300      	movs	r3, #0
 800e350:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_prepare_write_permit_req_event_rp0 *rp0 = (aci_gatt_prepare_write_permit_req_event_rp0 *)buffer_in;
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	60bb      	str	r3, [r7, #8]
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 800e356:	68bb      	ldr	r3, [r7, #8]
 800e358:	881b      	ldrh	r3, [r3, #0]
 800e35a:	b298      	uxth	r0, r3
 800e35c:	68bb      	ldr	r3, [r7, #8]
 800e35e:	885b      	ldrh	r3, [r3, #2]
 800e360:	b299      	uxth	r1, r3
 800e362:	68bb      	ldr	r3, [r7, #8]
 800e364:	889b      	ldrh	r3, [r3, #4]
 800e366:	b29a      	uxth	r2, r3
 800e368:	68bb      	ldr	r3, [r7, #8]
 800e36a:	799c      	ldrb	r4, [r3, #6]
                                          rp0->Attribute_Handle,
                                          rp0->Offset,
                                          rp0->Data_Length,
                                          rp0->Data);
 800e36c:	68bb      	ldr	r3, [r7, #8]
 800e36e:	3307      	adds	r3, #7
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 800e370:	9300      	str	r3, [sp, #0]
 800e372:	4623      	mov	r3, r4
 800e374:	f000 fcf9 	bl	800ed6a <aci_gatt_prepare_write_permit_req_event>

  return status;
 800e378:	7bfb      	ldrb	r3, [r7, #15]
}
 800e37a:	4618      	mov	r0, r3
 800e37c:	3714      	adds	r7, #20
 800e37e:	46bd      	mov	sp, r7
 800e380:	bd90      	pop	{r4, r7, pc}

0800e382 <hci_le_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_connection_complete_event_process(uint8_t *buffer_in)
{
 800e382:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e384:	b08b      	sub	sp, #44	; 0x2c
 800e386:	af06      	add	r7, sp, #24
 800e388:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e38a:	2300      	movs	r3, #0
 800e38c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_complete_event_rp0 *rp0 = (hci_le_connection_complete_event_rp0 *)buffer_in;
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	60bb      	str	r3, [r7, #8]
  hci_le_connection_complete_event(rp0->Status,
 800e392:	68bb      	ldr	r3, [r7, #8]
 800e394:	781d      	ldrb	r5, [r3, #0]
 800e396:	68bb      	ldr	r3, [r7, #8]
 800e398:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e39c:	b29e      	uxth	r6, r3
 800e39e:	68bb      	ldr	r3, [r7, #8]
 800e3a0:	f893 c003 	ldrb.w	ip, [r3, #3]
 800e3a4:	68bb      	ldr	r3, [r7, #8]
 800e3a6:	f893 e004 	ldrb.w	lr, [r3, #4]
                                   rp0->Connection_Handle,
                                   rp0->Role,
                                   rp0->Peer_Address_Type,
                                   rp0->Peer_Address,
 800e3aa:	68bb      	ldr	r3, [r7, #8]
 800e3ac:	3305      	adds	r3, #5
  hci_le_connection_complete_event(rp0->Status,
 800e3ae:	68ba      	ldr	r2, [r7, #8]
 800e3b0:	f8b2 200b 	ldrh.w	r2, [r2, #11]
 800e3b4:	b292      	uxth	r2, r2
 800e3b6:	68b9      	ldr	r1, [r7, #8]
 800e3b8:	f8b1 100d 	ldrh.w	r1, [r1, #13]
 800e3bc:	b289      	uxth	r1, r1
 800e3be:	68b8      	ldr	r0, [r7, #8]
 800e3c0:	f8b0 000f 	ldrh.w	r0, [r0, #15]
 800e3c4:	b280      	uxth	r0, r0
 800e3c6:	68bc      	ldr	r4, [r7, #8]
 800e3c8:	7c64      	ldrb	r4, [r4, #17]
 800e3ca:	9404      	str	r4, [sp, #16]
 800e3cc:	9003      	str	r0, [sp, #12]
 800e3ce:	9102      	str	r1, [sp, #8]
 800e3d0:	9201      	str	r2, [sp, #4]
 800e3d2:	9300      	str	r3, [sp, #0]
 800e3d4:	4673      	mov	r3, lr
 800e3d6:	4662      	mov	r2, ip
 800e3d8:	4631      	mov	r1, r6
 800e3da:	4628      	mov	r0, r5
 800e3dc:	f7f8 f8bc 	bl	8006558 <hci_le_connection_complete_event>
                                   rp0->Conn_Interval,
                                   rp0->Conn_Latency,
                                   rp0->Supervision_Timeout,
                                   rp0->Master_Clock_Accuracy);

  return status;
 800e3e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3e2:	4618      	mov	r0, r3
 800e3e4:	3714      	adds	r7, #20
 800e3e6:	46bd      	mov	sp, r7
 800e3e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e3ea <hci_le_advertising_report_event_process>:
 * @param Advertising_Report See @ref Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_advertising_report_event_process(uint8_t *buffer_in)
{
 800e3ea:	b580      	push	{r7, lr}
 800e3ec:	b0a4      	sub	sp, #144	; 0x90
 800e3ee:	af00      	add	r7, sp, #0
 800e3f0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e3f2:	2300      	movs	r3, #0
 800e3f4:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  /* Input params */
  hci_le_advertising_report_event_rp0 *rp0 = (hci_le_advertising_report_event_rp0 *)buffer_in;
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint8_t size = 1;
 800e3fe:	2301      	movs	r3, #1
 800e400:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  int i;
  Advertising_Report_t Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 800e404:	2300      	movs	r3, #0
 800e406:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800e40a:	e0b3      	b.n	800e574 <hci_le_advertising_report_event_process+0x18a>
    Advertising_Report[i].Event_Type = rp0->Advertising_Report[i].Event_Type;
 800e40c:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800e410:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e414:	4613      	mov	r3, r2
 800e416:	009b      	lsls	r3, r3, #2
 800e418:	4413      	add	r3, r2
 800e41a:	005b      	lsls	r3, r3, #1
 800e41c:	4413      	add	r3, r2
 800e41e:	440b      	add	r3, r1
 800e420:	3301      	adds	r3, #1
 800e422:	7819      	ldrb	r1, [r3, #0]
 800e424:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e428:	4613      	mov	r3, r2
 800e42a:	009b      	lsls	r3, r3, #2
 800e42c:	4413      	add	r3, r2
 800e42e:	009b      	lsls	r3, r3, #2
 800e430:	3390      	adds	r3, #144	; 0x90
 800e432:	443b      	add	r3, r7
 800e434:	3b88      	subs	r3, #136	; 0x88
 800e436:	460a      	mov	r2, r1
 800e438:	701a      	strb	r2, [r3, #0]
    size += 1;
 800e43a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e43e:	3301      	adds	r3, #1
 800e440:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
 800e444:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800e448:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e44c:	4613      	mov	r3, r2
 800e44e:	009b      	lsls	r3, r3, #2
 800e450:	4413      	add	r3, r2
 800e452:	005b      	lsls	r3, r3, #1
 800e454:	4413      	add	r3, r2
 800e456:	440b      	add	r3, r1
 800e458:	3302      	adds	r3, #2
 800e45a:	7819      	ldrb	r1, [r3, #0]
 800e45c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e460:	4613      	mov	r3, r2
 800e462:	009b      	lsls	r3, r3, #2
 800e464:	4413      	add	r3, r2
 800e466:	009b      	lsls	r3, r3, #2
 800e468:	3390      	adds	r3, #144	; 0x90
 800e46a:	443b      	add	r3, r7
 800e46c:	3b87      	subs	r3, #135	; 0x87
 800e46e:	460a      	mov	r2, r1
 800e470:	701a      	strb	r2, [r3, #0]
    size += 1;
 800e472:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e476:	3301      	adds	r3, #1
 800e478:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 800e47c:	f107 0108 	add.w	r1, r7, #8
 800e480:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e484:	4613      	mov	r3, r2
 800e486:	009b      	lsls	r3, r3, #2
 800e488:	4413      	add	r3, r2
 800e48a:	009b      	lsls	r3, r3, #2
 800e48c:	440b      	add	r3, r1
 800e48e:	1c98      	adds	r0, r3, #2
 800e490:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e494:	4613      	mov	r3, r2
 800e496:	009b      	lsls	r3, r3, #2
 800e498:	4413      	add	r3, r2
 800e49a:	005b      	lsls	r3, r3, #1
 800e49c:	4413      	add	r3, r2
 800e49e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e4a2:	4413      	add	r3, r2
 800e4a4:	3303      	adds	r3, #3
 800e4a6:	2206      	movs	r2, #6
 800e4a8:	4619      	mov	r1, r3
 800e4aa:	f001 fd2d 	bl	800ff08 <memcpy>
    size += 6;
 800e4ae:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e4b2:	3306      	adds	r3, #6
 800e4b4:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Length_Data = rp0->Advertising_Report[i].Length_Data;
 800e4b8:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800e4bc:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e4c0:	4613      	mov	r3, r2
 800e4c2:	009b      	lsls	r3, r3, #2
 800e4c4:	4413      	add	r3, r2
 800e4c6:	005b      	lsls	r3, r3, #1
 800e4c8:	4413      	add	r3, r2
 800e4ca:	440b      	add	r3, r1
 800e4cc:	3309      	adds	r3, #9
 800e4ce:	7819      	ldrb	r1, [r3, #0]
 800e4d0:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e4d4:	4613      	mov	r3, r2
 800e4d6:	009b      	lsls	r3, r3, #2
 800e4d8:	4413      	add	r3, r2
 800e4da:	009b      	lsls	r3, r3, #2
 800e4dc:	3390      	adds	r3, #144	; 0x90
 800e4de:	443b      	add	r3, r7
 800e4e0:	3b80      	subs	r3, #128	; 0x80
 800e4e2:	460a      	mov	r2, r1
 800e4e4:	701a      	strb	r2, [r3, #0]
    size += 1;
 800e4e6:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e4ea:	3301      	adds	r3, #1
 800e4ec:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Data = rp0->Advertising_Report[i].Data;
 800e4f0:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e4f4:	4613      	mov	r3, r2
 800e4f6:	009b      	lsls	r3, r3, #2
 800e4f8:	4413      	add	r3, r2
 800e4fa:	005b      	lsls	r3, r3, #1
 800e4fc:	4413      	add	r3, r2
 800e4fe:	3308      	adds	r3, #8
 800e500:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e504:	4413      	add	r3, r2
 800e506:	1c99      	adds	r1, r3, #2
 800e508:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e50c:	4613      	mov	r3, r2
 800e50e:	009b      	lsls	r3, r3, #2
 800e510:	4413      	add	r3, r2
 800e512:	009b      	lsls	r3, r3, #2
 800e514:	3390      	adds	r3, #144	; 0x90
 800e516:	443b      	add	r3, r7
 800e518:	3b7c      	subs	r3, #124	; 0x7c
 800e51a:	6019      	str	r1, [r3, #0]
    size += rp0->Advertising_Report[i].Length_Data;
 800e51c:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800e520:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e524:	4613      	mov	r3, r2
 800e526:	009b      	lsls	r3, r3, #2
 800e528:	4413      	add	r3, r2
 800e52a:	005b      	lsls	r3, r3, #1
 800e52c:	4413      	add	r3, r2
 800e52e:	440b      	add	r3, r1
 800e530:	3309      	adds	r3, #9
 800e532:	781a      	ldrb	r2, [r3, #0]
 800e534:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e538:	4413      	add	r3, r2
 800e53a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].RSSI = (uint8_t)buffer_in[size];
 800e53e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e542:	687a      	ldr	r2, [r7, #4]
 800e544:	4413      	add	r3, r2
 800e546:	781b      	ldrb	r3, [r3, #0]
 800e548:	b259      	sxtb	r1, r3
 800e54a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e54e:	4613      	mov	r3, r2
 800e550:	009b      	lsls	r3, r3, #2
 800e552:	4413      	add	r3, r2
 800e554:	009b      	lsls	r3, r3, #2
 800e556:	3390      	adds	r3, #144	; 0x90
 800e558:	443b      	add	r3, r7
 800e55a:	3b78      	subs	r3, #120	; 0x78
 800e55c:	460a      	mov	r2, r1
 800e55e:	701a      	strb	r2, [r3, #0]
    size += 1;
 800e560:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e564:	3301      	adds	r3, #1
 800e566:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  for (i = 0; i < rp0->Num_Reports; i++) {
 800e56a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e56e:	3301      	adds	r3, #1
 800e570:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800e574:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800e578:	781b      	ldrb	r3, [r3, #0]
 800e57a:	461a      	mov	r2, r3
 800e57c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e580:	4293      	cmp	r3, r2
 800e582:	f6ff af43 	blt.w	800e40c <hci_le_advertising_report_event_process+0x22>
  }
  hci_le_advertising_report_event(rp0->Num_Reports,
 800e586:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800e58a:	781b      	ldrb	r3, [r3, #0]
 800e58c:	f107 0208 	add.w	r2, r7, #8
 800e590:	4611      	mov	r1, r2
 800e592:	4618      	mov	r0, r3
 800e594:	f000 f9e3 	bl	800e95e <hci_le_advertising_report_event>
                                  Advertising_Report);

  return status;
 800e598:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 800e59c:	4618      	mov	r0, r3
 800e59e:	3790      	adds	r7, #144	; 0x90
 800e5a0:	46bd      	mov	sp, r7
 800e5a2:	bd80      	pop	{r7, pc}

0800e5a4 <hci_le_connection_update_complete_event_process>:
 *        - 0x000A (100 ms)  ... 0x0C80 (32000 ms) 
 * @retval None
 */

tBleStatus hci_le_connection_update_complete_event_process(uint8_t *buffer_in)
{
 800e5a4:	b590      	push	{r4, r7, lr}
 800e5a6:	b087      	sub	sp, #28
 800e5a8:	af02      	add	r7, sp, #8
 800e5aa:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e5ac:	2300      	movs	r3, #0
 800e5ae:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_update_complete_event_rp0 *rp0 = (hci_le_connection_update_complete_event_rp0 *)buffer_in;
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	60bb      	str	r3, [r7, #8]
  hci_le_connection_update_complete_event(rp0->Status,
 800e5b4:	68bb      	ldr	r3, [r7, #8]
 800e5b6:	7818      	ldrb	r0, [r3, #0]
 800e5b8:	68bb      	ldr	r3, [r7, #8]
 800e5ba:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e5be:	b299      	uxth	r1, r3
 800e5c0:	68bb      	ldr	r3, [r7, #8]
 800e5c2:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800e5c6:	b29a      	uxth	r2, r3
 800e5c8:	68bb      	ldr	r3, [r7, #8]
 800e5ca:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800e5ce:	b29c      	uxth	r4, r3
 800e5d0:	68bb      	ldr	r3, [r7, #8]
 800e5d2:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800e5d6:	b29b      	uxth	r3, r3
 800e5d8:	9300      	str	r3, [sp, #0]
 800e5da:	4623      	mov	r3, r4
 800e5dc:	f000 f9cb 	bl	800e976 <hci_le_connection_update_complete_event>
                                          rp0->Connection_Handle,
                                          rp0->Conn_Interval,
                                          rp0->Conn_Latency,
                                          rp0->Supervision_Timeout);

  return status;
 800e5e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	3714      	adds	r7, #20
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	bd90      	pop	{r4, r7, pc}

0800e5ea <hci_le_read_remote_used_features_complete_event_process>:
 *        Layer specification.
 * @retval None
 */

tBleStatus hci_le_read_remote_used_features_complete_event_process(uint8_t *buffer_in)
{
 800e5ea:	b580      	push	{r7, lr}
 800e5ec:	b084      	sub	sp, #16
 800e5ee:	af00      	add	r7, sp, #0
 800e5f0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_remote_used_features_complete_event_rp0 *rp0 = (hci_le_read_remote_used_features_complete_event_rp0 *)buffer_in;
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	60bb      	str	r3, [r7, #8]
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 800e5fa:	68bb      	ldr	r3, [r7, #8]
 800e5fc:	7818      	ldrb	r0, [r3, #0]
 800e5fe:	68bb      	ldr	r3, [r7, #8]
 800e600:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e604:	b299      	uxth	r1, r3
                                                  rp0->Connection_Handle,
                                                  rp0->LE_Features);
 800e606:	68bb      	ldr	r3, [r7, #8]
 800e608:	3303      	adds	r3, #3
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 800e60a:	461a      	mov	r2, r3
 800e60c:	f000 f9c7 	bl	800e99e <hci_le_read_remote_used_features_complete_event>

  return status;
 800e610:	7bfb      	ldrb	r3, [r7, #15]
}
 800e612:	4618      	mov	r0, r3
 800e614:	3710      	adds	r7, #16
 800e616:	46bd      	mov	sp, r7
 800e618:	bd80      	pop	{r7, pc}

0800e61a <hci_le_long_term_key_request_event_process>:
 * @param Encrypted_Diversifier 16-bit encrypted diversifier
 * @retval None
 */

tBleStatus hci_le_long_term_key_request_event_process(uint8_t *buffer_in)
{
 800e61a:	b580      	push	{r7, lr}
 800e61c:	b084      	sub	sp, #16
 800e61e:	af00      	add	r7, sp, #0
 800e620:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e622:	2300      	movs	r3, #0
 800e624:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_long_term_key_request_event_rp0 *rp0 = (hci_le_long_term_key_request_event_rp0 *)buffer_in;
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	60bb      	str	r3, [r7, #8]
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 800e62a:	68bb      	ldr	r3, [r7, #8]
 800e62c:	881b      	ldrh	r3, [r3, #0]
 800e62e:	b298      	uxth	r0, r3
                                     rp0->Random_Number,
 800e630:	68bb      	ldr	r3, [r7, #8]
 800e632:	1c99      	adds	r1, r3, #2
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 800e634:	68bb      	ldr	r3, [r7, #8]
 800e636:	895b      	ldrh	r3, [r3, #10]
 800e638:	b29b      	uxth	r3, r3
 800e63a:	461a      	mov	r2, r3
 800e63c:	f000 f9bd 	bl	800e9ba <hci_le_long_term_key_request_event>
                                     rp0->Encrypted_Diversifier);

  return status;
 800e640:	7bfb      	ldrb	r3, [r7, #15]
}
 800e642:	4618      	mov	r0, r3
 800e644:	3710      	adds	r7, #16
 800e646:	46bd      	mov	sp, r7
 800e648:	bd80      	pop	{r7, pc}

0800e64a <hci_le_data_length_change_event_process>:
 *        future use)
 * @retval None
 */

tBleStatus hci_le_data_length_change_event_process(uint8_t *buffer_in)
{
 800e64a:	b590      	push	{r4, r7, lr}
 800e64c:	b087      	sub	sp, #28
 800e64e:	af02      	add	r7, sp, #8
 800e650:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e652:	2300      	movs	r3, #0
 800e654:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_data_length_change_event_rp0 *rp0 = (hci_le_data_length_change_event_rp0 *)buffer_in;
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	60bb      	str	r3, [r7, #8]
  hci_le_data_length_change_event(rp0->Connection_Handle,
 800e65a:	68bb      	ldr	r3, [r7, #8]
 800e65c:	881b      	ldrh	r3, [r3, #0]
 800e65e:	b298      	uxth	r0, r3
 800e660:	68bb      	ldr	r3, [r7, #8]
 800e662:	885b      	ldrh	r3, [r3, #2]
 800e664:	b299      	uxth	r1, r3
 800e666:	68bb      	ldr	r3, [r7, #8]
 800e668:	889b      	ldrh	r3, [r3, #4]
 800e66a:	b29a      	uxth	r2, r3
 800e66c:	68bb      	ldr	r3, [r7, #8]
 800e66e:	88db      	ldrh	r3, [r3, #6]
 800e670:	b29c      	uxth	r4, r3
 800e672:	68bb      	ldr	r3, [r7, #8]
 800e674:	891b      	ldrh	r3, [r3, #8]
 800e676:	b29b      	uxth	r3, r3
 800e678:	9300      	str	r3, [sp, #0]
 800e67a:	4623      	mov	r3, r4
 800e67c:	f000 f9ab 	bl	800e9d6 <hci_le_data_length_change_event>
                                  rp0->MaxTxOctets,
                                  rp0->MaxTxTime,
                                  rp0->MaxRxOctets,
                                  rp0->MaxRxTime);

  return status;
 800e680:	7bfb      	ldrb	r3, [r7, #15]
}
 800e682:	4618      	mov	r0, r3
 800e684:	3714      	adds	r7, #20
 800e686:	46bd      	mov	sp, r7
 800e688:	bd90      	pop	{r4, r7, pc}

0800e68a <hci_le_read_local_p256_public_key_complete_event_process>:
 * @param Local_P256_Public_Key Local P-256 public key.
 * @retval None
 */

tBleStatus hci_le_read_local_p256_public_key_complete_event_process(uint8_t *buffer_in)
{
 800e68a:	b580      	push	{r7, lr}
 800e68c:	b084      	sub	sp, #16
 800e68e:	af00      	add	r7, sp, #0
 800e690:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e692:	2300      	movs	r3, #0
 800e694:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_local_p256_public_key_complete_event_rp0 *rp0 = (hci_le_read_local_p256_public_key_complete_event_rp0 *)buffer_in;
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	60bb      	str	r3, [r7, #8]
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 800e69a:	68bb      	ldr	r3, [r7, #8]
 800e69c:	781a      	ldrb	r2, [r3, #0]
                                                   rp0->Local_P256_Public_Key);
 800e69e:	68bb      	ldr	r3, [r7, #8]
 800e6a0:	3301      	adds	r3, #1
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 800e6a2:	4619      	mov	r1, r3
 800e6a4:	4610      	mov	r0, r2
 800e6a6:	f000 f9aa 	bl	800e9fe <hci_le_read_local_p256_public_key_complete_event>

  return status;
 800e6aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6ac:	4618      	mov	r0, r3
 800e6ae:	3710      	adds	r7, #16
 800e6b0:	46bd      	mov	sp, r7
 800e6b2:	bd80      	pop	{r7, pc}

0800e6b4 <hci_le_generate_dhkey_complete_event_process>:
 * @param DHKey Diffie Hellman Key
 * @retval None
 */

tBleStatus hci_le_generate_dhkey_complete_event_process(uint8_t *buffer_in)
{
 800e6b4:	b580      	push	{r7, lr}
 800e6b6:	b084      	sub	sp, #16
 800e6b8:	af00      	add	r7, sp, #0
 800e6ba:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e6bc:	2300      	movs	r3, #0
 800e6be:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_generate_dhkey_complete_event_rp0 *rp0 = (hci_le_generate_dhkey_complete_event_rp0 *)buffer_in;
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	60bb      	str	r3, [r7, #8]
  hci_le_generate_dhkey_complete_event(rp0->Status,
 800e6c4:	68bb      	ldr	r3, [r7, #8]
 800e6c6:	781a      	ldrb	r2, [r3, #0]
                                       rp0->DHKey);
 800e6c8:	68bb      	ldr	r3, [r7, #8]
 800e6ca:	3301      	adds	r3, #1
  hci_le_generate_dhkey_complete_event(rp0->Status,
 800e6cc:	4619      	mov	r1, r3
 800e6ce:	4610      	mov	r0, r2
 800e6d0:	f000 f9a1 	bl	800ea16 <hci_le_generate_dhkey_complete_event>

  return status;
 800e6d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6d6:	4618      	mov	r0, r3
 800e6d8:	3710      	adds	r7, #16
 800e6da:	46bd      	mov	sp, r7
 800e6dc:	bd80      	pop	{r7, pc}

0800e6de <hci_le_enhanced_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_enhanced_connection_complete_event_process(uint8_t *buffer_in)
{
 800e6de:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e6e2:	b08d      	sub	sp, #52	; 0x34
 800e6e4:	af08      	add	r7, sp, #32
 800e6e6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e6e8:	2300      	movs	r3, #0
 800e6ea:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_enhanced_connection_complete_event_rp0 *rp0 = (hci_le_enhanced_connection_complete_event_rp0 *)buffer_in;
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	60bb      	str	r3, [r7, #8]
  hci_le_enhanced_connection_complete_event(rp0->Status,
 800e6f0:	68bb      	ldr	r3, [r7, #8]
 800e6f2:	f893 c000 	ldrb.w	ip, [r3]
 800e6f6:	68bb      	ldr	r3, [r7, #8]
 800e6f8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e6fc:	fa1f fe83 	uxth.w	lr, r3
 800e700:	68bb      	ldr	r3, [r7, #8]
 800e702:	f893 8003 	ldrb.w	r8, [r3, #3]
 800e706:	68bb      	ldr	r3, [r7, #8]
 800e708:	f893 9004 	ldrb.w	r9, [r3, #4]
                                            rp0->Connection_Handle,
                                            rp0->Role,
                                            rp0->Peer_Address_Type,
                                            rp0->Peer_Address,
 800e70c:	68bb      	ldr	r3, [r7, #8]
 800e70e:	3305      	adds	r3, #5
                                            rp0->Local_Resolvable_Private_Address,
 800e710:	68ba      	ldr	r2, [r7, #8]
 800e712:	320b      	adds	r2, #11
                                            rp0->Peer_Resolvable_Private_Address,
 800e714:	68b9      	ldr	r1, [r7, #8]
 800e716:	3111      	adds	r1, #17
  hci_le_enhanced_connection_complete_event(rp0->Status,
 800e718:	68b8      	ldr	r0, [r7, #8]
 800e71a:	f8b0 0017 	ldrh.w	r0, [r0, #23]
 800e71e:	b280      	uxth	r0, r0
 800e720:	68bc      	ldr	r4, [r7, #8]
 800e722:	f8b4 4019 	ldrh.w	r4, [r4, #25]
 800e726:	b2a4      	uxth	r4, r4
 800e728:	68bd      	ldr	r5, [r7, #8]
 800e72a:	f8b5 501b 	ldrh.w	r5, [r5, #27]
 800e72e:	b2ad      	uxth	r5, r5
 800e730:	68be      	ldr	r6, [r7, #8]
 800e732:	7f76      	ldrb	r6, [r6, #29]
 800e734:	9606      	str	r6, [sp, #24]
 800e736:	9505      	str	r5, [sp, #20]
 800e738:	9404      	str	r4, [sp, #16]
 800e73a:	9003      	str	r0, [sp, #12]
 800e73c:	9102      	str	r1, [sp, #8]
 800e73e:	9201      	str	r2, [sp, #4]
 800e740:	9300      	str	r3, [sp, #0]
 800e742:	464b      	mov	r3, r9
 800e744:	4642      	mov	r2, r8
 800e746:	4671      	mov	r1, lr
 800e748:	4660      	mov	r0, ip
 800e74a:	f000 f970 	bl	800ea2e <hci_le_enhanced_connection_complete_event>
                                            rp0->Conn_Interval,
                                            rp0->Conn_Latency,
                                            rp0->Supervision_Timeout,
                                            rp0->Master_Clock_Accuracy);

  return status;
 800e74e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e750:	4618      	mov	r0, r3
 800e752:	3714      	adds	r7, #20
 800e754:	46bd      	mov	sp, r7
 800e756:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800e75a <hci_le_direct_advertising_report_event_process>:
 * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_direct_advertising_report_event_process(uint8_t *buffer_in)
{
 800e75a:	b580      	push	{r7, lr}
 800e75c:	b0a6      	sub	sp, #152	; 0x98
 800e75e:	af00      	add	r7, sp, #0
 800e760:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800e762:	2300      	movs	r3, #0
 800e764:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  hci_le_direct_advertising_report_event_rp0 *rp0 = (hci_le_direct_advertising_report_event_rp0 *)buffer_in;
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 1;
 800e76e:	2301      	movs	r3, #1
 800e770:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Direct_Advertising_Report_t Direct_Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Direct_Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 800e774:	2300      	movs	r3, #0
 800e776:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800e77a:	e085      	b.n	800e888 <hci_le_direct_advertising_report_event_process+0x12e>
    Direct_Advertising_Report[i].Event_Type = rp0->Direct_Advertising_Report[i].Event_Type;
 800e77c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e780:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e784:	011b      	lsls	r3, r3, #4
 800e786:	4413      	add	r3, r2
 800e788:	3301      	adds	r3, #1
 800e78a:	781a      	ldrb	r2, [r3, #0]
 800e78c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e790:	011b      	lsls	r3, r3, #4
 800e792:	3398      	adds	r3, #152	; 0x98
 800e794:	443b      	add	r3, r7
 800e796:	3b90      	subs	r3, #144	; 0x90
 800e798:	701a      	strb	r2, [r3, #0]
    size += 1;
 800e79a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800e79e:	3301      	adds	r3, #1
 800e7a0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].Address_Type = rp0->Direct_Advertising_Report[i].Address_Type;
 800e7a4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e7a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e7ac:	011b      	lsls	r3, r3, #4
 800e7ae:	4413      	add	r3, r2
 800e7b0:	3302      	adds	r3, #2
 800e7b2:	781a      	ldrb	r2, [r3, #0]
 800e7b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e7b8:	011b      	lsls	r3, r3, #4
 800e7ba:	3398      	adds	r3, #152	; 0x98
 800e7bc:	443b      	add	r3, r7
 800e7be:	3b8f      	subs	r3, #143	; 0x8f
 800e7c0:	701a      	strb	r2, [r3, #0]
    size += 1;
 800e7c2:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800e7c6:	3301      	adds	r3, #1
 800e7c8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
 800e7cc:	f107 0208 	add.w	r2, r7, #8
 800e7d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e7d4:	011b      	lsls	r3, r3, #4
 800e7d6:	4413      	add	r3, r2
 800e7d8:	1c98      	adds	r0, r3, #2
 800e7da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e7de:	011b      	lsls	r3, r3, #4
 800e7e0:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e7e4:	4413      	add	r3, r2
 800e7e6:	3303      	adds	r3, #3
 800e7e8:	2206      	movs	r2, #6
 800e7ea:	4619      	mov	r1, r3
 800e7ec:	f001 fb8c 	bl	800ff08 <memcpy>
    size += 6;
 800e7f0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800e7f4:	3306      	adds	r3, #6
 800e7f6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
 800e7fa:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e7fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e802:	011b      	lsls	r3, r3, #4
 800e804:	4413      	add	r3, r2
 800e806:	3309      	adds	r3, #9
 800e808:	781a      	ldrb	r2, [r3, #0]
 800e80a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e80e:	011b      	lsls	r3, r3, #4
 800e810:	3398      	adds	r3, #152	; 0x98
 800e812:	443b      	add	r3, r7
 800e814:	3b88      	subs	r3, #136	; 0x88
 800e816:	701a      	strb	r2, [r3, #0]
    size += 1;
 800e818:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800e81c:	3301      	adds	r3, #1
 800e81e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 800e822:	f107 0208 	add.w	r2, r7, #8
 800e826:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e82a:	011b      	lsls	r3, r3, #4
 800e82c:	3308      	adds	r3, #8
 800e82e:	4413      	add	r3, r2
 800e830:	1c58      	adds	r0, r3, #1
 800e832:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e836:	011b      	lsls	r3, r3, #4
 800e838:	3308      	adds	r3, #8
 800e83a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e83e:	4413      	add	r3, r2
 800e840:	3302      	adds	r3, #2
 800e842:	2206      	movs	r2, #6
 800e844:	4619      	mov	r1, r3
 800e846:	f001 fb5f 	bl	800ff08 <memcpy>
    size += 6;
 800e84a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800e84e:	3306      	adds	r3, #6
 800e850:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].RSSI = rp0->Direct_Advertising_Report[i].RSSI;
 800e854:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e858:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e85c:	011b      	lsls	r3, r3, #4
 800e85e:	4413      	add	r3, r2
 800e860:	3310      	adds	r3, #16
 800e862:	f993 2000 	ldrsb.w	r2, [r3]
 800e866:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e86a:	011b      	lsls	r3, r3, #4
 800e86c:	3398      	adds	r3, #152	; 0x98
 800e86e:	443b      	add	r3, r7
 800e870:	3b81      	subs	r3, #129	; 0x81
 800e872:	701a      	strb	r2, [r3, #0]
    size += 1;
 800e874:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800e878:	3301      	adds	r3, #1
 800e87a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Num_Reports; i++) {
 800e87e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e882:	3301      	adds	r3, #1
 800e884:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800e888:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e88c:	781b      	ldrb	r3, [r3, #0]
 800e88e:	461a      	mov	r2, r3
 800e890:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e894:	4293      	cmp	r3, r2
 800e896:	f6ff af71 	blt.w	800e77c <hci_le_direct_advertising_report_event_process+0x22>
  }
  hci_le_direct_advertising_report_event(rp0->Num_Reports,
 800e89a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e89e:	781b      	ldrb	r3, [r3, #0]
 800e8a0:	f107 0208 	add.w	r2, r7, #8
 800e8a4:	4611      	mov	r1, r2
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	f000 f8d5 	bl	800ea56 <hci_le_direct_advertising_report_event>
                                         Direct_Advertising_Report);

  return status;
 800e8ac:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 800e8b0:	4618      	mov	r0, r3
 800e8b2:	3798      	adds	r7, #152	; 0x98
 800e8b4:	46bd      	mov	sp, r7
 800e8b6:	bd80      	pop	{r7, pc}

0800e8b8 <hci_encryption_change_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_change_event(uint8_t Status,
                                 uint16_t Connection_Handle,
                                 uint8_t Encryption_Enabled))
{
 800e8b8:	b480      	push	{r7}
 800e8ba:	b083      	sub	sp, #12
 800e8bc:	af00      	add	r7, sp, #0
 800e8be:	4603      	mov	r3, r0
 800e8c0:	71fb      	strb	r3, [r7, #7]
 800e8c2:	460b      	mov	r3, r1
 800e8c4:	80bb      	strh	r3, [r7, #4]
 800e8c6:	4613      	mov	r3, r2
 800e8c8:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_change_event\r\n");
}
 800e8ca:	bf00      	nop
 800e8cc:	370c      	adds	r7, #12
 800e8ce:	46bd      	mov	sp, r7
 800e8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8d4:	4770      	bx	lr

0800e8d6 <hci_read_remote_version_information_complete_event>:
WEAK_FUNCTION(void hci_read_remote_version_information_complete_event(uint8_t Status,
                                                        uint16_t Connection_Handle,
                                                        uint8_t Version,
                                                        uint16_t Manufacturer_Name,
                                                        uint16_t Subversion))
{
 800e8d6:	b490      	push	{r4, r7}
 800e8d8:	b082      	sub	sp, #8
 800e8da:	af00      	add	r7, sp, #0
 800e8dc:	4604      	mov	r4, r0
 800e8de:	4608      	mov	r0, r1
 800e8e0:	4611      	mov	r1, r2
 800e8e2:	461a      	mov	r2, r3
 800e8e4:	4623      	mov	r3, r4
 800e8e6:	71fb      	strb	r3, [r7, #7]
 800e8e8:	4603      	mov	r3, r0
 800e8ea:	80bb      	strh	r3, [r7, #4]
 800e8ec:	460b      	mov	r3, r1
 800e8ee:	71bb      	strb	r3, [r7, #6]
 800e8f0:	4613      	mov	r3, r2
 800e8f2:	807b      	strh	r3, [r7, #2]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_read_remote_version_information_complete_event\r\n");
}
 800e8f4:	bf00      	nop
 800e8f6:	3708      	adds	r7, #8
 800e8f8:	46bd      	mov	sp, r7
 800e8fa:	bc90      	pop	{r4, r7}
 800e8fc:	4770      	bx	lr

0800e8fe <hci_hardware_error_event>:
  - 0x02: Timer overrun error
  - 0x03: Internal queue overflow error
  * @retval None
*/
WEAK_FUNCTION(void hci_hardware_error_event(uint8_t Hardware_Code))
{
 800e8fe:	b480      	push	{r7}
 800e900:	b083      	sub	sp, #12
 800e902:	af00      	add	r7, sp, #0
 800e904:	4603      	mov	r3, r0
 800e906:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_hardware_error_event\r\n");
}
 800e908:	bf00      	nop
 800e90a:	370c      	adds	r7, #12
 800e90c:	46bd      	mov	sp, r7
 800e90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e912:	4770      	bx	lr

0800e914 <hci_number_of_completed_packets_event>:
  * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
  * @retval None
*/
WEAK_FUNCTION(void hci_number_of_completed_packets_event(uint8_t Number_of_Handles,
                                           Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[]))
{
 800e914:	b480      	push	{r7}
 800e916:	b083      	sub	sp, #12
 800e918:	af00      	add	r7, sp, #0
 800e91a:	4603      	mov	r3, r0
 800e91c:	6039      	str	r1, [r7, #0]
 800e91e:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_number_of_completed_packets_event\r\n");
}
 800e920:	bf00      	nop
 800e922:	370c      	adds	r7, #12
 800e924:	46bd      	mov	sp, r7
 800e926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e92a:	4770      	bx	lr

0800e92c <hci_data_buffer_overflow_event>:
  * Values:
  - 0x01: ACL Buffer Overflow
  * @retval None
*/
WEAK_FUNCTION(void hci_data_buffer_overflow_event(uint8_t Link_Type))
{
 800e92c:	b480      	push	{r7}
 800e92e:	b083      	sub	sp, #12
 800e930:	af00      	add	r7, sp, #0
 800e932:	4603      	mov	r3, r0
 800e934:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_data_buffer_overflow_event\r\n");
}
 800e936:	bf00      	nop
 800e938:	370c      	adds	r7, #12
 800e93a:	46bd      	mov	sp, r7
 800e93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e940:	4770      	bx	lr

0800e942 <hci_encryption_key_refresh_complete_event>:
  - 0x0000 ... 0x0EFF
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_key_refresh_complete_event(uint8_t Status,
                                               uint16_t Connection_Handle))
{
 800e942:	b480      	push	{r7}
 800e944:	b083      	sub	sp, #12
 800e946:	af00      	add	r7, sp, #0
 800e948:	4603      	mov	r3, r0
 800e94a:	460a      	mov	r2, r1
 800e94c:	71fb      	strb	r3, [r7, #7]
 800e94e:	4613      	mov	r3, r2
 800e950:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_key_refresh_complete_event\r\n");
}
 800e952:	bf00      	nop
 800e954:	370c      	adds	r7, #12
 800e956:	46bd      	mov	sp, r7
 800e958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e95c:	4770      	bx	lr

0800e95e <hci_le_advertising_report_event>:
  * @param Advertising_Report See @ref Advertising_Report_t
  * @retval None
*/
WEAK_FUNCTION(void hci_le_advertising_report_event(uint8_t Num_Reports,
                                     Advertising_Report_t Advertising_Report[]))
{
 800e95e:	b480      	push	{r7}
 800e960:	b083      	sub	sp, #12
 800e962:	af00      	add	r7, sp, #0
 800e964:	4603      	mov	r3, r0
 800e966:	6039      	str	r1, [r7, #0]
 800e968:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_advertising_report_event\r\n");
}
 800e96a:	bf00      	nop
 800e96c:	370c      	adds	r7, #12
 800e96e:	46bd      	mov	sp, r7
 800e970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e974:	4770      	bx	lr

0800e976 <hci_le_connection_update_complete_event>:
WEAK_FUNCTION(void hci_le_connection_update_complete_event(uint8_t Status,
                                             uint16_t Connection_Handle,
                                             uint16_t Conn_Interval,
                                             uint16_t Conn_Latency,
                                             uint16_t Supervision_Timeout))
{
 800e976:	b490      	push	{r4, r7}
 800e978:	b082      	sub	sp, #8
 800e97a:	af00      	add	r7, sp, #0
 800e97c:	4604      	mov	r4, r0
 800e97e:	4608      	mov	r0, r1
 800e980:	4611      	mov	r1, r2
 800e982:	461a      	mov	r2, r3
 800e984:	4623      	mov	r3, r4
 800e986:	71fb      	strb	r3, [r7, #7]
 800e988:	4603      	mov	r3, r0
 800e98a:	80bb      	strh	r3, [r7, #4]
 800e98c:	460b      	mov	r3, r1
 800e98e:	807b      	strh	r3, [r7, #2]
 800e990:	4613      	mov	r3, r2
 800e992:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_connection_update_complete_event\r\n");
}
 800e994:	bf00      	nop
 800e996:	3708      	adds	r7, #8
 800e998:	46bd      	mov	sp, r7
 800e99a:	bc90      	pop	{r4, r7}
 800e99c:	4770      	bx	lr

0800e99e <hci_le_read_remote_used_features_complete_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_remote_used_features_complete_event(uint8_t Status,
                                                     uint16_t Connection_Handle,
                                                     uint8_t LE_Features[8]))
{
 800e99e:	b480      	push	{r7}
 800e9a0:	b083      	sub	sp, #12
 800e9a2:	af00      	add	r7, sp, #0
 800e9a4:	4603      	mov	r3, r0
 800e9a6:	603a      	str	r2, [r7, #0]
 800e9a8:	71fb      	strb	r3, [r7, #7]
 800e9aa:	460b      	mov	r3, r1
 800e9ac:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_remote_used_features_complete_event\r\n");
}
 800e9ae:	bf00      	nop
 800e9b0:	370c      	adds	r7, #12
 800e9b2:	46bd      	mov	sp, r7
 800e9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9b8:	4770      	bx	lr

0800e9ba <hci_le_long_term_key_request_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_long_term_key_request_event(uint16_t Connection_Handle,
                                        uint8_t Random_Number[8],
                                        uint16_t Encrypted_Diversifier))
{
 800e9ba:	b480      	push	{r7}
 800e9bc:	b083      	sub	sp, #12
 800e9be:	af00      	add	r7, sp, #0
 800e9c0:	4603      	mov	r3, r0
 800e9c2:	6039      	str	r1, [r7, #0]
 800e9c4:	80fb      	strh	r3, [r7, #6]
 800e9c6:	4613      	mov	r3, r2
 800e9c8:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_long_term_key_request_event\r\n");
}
 800e9ca:	bf00      	nop
 800e9cc:	370c      	adds	r7, #12
 800e9ce:	46bd      	mov	sp, r7
 800e9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d4:	4770      	bx	lr

0800e9d6 <hci_le_data_length_change_event>:
WEAK_FUNCTION(void hci_le_data_length_change_event(uint16_t Connection_Handle,
                                     uint16_t MaxTxOctets,
                                     uint16_t MaxTxTime,
                                     uint16_t MaxRxOctets,
                                     uint16_t MaxRxTime))
{
 800e9d6:	b490      	push	{r4, r7}
 800e9d8:	b082      	sub	sp, #8
 800e9da:	af00      	add	r7, sp, #0
 800e9dc:	4604      	mov	r4, r0
 800e9de:	4608      	mov	r0, r1
 800e9e0:	4611      	mov	r1, r2
 800e9e2:	461a      	mov	r2, r3
 800e9e4:	4623      	mov	r3, r4
 800e9e6:	80fb      	strh	r3, [r7, #6]
 800e9e8:	4603      	mov	r3, r0
 800e9ea:	80bb      	strh	r3, [r7, #4]
 800e9ec:	460b      	mov	r3, r1
 800e9ee:	807b      	strh	r3, [r7, #2]
 800e9f0:	4613      	mov	r3, r2
 800e9f2:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_data_length_change_event\r\n");
}
 800e9f4:	bf00      	nop
 800e9f6:	3708      	adds	r7, #8
 800e9f8:	46bd      	mov	sp, r7
 800e9fa:	bc90      	pop	{r4, r7}
 800e9fc:	4770      	bx	lr

0800e9fe <hci_le_read_local_p256_public_key_complete_event>:
  * @param Local_P256_Public_Key Local P-256 public key.
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_local_p256_public_key_complete_event(uint8_t Status,
                                                      uint8_t Local_P256_Public_Key[64]))
{
 800e9fe:	b480      	push	{r7}
 800ea00:	b083      	sub	sp, #12
 800ea02:	af00      	add	r7, sp, #0
 800ea04:	4603      	mov	r3, r0
 800ea06:	6039      	str	r1, [r7, #0]
 800ea08:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_local_p256_public_key_complete_event\r\n");
}
 800ea0a:	bf00      	nop
 800ea0c:	370c      	adds	r7, #12
 800ea0e:	46bd      	mov	sp, r7
 800ea10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea14:	4770      	bx	lr

0800ea16 <hci_le_generate_dhkey_complete_event>:
  * @param DHKey Diffie Hellman Key
  * @retval None
*/
WEAK_FUNCTION(void hci_le_generate_dhkey_complete_event(uint8_t Status,
                                          uint8_t DHKey[32]))
{
 800ea16:	b480      	push	{r7}
 800ea18:	b083      	sub	sp, #12
 800ea1a:	af00      	add	r7, sp, #0
 800ea1c:	4603      	mov	r3, r0
 800ea1e:	6039      	str	r1, [r7, #0]
 800ea20:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_generate_dhkey_complete_event\r\n");
}
 800ea22:	bf00      	nop
 800ea24:	370c      	adds	r7, #12
 800ea26:	46bd      	mov	sp, r7
 800ea28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2c:	4770      	bx	lr

0800ea2e <hci_le_enhanced_connection_complete_event>:
                                               uint8_t Peer_Resolvable_Private_Address[6],
                                               uint16_t Conn_Interval,
                                               uint16_t Conn_Latency,
                                               uint16_t Supervision_Timeout,
                                               uint8_t Master_Clock_Accuracy))
{
 800ea2e:	b490      	push	{r4, r7}
 800ea30:	b082      	sub	sp, #8
 800ea32:	af00      	add	r7, sp, #0
 800ea34:	4604      	mov	r4, r0
 800ea36:	4608      	mov	r0, r1
 800ea38:	4611      	mov	r1, r2
 800ea3a:	461a      	mov	r2, r3
 800ea3c:	4623      	mov	r3, r4
 800ea3e:	71fb      	strb	r3, [r7, #7]
 800ea40:	4603      	mov	r3, r0
 800ea42:	80bb      	strh	r3, [r7, #4]
 800ea44:	460b      	mov	r3, r1
 800ea46:	71bb      	strb	r3, [r7, #6]
 800ea48:	4613      	mov	r3, r2
 800ea4a:	70fb      	strb	r3, [r7, #3]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_enhanced_connection_complete_event\r\n");
}
 800ea4c:	bf00      	nop
 800ea4e:	3708      	adds	r7, #8
 800ea50:	46bd      	mov	sp, r7
 800ea52:	bc90      	pop	{r4, r7}
 800ea54:	4770      	bx	lr

0800ea56 <hci_le_direct_advertising_report_event>:
  * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
  * @retval None
*/
WEAK_FUNCTION(void hci_le_direct_advertising_report_event(uint8_t Num_Reports,
                                            Direct_Advertising_Report_t Direct_Advertising_Report[]))
{
 800ea56:	b480      	push	{r7}
 800ea58:	b083      	sub	sp, #12
 800ea5a:	af00      	add	r7, sp, #0
 800ea5c:	4603      	mov	r3, r0
 800ea5e:	6039      	str	r1, [r7, #0]
 800ea60:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_direct_advertising_report_event\r\n");
}
 800ea62:	bf00      	nop
 800ea64:	370c      	adds	r7, #12
 800ea66:	46bd      	mov	sp, r7
 800ea68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea6c:	4770      	bx	lr

0800ea6e <aci_gap_limited_discoverable_event>:
  * @brief This event is generated by the controller when the limited discoverable mode ends due to
timeout. The timeout is 180 seconds.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_limited_discoverable_event(void))
{
 800ea6e:	b480      	push	{r7}
 800ea70:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_limited_discoverable_event\r\n");
}
 800ea72:	bf00      	nop
 800ea74:	46bd      	mov	sp, r7
 800ea76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea7a:	4770      	bx	lr

0800ea7c <aci_gap_authorization_req_event>:
@ref aci_gap_authorization_resp command should be used to respond by the application.
  * @param Connection_Handle Connection handle for which authorization has been requested.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_authorization_req_event(uint16_t Connection_Handle))
{
 800ea7c:	b480      	push	{r7}
 800ea7e:	b083      	sub	sp, #12
 800ea80:	af00      	add	r7, sp, #0
 800ea82:	4603      	mov	r3, r0
 800ea84:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_authorization_req_event\r\n");
}
 800ea86:	bf00      	nop
 800ea88:	370c      	adds	r7, #12
 800ea8a:	46bd      	mov	sp, r7
 800ea8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea90:	4770      	bx	lr

0800ea92 <aci_gap_slave_security_initiated_event>:
/**
  * @brief This event is generated when the slave security request is successfully sent to the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_slave_security_initiated_event(void))
{
 800ea92:	b480      	push	{r7}
 800ea94:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_slave_security_initiated_event\r\n");
}
 800ea96:	bf00      	nop
 800ea98:	46bd      	mov	sp, r7
 800ea9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea9e:	4770      	bx	lr

0800eaa0 <aci_gap_bond_lost_event>:
received, the upper layer has to issue the command @ref aci_gap_allow_rebond in order to
allow the slave to continue the pairing process with the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_bond_lost_event(void))
{
 800eaa0:	b480      	push	{r7}
 800eaa2:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_bond_lost_event\r\n");
}
 800eaa4:	bf00      	nop
 800eaa6:	46bd      	mov	sp, r7
 800eaa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaac:	4770      	bx	lr

0800eaae <aci_gap_proc_complete_event>:
*/
WEAK_FUNCTION(void aci_gap_proc_complete_event(uint8_t Procedure_Code,
                                 uint8_t Status,
                                 uint8_t Data_Length,
                                 uint8_t Data[]))
{
 800eaae:	b480      	push	{r7}
 800eab0:	b083      	sub	sp, #12
 800eab2:	af00      	add	r7, sp, #0
 800eab4:	603b      	str	r3, [r7, #0]
 800eab6:	4603      	mov	r3, r0
 800eab8:	71fb      	strb	r3, [r7, #7]
 800eaba:	460b      	mov	r3, r1
 800eabc:	71bb      	strb	r3, [r7, #6]
 800eabe:	4613      	mov	r3, r2
 800eac0:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_proc_complete_event\r\n");
}
 800eac2:	bf00      	nop
 800eac4:	370c      	adds	r7, #12
 800eac6:	46bd      	mov	sp, r7
 800eac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eacc:	4770      	bx	lr

0800eace <aci_gap_addr_not_resolved_event>:
  * @param Connection_Handle Connection handle for which the private address could not be
resolved with any of the stored IRK's.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_addr_not_resolved_event(uint16_t Connection_Handle))
{
 800eace:	b480      	push	{r7}
 800ead0:	b083      	sub	sp, #12
 800ead2:	af00      	add	r7, sp, #0
 800ead4:	4603      	mov	r3, r0
 800ead6:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_addr_not_resolved_event\r\n");
}
 800ead8:	bf00      	nop
 800eada:	370c      	adds	r7, #12
 800eadc:	46bd      	mov	sp, r7
 800eade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae2:	4770      	bx	lr

0800eae4 <aci_gap_numeric_comparison_value_event>:
  * @param Numeric_Value 
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_numeric_comparison_value_event(uint16_t Connection_Handle,
                                            uint32_t Numeric_Value))
{
 800eae4:	b480      	push	{r7}
 800eae6:	b083      	sub	sp, #12
 800eae8:	af00      	add	r7, sp, #0
 800eaea:	4603      	mov	r3, r0
 800eaec:	6039      	str	r1, [r7, #0]
 800eaee:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_numeric_comparison_value_event\r\n");
}
 800eaf0:	bf00      	nop
 800eaf2:	370c      	adds	r7, #12
 800eaf4:	46bd      	mov	sp, r7
 800eaf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eafa:	4770      	bx	lr

0800eafc <aci_gap_keypress_notification_event>:
  * @param Notification_Type Type of Keypress input notified/signaled by peer device (having Keyboard only I/O capabilities
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_keypress_notification_event(uint16_t Connection_Handle,
                                         uint8_t Notification_Type))
{
 800eafc:	b480      	push	{r7}
 800eafe:	b083      	sub	sp, #12
 800eb00:	af00      	add	r7, sp, #0
 800eb02:	4603      	mov	r3, r0
 800eb04:	460a      	mov	r2, r1
 800eb06:	80fb      	strh	r3, [r7, #6]
 800eb08:	4613      	mov	r3, r2
 800eb0a:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_keypress_notification_event\r\n");
}
 800eb0c:	bf00      	nop
 800eb0e:	370c      	adds	r7, #12
 800eb10:	46bd      	mov	sp, r7
 800eb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb16:	4770      	bx	lr

0800eb18 <aci_gatt_proc_timeout_event>:
seconds). This is a critical event that should not happen during normal operating conditions. It is an indication of either a major disruption in the communication link or a mistake in the application which does not provide a reply to GATT procedures. After this event, the GATT channel is closed and no more GATT communication can be performed. The applications is exptected to issue an @ref aci_gap_terminate to disconnect from the peer device. It is important to leave an 100 ms blank window before sending the @ref aci_gap_terminate, since immediately after this event, system could save important information in non volatile memory.
  * @param Connection_Handle Connection handle on which the GATT procedure has timed out
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_proc_timeout_event(uint16_t Connection_Handle))
{
 800eb18:	b480      	push	{r7}
 800eb1a:	b083      	sub	sp, #12
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	4603      	mov	r3, r0
 800eb20:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_proc_timeout_event\r\n");
}
 800eb22:	bf00      	nop
 800eb24:	370c      	adds	r7, #12
 800eb26:	46bd      	mov	sp, r7
 800eb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb2c:	4770      	bx	lr

0800eb2e <aci_att_exchange_mtu_resp_event>:
  * @param Server_RX_MTU ATT_MTU value agreed between server and client
  * @retval None
*/
WEAK_FUNCTION(void aci_att_exchange_mtu_resp_event(uint16_t Connection_Handle,
                                     uint16_t Server_RX_MTU))
{
 800eb2e:	b480      	push	{r7}
 800eb30:	b083      	sub	sp, #12
 800eb32:	af00      	add	r7, sp, #0
 800eb34:	4603      	mov	r3, r0
 800eb36:	460a      	mov	r2, r1
 800eb38:	80fb      	strh	r3, [r7, #6]
 800eb3a:	4613      	mov	r3, r2
 800eb3c:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exchange_mtu_resp_event\r\n");
}
 800eb3e:	bf00      	nop
 800eb40:	370c      	adds	r7, #12
 800eb42:	46bd      	mov	sp, r7
 800eb44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb48:	4770      	bx	lr

0800eb4a <aci_att_find_info_resp_event>:
*/
WEAK_FUNCTION(void aci_att_find_info_resp_event(uint16_t Connection_Handle,
                                  uint8_t Format,
                                  uint8_t Event_Data_Length,
                                  uint8_t Handle_UUID_Pair[]))
{
 800eb4a:	b480      	push	{r7}
 800eb4c:	b083      	sub	sp, #12
 800eb4e:	af00      	add	r7, sp, #0
 800eb50:	603b      	str	r3, [r7, #0]
 800eb52:	4603      	mov	r3, r0
 800eb54:	80fb      	strh	r3, [r7, #6]
 800eb56:	460b      	mov	r3, r1
 800eb58:	717b      	strb	r3, [r7, #5]
 800eb5a:	4613      	mov	r3, r2
 800eb5c:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_info_resp_event\r\n");
}
 800eb5e:	bf00      	nop
 800eb60:	370c      	adds	r7, #12
 800eb62:	46bd      	mov	sp, r7
 800eb64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb68:	4770      	bx	lr

0800eb6a <aci_att_find_by_type_value_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_find_by_type_value_resp_event(uint16_t Connection_Handle,
                                           uint8_t Num_of_Handle_Pair,
                                           Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[]))
{
 800eb6a:	b480      	push	{r7}
 800eb6c:	b083      	sub	sp, #12
 800eb6e:	af00      	add	r7, sp, #0
 800eb70:	4603      	mov	r3, r0
 800eb72:	603a      	str	r2, [r7, #0]
 800eb74:	80fb      	strh	r3, [r7, #6]
 800eb76:	460b      	mov	r3, r1
 800eb78:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_by_type_value_resp_event\r\n");
}
 800eb7a:	bf00      	nop
 800eb7c:	370c      	adds	r7, #12
 800eb7e:	46bd      	mov	sp, r7
 800eb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb84:	4770      	bx	lr

0800eb86 <aci_att_read_by_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_type_resp_event(uint16_t Connection_Handle,
                                     uint8_t Handle_Value_Pair_Length,
                                     uint8_t Data_Length,
                                     uint8_t Handle_Value_Pair_Data[]))
{
 800eb86:	b480      	push	{r7}
 800eb88:	b083      	sub	sp, #12
 800eb8a:	af00      	add	r7, sp, #0
 800eb8c:	603b      	str	r3, [r7, #0]
 800eb8e:	4603      	mov	r3, r0
 800eb90:	80fb      	strh	r3, [r7, #6]
 800eb92:	460b      	mov	r3, r1
 800eb94:	717b      	strb	r3, [r7, #5]
 800eb96:	4613      	mov	r3, r2
 800eb98:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_type_resp_event\r\n");
}
 800eb9a:	bf00      	nop
 800eb9c:	370c      	adds	r7, #12
 800eb9e:	46bd      	mov	sp, r7
 800eba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eba4:	4770      	bx	lr

0800eba6 <aci_att_read_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_resp_event(uint16_t Connection_Handle,
                             uint8_t Event_Data_Length,
                             uint8_t Attribute_Value[]))
{
 800eba6:	b480      	push	{r7}
 800eba8:	b083      	sub	sp, #12
 800ebaa:	af00      	add	r7, sp, #0
 800ebac:	4603      	mov	r3, r0
 800ebae:	603a      	str	r2, [r7, #0]
 800ebb0:	80fb      	strh	r3, [r7, #6]
 800ebb2:	460b      	mov	r3, r1
 800ebb4:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_resp_event\r\n");
}
 800ebb6:	bf00      	nop
 800ebb8:	370c      	adds	r7, #12
 800ebba:	46bd      	mov	sp, r7
 800ebbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebc0:	4770      	bx	lr

0800ebc2 <aci_att_read_blob_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_blob_resp_event(uint16_t Connection_Handle,
                                  uint8_t Event_Data_Length,
                                  uint8_t Attribute_Value[]))
{
 800ebc2:	b480      	push	{r7}
 800ebc4:	b083      	sub	sp, #12
 800ebc6:	af00      	add	r7, sp, #0
 800ebc8:	4603      	mov	r3, r0
 800ebca:	603a      	str	r2, [r7, #0]
 800ebcc:	80fb      	strh	r3, [r7, #6]
 800ebce:	460b      	mov	r3, r1
 800ebd0:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_blob_resp_event\r\n");
}
 800ebd2:	bf00      	nop
 800ebd4:	370c      	adds	r7, #12
 800ebd6:	46bd      	mov	sp, r7
 800ebd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebdc:	4770      	bx	lr

0800ebde <aci_att_read_multiple_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_multiple_resp_event(uint16_t Connection_Handle,
                                      uint8_t Event_Data_Length,
                                      uint8_t Set_Of_Values[]))
{
 800ebde:	b480      	push	{r7}
 800ebe0:	b083      	sub	sp, #12
 800ebe2:	af00      	add	r7, sp, #0
 800ebe4:	4603      	mov	r3, r0
 800ebe6:	603a      	str	r2, [r7, #0]
 800ebe8:	80fb      	strh	r3, [r7, #6]
 800ebea:	460b      	mov	r3, r1
 800ebec:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_multiple_resp_event\r\n");
}
 800ebee:	bf00      	nop
 800ebf0:	370c      	adds	r7, #12
 800ebf2:	46bd      	mov	sp, r7
 800ebf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf8:	4770      	bx	lr

0800ebfa <aci_att_read_by_group_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_group_type_resp_event(uint16_t Connection_Handle,
                                           uint8_t Attribute_Data_Length,
                                           uint8_t Data_Length,
                                           uint8_t Attribute_Data_List[]))
{
 800ebfa:	b480      	push	{r7}
 800ebfc:	b083      	sub	sp, #12
 800ebfe:	af00      	add	r7, sp, #0
 800ec00:	603b      	str	r3, [r7, #0]
 800ec02:	4603      	mov	r3, r0
 800ec04:	80fb      	strh	r3, [r7, #6]
 800ec06:	460b      	mov	r3, r1
 800ec08:	717b      	strb	r3, [r7, #5]
 800ec0a:	4613      	mov	r3, r2
 800ec0c:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_group_type_resp_event\r\n");
}
 800ec0e:	bf00      	nop
 800ec10:	370c      	adds	r7, #12
 800ec12:	46bd      	mov	sp, r7
 800ec14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec18:	4770      	bx	lr

0800ec1a <aci_att_prepare_write_resp_event>:
WEAK_FUNCTION(void aci_att_prepare_write_resp_event(uint16_t Connection_Handle,
                                      uint16_t Attribute_Handle,
                                      uint16_t Offset,
                                      uint8_t Part_Attribute_Value_Length,
                                      uint8_t Part_Attribute_Value[]))
{
 800ec1a:	b490      	push	{r4, r7}
 800ec1c:	b082      	sub	sp, #8
 800ec1e:	af00      	add	r7, sp, #0
 800ec20:	4604      	mov	r4, r0
 800ec22:	4608      	mov	r0, r1
 800ec24:	4611      	mov	r1, r2
 800ec26:	461a      	mov	r2, r3
 800ec28:	4623      	mov	r3, r4
 800ec2a:	80fb      	strh	r3, [r7, #6]
 800ec2c:	4603      	mov	r3, r0
 800ec2e:	80bb      	strh	r3, [r7, #4]
 800ec30:	460b      	mov	r3, r1
 800ec32:	807b      	strh	r3, [r7, #2]
 800ec34:	4613      	mov	r3, r2
 800ec36:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_prepare_write_resp_event\r\n");
}
 800ec38:	bf00      	nop
 800ec3a:	3708      	adds	r7, #8
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	bc90      	pop	{r4, r7}
 800ec40:	4770      	bx	lr

0800ec42 <aci_att_exec_write_resp_event>:
  * @brief This event is generated in response to an Execute Write Request.
  * @param Connection_Handle Connection handle related to the response
  * @retval None
*/
WEAK_FUNCTION(void aci_att_exec_write_resp_event(uint16_t Connection_Handle))
{
 800ec42:	b480      	push	{r7}
 800ec44:	b083      	sub	sp, #12
 800ec46:	af00      	add	r7, sp, #0
 800ec48:	4603      	mov	r3, r0
 800ec4a:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exec_write_resp_event\r\n");
}
 800ec4c:	bf00      	nop
 800ec4e:	370c      	adds	r7, #12
 800ec50:	46bd      	mov	sp, r7
 800ec52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec56:	4770      	bx	lr

0800ec58 <aci_gatt_indication_event>:
*/
WEAK_FUNCTION(void aci_gatt_indication_event(uint16_t Connection_Handle,
                               uint16_t Attribute_Handle,
                               uint8_t Attribute_Value_Length,
                               uint8_t Attribute_Value[]))
{
 800ec58:	b480      	push	{r7}
 800ec5a:	b085      	sub	sp, #20
 800ec5c:	af00      	add	r7, sp, #0
 800ec5e:	607b      	str	r3, [r7, #4]
 800ec60:	4603      	mov	r3, r0
 800ec62:	81fb      	strh	r3, [r7, #14]
 800ec64:	460b      	mov	r3, r1
 800ec66:	81bb      	strh	r3, [r7, #12]
 800ec68:	4613      	mov	r3, r2
 800ec6a:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_indication_event\r\n");
}
 800ec6c:	bf00      	nop
 800ec6e:	3714      	adds	r7, #20
 800ec70:	46bd      	mov	sp, r7
 800ec72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec76:	4770      	bx	lr

0800ec78 <aci_gatt_notification_event>:
*/
WEAK_FUNCTION(void aci_gatt_notification_event(uint16_t Connection_Handle,
                                 uint16_t Attribute_Handle,
                                 uint8_t Attribute_Value_Length,
                                 uint8_t Attribute_Value[]))
{
 800ec78:	b480      	push	{r7}
 800ec7a:	b085      	sub	sp, #20
 800ec7c:	af00      	add	r7, sp, #0
 800ec7e:	607b      	str	r3, [r7, #4]
 800ec80:	4603      	mov	r3, r0
 800ec82:	81fb      	strh	r3, [r7, #14]
 800ec84:	460b      	mov	r3, r1
 800ec86:	81bb      	strh	r3, [r7, #12]
 800ec88:	4613      	mov	r3, r2
 800ec8a:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_notification_event\r\n");
}
 800ec8c:	bf00      	nop
 800ec8e:	3714      	adds	r7, #20
 800ec90:	46bd      	mov	sp, r7
 800ec92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec96:	4770      	bx	lr

0800ec98 <aci_gatt_proc_complete_event>:
  - 0xFC: Flash erase failed
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_proc_complete_event(uint16_t Connection_Handle,
                                  uint8_t Error_Code))
{
 800ec98:	b480      	push	{r7}
 800ec9a:	b083      	sub	sp, #12
 800ec9c:	af00      	add	r7, sp, #0
 800ec9e:	4603      	mov	r3, r0
 800eca0:	460a      	mov	r2, r1
 800eca2:	80fb      	strh	r3, [r7, #6]
 800eca4:	4613      	mov	r3, r2
 800eca6:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_proc_complete_event\r\n");
}
 800eca8:	bf00      	nop
 800ecaa:	370c      	adds	r7, #12
 800ecac:	46bd      	mov	sp, r7
 800ecae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecb2:	4770      	bx	lr

0800ecb4 <aci_gatt_error_resp_event>:
*/
WEAK_FUNCTION(void aci_gatt_error_resp_event(uint16_t Connection_Handle,
                               uint8_t Req_Opcode,
                               uint16_t Attribute_Handle,
                               uint8_t Error_Code))
{
 800ecb4:	b490      	push	{r4, r7}
 800ecb6:	b082      	sub	sp, #8
 800ecb8:	af00      	add	r7, sp, #0
 800ecba:	4604      	mov	r4, r0
 800ecbc:	4608      	mov	r0, r1
 800ecbe:	4611      	mov	r1, r2
 800ecc0:	461a      	mov	r2, r3
 800ecc2:	4623      	mov	r3, r4
 800ecc4:	80fb      	strh	r3, [r7, #6]
 800ecc6:	4603      	mov	r3, r0
 800ecc8:	717b      	strb	r3, [r7, #5]
 800ecca:	460b      	mov	r3, r1
 800eccc:	807b      	strh	r3, [r7, #2]
 800ecce:	4613      	mov	r3, r2
 800ecd0:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_error_resp_event\r\n");
}
 800ecd2:	bf00      	nop
 800ecd4:	3708      	adds	r7, #8
 800ecd6:	46bd      	mov	sp, r7
 800ecd8:	bc90      	pop	{r4, r7}
 800ecda:	4770      	bx	lr

0800ecdc <aci_gatt_disc_read_char_by_uuid_resp_event>:
*/
WEAK_FUNCTION(void aci_gatt_disc_read_char_by_uuid_resp_event(uint16_t Connection_Handle,
                                                uint16_t Attribute_Handle,
                                                uint8_t Attribute_Value_Length,
                                                uint8_t Attribute_Value[]))
{
 800ecdc:	b480      	push	{r7}
 800ecde:	b085      	sub	sp, #20
 800ece0:	af00      	add	r7, sp, #0
 800ece2:	607b      	str	r3, [r7, #4]
 800ece4:	4603      	mov	r3, r0
 800ece6:	81fb      	strh	r3, [r7, #14]
 800ece8:	460b      	mov	r3, r1
 800ecea:	81bb      	strh	r3, [r7, #12]
 800ecec:	4613      	mov	r3, r2
 800ecee:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_disc_read_char_by_uuid_resp_event\r\n");
}
 800ecf0:	bf00      	nop
 800ecf2:	3714      	adds	r7, #20
 800ecf4:	46bd      	mov	sp, r7
 800ecf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecfa:	4770      	bx	lr

0800ecfc <aci_gatt_write_permit_req_event>:
*/
WEAK_FUNCTION(void aci_gatt_write_permit_req_event(uint16_t Connection_Handle,
                                     uint16_t Attribute_Handle,
                                     uint8_t Data_Length,
                                     uint8_t Data[]))
{
 800ecfc:	b480      	push	{r7}
 800ecfe:	b085      	sub	sp, #20
 800ed00:	af00      	add	r7, sp, #0
 800ed02:	607b      	str	r3, [r7, #4]
 800ed04:	4603      	mov	r3, r0
 800ed06:	81fb      	strh	r3, [r7, #14]
 800ed08:	460b      	mov	r3, r1
 800ed0a:	81bb      	strh	r3, [r7, #12]
 800ed0c:	4613      	mov	r3, r2
 800ed0e:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_write_permit_req_event\r\n");
}
 800ed10:	bf00      	nop
 800ed12:	3714      	adds	r7, #20
 800ed14:	46bd      	mov	sp, r7
 800ed16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed1a:	4770      	bx	lr

0800ed1c <aci_gatt_read_multi_permit_req_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_read_multi_permit_req_event(uint16_t Connection_Handle,
                                          uint8_t Number_of_Handles,
                                          Handle_Item_t Handle_Item[]))
{
 800ed1c:	b480      	push	{r7}
 800ed1e:	b083      	sub	sp, #12
 800ed20:	af00      	add	r7, sp, #0
 800ed22:	4603      	mov	r3, r0
 800ed24:	603a      	str	r2, [r7, #0]
 800ed26:	80fb      	strh	r3, [r7, #6]
 800ed28:	460b      	mov	r3, r1
 800ed2a:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_read_multi_permit_req_event\r\n");
}
 800ed2c:	bf00      	nop
 800ed2e:	370c      	adds	r7, #12
 800ed30:	46bd      	mov	sp, r7
 800ed32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed36:	4770      	bx	lr

0800ed38 <aci_gatt_tx_pool_available_event>:
  * @param Available_Buffers Not used.
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_tx_pool_available_event(uint16_t Connection_Handle,
                                      uint16_t Available_Buffers))
{
 800ed38:	b480      	push	{r7}
 800ed3a:	b083      	sub	sp, #12
 800ed3c:	af00      	add	r7, sp, #0
 800ed3e:	4603      	mov	r3, r0
 800ed40:	460a      	mov	r2, r1
 800ed42:	80fb      	strh	r3, [r7, #6]
 800ed44:	4613      	mov	r3, r2
 800ed46:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_tx_pool_available_event\r\n");
}
 800ed48:	bf00      	nop
 800ed4a:	370c      	adds	r7, #12
 800ed4c:	46bd      	mov	sp, r7
 800ed4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed52:	4770      	bx	lr

0800ed54 <aci_gatt_server_confirmation_event>:
  * @brief This event is generated when the client has sent the confirmation to a previously sent indication
  * @param Connection_Handle Connection handle related to the event
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_server_confirmation_event(uint16_t Connection_Handle))
{
 800ed54:	b480      	push	{r7}
 800ed56:	b083      	sub	sp, #12
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	4603      	mov	r3, r0
 800ed5c:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_server_confirmation_event\r\n");
}
 800ed5e:	bf00      	nop
 800ed60:	370c      	adds	r7, #12
 800ed62:	46bd      	mov	sp, r7
 800ed64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed68:	4770      	bx	lr

0800ed6a <aci_gatt_prepare_write_permit_req_event>:
WEAK_FUNCTION(void aci_gatt_prepare_write_permit_req_event(uint16_t Connection_Handle,
                                             uint16_t Attribute_Handle,
                                             uint16_t Offset,
                                             uint8_t Data_Length,
                                             uint8_t Data[]))
{
 800ed6a:	b490      	push	{r4, r7}
 800ed6c:	b082      	sub	sp, #8
 800ed6e:	af00      	add	r7, sp, #0
 800ed70:	4604      	mov	r4, r0
 800ed72:	4608      	mov	r0, r1
 800ed74:	4611      	mov	r1, r2
 800ed76:	461a      	mov	r2, r3
 800ed78:	4623      	mov	r3, r4
 800ed7a:	80fb      	strh	r3, [r7, #6]
 800ed7c:	4603      	mov	r3, r0
 800ed7e:	80bb      	strh	r3, [r7, #4]
 800ed80:	460b      	mov	r3, r1
 800ed82:	807b      	strh	r3, [r7, #2]
 800ed84:	4613      	mov	r3, r2
 800ed86:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_prepare_write_permit_req_event\r\n");
}
 800ed88:	bf00      	nop
 800ed8a:	3708      	adds	r7, #8
 800ed8c:	46bd      	mov	sp, r7
 800ed8e:	bc90      	pop	{r4, r7}
 800ed90:	4770      	bx	lr

0800ed92 <aci_l2cap_connection_update_resp_event>:
  * @param Result 
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_connection_update_resp_event(uint16_t Connection_Handle,
                                            uint16_t Result))
{
 800ed92:	b480      	push	{r7}
 800ed94:	b083      	sub	sp, #12
 800ed96:	af00      	add	r7, sp, #0
 800ed98:	4603      	mov	r3, r0
 800ed9a:	460a      	mov	r2, r1
 800ed9c:	80fb      	strh	r3, [r7, #6]
 800ed9e:	4613      	mov	r3, r2
 800eda0:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_resp_event\r\n");
}
 800eda2:	bf00      	nop
 800eda4:	370c      	adds	r7, #12
 800eda6:	46bd      	mov	sp, r7
 800eda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edac:	4770      	bx	lr

0800edae <aci_l2cap_proc_timeout_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_proc_timeout_event(uint16_t Connection_Handle,
                                  uint8_t Data_Length,
                                  uint8_t Data[]))
{
 800edae:	b480      	push	{r7}
 800edb0:	b083      	sub	sp, #12
 800edb2:	af00      	add	r7, sp, #0
 800edb4:	4603      	mov	r3, r0
 800edb6:	603a      	str	r2, [r7, #0]
 800edb8:	80fb      	strh	r3, [r7, #6]
 800edba:	460b      	mov	r3, r1
 800edbc:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_proc_timeout_event\r\n");
}
 800edbe:	bf00      	nop
 800edc0:	370c      	adds	r7, #12
 800edc2:	46bd      	mov	sp, r7
 800edc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edc8:	4770      	bx	lr

0800edca <aci_l2cap_connection_update_req_event>:
                                           uint16_t L2CAP_Length,
                                           uint16_t Interval_Min,
                                           uint16_t Interval_Max,
                                           uint16_t Slave_Latency,
                                           uint16_t Timeout_Multiplier))
{
 800edca:	b490      	push	{r4, r7}
 800edcc:	b082      	sub	sp, #8
 800edce:	af00      	add	r7, sp, #0
 800edd0:	4604      	mov	r4, r0
 800edd2:	4608      	mov	r0, r1
 800edd4:	4611      	mov	r1, r2
 800edd6:	461a      	mov	r2, r3
 800edd8:	4623      	mov	r3, r4
 800edda:	80fb      	strh	r3, [r7, #6]
 800eddc:	4603      	mov	r3, r0
 800edde:	717b      	strb	r3, [r7, #5]
 800ede0:	460b      	mov	r3, r1
 800ede2:	807b      	strh	r3, [r7, #2]
 800ede4:	4613      	mov	r3, r2
 800ede6:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_req_event\r\n");
}
 800ede8:	bf00      	nop
 800edea:	3708      	adds	r7, #8
 800edec:	46bd      	mov	sp, r7
 800edee:	bc90      	pop	{r4, r7}
 800edf0:	4770      	bx	lr

0800edf2 <aci_l2cap_command_reject_event>:
WEAK_FUNCTION(void aci_l2cap_command_reject_event(uint16_t Connection_Handle,
                                    uint8_t Identifier,
                                    uint16_t Reason,
                                    uint8_t Data_Length,
                                    uint8_t Data[]))
{
 800edf2:	b490      	push	{r4, r7}
 800edf4:	b082      	sub	sp, #8
 800edf6:	af00      	add	r7, sp, #0
 800edf8:	4604      	mov	r4, r0
 800edfa:	4608      	mov	r0, r1
 800edfc:	4611      	mov	r1, r2
 800edfe:	461a      	mov	r2, r3
 800ee00:	4623      	mov	r3, r4
 800ee02:	80fb      	strh	r3, [r7, #6]
 800ee04:	4603      	mov	r3, r0
 800ee06:	717b      	strb	r3, [r7, #5]
 800ee08:	460b      	mov	r3, r1
 800ee0a:	807b      	strh	r3, [r7, #2]
 800ee0c:	4613      	mov	r3, r2
 800ee0e:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_command_reject_event\r\n");
}
 800ee10:	bf00      	nop
 800ee12:	3708      	adds	r7, #8
 800ee14:	46bd      	mov	sp, r7
 800ee16:	bc90      	pop	{r4, r7}
 800ee18:	4770      	bx	lr

0800ee1a <aci_blue_initialized_event>:
  - 0x08: System reset due to crash
  - 0x09: System reset due to ECC error
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_initialized_event(uint8_t Reason_Code))
{
 800ee1a:	b480      	push	{r7}
 800ee1c:	b083      	sub	sp, #12
 800ee1e:	af00      	add	r7, sp, #0
 800ee20:	4603      	mov	r3, r0
 800ee22:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_initialized_event Reason_Code=%x\r\n",Reason_Code);
}
 800ee24:	bf00      	nop
 800ee26:	370c      	adds	r7, #12
 800ee28:	46bd      	mov	sp, r7
 800ee2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee2e:	4770      	bx	lr

0800ee30 <aci_blue_events_lost_event>:
  - 0x0040000000000000: ACI_GAP_NUMERIC_COMPARISON_VALUE_EVENT
  - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_events_lost_event(uint8_t Lost_Events[8]))
{
 800ee30:	b480      	push	{r7}
 800ee32:	b083      	sub	sp, #12
 800ee34:	af00      	add	r7, sp, #0
 800ee36:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_events_lost_event\r\n");
}
 800ee38:	bf00      	nop
 800ee3a:	370c      	adds	r7, #12
 800ee3c:	46bd      	mov	sp, r7
 800ee3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee42:	4770      	bx	lr

0800ee44 <aci_blue_crash_info_event>:
                               uint32_t LR,
                               uint32_t PC,
                               uint32_t xPSR,
                               uint8_t Debug_Data_Length,
                               uint8_t Debug_Data[]))
{
 800ee44:	b480      	push	{r7}
 800ee46:	b085      	sub	sp, #20
 800ee48:	af00      	add	r7, sp, #0
 800ee4a:	60b9      	str	r1, [r7, #8]
 800ee4c:	607a      	str	r2, [r7, #4]
 800ee4e:	603b      	str	r3, [r7, #0]
 800ee50:	4603      	mov	r3, r0
 800ee52:	73fb      	strb	r3, [r7, #15]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_crash_info_event\r\n");
}
 800ee54:	bf00      	nop
 800ee56:	3714      	adds	r7, #20
 800ee58:	46bd      	mov	sp, r7
 800ee5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee5e:	4770      	bx	lr

0800ee60 <aci_hal_end_of_radio_activity_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_end_of_radio_activity_event(uint8_t Last_State,
                                         uint8_t Next_State,
                                         uint32_t Next_State_SysTime))
{
 800ee60:	b480      	push	{r7}
 800ee62:	b083      	sub	sp, #12
 800ee64:	af00      	add	r7, sp, #0
 800ee66:	4603      	mov	r3, r0
 800ee68:	603a      	str	r2, [r7, #0]
 800ee6a:	71fb      	strb	r3, [r7, #7]
 800ee6c:	460b      	mov	r3, r1
 800ee6e:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_end_of_radio_activity_event\r\n");
}
 800ee70:	bf00      	nop
 800ee72:	370c      	adds	r7, #12
 800ee74:	46bd      	mov	sp, r7
 800ee76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee7a:	4770      	bx	lr

0800ee7c <aci_hal_scan_req_report_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_scan_req_report_event(int8_t RSSI,
                                   uint8_t Peer_Address_Type,
                                   uint8_t Peer_Address[6]))
{
 800ee7c:	b480      	push	{r7}
 800ee7e:	b083      	sub	sp, #12
 800ee80:	af00      	add	r7, sp, #0
 800ee82:	4603      	mov	r3, r0
 800ee84:	603a      	str	r2, [r7, #0]
 800ee86:	71fb      	strb	r3, [r7, #7]
 800ee88:	460b      	mov	r3, r1
 800ee8a:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_scan_req_report_event\r\n");
}
 800ee8c:	bf00      	nop
 800ee8e:	370c      	adds	r7, #12
 800ee90:	46bd      	mov	sp, r7
 800ee92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee96:	4770      	bx	lr

0800ee98 <aci_hal_fw_error_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_fw_error_event(uint8_t FW_Error_Type,
                            uint8_t Data_Length,
                            uint8_t Data[]))
{
 800ee98:	b480      	push	{r7}
 800ee9a:	b083      	sub	sp, #12
 800ee9c:	af00      	add	r7, sp, #0
 800ee9e:	4603      	mov	r3, r0
 800eea0:	603a      	str	r2, [r7, #0]
 800eea2:	71fb      	strb	r3, [r7, #7]
 800eea4:	460b      	mov	r3, r1
 800eea6:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_fw_error_event\r\n");
}
 800eea8:	bf00      	nop
 800eeaa:	370c      	adds	r7, #12
 800eeac:	46bd      	mov	sp, r7
 800eeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeb2:	4770      	bx	lr

0800eeb4 <hci_reset>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_reset(void)
{
 800eeb4:	b580      	push	{r7, lr}
 800eeb6:	b088      	sub	sp, #32
 800eeb8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800eeba:	2300      	movs	r3, #0
 800eebc:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800eebe:	f107 0308 	add.w	r3, r7, #8
 800eec2:	2218      	movs	r2, #24
 800eec4:	2100      	movs	r1, #0
 800eec6:	4618      	mov	r0, r3
 800eec8:	f000 ff92 	bl	800fdf0 <memset>
  rq.ogf = 0x03;
 800eecc:	2303      	movs	r3, #3
 800eece:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800eed0:	2303      	movs	r3, #3
 800eed2:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800eed4:	1dfb      	adds	r3, r7, #7
 800eed6:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800eed8:	2301      	movs	r3, #1
 800eeda:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800eedc:	f107 0308 	add.w	r3, r7, #8
 800eee0:	2100      	movs	r1, #0
 800eee2:	4618      	mov	r0, r3
 800eee4:	f000 f9ca 	bl	800f27c <hci_send_req>
 800eee8:	4603      	mov	r3, r0
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	da01      	bge.n	800eef2 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800eeee:	23ff      	movs	r3, #255	; 0xff
 800eef0:	e005      	b.n	800eefe <hci_reset+0x4a>
  if (status) {
 800eef2:	79fb      	ldrb	r3, [r7, #7]
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d001      	beq.n	800eefc <hci_reset+0x48>
    return status;
 800eef8:	79fb      	ldrb	r3, [r7, #7]
 800eefa:	e000      	b.n	800eefe <hci_reset+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 800eefc:	2300      	movs	r3, #0
}
 800eefe:	4618      	mov	r0, r3
 800ef00:	3720      	adds	r7, #32
 800ef02:	46bd      	mov	sp, r7
 800ef04:	bd80      	pop	{r7, pc}

0800ef06 <hci_read_local_version_information>:
tBleStatus hci_read_local_version_information(uint8_t *HCI_Version,
                                              uint16_t *HCI_Revision,
                                              uint8_t *LMP_PAL_Version,
                                              uint16_t *Manufacturer_Name,
                                              uint16_t *LMP_PAL_Subversion)
{
 800ef06:	b580      	push	{r7, lr}
 800ef08:	b08e      	sub	sp, #56	; 0x38
 800ef0a:	af00      	add	r7, sp, #0
 800ef0c:	60f8      	str	r0, [r7, #12]
 800ef0e:	60b9      	str	r1, [r7, #8]
 800ef10:	607a      	str	r2, [r7, #4]
 800ef12:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  hci_read_local_version_information_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800ef14:	f107 0314 	add.w	r3, r7, #20
 800ef18:	2209      	movs	r2, #9
 800ef1a:	2100      	movs	r1, #0
 800ef1c:	4618      	mov	r0, r3
 800ef1e:	f000 ff67 	bl	800fdf0 <memset>
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800ef22:	f107 0320 	add.w	r3, r7, #32
 800ef26:	2218      	movs	r2, #24
 800ef28:	2100      	movs	r1, #0
 800ef2a:	4618      	mov	r0, r3
 800ef2c:	f000 ff60 	bl	800fdf0 <memset>
  rq.ogf = 0x04;
 800ef30:	2304      	movs	r3, #4
 800ef32:	843b      	strh	r3, [r7, #32]
  rq.ocf = 0x001;
 800ef34:	2301      	movs	r3, #1
 800ef36:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.rparam = &resp;
 800ef38:	f107 0314 	add.w	r3, r7, #20
 800ef3c:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = sizeof(resp);
 800ef3e:	2309      	movs	r3, #9
 800ef40:	637b      	str	r3, [r7, #52]	; 0x34
  if (hci_send_req(&rq, FALSE) < 0)
 800ef42:	f107 0320 	add.w	r3, r7, #32
 800ef46:	2100      	movs	r1, #0
 800ef48:	4618      	mov	r0, r3
 800ef4a:	f000 f997 	bl	800f27c <hci_send_req>
 800ef4e:	4603      	mov	r3, r0
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	da01      	bge.n	800ef58 <hci_read_local_version_information+0x52>
    return BLE_STATUS_TIMEOUT;
 800ef54:	23ff      	movs	r3, #255	; 0xff
 800ef56:	e018      	b.n	800ef8a <hci_read_local_version_information+0x84>
  if (resp.Status) {
 800ef58:	7d3b      	ldrb	r3, [r7, #20]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d001      	beq.n	800ef62 <hci_read_local_version_information+0x5c>
    return resp.Status;
 800ef5e:	7d3b      	ldrb	r3, [r7, #20]
 800ef60:	e013      	b.n	800ef8a <hci_read_local_version_information+0x84>
  }
  *HCI_Version = btoh(resp.HCI_Version, 1);
 800ef62:	7d7a      	ldrb	r2, [r7, #21]
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	701a      	strb	r2, [r3, #0]
  *HCI_Revision = btoh(resp.HCI_Revision, 2);
 800ef68:	8afa      	ldrh	r2, [r7, #22]
 800ef6a:	68bb      	ldr	r3, [r7, #8]
 800ef6c:	801a      	strh	r2, [r3, #0]
  *LMP_PAL_Version = btoh(resp.LMP_PAL_Version, 1);
 800ef6e:	7e3a      	ldrb	r2, [r7, #24]
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	701a      	strb	r2, [r3, #0]
  *Manufacturer_Name = btoh(resp.Manufacturer_Name, 2);
 800ef74:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800ef78:	b29a      	uxth	r2, r3
 800ef7a:	683b      	ldr	r3, [r7, #0]
 800ef7c:	801a      	strh	r2, [r3, #0]
  *LMP_PAL_Subversion = btoh(resp.LMP_PAL_Subversion, 2);
 800ef7e:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 800ef82:	b29a      	uxth	r2, r3
 800ef84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef86:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800ef88:	2300      	movs	r3, #0
}
 800ef8a:	4618      	mov	r0, r3
 800ef8c:	3738      	adds	r7, #56	; 0x38
 800ef8e:	46bd      	mov	sp, r7
 800ef90:	bd80      	pop	{r7, pc}

0800ef92 <hci_le_set_scan_response_data>:
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_le_set_scan_response_data(uint8_t Scan_Response_Data_Length,
                                         uint8_t Scan_Response_Data[31])
{
 800ef92:	b580      	push	{r7, lr}
 800ef94:	b0cc      	sub	sp, #304	; 0x130
 800ef96:	af00      	add	r7, sp, #0
 800ef98:	4602      	mov	r2, r0
 800ef9a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ef9e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800efa2:	6019      	str	r1, [r3, #0]
 800efa4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800efa8:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800efac:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  hci_le_set_scan_response_data_cp0 *cp0 = (hci_le_set_scan_response_data_cp0*)(cmd_buffer);
 800efae:	f107 030c 	add.w	r3, r7, #12
 800efb2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800efb6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800efba:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800efbe:	2200      	movs	r2, #0
 800efc0:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800efc2:	2300      	movs	r3, #0
 800efc4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Scan_Response_Data_Length = htob(Scan_Response_Data_Length, 1);
 800efc8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800efcc:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800efd0:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800efd4:	7812      	ldrb	r2, [r2, #0]
 800efd6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800efd8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800efdc:	3301      	adds	r3, #1
 800efde:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* FIX: check on Scan_Response_Data introduced to fix issue in projects for Cortex-M33 */
  if (Scan_Response_Data != NULL) {
 800efe2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800efe6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	2b00      	cmp	r3, #0
 800efee:	d00a      	beq.n	800f006 <hci_le_set_scan_response_data+0x74>
    BLUENRG_memcpy((void *) &cp0->Scan_Response_Data, (const void *) Scan_Response_Data, 31);
 800eff0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800eff4:	1c58      	adds	r0, r3, #1
 800eff6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800effa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800effe:	221f      	movs	r2, #31
 800f000:	6819      	ldr	r1, [r3, #0]
 800f002:	f000 ff81 	bl	800ff08 <memcpy>
  }
  index_input += 31;
 800f006:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800f00a:	331f      	adds	r3, #31
 800f00c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800f010:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800f014:	2218      	movs	r2, #24
 800f016:	2100      	movs	r1, #0
 800f018:	4618      	mov	r0, r3
 800f01a:	f000 fee9 	bl	800fdf0 <memset>
  rq.ogf = 0x08;
 800f01e:	2308      	movs	r3, #8
 800f020:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x009;
 800f024:	2309      	movs	r3, #9
 800f026:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800f02a:	f107 030c 	add.w	r3, r7, #12
 800f02e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800f032:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800f036:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800f03a:	f107 030b 	add.w	r3, r7, #11
 800f03e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800f042:	2301      	movs	r3, #1
 800f044:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800f048:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800f04c:	2100      	movs	r1, #0
 800f04e:	4618      	mov	r0, r3
 800f050:	f000 f914 	bl	800f27c <hci_send_req>
 800f054:	4603      	mov	r3, r0
 800f056:	2b00      	cmp	r3, #0
 800f058:	da01      	bge.n	800f05e <hci_le_set_scan_response_data+0xcc>
    return BLE_STATUS_TIMEOUT;
 800f05a:	23ff      	movs	r3, #255	; 0xff
 800f05c:	e00d      	b.n	800f07a <hci_le_set_scan_response_data+0xe8>
  if (status) {
 800f05e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800f062:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800f066:	781b      	ldrb	r3, [r3, #0]
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d005      	beq.n	800f078 <hci_le_set_scan_response_data+0xe6>
    return status;
 800f06c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800f070:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800f074:	781b      	ldrb	r3, [r3, #0]
 800f076:	e000      	b.n	800f07a <hci_le_set_scan_response_data+0xe8>
  }
  return BLE_STATUS_SUCCESS;
 800f078:	2300      	movs	r3, #0
}
 800f07a:	4618      	mov	r0, r3
 800f07c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800f080:	46bd      	mov	sp, r7
 800f082:	bd80      	pop	{r7, pc}

0800f084 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 800f084:	b480      	push	{r7}
 800f086:	b085      	sub	sp, #20
 800f088:	af00      	add	r7, sp, #0
 800f08a:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	3308      	adds	r3, #8
 800f090:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	781b      	ldrb	r3, [r3, #0]
 800f096:	2b04      	cmp	r3, #4
 800f098:	d001      	beq.n	800f09e <verify_packet+0x1a>
    return 1; /* Incorrect type */
 800f09a:	2301      	movs	r3, #1
 800f09c:	e00c      	b.n	800f0b8 <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	3302      	adds	r3, #2
 800f0a2:	781b      	ldrb	r3, [r3, #0]
 800f0a4:	461a      	mov	r2, r3
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800f0ac:	3b03      	subs	r3, #3
 800f0ae:	429a      	cmp	r2, r3
 800f0b0:	d001      	beq.n	800f0b6 <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 800f0b2:	2302      	movs	r3, #2
 800f0b4:	e000      	b.n	800f0b8 <verify_packet+0x34>
  
  return 0;      
 800f0b6:	2300      	movs	r3, #0
}
 800f0b8:	4618      	mov	r0, r3
 800f0ba:	3714      	adds	r7, #20
 800f0bc:	46bd      	mov	sp, r7
 800f0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c2:	4770      	bx	lr

0800f0c4 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800f0c4:	b580      	push	{r7, lr}
 800f0c6:	b0a6      	sub	sp, #152	; 0x98
 800f0c8:	af00      	add	r7, sp, #0
 800f0ca:	607b      	str	r3, [r7, #4]
 800f0cc:	4603      	mov	r3, r0
 800f0ce:	81fb      	strh	r3, [r7, #14]
 800f0d0:	460b      	mov	r3, r1
 800f0d2:	81bb      	strh	r3, [r7, #12]
 800f0d4:	4613      	mov	r3, r2
 800f0d6:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800f0d8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800f0dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f0e0:	b21a      	sxth	r2, r3
 800f0e2:	89fb      	ldrh	r3, [r7, #14]
 800f0e4:	029b      	lsls	r3, r3, #10
 800f0e6:	b21b      	sxth	r3, r3
 800f0e8:	4313      	orrs	r3, r2
 800f0ea:	b21b      	sxth	r3, r3
 800f0ec:	b29b      	uxth	r3, r3
 800f0ee:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 800f0f0:	7afb      	ldrb	r3, [r7, #11]
 800f0f2:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 800f0f4:	2301      	movs	r3, #1
 800f0f6:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 800f0f8:	f107 0318 	add.w	r3, r7, #24
 800f0fc:	3301      	adds	r3, #1
 800f0fe:	461a      	mov	r2, r3
 800f100:	f107 0314 	add.w	r3, r7, #20
 800f104:	8819      	ldrh	r1, [r3, #0]
 800f106:	789b      	ldrb	r3, [r3, #2]
 800f108:	8011      	strh	r1, [r2, #0]
 800f10a:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 800f10c:	f107 0318 	add.w	r3, r7, #24
 800f110:	3304      	adds	r3, #4
 800f112:	7afa      	ldrb	r2, [r7, #11]
 800f114:	6879      	ldr	r1, [r7, #4]
 800f116:	4618      	mov	r0, r3
 800f118:	f000 fef6 	bl	800ff08 <memcpy>
  
  if (hciContext.io.Send)
 800f11c:	4b08      	ldr	r3, [pc, #32]	; (800f140 <send_cmd+0x7c>)
 800f11e:	691b      	ldr	r3, [r3, #16]
 800f120:	2b00      	cmp	r3, #0
 800f122:	d009      	beq.n	800f138 <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 800f124:	4b06      	ldr	r3, [pc, #24]	; (800f140 <send_cmd+0x7c>)
 800f126:	691b      	ldr	r3, [r3, #16]
 800f128:	7afa      	ldrb	r2, [r7, #11]
 800f12a:	b292      	uxth	r2, r2
 800f12c:	3204      	adds	r2, #4
 800f12e:	b291      	uxth	r1, r2
 800f130:	f107 0218 	add.w	r2, r7, #24
 800f134:	4610      	mov	r0, r2
 800f136:	4798      	blx	r3
  }
}
 800f138:	bf00      	nop
 800f13a:	3798      	adds	r7, #152	; 0x98
 800f13c:	46bd      	mov	sp, r7
 800f13e:	bd80      	pop	{r7, pc}
 800f140:	20000a10 	.word	0x20000a10

0800f144 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 800f144:	b580      	push	{r7, lr}
 800f146:	b084      	sub	sp, #16
 800f148:	af00      	add	r7, sp, #0
 800f14a:	6078      	str	r0, [r7, #4]
 800f14c:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 800f14e:	e00a      	b.n	800f166 <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 800f150:	f107 030c 	add.w	r3, r7, #12
 800f154:	4619      	mov	r1, r3
 800f156:	6838      	ldr	r0, [r7, #0]
 800f158:	f000 fae8 	bl	800f72c <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 800f15c:	68fb      	ldr	r3, [r7, #12]
 800f15e:	4619      	mov	r1, r3
 800f160:	6878      	ldr	r0, [r7, #4]
 800f162:	f000 fa4f 	bl	800f604 <list_insert_head>
  while (!list_is_empty(src_list))
 800f166:	6838      	ldr	r0, [r7, #0]
 800f168:	f000 fa2a 	bl	800f5c0 <list_is_empty>
 800f16c:	4603      	mov	r3, r0
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d0ee      	beq.n	800f150 <move_list+0xc>
  }
}
 800f172:	bf00      	nop
 800f174:	bf00      	nop
 800f176:	3710      	adds	r7, #16
 800f178:	46bd      	mov	sp, r7
 800f17a:	bd80      	pop	{r7, pc}

0800f17c <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 800f17c:	b580      	push	{r7, lr}
 800f17e:	b082      	sub	sp, #8
 800f180:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800f182:	e009      	b.n	800f198 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800f184:	1d3b      	adds	r3, r7, #4
 800f186:	4619      	mov	r1, r3
 800f188:	4809      	ldr	r0, [pc, #36]	; (800f1b0 <free_event_list+0x34>)
 800f18a:	f000 faa8 	bl	800f6de <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	4619      	mov	r1, r3
 800f192:	4808      	ldr	r0, [pc, #32]	; (800f1b4 <free_event_list+0x38>)
 800f194:	f000 fa5c 	bl	800f650 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800f198:	4806      	ldr	r0, [pc, #24]	; (800f1b4 <free_event_list+0x38>)
 800f19a:	f000 faee 	bl	800f77a <list_get_size>
 800f19e:	4603      	mov	r3, r0
 800f1a0:	2b04      	cmp	r3, #4
 800f1a2:	ddef      	ble.n	800f184 <free_event_list+0x8>
  }
}
 800f1a4:	bf00      	nop
 800f1a6:	bf00      	nop
 800f1a8:	3708      	adds	r7, #8
 800f1aa:	46bd      	mov	sp, r7
 800f1ac:	bd80      	pop	{r7, pc}
 800f1ae:	bf00      	nop
 800f1b0:	20000490 	.word	0x20000490
 800f1b4:	20000488 	.word	0x20000488

0800f1b8 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800f1b8:	b580      	push	{r7, lr}
 800f1ba:	b084      	sub	sp, #16
 800f1bc:	af00      	add	r7, sp, #0
 800f1be:	6078      	str	r0, [r7, #4]
 800f1c0:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d002      	beq.n	800f1ce <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 800f1c8:	4a18      	ldr	r2, [pc, #96]	; (800f22c <hci_init+0x74>)
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 800f1ce:	4818      	ldr	r0, [pc, #96]	; (800f230 <hci_init+0x78>)
 800f1d0:	f000 f9e6 	bl	800f5a0 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 800f1d4:	4817      	ldr	r0, [pc, #92]	; (800f234 <hci_init+0x7c>)
 800f1d6:	f000 f9e3 	bl	800f5a0 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 800f1da:	f7f8 fb53 	bl	8007884 <hci_tl_lowlevel_init>

  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800f1de:	2300      	movs	r3, #0
 800f1e0:	73fb      	strb	r3, [r7, #15]
 800f1e2:	e00c      	b.n	800f1fe <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800f1e4:	7bfb      	ldrb	r3, [r7, #15]
 800f1e6:	228c      	movs	r2, #140	; 0x8c
 800f1e8:	fb02 f303 	mul.w	r3, r2, r3
 800f1ec:	4a12      	ldr	r2, [pc, #72]	; (800f238 <hci_init+0x80>)
 800f1ee:	4413      	add	r3, r2
 800f1f0:	4619      	mov	r1, r3
 800f1f2:	480f      	ldr	r0, [pc, #60]	; (800f230 <hci_init+0x78>)
 800f1f4:	f000 fa2c 	bl	800f650 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800f1f8:	7bfb      	ldrb	r3, [r7, #15]
 800f1fa:	3301      	adds	r3, #1
 800f1fc:	73fb      	strb	r3, [r7, #15]
 800f1fe:	7bfb      	ldrb	r3, [r7, #15]
 800f200:	2b09      	cmp	r3, #9
 800f202:	d9ef      	bls.n	800f1e4 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 800f204:	4b09      	ldr	r3, [pc, #36]	; (800f22c <hci_init+0x74>)
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d003      	beq.n	800f214 <hci_init+0x5c>
 800f20c:	4b07      	ldr	r3, [pc, #28]	; (800f22c <hci_init+0x74>)
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	2000      	movs	r0, #0
 800f212:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 800f214:	4b05      	ldr	r3, [pc, #20]	; (800f22c <hci_init+0x74>)
 800f216:	689b      	ldr	r3, [r3, #8]
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d002      	beq.n	800f222 <hci_init+0x6a>
 800f21c:	4b03      	ldr	r3, [pc, #12]	; (800f22c <hci_init+0x74>)
 800f21e:	689b      	ldr	r3, [r3, #8]
 800f220:	4798      	blx	r3
}
 800f222:	bf00      	nop
 800f224:	3710      	adds	r7, #16
 800f226:	46bd      	mov	sp, r7
 800f228:	bd80      	pop	{r7, pc}
 800f22a:	bf00      	nop
 800f22c:	20000a10 	.word	0x20000a10
 800f230:	20000488 	.word	0x20000488
 800f234:	20000490 	.word	0x20000490
 800f238:	20000498 	.word	0x20000498

0800f23c <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 800f23c:	b480      	push	{r7}
 800f23e:	b083      	sub	sp, #12
 800f240:	af00      	add	r7, sp, #0
 800f242:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	4a0b      	ldr	r2, [pc, #44]	; (800f278 <hci_register_io_bus+0x3c>)
 800f24a:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	68db      	ldr	r3, [r3, #12]
 800f250:	4a09      	ldr	r2, [pc, #36]	; (800f278 <hci_register_io_bus+0x3c>)
 800f252:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	691b      	ldr	r3, [r3, #16]
 800f258:	4a07      	ldr	r2, [pc, #28]	; (800f278 <hci_register_io_bus+0x3c>)
 800f25a:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	699b      	ldr	r3, [r3, #24]
 800f260:	4a05      	ldr	r2, [pc, #20]	; (800f278 <hci_register_io_bus+0x3c>)
 800f262:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	689b      	ldr	r3, [r3, #8]
 800f268:	4a03      	ldr	r2, [pc, #12]	; (800f278 <hci_register_io_bus+0x3c>)
 800f26a:	6093      	str	r3, [r2, #8]
}
 800f26c:	bf00      	nop
 800f26e:	370c      	adds	r7, #12
 800f270:	46bd      	mov	sp, r7
 800f272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f276:	4770      	bx	lr
 800f278:	20000a10 	.word	0x20000a10

0800f27c <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 800f27c:	b580      	push	{r7, lr}
 800f27e:	b08e      	sub	sp, #56	; 0x38
 800f280:	af00      	add	r7, sp, #0
 800f282:	6078      	str	r0, [r7, #4]
 800f284:	460b      	mov	r3, r1
 800f286:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	885b      	ldrh	r3, [r3, #2]
 800f28c:	b21b      	sxth	r3, r3
 800f28e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f292:	b21a      	sxth	r2, r3
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	881b      	ldrh	r3, [r3, #0]
 800f298:	029b      	lsls	r3, r3, #10
 800f29a:	b21b      	sxth	r3, r3
 800f29c:	4313      	orrs	r3, r2
 800f29e:	b21b      	sxth	r3, r3
 800f2a0:	86fb      	strh	r3, [r7, #54]	; 0x36
  hci_event_pckt *event_pckt;
  hci_spi_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 800f2a2:	2300      	movs	r3, #0
 800f2a4:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800f2a6:	f107 0308 	add.w	r3, r7, #8
 800f2aa:	4618      	mov	r0, r3
 800f2ac:	f000 f978 	bl	800f5a0 <list_init_head>

  free_event_list();
 800f2b0:	f7ff ff64 	bl	800f17c <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	8818      	ldrh	r0, [r3, #0]
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	8859      	ldrh	r1, [r3, #2]
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	68db      	ldr	r3, [r3, #12]
 800f2c0:	b2da      	uxtb	r2, r3
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	689b      	ldr	r3, [r3, #8]
 800f2c6:	f7ff fefd 	bl	800f0c4 <send_cmd>
  
  if (async)
 800f2ca:	78fb      	ldrb	r3, [r7, #3]
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d001      	beq.n	800f2d4 <hci_send_req+0x58>
  {
    return 0;
 800f2d0:	2300      	movs	r3, #0
 800f2d2:	e0e2      	b.n	800f49a <hci_send_req+0x21e>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 800f2d4:	f7f9 fad0 	bl	8008878 <HAL_GetTick>
 800f2d8:	6338      	str	r0, [r7, #48]	; 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800f2da:	f7f9 facd 	bl	8008878 <HAL_GetTick>
 800f2de:	4602      	mov	r2, r0
 800f2e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2e2:	1ad3      	subs	r3, r2, r3
 800f2e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800f2e8:	f200 80b3 	bhi.w	800f452 <hci_send_req+0x1d6>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800f2ec:	486d      	ldr	r0, [pc, #436]	; (800f4a4 <hci_send_req+0x228>)
 800f2ee:	f000 f967 	bl	800f5c0 <list_is_empty>
 800f2f2:	4603      	mov	r3, r0
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d000      	beq.n	800f2fa <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800f2f8:	e7ef      	b.n	800f2da <hci_send_req+0x5e>
      {
        break;
 800f2fa:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800f2fc:	f107 0310 	add.w	r3, r7, #16
 800f300:	4619      	mov	r1, r3
 800f302:	4868      	ldr	r0, [pc, #416]	; (800f4a4 <hci_send_req+0x228>)
 800f304:	f000 f9eb 	bl	800f6de <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800f308:	693b      	ldr	r3, [r7, #16]
 800f30a:	3308      	adds	r3, #8
 800f30c:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 800f30e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f310:	781b      	ldrb	r3, [r3, #0]
 800f312:	2b04      	cmp	r3, #4
 800f314:	d17f      	bne.n	800f416 <hci_send_req+0x19a>
    {
      event_pckt = (void *)(hci_hdr->data);
 800f316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f318:	3301      	adds	r3, #1
 800f31a:	62bb      	str	r3, [r7, #40]	; 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 800f31c:	693b      	ldr	r3, [r7, #16]
 800f31e:	3308      	adds	r3, #8
 800f320:	3303      	adds	r3, #3
 800f322:	627b      	str	r3, [r7, #36]	; 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 800f324:	693b      	ldr	r3, [r7, #16]
 800f326:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800f32a:	3b03      	subs	r3, #3
 800f32c:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 800f32e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f330:	781b      	ldrb	r3, [r3, #0]
 800f332:	2b3e      	cmp	r3, #62	; 0x3e
 800f334:	d04c      	beq.n	800f3d0 <hci_send_req+0x154>
 800f336:	2b3e      	cmp	r3, #62	; 0x3e
 800f338:	dc68      	bgt.n	800f40c <hci_send_req+0x190>
 800f33a:	2b10      	cmp	r3, #16
 800f33c:	f000 808b 	beq.w	800f456 <hci_send_req+0x1da>
 800f340:	2b10      	cmp	r3, #16
 800f342:	dc63      	bgt.n	800f40c <hci_send_req+0x190>
 800f344:	2b0e      	cmp	r3, #14
 800f346:	d023      	beq.n	800f390 <hci_send_req+0x114>
 800f348:	2b0f      	cmp	r3, #15
 800f34a:	d15f      	bne.n	800f40c <hci_send_req+0x190>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 800f34c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f34e:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 800f350:	69bb      	ldr	r3, [r7, #24]
 800f352:	885b      	ldrh	r3, [r3, #2]
 800f354:	b29b      	uxth	r3, r3
 800f356:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800f358:	429a      	cmp	r2, r3
 800f35a:	d17e      	bne.n	800f45a <hci_send_req+0x1de>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	685b      	ldr	r3, [r3, #4]
 800f360:	2b0f      	cmp	r3, #15
 800f362:	d004      	beq.n	800f36e <hci_send_req+0xf2>
          if (cs->status) {
 800f364:	69bb      	ldr	r3, [r7, #24]
 800f366:	781b      	ldrb	r3, [r3, #0]
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d051      	beq.n	800f410 <hci_send_req+0x194>
            goto failed;
 800f36c:	e078      	b.n	800f460 <hci_send_req+0x1e4>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	695a      	ldr	r2, [r3, #20]
 800f372:	6a3b      	ldr	r3, [r7, #32]
 800f374:	429a      	cmp	r2, r3
 800f376:	bf28      	it	cs
 800f378:	461a      	movcs	r2, r3
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	6918      	ldr	r0, [r3, #16]
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	695b      	ldr	r3, [r3, #20]
 800f386:	461a      	mov	r2, r3
 800f388:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f38a:	f000 fdbd 	bl	800ff08 <memcpy>
        goto done;
 800f38e:	e078      	b.n	800f482 <hci_send_req+0x206>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 800f390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f392:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 800f394:	697b      	ldr	r3, [r7, #20]
 800f396:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800f39a:	b29b      	uxth	r3, r3
 800f39c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800f39e:	429a      	cmp	r2, r3
 800f3a0:	d15d      	bne.n	800f45e <hci_send_req+0x1e2>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 800f3a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3a4:	3303      	adds	r3, #3
 800f3a6:	627b      	str	r3, [r7, #36]	; 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 800f3a8:	6a3b      	ldr	r3, [r7, #32]
 800f3aa:	3b03      	subs	r3, #3
 800f3ac:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	695a      	ldr	r2, [r3, #20]
 800f3b2:	6a3b      	ldr	r3, [r7, #32]
 800f3b4:	429a      	cmp	r2, r3
 800f3b6:	bf28      	it	cs
 800f3b8:	461a      	movcs	r2, r3
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	6918      	ldr	r0, [r3, #16]
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	695b      	ldr	r3, [r3, #20]
 800f3c6:	461a      	mov	r2, r3
 800f3c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f3ca:	f000 fd9d 	bl	800ff08 <memcpy>
        goto done;
 800f3ce:	e058      	b.n	800f482 <hci_send_req+0x206>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 800f3d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3d2:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 800f3d4:	69fb      	ldr	r3, [r7, #28]
 800f3d6:	781b      	ldrb	r3, [r3, #0]
 800f3d8:	461a      	mov	r2, r3
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	685b      	ldr	r3, [r3, #4]
 800f3de:	429a      	cmp	r2, r3
 800f3e0:	d118      	bne.n	800f414 <hci_send_req+0x198>
          break;
      
        len -= 1;
 800f3e2:	6a3b      	ldr	r3, [r7, #32]
 800f3e4:	3b01      	subs	r3, #1
 800f3e6:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	695a      	ldr	r2, [r3, #20]
 800f3ec:	6a3b      	ldr	r3, [r7, #32]
 800f3ee:	429a      	cmp	r2, r3
 800f3f0:	bf28      	it	cs
 800f3f2:	461a      	movcs	r2, r3
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	6918      	ldr	r0, [r3, #16]
 800f3fc:	69fb      	ldr	r3, [r7, #28]
 800f3fe:	1c59      	adds	r1, r3, #1
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	695b      	ldr	r3, [r3, #20]
 800f404:	461a      	mov	r2, r3
 800f406:	f000 fd7f 	bl	800ff08 <memcpy>
        goto done;
 800f40a:	e03a      	b.n	800f482 <hci_send_req+0x206>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 800f40c:	bf00      	nop
 800f40e:	e002      	b.n	800f416 <hci_send_req+0x19a>
          break;
 800f410:	bf00      	nop
 800f412:	e000      	b.n	800f416 <hci_send_req+0x19a>
          break;
 800f414:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 800f416:	4824      	ldr	r0, [pc, #144]	; (800f4a8 <hci_send_req+0x22c>)
 800f418:	f000 f8d2 	bl	800f5c0 <list_is_empty>
 800f41c:	4603      	mov	r3, r0
 800f41e:	2b00      	cmp	r3, #0
 800f420:	d00d      	beq.n	800f43e <hci_send_req+0x1c2>
 800f422:	4820      	ldr	r0, [pc, #128]	; (800f4a4 <hci_send_req+0x228>)
 800f424:	f000 f8cc 	bl	800f5c0 <list_is_empty>
 800f428:	4603      	mov	r3, r0
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d007      	beq.n	800f43e <hci_send_req+0x1c2>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800f42e:	693b      	ldr	r3, [r7, #16]
 800f430:	4619      	mov	r1, r3
 800f432:	481d      	ldr	r0, [pc, #116]	; (800f4a8 <hci_send_req+0x22c>)
 800f434:	f000 f90c 	bl	800f650 <list_insert_tail>
      hciReadPacket=NULL;
 800f438:	2300      	movs	r3, #0
 800f43a:	613b      	str	r3, [r7, #16]
 800f43c:	e008      	b.n	800f450 <hci_send_req+0x1d4>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800f43e:	693a      	ldr	r2, [r7, #16]
 800f440:	f107 0308 	add.w	r3, r7, #8
 800f444:	4611      	mov	r1, r2
 800f446:	4618      	mov	r0, r3
 800f448:	f000 f902 	bl	800f650 <list_insert_tail>
      hciReadPacket=NULL;
 800f44c:	2300      	movs	r3, #0
 800f44e:	613b      	str	r3, [r7, #16]
  {
 800f450:	e740      	b.n	800f2d4 <hci_send_req+0x58>
        goto failed;
 800f452:	bf00      	nop
 800f454:	e004      	b.n	800f460 <hci_send_req+0x1e4>
        goto failed;
 800f456:	bf00      	nop
 800f458:	e002      	b.n	800f460 <hci_send_req+0x1e4>
          goto failed;
 800f45a:	bf00      	nop
 800f45c:	e000      	b.n	800f460 <hci_send_req+0x1e4>
          goto failed;
 800f45e:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 800f460:	693b      	ldr	r3, [r7, #16]
 800f462:	2b00      	cmp	r3, #0
 800f464:	d004      	beq.n	800f470 <hci_send_req+0x1f4>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800f466:	693b      	ldr	r3, [r7, #16]
 800f468:	4619      	mov	r1, r3
 800f46a:	480f      	ldr	r0, [pc, #60]	; (800f4a8 <hci_send_req+0x22c>)
 800f46c:	f000 f8ca 	bl	800f604 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800f470:	f107 0308 	add.w	r3, r7, #8
 800f474:	4619      	mov	r1, r3
 800f476:	480b      	ldr	r0, [pc, #44]	; (800f4a4 <hci_send_req+0x228>)
 800f478:	f7ff fe64 	bl	800f144 <move_list>

  return -1;
 800f47c:	f04f 33ff 	mov.w	r3, #4294967295
 800f480:	e00b      	b.n	800f49a <hci_send_req+0x21e>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800f482:	693b      	ldr	r3, [r7, #16]
 800f484:	4619      	mov	r1, r3
 800f486:	4808      	ldr	r0, [pc, #32]	; (800f4a8 <hci_send_req+0x22c>)
 800f488:	f000 f8bc 	bl	800f604 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800f48c:	f107 0308 	add.w	r3, r7, #8
 800f490:	4619      	mov	r1, r3
 800f492:	4804      	ldr	r0, [pc, #16]	; (800f4a4 <hci_send_req+0x228>)
 800f494:	f7ff fe56 	bl	800f144 <move_list>

  return 0;
 800f498:	2300      	movs	r3, #0
}
 800f49a:	4618      	mov	r0, r3
 800f49c:	3738      	adds	r7, #56	; 0x38
 800f49e:	46bd      	mov	sp, r7
 800f4a0:	bd80      	pop	{r7, pc}
 800f4a2:	bf00      	nop
 800f4a4:	20000490 	.word	0x20000490
 800f4a8:	20000488 	.word	0x20000488

0800f4ac <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800f4ac:	b580      	push	{r7, lr}
 800f4ae:	b082      	sub	sp, #8
 800f4b0:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800f4b6:	e013      	b.n	800f4e0 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 800f4b8:	1d3b      	adds	r3, r7, #4
 800f4ba:	4619      	mov	r1, r3
 800f4bc:	480e      	ldr	r0, [pc, #56]	; (800f4f8 <hci_user_evt_proc+0x4c>)
 800f4be:	f000 f90e 	bl	800f6de <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800f4c2:	4b0e      	ldr	r3, [pc, #56]	; (800f4fc <hci_user_evt_proc+0x50>)
 800f4c4:	69db      	ldr	r3, [r3, #28]
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	d005      	beq.n	800f4d6 <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 800f4ca:	4b0c      	ldr	r3, [pc, #48]	; (800f4fc <hci_user_evt_proc+0x50>)
 800f4cc:	69db      	ldr	r3, [r3, #28]
 800f4ce:	687a      	ldr	r2, [r7, #4]
 800f4d0:	3208      	adds	r2, #8
 800f4d2:	4610      	mov	r0, r2
 800f4d4:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	4619      	mov	r1, r3
 800f4da:	4809      	ldr	r0, [pc, #36]	; (800f500 <hci_user_evt_proc+0x54>)
 800f4dc:	f000 f8b8 	bl	800f650 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800f4e0:	4805      	ldr	r0, [pc, #20]	; (800f4f8 <hci_user_evt_proc+0x4c>)
 800f4e2:	f000 f86d 	bl	800f5c0 <list_is_empty>
 800f4e6:	4603      	mov	r3, r0
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d0e5      	beq.n	800f4b8 <hci_user_evt_proc+0xc>
  }
}
 800f4ec:	bf00      	nop
 800f4ee:	bf00      	nop
 800f4f0:	3708      	adds	r7, #8
 800f4f2:	46bd      	mov	sp, r7
 800f4f4:	bd80      	pop	{r7, pc}
 800f4f6:	bf00      	nop
 800f4f8:	20000490 	.word	0x20000490
 800f4fc:	20000a10 	.word	0x20000a10
 800f500:	20000488 	.word	0x20000488

0800f504 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 800f504:	b580      	push	{r7, lr}
 800f506:	b086      	sub	sp, #24
 800f508:	af00      	add	r7, sp, #0
 800f50a:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 800f50c:	2300      	movs	r3, #0
 800f50e:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 800f510:	2300      	movs	r3, #0
 800f512:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 800f514:	481f      	ldr	r0, [pc, #124]	; (800f594 <hci_notify_asynch_evt+0x90>)
 800f516:	f000 f853 	bl	800f5c0 <list_is_empty>
 800f51a:	4603      	mov	r3, r0
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d132      	bne.n	800f586 <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800f520:	f107 030c 	add.w	r3, r7, #12
 800f524:	4619      	mov	r1, r3
 800f526:	481b      	ldr	r0, [pc, #108]	; (800f594 <hci_notify_asynch_evt+0x90>)
 800f528:	f000 f8d9 	bl	800f6de <list_remove_head>
    
    if (hciContext.io.Receive)
 800f52c:	4b1a      	ldr	r3, [pc, #104]	; (800f598 <hci_notify_asynch_evt+0x94>)
 800f52e:	68db      	ldr	r3, [r3, #12]
 800f530:	2b00      	cmp	r3, #0
 800f532:	d02a      	beq.n	800f58a <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 800f534:	4b18      	ldr	r3, [pc, #96]	; (800f598 <hci_notify_asynch_evt+0x94>)
 800f536:	68db      	ldr	r3, [r3, #12]
 800f538:	68fa      	ldr	r2, [r7, #12]
 800f53a:	3208      	adds	r2, #8
 800f53c:	2180      	movs	r1, #128	; 0x80
 800f53e:	4610      	mov	r0, r2
 800f540:	4798      	blx	r3
 800f542:	4603      	mov	r3, r0
 800f544:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 800f546:	7cfb      	ldrb	r3, [r7, #19]
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d016      	beq.n	800f57a <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	7cfa      	ldrb	r2, [r7, #19]
 800f550:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if (verify_packet(hciReadPacket) == 0)
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	4618      	mov	r0, r3
 800f558:	f7ff fd94 	bl	800f084 <verify_packet>
 800f55c:	4603      	mov	r3, r0
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d105      	bne.n	800f56e <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800f562:	68fb      	ldr	r3, [r7, #12]
 800f564:	4619      	mov	r1, r3
 800f566:	480d      	ldr	r0, [pc, #52]	; (800f59c <hci_notify_asynch_evt+0x98>)
 800f568:	f000 f872 	bl	800f650 <list_insert_tail>
 800f56c:	e00d      	b.n	800f58a <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800f56e:	68fb      	ldr	r3, [r7, #12]
 800f570:	4619      	mov	r1, r3
 800f572:	4808      	ldr	r0, [pc, #32]	; (800f594 <hci_notify_asynch_evt+0x90>)
 800f574:	f000 f846 	bl	800f604 <list_insert_head>
 800f578:	e007      	b.n	800f58a <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	4619      	mov	r1, r3
 800f57e:	4805      	ldr	r0, [pc, #20]	; (800f594 <hci_notify_asynch_evt+0x90>)
 800f580:	f000 f840 	bl	800f604 <list_insert_head>
 800f584:	e001      	b.n	800f58a <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800f586:	2301      	movs	r3, #1
 800f588:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800f58a:	697b      	ldr	r3, [r7, #20]
  
}
 800f58c:	4618      	mov	r0, r3
 800f58e:	3718      	adds	r7, #24
 800f590:	46bd      	mov	sp, r7
 800f592:	bd80      	pop	{r7, pc}
 800f594:	20000488 	.word	0x20000488
 800f598:	20000a10 	.word	0x20000a10
 800f59c:	20000490 	.word	0x20000490

0800f5a0 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 800f5a0:	b480      	push	{r7}
 800f5a2:	b083      	sub	sp, #12
 800f5a4:	af00      	add	r7, sp, #0
 800f5a6:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	687a      	ldr	r2, [r7, #4]
 800f5ac:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	687a      	ldr	r2, [r7, #4]
 800f5b2:	605a      	str	r2, [r3, #4]
}
 800f5b4:	bf00      	nop
 800f5b6:	370c      	adds	r7, #12
 800f5b8:	46bd      	mov	sp, r7
 800f5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5be:	4770      	bx	lr

0800f5c0 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 800f5c0:	b480      	push	{r7}
 800f5c2:	b087      	sub	sp, #28
 800f5c4:	af00      	add	r7, sp, #0
 800f5c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f5c8:	f3ef 8310 	mrs	r3, PRIMASK
 800f5cc:	60fb      	str	r3, [r7, #12]
  return(result);
 800f5ce:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f5d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800f5d2:	b672      	cpsid	i
}
 800f5d4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	687a      	ldr	r2, [r7, #4]
 800f5dc:	429a      	cmp	r2, r3
 800f5de:	d102      	bne.n	800f5e6 <list_is_empty+0x26>
  {
    return_value = 1;
 800f5e0:	2301      	movs	r3, #1
 800f5e2:	75fb      	strb	r3, [r7, #23]
 800f5e4:	e001      	b.n	800f5ea <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 800f5e6:	2300      	movs	r3, #0
 800f5e8:	75fb      	strb	r3, [r7, #23]
 800f5ea:	693b      	ldr	r3, [r7, #16]
 800f5ec:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f5ee:	68bb      	ldr	r3, [r7, #8]
 800f5f0:	f383 8810 	msr	PRIMASK, r3
}
 800f5f4:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800f5f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	371c      	adds	r7, #28
 800f5fc:	46bd      	mov	sp, r7
 800f5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f602:	4770      	bx	lr

0800f604 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800f604:	b480      	push	{r7}
 800f606:	b087      	sub	sp, #28
 800f608:	af00      	add	r7, sp, #0
 800f60a:	6078      	str	r0, [r7, #4]
 800f60c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f60e:	f3ef 8310 	mrs	r3, PRIMASK
 800f612:	60fb      	str	r3, [r7, #12]
  return(result);
 800f614:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f616:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f618:	b672      	cpsid	i
}
 800f61a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	681a      	ldr	r2, [r3, #0]
 800f620:	683b      	ldr	r3, [r7, #0]
 800f622:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800f624:	683b      	ldr	r3, [r7, #0]
 800f626:	687a      	ldr	r2, [r7, #4]
 800f628:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	683a      	ldr	r2, [r7, #0]
 800f62e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800f630:	683b      	ldr	r3, [r7, #0]
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	683a      	ldr	r2, [r7, #0]
 800f636:	605a      	str	r2, [r3, #4]
 800f638:	697b      	ldr	r3, [r7, #20]
 800f63a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f63c:	693b      	ldr	r3, [r7, #16]
 800f63e:	f383 8810 	msr	PRIMASK, r3
}
 800f642:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800f644:	bf00      	nop
 800f646:	371c      	adds	r7, #28
 800f648:	46bd      	mov	sp, r7
 800f64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f64e:	4770      	bx	lr

0800f650 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 800f650:	b480      	push	{r7}
 800f652:	b087      	sub	sp, #28
 800f654:	af00      	add	r7, sp, #0
 800f656:	6078      	str	r0, [r7, #4]
 800f658:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f65a:	f3ef 8310 	mrs	r3, PRIMASK
 800f65e:	60fb      	str	r3, [r7, #12]
  return(result);
 800f660:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f662:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f664:	b672      	cpsid	i
}
 800f666:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 800f668:	683b      	ldr	r3, [r7, #0]
 800f66a:	687a      	ldr	r2, [r7, #4]
 800f66c:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	685a      	ldr	r2, [r3, #4]
 800f672:	683b      	ldr	r3, [r7, #0]
 800f674:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	683a      	ldr	r2, [r7, #0]
 800f67a:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800f67c:	683b      	ldr	r3, [r7, #0]
 800f67e:	685b      	ldr	r3, [r3, #4]
 800f680:	683a      	ldr	r2, [r7, #0]
 800f682:	601a      	str	r2, [r3, #0]
 800f684:	697b      	ldr	r3, [r7, #20]
 800f686:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f688:	693b      	ldr	r3, [r7, #16]
 800f68a:	f383 8810 	msr	PRIMASK, r3
}
 800f68e:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800f690:	bf00      	nop
 800f692:	371c      	adds	r7, #28
 800f694:	46bd      	mov	sp, r7
 800f696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f69a:	4770      	bx	lr

0800f69c <list_remove_node>:

void list_remove_node (tListNode * node)
{
 800f69c:	b480      	push	{r7}
 800f69e:	b087      	sub	sp, #28
 800f6a0:	af00      	add	r7, sp, #0
 800f6a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f6a4:	f3ef 8310 	mrs	r3, PRIMASK
 800f6a8:	60fb      	str	r3, [r7, #12]
  return(result);
 800f6aa:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f6ac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f6ae:	b672      	cpsid	i
}
 800f6b0:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	685b      	ldr	r3, [r3, #4]
 800f6b6:	687a      	ldr	r2, [r7, #4]
 800f6b8:	6812      	ldr	r2, [r2, #0]
 800f6ba:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	687a      	ldr	r2, [r7, #4]
 800f6c2:	6852      	ldr	r2, [r2, #4]
 800f6c4:	605a      	str	r2, [r3, #4]
 800f6c6:	697b      	ldr	r3, [r7, #20]
 800f6c8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f6ca:	693b      	ldr	r3, [r7, #16]
 800f6cc:	f383 8810 	msr	PRIMASK, r3
}
 800f6d0:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800f6d2:	bf00      	nop
 800f6d4:	371c      	adds	r7, #28
 800f6d6:	46bd      	mov	sp, r7
 800f6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6dc:	4770      	bx	lr

0800f6de <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800f6de:	b580      	push	{r7, lr}
 800f6e0:	b086      	sub	sp, #24
 800f6e2:	af00      	add	r7, sp, #0
 800f6e4:	6078      	str	r0, [r7, #4]
 800f6e6:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f6e8:	f3ef 8310 	mrs	r3, PRIMASK
 800f6ec:	60fb      	str	r3, [r7, #12]
  return(result);
 800f6ee:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f6f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f6f2:	b672      	cpsid	i
}
 800f6f4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	681a      	ldr	r2, [r3, #0]
 800f6fa:	683b      	ldr	r3, [r7, #0]
 800f6fc:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	4618      	mov	r0, r3
 800f704:	f7ff ffca 	bl	800f69c <list_remove_node>
  (*node)->next = NULL;
 800f708:	683b      	ldr	r3, [r7, #0]
 800f70a:	681b      	ldr	r3, [r3, #0]
 800f70c:	2200      	movs	r2, #0
 800f70e:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800f710:	683b      	ldr	r3, [r7, #0]
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	2200      	movs	r2, #0
 800f716:	605a      	str	r2, [r3, #4]
 800f718:	697b      	ldr	r3, [r7, #20]
 800f71a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f71c:	693b      	ldr	r3, [r7, #16]
 800f71e:	f383 8810 	msr	PRIMASK, r3
}
 800f722:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800f724:	bf00      	nop
 800f726:	3718      	adds	r7, #24
 800f728:	46bd      	mov	sp, r7
 800f72a:	bd80      	pop	{r7, pc}

0800f72c <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 800f72c:	b580      	push	{r7, lr}
 800f72e:	b086      	sub	sp, #24
 800f730:	af00      	add	r7, sp, #0
 800f732:	6078      	str	r0, [r7, #4]
 800f734:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f736:	f3ef 8310 	mrs	r3, PRIMASK
 800f73a:	60fb      	str	r3, [r7, #12]
  return(result);
 800f73c:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f73e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f740:	b672      	cpsid	i
}
 800f742:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	685a      	ldr	r2, [r3, #4]
 800f748:	683b      	ldr	r3, [r7, #0]
 800f74a:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	685b      	ldr	r3, [r3, #4]
 800f750:	4618      	mov	r0, r3
 800f752:	f7ff ffa3 	bl	800f69c <list_remove_node>
  (*node)->next = NULL;
 800f756:	683b      	ldr	r3, [r7, #0]
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	2200      	movs	r2, #0
 800f75c:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800f75e:	683b      	ldr	r3, [r7, #0]
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	2200      	movs	r2, #0
 800f764:	605a      	str	r2, [r3, #4]
 800f766:	697b      	ldr	r3, [r7, #20]
 800f768:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f76a:	693b      	ldr	r3, [r7, #16]
 800f76c:	f383 8810 	msr	PRIMASK, r3
}
 800f770:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800f772:	bf00      	nop
 800f774:	3718      	adds	r7, #24
 800f776:	46bd      	mov	sp, r7
 800f778:	bd80      	pop	{r7, pc}

0800f77a <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 800f77a:	b480      	push	{r7}
 800f77c:	b089      	sub	sp, #36	; 0x24
 800f77e:	af00      	add	r7, sp, #0
 800f780:	6078      	str	r0, [r7, #4]
  int size = 0;
 800f782:	2300      	movs	r3, #0
 800f784:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f786:	f3ef 8310 	mrs	r3, PRIMASK
 800f78a:	613b      	str	r3, [r7, #16]
  return(result);
 800f78c:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f78e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f790:	b672      	cpsid	i
}
 800f792:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	681b      	ldr	r3, [r3, #0]
 800f798:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800f79a:	e005      	b.n	800f7a8 <list_get_size+0x2e>
  {
    size++;
 800f79c:	69fb      	ldr	r3, [r7, #28]
 800f79e:	3301      	adds	r3, #1
 800f7a0:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 800f7a2:	69bb      	ldr	r3, [r7, #24]
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800f7a8:	69ba      	ldr	r2, [r7, #24]
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	429a      	cmp	r2, r3
 800f7ae:	d1f5      	bne.n	800f79c <list_get_size+0x22>
 800f7b0:	697b      	ldr	r3, [r7, #20]
 800f7b2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	f383 8810 	msr	PRIMASK, r3
}
 800f7ba:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 800f7bc:	69fb      	ldr	r3, [r7, #28]
}
 800f7be:	4618      	mov	r0, r3
 800f7c0:	3724      	adds	r7, #36	; 0x24
 800f7c2:	46bd      	mov	sp, r7
 800f7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7c8:	4770      	bx	lr

0800f7ca <atoi>:
 800f7ca:	220a      	movs	r2, #10
 800f7cc:	2100      	movs	r1, #0
 800f7ce:	f000 b8ef 	b.w	800f9b0 <strtol>
	...

0800f7d4 <srand>:
 800f7d4:	b538      	push	{r3, r4, r5, lr}
 800f7d6:	4b10      	ldr	r3, [pc, #64]	; (800f818 <srand+0x44>)
 800f7d8:	681d      	ldr	r5, [r3, #0]
 800f7da:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800f7dc:	4604      	mov	r4, r0
 800f7de:	b9b3      	cbnz	r3, 800f80e <srand+0x3a>
 800f7e0:	2018      	movs	r0, #24
 800f7e2:	f000 fc09 	bl	800fff8 <malloc>
 800f7e6:	4602      	mov	r2, r0
 800f7e8:	6328      	str	r0, [r5, #48]	; 0x30
 800f7ea:	b920      	cbnz	r0, 800f7f6 <srand+0x22>
 800f7ec:	4b0b      	ldr	r3, [pc, #44]	; (800f81c <srand+0x48>)
 800f7ee:	480c      	ldr	r0, [pc, #48]	; (800f820 <srand+0x4c>)
 800f7f0:	2146      	movs	r1, #70	; 0x46
 800f7f2:	f000 fb97 	bl	800ff24 <__assert_func>
 800f7f6:	490b      	ldr	r1, [pc, #44]	; (800f824 <srand+0x50>)
 800f7f8:	4b0b      	ldr	r3, [pc, #44]	; (800f828 <srand+0x54>)
 800f7fa:	e9c0 1300 	strd	r1, r3, [r0]
 800f7fe:	4b0b      	ldr	r3, [pc, #44]	; (800f82c <srand+0x58>)
 800f800:	6083      	str	r3, [r0, #8]
 800f802:	230b      	movs	r3, #11
 800f804:	8183      	strh	r3, [r0, #12]
 800f806:	2100      	movs	r1, #0
 800f808:	2001      	movs	r0, #1
 800f80a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800f80e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800f810:	2200      	movs	r2, #0
 800f812:	611c      	str	r4, [r3, #16]
 800f814:	615a      	str	r2, [r3, #20]
 800f816:	bd38      	pop	{r3, r4, r5, pc}
 800f818:	200000a4 	.word	0x200000a4
 800f81c:	080113d0 	.word	0x080113d0
 800f820:	080113e7 	.word	0x080113e7
 800f824:	abcd330e 	.word	0xabcd330e
 800f828:	e66d1234 	.word	0xe66d1234
 800f82c:	0005deec 	.word	0x0005deec

0800f830 <rand>:
 800f830:	4b16      	ldr	r3, [pc, #88]	; (800f88c <rand+0x5c>)
 800f832:	b510      	push	{r4, lr}
 800f834:	681c      	ldr	r4, [r3, #0]
 800f836:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800f838:	b9b3      	cbnz	r3, 800f868 <rand+0x38>
 800f83a:	2018      	movs	r0, #24
 800f83c:	f000 fbdc 	bl	800fff8 <malloc>
 800f840:	4602      	mov	r2, r0
 800f842:	6320      	str	r0, [r4, #48]	; 0x30
 800f844:	b920      	cbnz	r0, 800f850 <rand+0x20>
 800f846:	4b12      	ldr	r3, [pc, #72]	; (800f890 <rand+0x60>)
 800f848:	4812      	ldr	r0, [pc, #72]	; (800f894 <rand+0x64>)
 800f84a:	2152      	movs	r1, #82	; 0x52
 800f84c:	f000 fb6a 	bl	800ff24 <__assert_func>
 800f850:	4911      	ldr	r1, [pc, #68]	; (800f898 <rand+0x68>)
 800f852:	4b12      	ldr	r3, [pc, #72]	; (800f89c <rand+0x6c>)
 800f854:	e9c0 1300 	strd	r1, r3, [r0]
 800f858:	4b11      	ldr	r3, [pc, #68]	; (800f8a0 <rand+0x70>)
 800f85a:	6083      	str	r3, [r0, #8]
 800f85c:	230b      	movs	r3, #11
 800f85e:	8183      	strh	r3, [r0, #12]
 800f860:	2100      	movs	r1, #0
 800f862:	2001      	movs	r0, #1
 800f864:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800f868:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f86a:	480e      	ldr	r0, [pc, #56]	; (800f8a4 <rand+0x74>)
 800f86c:	690b      	ldr	r3, [r1, #16]
 800f86e:	694c      	ldr	r4, [r1, #20]
 800f870:	4a0d      	ldr	r2, [pc, #52]	; (800f8a8 <rand+0x78>)
 800f872:	4358      	muls	r0, r3
 800f874:	fb02 0004 	mla	r0, r2, r4, r0
 800f878:	fba3 3202 	umull	r3, r2, r3, r2
 800f87c:	3301      	adds	r3, #1
 800f87e:	eb40 0002 	adc.w	r0, r0, r2
 800f882:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800f886:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800f88a:	bd10      	pop	{r4, pc}
 800f88c:	200000a4 	.word	0x200000a4
 800f890:	080113d0 	.word	0x080113d0
 800f894:	080113e7 	.word	0x080113e7
 800f898:	abcd330e 	.word	0xabcd330e
 800f89c:	e66d1234 	.word	0xe66d1234
 800f8a0:	0005deec 	.word	0x0005deec
 800f8a4:	5851f42d 	.word	0x5851f42d
 800f8a8:	4c957f2d 	.word	0x4c957f2d

0800f8ac <_strtol_l.constprop.0>:
 800f8ac:	2b01      	cmp	r3, #1
 800f8ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f8b2:	d001      	beq.n	800f8b8 <_strtol_l.constprop.0+0xc>
 800f8b4:	2b24      	cmp	r3, #36	; 0x24
 800f8b6:	d906      	bls.n	800f8c6 <_strtol_l.constprop.0+0x1a>
 800f8b8:	f000 fafa 	bl	800feb0 <__errno>
 800f8bc:	2316      	movs	r3, #22
 800f8be:	6003      	str	r3, [r0, #0]
 800f8c0:	2000      	movs	r0, #0
 800f8c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8c6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800f9ac <_strtol_l.constprop.0+0x100>
 800f8ca:	460d      	mov	r5, r1
 800f8cc:	462e      	mov	r6, r5
 800f8ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f8d2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800f8d6:	f017 0708 	ands.w	r7, r7, #8
 800f8da:	d1f7      	bne.n	800f8cc <_strtol_l.constprop.0+0x20>
 800f8dc:	2c2d      	cmp	r4, #45	; 0x2d
 800f8de:	d132      	bne.n	800f946 <_strtol_l.constprop.0+0x9a>
 800f8e0:	782c      	ldrb	r4, [r5, #0]
 800f8e2:	2701      	movs	r7, #1
 800f8e4:	1cb5      	adds	r5, r6, #2
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d05b      	beq.n	800f9a2 <_strtol_l.constprop.0+0xf6>
 800f8ea:	2b10      	cmp	r3, #16
 800f8ec:	d109      	bne.n	800f902 <_strtol_l.constprop.0+0x56>
 800f8ee:	2c30      	cmp	r4, #48	; 0x30
 800f8f0:	d107      	bne.n	800f902 <_strtol_l.constprop.0+0x56>
 800f8f2:	782c      	ldrb	r4, [r5, #0]
 800f8f4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f8f8:	2c58      	cmp	r4, #88	; 0x58
 800f8fa:	d14d      	bne.n	800f998 <_strtol_l.constprop.0+0xec>
 800f8fc:	786c      	ldrb	r4, [r5, #1]
 800f8fe:	2310      	movs	r3, #16
 800f900:	3502      	adds	r5, #2
 800f902:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800f906:	f108 38ff 	add.w	r8, r8, #4294967295
 800f90a:	f04f 0e00 	mov.w	lr, #0
 800f90e:	fbb8 f9f3 	udiv	r9, r8, r3
 800f912:	4676      	mov	r6, lr
 800f914:	fb03 8a19 	mls	sl, r3, r9, r8
 800f918:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800f91c:	f1bc 0f09 	cmp.w	ip, #9
 800f920:	d816      	bhi.n	800f950 <_strtol_l.constprop.0+0xa4>
 800f922:	4664      	mov	r4, ip
 800f924:	42a3      	cmp	r3, r4
 800f926:	dd24      	ble.n	800f972 <_strtol_l.constprop.0+0xc6>
 800f928:	f1be 3fff 	cmp.w	lr, #4294967295
 800f92c:	d008      	beq.n	800f940 <_strtol_l.constprop.0+0x94>
 800f92e:	45b1      	cmp	r9, r6
 800f930:	d31c      	bcc.n	800f96c <_strtol_l.constprop.0+0xc0>
 800f932:	d101      	bne.n	800f938 <_strtol_l.constprop.0+0x8c>
 800f934:	45a2      	cmp	sl, r4
 800f936:	db19      	blt.n	800f96c <_strtol_l.constprop.0+0xc0>
 800f938:	fb06 4603 	mla	r6, r6, r3, r4
 800f93c:	f04f 0e01 	mov.w	lr, #1
 800f940:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f944:	e7e8      	b.n	800f918 <_strtol_l.constprop.0+0x6c>
 800f946:	2c2b      	cmp	r4, #43	; 0x2b
 800f948:	bf04      	itt	eq
 800f94a:	782c      	ldrbeq	r4, [r5, #0]
 800f94c:	1cb5      	addeq	r5, r6, #2
 800f94e:	e7ca      	b.n	800f8e6 <_strtol_l.constprop.0+0x3a>
 800f950:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800f954:	f1bc 0f19 	cmp.w	ip, #25
 800f958:	d801      	bhi.n	800f95e <_strtol_l.constprop.0+0xb2>
 800f95a:	3c37      	subs	r4, #55	; 0x37
 800f95c:	e7e2      	b.n	800f924 <_strtol_l.constprop.0+0x78>
 800f95e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800f962:	f1bc 0f19 	cmp.w	ip, #25
 800f966:	d804      	bhi.n	800f972 <_strtol_l.constprop.0+0xc6>
 800f968:	3c57      	subs	r4, #87	; 0x57
 800f96a:	e7db      	b.n	800f924 <_strtol_l.constprop.0+0x78>
 800f96c:	f04f 3eff 	mov.w	lr, #4294967295
 800f970:	e7e6      	b.n	800f940 <_strtol_l.constprop.0+0x94>
 800f972:	f1be 3fff 	cmp.w	lr, #4294967295
 800f976:	d105      	bne.n	800f984 <_strtol_l.constprop.0+0xd8>
 800f978:	2322      	movs	r3, #34	; 0x22
 800f97a:	6003      	str	r3, [r0, #0]
 800f97c:	4646      	mov	r6, r8
 800f97e:	b942      	cbnz	r2, 800f992 <_strtol_l.constprop.0+0xe6>
 800f980:	4630      	mov	r0, r6
 800f982:	e79e      	b.n	800f8c2 <_strtol_l.constprop.0+0x16>
 800f984:	b107      	cbz	r7, 800f988 <_strtol_l.constprop.0+0xdc>
 800f986:	4276      	negs	r6, r6
 800f988:	2a00      	cmp	r2, #0
 800f98a:	d0f9      	beq.n	800f980 <_strtol_l.constprop.0+0xd4>
 800f98c:	f1be 0f00 	cmp.w	lr, #0
 800f990:	d000      	beq.n	800f994 <_strtol_l.constprop.0+0xe8>
 800f992:	1e69      	subs	r1, r5, #1
 800f994:	6011      	str	r1, [r2, #0]
 800f996:	e7f3      	b.n	800f980 <_strtol_l.constprop.0+0xd4>
 800f998:	2430      	movs	r4, #48	; 0x30
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d1b1      	bne.n	800f902 <_strtol_l.constprop.0+0x56>
 800f99e:	2308      	movs	r3, #8
 800f9a0:	e7af      	b.n	800f902 <_strtol_l.constprop.0+0x56>
 800f9a2:	2c30      	cmp	r4, #48	; 0x30
 800f9a4:	d0a5      	beq.n	800f8f2 <_strtol_l.constprop.0+0x46>
 800f9a6:	230a      	movs	r3, #10
 800f9a8:	e7ab      	b.n	800f902 <_strtol_l.constprop.0+0x56>
 800f9aa:	bf00      	nop
 800f9ac:	08011440 	.word	0x08011440

0800f9b0 <strtol>:
 800f9b0:	4613      	mov	r3, r2
 800f9b2:	460a      	mov	r2, r1
 800f9b4:	4601      	mov	r1, r0
 800f9b6:	4802      	ldr	r0, [pc, #8]	; (800f9c0 <strtol+0x10>)
 800f9b8:	6800      	ldr	r0, [r0, #0]
 800f9ba:	f7ff bf77 	b.w	800f8ac <_strtol_l.constprop.0>
 800f9be:	bf00      	nop
 800f9c0:	200000a4 	.word	0x200000a4

0800f9c4 <std>:
 800f9c4:	2300      	movs	r3, #0
 800f9c6:	b510      	push	{r4, lr}
 800f9c8:	4604      	mov	r4, r0
 800f9ca:	e9c0 3300 	strd	r3, r3, [r0]
 800f9ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f9d2:	6083      	str	r3, [r0, #8]
 800f9d4:	8181      	strh	r1, [r0, #12]
 800f9d6:	6643      	str	r3, [r0, #100]	; 0x64
 800f9d8:	81c2      	strh	r2, [r0, #14]
 800f9da:	6183      	str	r3, [r0, #24]
 800f9dc:	4619      	mov	r1, r3
 800f9de:	2208      	movs	r2, #8
 800f9e0:	305c      	adds	r0, #92	; 0x5c
 800f9e2:	f000 fa05 	bl	800fdf0 <memset>
 800f9e6:	4b05      	ldr	r3, [pc, #20]	; (800f9fc <std+0x38>)
 800f9e8:	6263      	str	r3, [r4, #36]	; 0x24
 800f9ea:	4b05      	ldr	r3, [pc, #20]	; (800fa00 <std+0x3c>)
 800f9ec:	62a3      	str	r3, [r4, #40]	; 0x28
 800f9ee:	4b05      	ldr	r3, [pc, #20]	; (800fa04 <std+0x40>)
 800f9f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f9f2:	4b05      	ldr	r3, [pc, #20]	; (800fa08 <std+0x44>)
 800f9f4:	6224      	str	r4, [r4, #32]
 800f9f6:	6323      	str	r3, [r4, #48]	; 0x30
 800f9f8:	bd10      	pop	{r4, pc}
 800f9fa:	bf00      	nop
 800f9fc:	0800fc41 	.word	0x0800fc41
 800fa00:	0800fc63 	.word	0x0800fc63
 800fa04:	0800fc9b 	.word	0x0800fc9b
 800fa08:	0800fcbf 	.word	0x0800fcbf

0800fa0c <stdio_exit_handler>:
 800fa0c:	4a02      	ldr	r2, [pc, #8]	; (800fa18 <stdio_exit_handler+0xc>)
 800fa0e:	4903      	ldr	r1, [pc, #12]	; (800fa1c <stdio_exit_handler+0x10>)
 800fa10:	4803      	ldr	r0, [pc, #12]	; (800fa20 <stdio_exit_handler+0x14>)
 800fa12:	f000 b869 	b.w	800fae8 <_fwalk_sglue>
 800fa16:	bf00      	nop
 800fa18:	2000004c 	.word	0x2000004c
 800fa1c:	08010ac5 	.word	0x08010ac5
 800fa20:	20000058 	.word	0x20000058

0800fa24 <cleanup_stdio>:
 800fa24:	6841      	ldr	r1, [r0, #4]
 800fa26:	4b0c      	ldr	r3, [pc, #48]	; (800fa58 <cleanup_stdio+0x34>)
 800fa28:	4299      	cmp	r1, r3
 800fa2a:	b510      	push	{r4, lr}
 800fa2c:	4604      	mov	r4, r0
 800fa2e:	d001      	beq.n	800fa34 <cleanup_stdio+0x10>
 800fa30:	f001 f848 	bl	8010ac4 <_fflush_r>
 800fa34:	68a1      	ldr	r1, [r4, #8]
 800fa36:	4b09      	ldr	r3, [pc, #36]	; (800fa5c <cleanup_stdio+0x38>)
 800fa38:	4299      	cmp	r1, r3
 800fa3a:	d002      	beq.n	800fa42 <cleanup_stdio+0x1e>
 800fa3c:	4620      	mov	r0, r4
 800fa3e:	f001 f841 	bl	8010ac4 <_fflush_r>
 800fa42:	68e1      	ldr	r1, [r4, #12]
 800fa44:	4b06      	ldr	r3, [pc, #24]	; (800fa60 <cleanup_stdio+0x3c>)
 800fa46:	4299      	cmp	r1, r3
 800fa48:	d004      	beq.n	800fa54 <cleanup_stdio+0x30>
 800fa4a:	4620      	mov	r0, r4
 800fa4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa50:	f001 b838 	b.w	8010ac4 <_fflush_r>
 800fa54:	bd10      	pop	{r4, pc}
 800fa56:	bf00      	nop
 800fa58:	20000a30 	.word	0x20000a30
 800fa5c:	20000a98 	.word	0x20000a98
 800fa60:	20000b00 	.word	0x20000b00

0800fa64 <global_stdio_init.part.0>:
 800fa64:	b510      	push	{r4, lr}
 800fa66:	4b0b      	ldr	r3, [pc, #44]	; (800fa94 <global_stdio_init.part.0+0x30>)
 800fa68:	4c0b      	ldr	r4, [pc, #44]	; (800fa98 <global_stdio_init.part.0+0x34>)
 800fa6a:	4a0c      	ldr	r2, [pc, #48]	; (800fa9c <global_stdio_init.part.0+0x38>)
 800fa6c:	601a      	str	r2, [r3, #0]
 800fa6e:	4620      	mov	r0, r4
 800fa70:	2200      	movs	r2, #0
 800fa72:	2104      	movs	r1, #4
 800fa74:	f7ff ffa6 	bl	800f9c4 <std>
 800fa78:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800fa7c:	2201      	movs	r2, #1
 800fa7e:	2109      	movs	r1, #9
 800fa80:	f7ff ffa0 	bl	800f9c4 <std>
 800fa84:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800fa88:	2202      	movs	r2, #2
 800fa8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa8e:	2112      	movs	r1, #18
 800fa90:	f7ff bf98 	b.w	800f9c4 <std>
 800fa94:	20000b68 	.word	0x20000b68
 800fa98:	20000a30 	.word	0x20000a30
 800fa9c:	0800fa0d 	.word	0x0800fa0d

0800faa0 <__sfp_lock_acquire>:
 800faa0:	4801      	ldr	r0, [pc, #4]	; (800faa8 <__sfp_lock_acquire+0x8>)
 800faa2:	f000 ba2f 	b.w	800ff04 <__retarget_lock_acquire_recursive>
 800faa6:	bf00      	nop
 800faa8:	20000b71 	.word	0x20000b71

0800faac <__sfp_lock_release>:
 800faac:	4801      	ldr	r0, [pc, #4]	; (800fab4 <__sfp_lock_release+0x8>)
 800faae:	f000 ba2a 	b.w	800ff06 <__retarget_lock_release_recursive>
 800fab2:	bf00      	nop
 800fab4:	20000b71 	.word	0x20000b71

0800fab8 <__sinit>:
 800fab8:	b510      	push	{r4, lr}
 800faba:	4604      	mov	r4, r0
 800fabc:	f7ff fff0 	bl	800faa0 <__sfp_lock_acquire>
 800fac0:	6a23      	ldr	r3, [r4, #32]
 800fac2:	b11b      	cbz	r3, 800facc <__sinit+0x14>
 800fac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fac8:	f7ff bff0 	b.w	800faac <__sfp_lock_release>
 800facc:	4b04      	ldr	r3, [pc, #16]	; (800fae0 <__sinit+0x28>)
 800face:	6223      	str	r3, [r4, #32]
 800fad0:	4b04      	ldr	r3, [pc, #16]	; (800fae4 <__sinit+0x2c>)
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	d1f5      	bne.n	800fac4 <__sinit+0xc>
 800fad8:	f7ff ffc4 	bl	800fa64 <global_stdio_init.part.0>
 800fadc:	e7f2      	b.n	800fac4 <__sinit+0xc>
 800fade:	bf00      	nop
 800fae0:	0800fa25 	.word	0x0800fa25
 800fae4:	20000b68 	.word	0x20000b68

0800fae8 <_fwalk_sglue>:
 800fae8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800faec:	4607      	mov	r7, r0
 800faee:	4688      	mov	r8, r1
 800faf0:	4614      	mov	r4, r2
 800faf2:	2600      	movs	r6, #0
 800faf4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800faf8:	f1b9 0901 	subs.w	r9, r9, #1
 800fafc:	d505      	bpl.n	800fb0a <_fwalk_sglue+0x22>
 800fafe:	6824      	ldr	r4, [r4, #0]
 800fb00:	2c00      	cmp	r4, #0
 800fb02:	d1f7      	bne.n	800faf4 <_fwalk_sglue+0xc>
 800fb04:	4630      	mov	r0, r6
 800fb06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb0a:	89ab      	ldrh	r3, [r5, #12]
 800fb0c:	2b01      	cmp	r3, #1
 800fb0e:	d907      	bls.n	800fb20 <_fwalk_sglue+0x38>
 800fb10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fb14:	3301      	adds	r3, #1
 800fb16:	d003      	beq.n	800fb20 <_fwalk_sglue+0x38>
 800fb18:	4629      	mov	r1, r5
 800fb1a:	4638      	mov	r0, r7
 800fb1c:	47c0      	blx	r8
 800fb1e:	4306      	orrs	r6, r0
 800fb20:	3568      	adds	r5, #104	; 0x68
 800fb22:	e7e9      	b.n	800faf8 <_fwalk_sglue+0x10>

0800fb24 <iprintf>:
 800fb24:	b40f      	push	{r0, r1, r2, r3}
 800fb26:	b507      	push	{r0, r1, r2, lr}
 800fb28:	4906      	ldr	r1, [pc, #24]	; (800fb44 <iprintf+0x20>)
 800fb2a:	ab04      	add	r3, sp, #16
 800fb2c:	6808      	ldr	r0, [r1, #0]
 800fb2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800fb32:	6881      	ldr	r1, [r0, #8]
 800fb34:	9301      	str	r3, [sp, #4]
 800fb36:	f000 fc95 	bl	8010464 <_vfiprintf_r>
 800fb3a:	b003      	add	sp, #12
 800fb3c:	f85d eb04 	ldr.w	lr, [sp], #4
 800fb40:	b004      	add	sp, #16
 800fb42:	4770      	bx	lr
 800fb44:	200000a4 	.word	0x200000a4

0800fb48 <_puts_r>:
 800fb48:	6a03      	ldr	r3, [r0, #32]
 800fb4a:	b570      	push	{r4, r5, r6, lr}
 800fb4c:	6884      	ldr	r4, [r0, #8]
 800fb4e:	4605      	mov	r5, r0
 800fb50:	460e      	mov	r6, r1
 800fb52:	b90b      	cbnz	r3, 800fb58 <_puts_r+0x10>
 800fb54:	f7ff ffb0 	bl	800fab8 <__sinit>
 800fb58:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fb5a:	07db      	lsls	r3, r3, #31
 800fb5c:	d405      	bmi.n	800fb6a <_puts_r+0x22>
 800fb5e:	89a3      	ldrh	r3, [r4, #12]
 800fb60:	0598      	lsls	r0, r3, #22
 800fb62:	d402      	bmi.n	800fb6a <_puts_r+0x22>
 800fb64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fb66:	f000 f9cd 	bl	800ff04 <__retarget_lock_acquire_recursive>
 800fb6a:	89a3      	ldrh	r3, [r4, #12]
 800fb6c:	0719      	lsls	r1, r3, #28
 800fb6e:	d513      	bpl.n	800fb98 <_puts_r+0x50>
 800fb70:	6923      	ldr	r3, [r4, #16]
 800fb72:	b18b      	cbz	r3, 800fb98 <_puts_r+0x50>
 800fb74:	3e01      	subs	r6, #1
 800fb76:	68a3      	ldr	r3, [r4, #8]
 800fb78:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800fb7c:	3b01      	subs	r3, #1
 800fb7e:	60a3      	str	r3, [r4, #8]
 800fb80:	b9e9      	cbnz	r1, 800fbbe <_puts_r+0x76>
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	da2e      	bge.n	800fbe4 <_puts_r+0x9c>
 800fb86:	4622      	mov	r2, r4
 800fb88:	210a      	movs	r1, #10
 800fb8a:	4628      	mov	r0, r5
 800fb8c:	f000 f89b 	bl	800fcc6 <__swbuf_r>
 800fb90:	3001      	adds	r0, #1
 800fb92:	d007      	beq.n	800fba4 <_puts_r+0x5c>
 800fb94:	250a      	movs	r5, #10
 800fb96:	e007      	b.n	800fba8 <_puts_r+0x60>
 800fb98:	4621      	mov	r1, r4
 800fb9a:	4628      	mov	r0, r5
 800fb9c:	f000 f8d0 	bl	800fd40 <__swsetup_r>
 800fba0:	2800      	cmp	r0, #0
 800fba2:	d0e7      	beq.n	800fb74 <_puts_r+0x2c>
 800fba4:	f04f 35ff 	mov.w	r5, #4294967295
 800fba8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fbaa:	07da      	lsls	r2, r3, #31
 800fbac:	d405      	bmi.n	800fbba <_puts_r+0x72>
 800fbae:	89a3      	ldrh	r3, [r4, #12]
 800fbb0:	059b      	lsls	r3, r3, #22
 800fbb2:	d402      	bmi.n	800fbba <_puts_r+0x72>
 800fbb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fbb6:	f000 f9a6 	bl	800ff06 <__retarget_lock_release_recursive>
 800fbba:	4628      	mov	r0, r5
 800fbbc:	bd70      	pop	{r4, r5, r6, pc}
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	da04      	bge.n	800fbcc <_puts_r+0x84>
 800fbc2:	69a2      	ldr	r2, [r4, #24]
 800fbc4:	429a      	cmp	r2, r3
 800fbc6:	dc06      	bgt.n	800fbd6 <_puts_r+0x8e>
 800fbc8:	290a      	cmp	r1, #10
 800fbca:	d004      	beq.n	800fbd6 <_puts_r+0x8e>
 800fbcc:	6823      	ldr	r3, [r4, #0]
 800fbce:	1c5a      	adds	r2, r3, #1
 800fbd0:	6022      	str	r2, [r4, #0]
 800fbd2:	7019      	strb	r1, [r3, #0]
 800fbd4:	e7cf      	b.n	800fb76 <_puts_r+0x2e>
 800fbd6:	4622      	mov	r2, r4
 800fbd8:	4628      	mov	r0, r5
 800fbda:	f000 f874 	bl	800fcc6 <__swbuf_r>
 800fbde:	3001      	adds	r0, #1
 800fbe0:	d1c9      	bne.n	800fb76 <_puts_r+0x2e>
 800fbe2:	e7df      	b.n	800fba4 <_puts_r+0x5c>
 800fbe4:	6823      	ldr	r3, [r4, #0]
 800fbe6:	250a      	movs	r5, #10
 800fbe8:	1c5a      	adds	r2, r3, #1
 800fbea:	6022      	str	r2, [r4, #0]
 800fbec:	701d      	strb	r5, [r3, #0]
 800fbee:	e7db      	b.n	800fba8 <_puts_r+0x60>

0800fbf0 <puts>:
 800fbf0:	4b02      	ldr	r3, [pc, #8]	; (800fbfc <puts+0xc>)
 800fbf2:	4601      	mov	r1, r0
 800fbf4:	6818      	ldr	r0, [r3, #0]
 800fbf6:	f7ff bfa7 	b.w	800fb48 <_puts_r>
 800fbfa:	bf00      	nop
 800fbfc:	200000a4 	.word	0x200000a4

0800fc00 <siprintf>:
 800fc00:	b40e      	push	{r1, r2, r3}
 800fc02:	b500      	push	{lr}
 800fc04:	b09c      	sub	sp, #112	; 0x70
 800fc06:	ab1d      	add	r3, sp, #116	; 0x74
 800fc08:	9002      	str	r0, [sp, #8]
 800fc0a:	9006      	str	r0, [sp, #24]
 800fc0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800fc10:	4809      	ldr	r0, [pc, #36]	; (800fc38 <siprintf+0x38>)
 800fc12:	9107      	str	r1, [sp, #28]
 800fc14:	9104      	str	r1, [sp, #16]
 800fc16:	4909      	ldr	r1, [pc, #36]	; (800fc3c <siprintf+0x3c>)
 800fc18:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc1c:	9105      	str	r1, [sp, #20]
 800fc1e:	6800      	ldr	r0, [r0, #0]
 800fc20:	9301      	str	r3, [sp, #4]
 800fc22:	a902      	add	r1, sp, #8
 800fc24:	f000 faf6 	bl	8010214 <_svfiprintf_r>
 800fc28:	9b02      	ldr	r3, [sp, #8]
 800fc2a:	2200      	movs	r2, #0
 800fc2c:	701a      	strb	r2, [r3, #0]
 800fc2e:	b01c      	add	sp, #112	; 0x70
 800fc30:	f85d eb04 	ldr.w	lr, [sp], #4
 800fc34:	b003      	add	sp, #12
 800fc36:	4770      	bx	lr
 800fc38:	200000a4 	.word	0x200000a4
 800fc3c:	ffff0208 	.word	0xffff0208

0800fc40 <__sread>:
 800fc40:	b510      	push	{r4, lr}
 800fc42:	460c      	mov	r4, r1
 800fc44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc48:	f000 f90e 	bl	800fe68 <_read_r>
 800fc4c:	2800      	cmp	r0, #0
 800fc4e:	bfab      	itete	ge
 800fc50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fc52:	89a3      	ldrhlt	r3, [r4, #12]
 800fc54:	181b      	addge	r3, r3, r0
 800fc56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fc5a:	bfac      	ite	ge
 800fc5c:	6563      	strge	r3, [r4, #84]	; 0x54
 800fc5e:	81a3      	strhlt	r3, [r4, #12]
 800fc60:	bd10      	pop	{r4, pc}

0800fc62 <__swrite>:
 800fc62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc66:	461f      	mov	r7, r3
 800fc68:	898b      	ldrh	r3, [r1, #12]
 800fc6a:	05db      	lsls	r3, r3, #23
 800fc6c:	4605      	mov	r5, r0
 800fc6e:	460c      	mov	r4, r1
 800fc70:	4616      	mov	r6, r2
 800fc72:	d505      	bpl.n	800fc80 <__swrite+0x1e>
 800fc74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc78:	2302      	movs	r3, #2
 800fc7a:	2200      	movs	r2, #0
 800fc7c:	f000 f8e2 	bl	800fe44 <_lseek_r>
 800fc80:	89a3      	ldrh	r3, [r4, #12]
 800fc82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fc86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fc8a:	81a3      	strh	r3, [r4, #12]
 800fc8c:	4632      	mov	r2, r6
 800fc8e:	463b      	mov	r3, r7
 800fc90:	4628      	mov	r0, r5
 800fc92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fc96:	f000 b8f9 	b.w	800fe8c <_write_r>

0800fc9a <__sseek>:
 800fc9a:	b510      	push	{r4, lr}
 800fc9c:	460c      	mov	r4, r1
 800fc9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fca2:	f000 f8cf 	bl	800fe44 <_lseek_r>
 800fca6:	1c43      	adds	r3, r0, #1
 800fca8:	89a3      	ldrh	r3, [r4, #12]
 800fcaa:	bf15      	itete	ne
 800fcac:	6560      	strne	r0, [r4, #84]	; 0x54
 800fcae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fcb2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fcb6:	81a3      	strheq	r3, [r4, #12]
 800fcb8:	bf18      	it	ne
 800fcba:	81a3      	strhne	r3, [r4, #12]
 800fcbc:	bd10      	pop	{r4, pc}

0800fcbe <__sclose>:
 800fcbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcc2:	f000 b8af 	b.w	800fe24 <_close_r>

0800fcc6 <__swbuf_r>:
 800fcc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcc8:	460e      	mov	r6, r1
 800fcca:	4614      	mov	r4, r2
 800fccc:	4605      	mov	r5, r0
 800fcce:	b118      	cbz	r0, 800fcd8 <__swbuf_r+0x12>
 800fcd0:	6a03      	ldr	r3, [r0, #32]
 800fcd2:	b90b      	cbnz	r3, 800fcd8 <__swbuf_r+0x12>
 800fcd4:	f7ff fef0 	bl	800fab8 <__sinit>
 800fcd8:	69a3      	ldr	r3, [r4, #24]
 800fcda:	60a3      	str	r3, [r4, #8]
 800fcdc:	89a3      	ldrh	r3, [r4, #12]
 800fcde:	071a      	lsls	r2, r3, #28
 800fce0:	d525      	bpl.n	800fd2e <__swbuf_r+0x68>
 800fce2:	6923      	ldr	r3, [r4, #16]
 800fce4:	b31b      	cbz	r3, 800fd2e <__swbuf_r+0x68>
 800fce6:	6823      	ldr	r3, [r4, #0]
 800fce8:	6922      	ldr	r2, [r4, #16]
 800fcea:	1a98      	subs	r0, r3, r2
 800fcec:	6963      	ldr	r3, [r4, #20]
 800fcee:	b2f6      	uxtb	r6, r6
 800fcf0:	4283      	cmp	r3, r0
 800fcf2:	4637      	mov	r7, r6
 800fcf4:	dc04      	bgt.n	800fd00 <__swbuf_r+0x3a>
 800fcf6:	4621      	mov	r1, r4
 800fcf8:	4628      	mov	r0, r5
 800fcfa:	f000 fee3 	bl	8010ac4 <_fflush_r>
 800fcfe:	b9e0      	cbnz	r0, 800fd3a <__swbuf_r+0x74>
 800fd00:	68a3      	ldr	r3, [r4, #8]
 800fd02:	3b01      	subs	r3, #1
 800fd04:	60a3      	str	r3, [r4, #8]
 800fd06:	6823      	ldr	r3, [r4, #0]
 800fd08:	1c5a      	adds	r2, r3, #1
 800fd0a:	6022      	str	r2, [r4, #0]
 800fd0c:	701e      	strb	r6, [r3, #0]
 800fd0e:	6962      	ldr	r2, [r4, #20]
 800fd10:	1c43      	adds	r3, r0, #1
 800fd12:	429a      	cmp	r2, r3
 800fd14:	d004      	beq.n	800fd20 <__swbuf_r+0x5a>
 800fd16:	89a3      	ldrh	r3, [r4, #12]
 800fd18:	07db      	lsls	r3, r3, #31
 800fd1a:	d506      	bpl.n	800fd2a <__swbuf_r+0x64>
 800fd1c:	2e0a      	cmp	r6, #10
 800fd1e:	d104      	bne.n	800fd2a <__swbuf_r+0x64>
 800fd20:	4621      	mov	r1, r4
 800fd22:	4628      	mov	r0, r5
 800fd24:	f000 fece 	bl	8010ac4 <_fflush_r>
 800fd28:	b938      	cbnz	r0, 800fd3a <__swbuf_r+0x74>
 800fd2a:	4638      	mov	r0, r7
 800fd2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd2e:	4621      	mov	r1, r4
 800fd30:	4628      	mov	r0, r5
 800fd32:	f000 f805 	bl	800fd40 <__swsetup_r>
 800fd36:	2800      	cmp	r0, #0
 800fd38:	d0d5      	beq.n	800fce6 <__swbuf_r+0x20>
 800fd3a:	f04f 37ff 	mov.w	r7, #4294967295
 800fd3e:	e7f4      	b.n	800fd2a <__swbuf_r+0x64>

0800fd40 <__swsetup_r>:
 800fd40:	b538      	push	{r3, r4, r5, lr}
 800fd42:	4b2a      	ldr	r3, [pc, #168]	; (800fdec <__swsetup_r+0xac>)
 800fd44:	4605      	mov	r5, r0
 800fd46:	6818      	ldr	r0, [r3, #0]
 800fd48:	460c      	mov	r4, r1
 800fd4a:	b118      	cbz	r0, 800fd54 <__swsetup_r+0x14>
 800fd4c:	6a03      	ldr	r3, [r0, #32]
 800fd4e:	b90b      	cbnz	r3, 800fd54 <__swsetup_r+0x14>
 800fd50:	f7ff feb2 	bl	800fab8 <__sinit>
 800fd54:	89a3      	ldrh	r3, [r4, #12]
 800fd56:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fd5a:	0718      	lsls	r0, r3, #28
 800fd5c:	d422      	bmi.n	800fda4 <__swsetup_r+0x64>
 800fd5e:	06d9      	lsls	r1, r3, #27
 800fd60:	d407      	bmi.n	800fd72 <__swsetup_r+0x32>
 800fd62:	2309      	movs	r3, #9
 800fd64:	602b      	str	r3, [r5, #0]
 800fd66:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800fd6a:	81a3      	strh	r3, [r4, #12]
 800fd6c:	f04f 30ff 	mov.w	r0, #4294967295
 800fd70:	e034      	b.n	800fddc <__swsetup_r+0x9c>
 800fd72:	0758      	lsls	r0, r3, #29
 800fd74:	d512      	bpl.n	800fd9c <__swsetup_r+0x5c>
 800fd76:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fd78:	b141      	cbz	r1, 800fd8c <__swsetup_r+0x4c>
 800fd7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fd7e:	4299      	cmp	r1, r3
 800fd80:	d002      	beq.n	800fd88 <__swsetup_r+0x48>
 800fd82:	4628      	mov	r0, r5
 800fd84:	f000 f8ec 	bl	800ff60 <_free_r>
 800fd88:	2300      	movs	r3, #0
 800fd8a:	6363      	str	r3, [r4, #52]	; 0x34
 800fd8c:	89a3      	ldrh	r3, [r4, #12]
 800fd8e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fd92:	81a3      	strh	r3, [r4, #12]
 800fd94:	2300      	movs	r3, #0
 800fd96:	6063      	str	r3, [r4, #4]
 800fd98:	6923      	ldr	r3, [r4, #16]
 800fd9a:	6023      	str	r3, [r4, #0]
 800fd9c:	89a3      	ldrh	r3, [r4, #12]
 800fd9e:	f043 0308 	orr.w	r3, r3, #8
 800fda2:	81a3      	strh	r3, [r4, #12]
 800fda4:	6923      	ldr	r3, [r4, #16]
 800fda6:	b94b      	cbnz	r3, 800fdbc <__swsetup_r+0x7c>
 800fda8:	89a3      	ldrh	r3, [r4, #12]
 800fdaa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fdae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fdb2:	d003      	beq.n	800fdbc <__swsetup_r+0x7c>
 800fdb4:	4621      	mov	r1, r4
 800fdb6:	4628      	mov	r0, r5
 800fdb8:	f000 fee4 	bl	8010b84 <__smakebuf_r>
 800fdbc:	89a0      	ldrh	r0, [r4, #12]
 800fdbe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fdc2:	f010 0301 	ands.w	r3, r0, #1
 800fdc6:	d00a      	beq.n	800fdde <__swsetup_r+0x9e>
 800fdc8:	2300      	movs	r3, #0
 800fdca:	60a3      	str	r3, [r4, #8]
 800fdcc:	6963      	ldr	r3, [r4, #20]
 800fdce:	425b      	negs	r3, r3
 800fdd0:	61a3      	str	r3, [r4, #24]
 800fdd2:	6923      	ldr	r3, [r4, #16]
 800fdd4:	b943      	cbnz	r3, 800fde8 <__swsetup_r+0xa8>
 800fdd6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fdda:	d1c4      	bne.n	800fd66 <__swsetup_r+0x26>
 800fddc:	bd38      	pop	{r3, r4, r5, pc}
 800fdde:	0781      	lsls	r1, r0, #30
 800fde0:	bf58      	it	pl
 800fde2:	6963      	ldrpl	r3, [r4, #20]
 800fde4:	60a3      	str	r3, [r4, #8]
 800fde6:	e7f4      	b.n	800fdd2 <__swsetup_r+0x92>
 800fde8:	2000      	movs	r0, #0
 800fdea:	e7f7      	b.n	800fddc <__swsetup_r+0x9c>
 800fdec:	200000a4 	.word	0x200000a4

0800fdf0 <memset>:
 800fdf0:	4402      	add	r2, r0
 800fdf2:	4603      	mov	r3, r0
 800fdf4:	4293      	cmp	r3, r2
 800fdf6:	d100      	bne.n	800fdfa <memset+0xa>
 800fdf8:	4770      	bx	lr
 800fdfa:	f803 1b01 	strb.w	r1, [r3], #1
 800fdfe:	e7f9      	b.n	800fdf4 <memset+0x4>

0800fe00 <strncmp>:
 800fe00:	b510      	push	{r4, lr}
 800fe02:	b16a      	cbz	r2, 800fe20 <strncmp+0x20>
 800fe04:	3901      	subs	r1, #1
 800fe06:	1884      	adds	r4, r0, r2
 800fe08:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fe0c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800fe10:	429a      	cmp	r2, r3
 800fe12:	d103      	bne.n	800fe1c <strncmp+0x1c>
 800fe14:	42a0      	cmp	r0, r4
 800fe16:	d001      	beq.n	800fe1c <strncmp+0x1c>
 800fe18:	2a00      	cmp	r2, #0
 800fe1a:	d1f5      	bne.n	800fe08 <strncmp+0x8>
 800fe1c:	1ad0      	subs	r0, r2, r3
 800fe1e:	bd10      	pop	{r4, pc}
 800fe20:	4610      	mov	r0, r2
 800fe22:	e7fc      	b.n	800fe1e <strncmp+0x1e>

0800fe24 <_close_r>:
 800fe24:	b538      	push	{r3, r4, r5, lr}
 800fe26:	4d06      	ldr	r5, [pc, #24]	; (800fe40 <_close_r+0x1c>)
 800fe28:	2300      	movs	r3, #0
 800fe2a:	4604      	mov	r4, r0
 800fe2c:	4608      	mov	r0, r1
 800fe2e:	602b      	str	r3, [r5, #0]
 800fe30:	f7f8 fb81 	bl	8008536 <_close>
 800fe34:	1c43      	adds	r3, r0, #1
 800fe36:	d102      	bne.n	800fe3e <_close_r+0x1a>
 800fe38:	682b      	ldr	r3, [r5, #0]
 800fe3a:	b103      	cbz	r3, 800fe3e <_close_r+0x1a>
 800fe3c:	6023      	str	r3, [r4, #0]
 800fe3e:	bd38      	pop	{r3, r4, r5, pc}
 800fe40:	20000b6c 	.word	0x20000b6c

0800fe44 <_lseek_r>:
 800fe44:	b538      	push	{r3, r4, r5, lr}
 800fe46:	4d07      	ldr	r5, [pc, #28]	; (800fe64 <_lseek_r+0x20>)
 800fe48:	4604      	mov	r4, r0
 800fe4a:	4608      	mov	r0, r1
 800fe4c:	4611      	mov	r1, r2
 800fe4e:	2200      	movs	r2, #0
 800fe50:	602a      	str	r2, [r5, #0]
 800fe52:	461a      	mov	r2, r3
 800fe54:	f7f8 fb96 	bl	8008584 <_lseek>
 800fe58:	1c43      	adds	r3, r0, #1
 800fe5a:	d102      	bne.n	800fe62 <_lseek_r+0x1e>
 800fe5c:	682b      	ldr	r3, [r5, #0]
 800fe5e:	b103      	cbz	r3, 800fe62 <_lseek_r+0x1e>
 800fe60:	6023      	str	r3, [r4, #0]
 800fe62:	bd38      	pop	{r3, r4, r5, pc}
 800fe64:	20000b6c 	.word	0x20000b6c

0800fe68 <_read_r>:
 800fe68:	b538      	push	{r3, r4, r5, lr}
 800fe6a:	4d07      	ldr	r5, [pc, #28]	; (800fe88 <_read_r+0x20>)
 800fe6c:	4604      	mov	r4, r0
 800fe6e:	4608      	mov	r0, r1
 800fe70:	4611      	mov	r1, r2
 800fe72:	2200      	movs	r2, #0
 800fe74:	602a      	str	r2, [r5, #0]
 800fe76:	461a      	mov	r2, r3
 800fe78:	f7f8 fb24 	bl	80084c4 <_read>
 800fe7c:	1c43      	adds	r3, r0, #1
 800fe7e:	d102      	bne.n	800fe86 <_read_r+0x1e>
 800fe80:	682b      	ldr	r3, [r5, #0]
 800fe82:	b103      	cbz	r3, 800fe86 <_read_r+0x1e>
 800fe84:	6023      	str	r3, [r4, #0]
 800fe86:	bd38      	pop	{r3, r4, r5, pc}
 800fe88:	20000b6c 	.word	0x20000b6c

0800fe8c <_write_r>:
 800fe8c:	b538      	push	{r3, r4, r5, lr}
 800fe8e:	4d07      	ldr	r5, [pc, #28]	; (800feac <_write_r+0x20>)
 800fe90:	4604      	mov	r4, r0
 800fe92:	4608      	mov	r0, r1
 800fe94:	4611      	mov	r1, r2
 800fe96:	2200      	movs	r2, #0
 800fe98:	602a      	str	r2, [r5, #0]
 800fe9a:	461a      	mov	r2, r3
 800fe9c:	f7f8 fb2f 	bl	80084fe <_write>
 800fea0:	1c43      	adds	r3, r0, #1
 800fea2:	d102      	bne.n	800feaa <_write_r+0x1e>
 800fea4:	682b      	ldr	r3, [r5, #0]
 800fea6:	b103      	cbz	r3, 800feaa <_write_r+0x1e>
 800fea8:	6023      	str	r3, [r4, #0]
 800feaa:	bd38      	pop	{r3, r4, r5, pc}
 800feac:	20000b6c 	.word	0x20000b6c

0800feb0 <__errno>:
 800feb0:	4b01      	ldr	r3, [pc, #4]	; (800feb8 <__errno+0x8>)
 800feb2:	6818      	ldr	r0, [r3, #0]
 800feb4:	4770      	bx	lr
 800feb6:	bf00      	nop
 800feb8:	200000a4 	.word	0x200000a4

0800febc <__libc_init_array>:
 800febc:	b570      	push	{r4, r5, r6, lr}
 800febe:	4d0d      	ldr	r5, [pc, #52]	; (800fef4 <__libc_init_array+0x38>)
 800fec0:	4c0d      	ldr	r4, [pc, #52]	; (800fef8 <__libc_init_array+0x3c>)
 800fec2:	1b64      	subs	r4, r4, r5
 800fec4:	10a4      	asrs	r4, r4, #2
 800fec6:	2600      	movs	r6, #0
 800fec8:	42a6      	cmp	r6, r4
 800feca:	d109      	bne.n	800fee0 <__libc_init_array+0x24>
 800fecc:	4d0b      	ldr	r5, [pc, #44]	; (800fefc <__libc_init_array+0x40>)
 800fece:	4c0c      	ldr	r4, [pc, #48]	; (800ff00 <__libc_init_array+0x44>)
 800fed0:	f000 ff62 	bl	8010d98 <_init>
 800fed4:	1b64      	subs	r4, r4, r5
 800fed6:	10a4      	asrs	r4, r4, #2
 800fed8:	2600      	movs	r6, #0
 800feda:	42a6      	cmp	r6, r4
 800fedc:	d105      	bne.n	800feea <__libc_init_array+0x2e>
 800fede:	bd70      	pop	{r4, r5, r6, pc}
 800fee0:	f855 3b04 	ldr.w	r3, [r5], #4
 800fee4:	4798      	blx	r3
 800fee6:	3601      	adds	r6, #1
 800fee8:	e7ee      	b.n	800fec8 <__libc_init_array+0xc>
 800feea:	f855 3b04 	ldr.w	r3, [r5], #4
 800feee:	4798      	blx	r3
 800fef0:	3601      	adds	r6, #1
 800fef2:	e7f2      	b.n	800feda <__libc_init_array+0x1e>
 800fef4:	080115b8 	.word	0x080115b8
 800fef8:	080115b8 	.word	0x080115b8
 800fefc:	080115b8 	.word	0x080115b8
 800ff00:	080115bc 	.word	0x080115bc

0800ff04 <__retarget_lock_acquire_recursive>:
 800ff04:	4770      	bx	lr

0800ff06 <__retarget_lock_release_recursive>:
 800ff06:	4770      	bx	lr

0800ff08 <memcpy>:
 800ff08:	440a      	add	r2, r1
 800ff0a:	4291      	cmp	r1, r2
 800ff0c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ff10:	d100      	bne.n	800ff14 <memcpy+0xc>
 800ff12:	4770      	bx	lr
 800ff14:	b510      	push	{r4, lr}
 800ff16:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ff1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ff1e:	4291      	cmp	r1, r2
 800ff20:	d1f9      	bne.n	800ff16 <memcpy+0xe>
 800ff22:	bd10      	pop	{r4, pc}

0800ff24 <__assert_func>:
 800ff24:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ff26:	4614      	mov	r4, r2
 800ff28:	461a      	mov	r2, r3
 800ff2a:	4b09      	ldr	r3, [pc, #36]	; (800ff50 <__assert_func+0x2c>)
 800ff2c:	681b      	ldr	r3, [r3, #0]
 800ff2e:	4605      	mov	r5, r0
 800ff30:	68d8      	ldr	r0, [r3, #12]
 800ff32:	b14c      	cbz	r4, 800ff48 <__assert_func+0x24>
 800ff34:	4b07      	ldr	r3, [pc, #28]	; (800ff54 <__assert_func+0x30>)
 800ff36:	9100      	str	r1, [sp, #0]
 800ff38:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ff3c:	4906      	ldr	r1, [pc, #24]	; (800ff58 <__assert_func+0x34>)
 800ff3e:	462b      	mov	r3, r5
 800ff40:	f000 fde8 	bl	8010b14 <fiprintf>
 800ff44:	f000 fea6 	bl	8010c94 <abort>
 800ff48:	4b04      	ldr	r3, [pc, #16]	; (800ff5c <__assert_func+0x38>)
 800ff4a:	461c      	mov	r4, r3
 800ff4c:	e7f3      	b.n	800ff36 <__assert_func+0x12>
 800ff4e:	bf00      	nop
 800ff50:	200000a4 	.word	0x200000a4
 800ff54:	08011540 	.word	0x08011540
 800ff58:	0801154d 	.word	0x0801154d
 800ff5c:	0801157b 	.word	0x0801157b

0800ff60 <_free_r>:
 800ff60:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ff62:	2900      	cmp	r1, #0
 800ff64:	d044      	beq.n	800fff0 <_free_r+0x90>
 800ff66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff6a:	9001      	str	r0, [sp, #4]
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	f1a1 0404 	sub.w	r4, r1, #4
 800ff72:	bfb8      	it	lt
 800ff74:	18e4      	addlt	r4, r4, r3
 800ff76:	f000 f8e7 	bl	8010148 <__malloc_lock>
 800ff7a:	4a1e      	ldr	r2, [pc, #120]	; (800fff4 <_free_r+0x94>)
 800ff7c:	9801      	ldr	r0, [sp, #4]
 800ff7e:	6813      	ldr	r3, [r2, #0]
 800ff80:	b933      	cbnz	r3, 800ff90 <_free_r+0x30>
 800ff82:	6063      	str	r3, [r4, #4]
 800ff84:	6014      	str	r4, [r2, #0]
 800ff86:	b003      	add	sp, #12
 800ff88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ff8c:	f000 b8e2 	b.w	8010154 <__malloc_unlock>
 800ff90:	42a3      	cmp	r3, r4
 800ff92:	d908      	bls.n	800ffa6 <_free_r+0x46>
 800ff94:	6825      	ldr	r5, [r4, #0]
 800ff96:	1961      	adds	r1, r4, r5
 800ff98:	428b      	cmp	r3, r1
 800ff9a:	bf01      	itttt	eq
 800ff9c:	6819      	ldreq	r1, [r3, #0]
 800ff9e:	685b      	ldreq	r3, [r3, #4]
 800ffa0:	1949      	addeq	r1, r1, r5
 800ffa2:	6021      	streq	r1, [r4, #0]
 800ffa4:	e7ed      	b.n	800ff82 <_free_r+0x22>
 800ffa6:	461a      	mov	r2, r3
 800ffa8:	685b      	ldr	r3, [r3, #4]
 800ffaa:	b10b      	cbz	r3, 800ffb0 <_free_r+0x50>
 800ffac:	42a3      	cmp	r3, r4
 800ffae:	d9fa      	bls.n	800ffa6 <_free_r+0x46>
 800ffb0:	6811      	ldr	r1, [r2, #0]
 800ffb2:	1855      	adds	r5, r2, r1
 800ffb4:	42a5      	cmp	r5, r4
 800ffb6:	d10b      	bne.n	800ffd0 <_free_r+0x70>
 800ffb8:	6824      	ldr	r4, [r4, #0]
 800ffba:	4421      	add	r1, r4
 800ffbc:	1854      	adds	r4, r2, r1
 800ffbe:	42a3      	cmp	r3, r4
 800ffc0:	6011      	str	r1, [r2, #0]
 800ffc2:	d1e0      	bne.n	800ff86 <_free_r+0x26>
 800ffc4:	681c      	ldr	r4, [r3, #0]
 800ffc6:	685b      	ldr	r3, [r3, #4]
 800ffc8:	6053      	str	r3, [r2, #4]
 800ffca:	440c      	add	r4, r1
 800ffcc:	6014      	str	r4, [r2, #0]
 800ffce:	e7da      	b.n	800ff86 <_free_r+0x26>
 800ffd0:	d902      	bls.n	800ffd8 <_free_r+0x78>
 800ffd2:	230c      	movs	r3, #12
 800ffd4:	6003      	str	r3, [r0, #0]
 800ffd6:	e7d6      	b.n	800ff86 <_free_r+0x26>
 800ffd8:	6825      	ldr	r5, [r4, #0]
 800ffda:	1961      	adds	r1, r4, r5
 800ffdc:	428b      	cmp	r3, r1
 800ffde:	bf04      	itt	eq
 800ffe0:	6819      	ldreq	r1, [r3, #0]
 800ffe2:	685b      	ldreq	r3, [r3, #4]
 800ffe4:	6063      	str	r3, [r4, #4]
 800ffe6:	bf04      	itt	eq
 800ffe8:	1949      	addeq	r1, r1, r5
 800ffea:	6021      	streq	r1, [r4, #0]
 800ffec:	6054      	str	r4, [r2, #4]
 800ffee:	e7ca      	b.n	800ff86 <_free_r+0x26>
 800fff0:	b003      	add	sp, #12
 800fff2:	bd30      	pop	{r4, r5, pc}
 800fff4:	20000b74 	.word	0x20000b74

0800fff8 <malloc>:
 800fff8:	4b02      	ldr	r3, [pc, #8]	; (8010004 <malloc+0xc>)
 800fffa:	4601      	mov	r1, r0
 800fffc:	6818      	ldr	r0, [r3, #0]
 800fffe:	f000 b823 	b.w	8010048 <_malloc_r>
 8010002:	bf00      	nop
 8010004:	200000a4 	.word	0x200000a4

08010008 <sbrk_aligned>:
 8010008:	b570      	push	{r4, r5, r6, lr}
 801000a:	4e0e      	ldr	r6, [pc, #56]	; (8010044 <sbrk_aligned+0x3c>)
 801000c:	460c      	mov	r4, r1
 801000e:	6831      	ldr	r1, [r6, #0]
 8010010:	4605      	mov	r5, r0
 8010012:	b911      	cbnz	r1, 801001a <sbrk_aligned+0x12>
 8010014:	f000 fe2e 	bl	8010c74 <_sbrk_r>
 8010018:	6030      	str	r0, [r6, #0]
 801001a:	4621      	mov	r1, r4
 801001c:	4628      	mov	r0, r5
 801001e:	f000 fe29 	bl	8010c74 <_sbrk_r>
 8010022:	1c43      	adds	r3, r0, #1
 8010024:	d00a      	beq.n	801003c <sbrk_aligned+0x34>
 8010026:	1cc4      	adds	r4, r0, #3
 8010028:	f024 0403 	bic.w	r4, r4, #3
 801002c:	42a0      	cmp	r0, r4
 801002e:	d007      	beq.n	8010040 <sbrk_aligned+0x38>
 8010030:	1a21      	subs	r1, r4, r0
 8010032:	4628      	mov	r0, r5
 8010034:	f000 fe1e 	bl	8010c74 <_sbrk_r>
 8010038:	3001      	adds	r0, #1
 801003a:	d101      	bne.n	8010040 <sbrk_aligned+0x38>
 801003c:	f04f 34ff 	mov.w	r4, #4294967295
 8010040:	4620      	mov	r0, r4
 8010042:	bd70      	pop	{r4, r5, r6, pc}
 8010044:	20000b78 	.word	0x20000b78

08010048 <_malloc_r>:
 8010048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801004c:	1ccd      	adds	r5, r1, #3
 801004e:	f025 0503 	bic.w	r5, r5, #3
 8010052:	3508      	adds	r5, #8
 8010054:	2d0c      	cmp	r5, #12
 8010056:	bf38      	it	cc
 8010058:	250c      	movcc	r5, #12
 801005a:	2d00      	cmp	r5, #0
 801005c:	4607      	mov	r7, r0
 801005e:	db01      	blt.n	8010064 <_malloc_r+0x1c>
 8010060:	42a9      	cmp	r1, r5
 8010062:	d905      	bls.n	8010070 <_malloc_r+0x28>
 8010064:	230c      	movs	r3, #12
 8010066:	603b      	str	r3, [r7, #0]
 8010068:	2600      	movs	r6, #0
 801006a:	4630      	mov	r0, r6
 801006c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010070:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8010144 <_malloc_r+0xfc>
 8010074:	f000 f868 	bl	8010148 <__malloc_lock>
 8010078:	f8d8 3000 	ldr.w	r3, [r8]
 801007c:	461c      	mov	r4, r3
 801007e:	bb5c      	cbnz	r4, 80100d8 <_malloc_r+0x90>
 8010080:	4629      	mov	r1, r5
 8010082:	4638      	mov	r0, r7
 8010084:	f7ff ffc0 	bl	8010008 <sbrk_aligned>
 8010088:	1c43      	adds	r3, r0, #1
 801008a:	4604      	mov	r4, r0
 801008c:	d155      	bne.n	801013a <_malloc_r+0xf2>
 801008e:	f8d8 4000 	ldr.w	r4, [r8]
 8010092:	4626      	mov	r6, r4
 8010094:	2e00      	cmp	r6, #0
 8010096:	d145      	bne.n	8010124 <_malloc_r+0xdc>
 8010098:	2c00      	cmp	r4, #0
 801009a:	d048      	beq.n	801012e <_malloc_r+0xe6>
 801009c:	6823      	ldr	r3, [r4, #0]
 801009e:	4631      	mov	r1, r6
 80100a0:	4638      	mov	r0, r7
 80100a2:	eb04 0903 	add.w	r9, r4, r3
 80100a6:	f000 fde5 	bl	8010c74 <_sbrk_r>
 80100aa:	4581      	cmp	r9, r0
 80100ac:	d13f      	bne.n	801012e <_malloc_r+0xe6>
 80100ae:	6821      	ldr	r1, [r4, #0]
 80100b0:	1a6d      	subs	r5, r5, r1
 80100b2:	4629      	mov	r1, r5
 80100b4:	4638      	mov	r0, r7
 80100b6:	f7ff ffa7 	bl	8010008 <sbrk_aligned>
 80100ba:	3001      	adds	r0, #1
 80100bc:	d037      	beq.n	801012e <_malloc_r+0xe6>
 80100be:	6823      	ldr	r3, [r4, #0]
 80100c0:	442b      	add	r3, r5
 80100c2:	6023      	str	r3, [r4, #0]
 80100c4:	f8d8 3000 	ldr.w	r3, [r8]
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d038      	beq.n	801013e <_malloc_r+0xf6>
 80100cc:	685a      	ldr	r2, [r3, #4]
 80100ce:	42a2      	cmp	r2, r4
 80100d0:	d12b      	bne.n	801012a <_malloc_r+0xe2>
 80100d2:	2200      	movs	r2, #0
 80100d4:	605a      	str	r2, [r3, #4]
 80100d6:	e00f      	b.n	80100f8 <_malloc_r+0xb0>
 80100d8:	6822      	ldr	r2, [r4, #0]
 80100da:	1b52      	subs	r2, r2, r5
 80100dc:	d41f      	bmi.n	801011e <_malloc_r+0xd6>
 80100de:	2a0b      	cmp	r2, #11
 80100e0:	d917      	bls.n	8010112 <_malloc_r+0xca>
 80100e2:	1961      	adds	r1, r4, r5
 80100e4:	42a3      	cmp	r3, r4
 80100e6:	6025      	str	r5, [r4, #0]
 80100e8:	bf18      	it	ne
 80100ea:	6059      	strne	r1, [r3, #4]
 80100ec:	6863      	ldr	r3, [r4, #4]
 80100ee:	bf08      	it	eq
 80100f0:	f8c8 1000 	streq.w	r1, [r8]
 80100f4:	5162      	str	r2, [r4, r5]
 80100f6:	604b      	str	r3, [r1, #4]
 80100f8:	4638      	mov	r0, r7
 80100fa:	f104 060b 	add.w	r6, r4, #11
 80100fe:	f000 f829 	bl	8010154 <__malloc_unlock>
 8010102:	f026 0607 	bic.w	r6, r6, #7
 8010106:	1d23      	adds	r3, r4, #4
 8010108:	1af2      	subs	r2, r6, r3
 801010a:	d0ae      	beq.n	801006a <_malloc_r+0x22>
 801010c:	1b9b      	subs	r3, r3, r6
 801010e:	50a3      	str	r3, [r4, r2]
 8010110:	e7ab      	b.n	801006a <_malloc_r+0x22>
 8010112:	42a3      	cmp	r3, r4
 8010114:	6862      	ldr	r2, [r4, #4]
 8010116:	d1dd      	bne.n	80100d4 <_malloc_r+0x8c>
 8010118:	f8c8 2000 	str.w	r2, [r8]
 801011c:	e7ec      	b.n	80100f8 <_malloc_r+0xb0>
 801011e:	4623      	mov	r3, r4
 8010120:	6864      	ldr	r4, [r4, #4]
 8010122:	e7ac      	b.n	801007e <_malloc_r+0x36>
 8010124:	4634      	mov	r4, r6
 8010126:	6876      	ldr	r6, [r6, #4]
 8010128:	e7b4      	b.n	8010094 <_malloc_r+0x4c>
 801012a:	4613      	mov	r3, r2
 801012c:	e7cc      	b.n	80100c8 <_malloc_r+0x80>
 801012e:	230c      	movs	r3, #12
 8010130:	603b      	str	r3, [r7, #0]
 8010132:	4638      	mov	r0, r7
 8010134:	f000 f80e 	bl	8010154 <__malloc_unlock>
 8010138:	e797      	b.n	801006a <_malloc_r+0x22>
 801013a:	6025      	str	r5, [r4, #0]
 801013c:	e7dc      	b.n	80100f8 <_malloc_r+0xb0>
 801013e:	605b      	str	r3, [r3, #4]
 8010140:	deff      	udf	#255	; 0xff
 8010142:	bf00      	nop
 8010144:	20000b74 	.word	0x20000b74

08010148 <__malloc_lock>:
 8010148:	4801      	ldr	r0, [pc, #4]	; (8010150 <__malloc_lock+0x8>)
 801014a:	f7ff bedb 	b.w	800ff04 <__retarget_lock_acquire_recursive>
 801014e:	bf00      	nop
 8010150:	20000b70 	.word	0x20000b70

08010154 <__malloc_unlock>:
 8010154:	4801      	ldr	r0, [pc, #4]	; (801015c <__malloc_unlock+0x8>)
 8010156:	f7ff bed6 	b.w	800ff06 <__retarget_lock_release_recursive>
 801015a:	bf00      	nop
 801015c:	20000b70 	.word	0x20000b70

08010160 <__ssputs_r>:
 8010160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010164:	688e      	ldr	r6, [r1, #8]
 8010166:	461f      	mov	r7, r3
 8010168:	42be      	cmp	r6, r7
 801016a:	680b      	ldr	r3, [r1, #0]
 801016c:	4682      	mov	sl, r0
 801016e:	460c      	mov	r4, r1
 8010170:	4690      	mov	r8, r2
 8010172:	d82c      	bhi.n	80101ce <__ssputs_r+0x6e>
 8010174:	898a      	ldrh	r2, [r1, #12]
 8010176:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801017a:	d026      	beq.n	80101ca <__ssputs_r+0x6a>
 801017c:	6965      	ldr	r5, [r4, #20]
 801017e:	6909      	ldr	r1, [r1, #16]
 8010180:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010184:	eba3 0901 	sub.w	r9, r3, r1
 8010188:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801018c:	1c7b      	adds	r3, r7, #1
 801018e:	444b      	add	r3, r9
 8010190:	106d      	asrs	r5, r5, #1
 8010192:	429d      	cmp	r5, r3
 8010194:	bf38      	it	cc
 8010196:	461d      	movcc	r5, r3
 8010198:	0553      	lsls	r3, r2, #21
 801019a:	d527      	bpl.n	80101ec <__ssputs_r+0x8c>
 801019c:	4629      	mov	r1, r5
 801019e:	f7ff ff53 	bl	8010048 <_malloc_r>
 80101a2:	4606      	mov	r6, r0
 80101a4:	b360      	cbz	r0, 8010200 <__ssputs_r+0xa0>
 80101a6:	6921      	ldr	r1, [r4, #16]
 80101a8:	464a      	mov	r2, r9
 80101aa:	f7ff fead 	bl	800ff08 <memcpy>
 80101ae:	89a3      	ldrh	r3, [r4, #12]
 80101b0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80101b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80101b8:	81a3      	strh	r3, [r4, #12]
 80101ba:	6126      	str	r6, [r4, #16]
 80101bc:	6165      	str	r5, [r4, #20]
 80101be:	444e      	add	r6, r9
 80101c0:	eba5 0509 	sub.w	r5, r5, r9
 80101c4:	6026      	str	r6, [r4, #0]
 80101c6:	60a5      	str	r5, [r4, #8]
 80101c8:	463e      	mov	r6, r7
 80101ca:	42be      	cmp	r6, r7
 80101cc:	d900      	bls.n	80101d0 <__ssputs_r+0x70>
 80101ce:	463e      	mov	r6, r7
 80101d0:	6820      	ldr	r0, [r4, #0]
 80101d2:	4632      	mov	r2, r6
 80101d4:	4641      	mov	r1, r8
 80101d6:	f000 fd11 	bl	8010bfc <memmove>
 80101da:	68a3      	ldr	r3, [r4, #8]
 80101dc:	1b9b      	subs	r3, r3, r6
 80101de:	60a3      	str	r3, [r4, #8]
 80101e0:	6823      	ldr	r3, [r4, #0]
 80101e2:	4433      	add	r3, r6
 80101e4:	6023      	str	r3, [r4, #0]
 80101e6:	2000      	movs	r0, #0
 80101e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80101ec:	462a      	mov	r2, r5
 80101ee:	f000 fd58 	bl	8010ca2 <_realloc_r>
 80101f2:	4606      	mov	r6, r0
 80101f4:	2800      	cmp	r0, #0
 80101f6:	d1e0      	bne.n	80101ba <__ssputs_r+0x5a>
 80101f8:	6921      	ldr	r1, [r4, #16]
 80101fa:	4650      	mov	r0, sl
 80101fc:	f7ff feb0 	bl	800ff60 <_free_r>
 8010200:	230c      	movs	r3, #12
 8010202:	f8ca 3000 	str.w	r3, [sl]
 8010206:	89a3      	ldrh	r3, [r4, #12]
 8010208:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801020c:	81a3      	strh	r3, [r4, #12]
 801020e:	f04f 30ff 	mov.w	r0, #4294967295
 8010212:	e7e9      	b.n	80101e8 <__ssputs_r+0x88>

08010214 <_svfiprintf_r>:
 8010214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010218:	4698      	mov	r8, r3
 801021a:	898b      	ldrh	r3, [r1, #12]
 801021c:	061b      	lsls	r3, r3, #24
 801021e:	b09d      	sub	sp, #116	; 0x74
 8010220:	4607      	mov	r7, r0
 8010222:	460d      	mov	r5, r1
 8010224:	4614      	mov	r4, r2
 8010226:	d50e      	bpl.n	8010246 <_svfiprintf_r+0x32>
 8010228:	690b      	ldr	r3, [r1, #16]
 801022a:	b963      	cbnz	r3, 8010246 <_svfiprintf_r+0x32>
 801022c:	2140      	movs	r1, #64	; 0x40
 801022e:	f7ff ff0b 	bl	8010048 <_malloc_r>
 8010232:	6028      	str	r0, [r5, #0]
 8010234:	6128      	str	r0, [r5, #16]
 8010236:	b920      	cbnz	r0, 8010242 <_svfiprintf_r+0x2e>
 8010238:	230c      	movs	r3, #12
 801023a:	603b      	str	r3, [r7, #0]
 801023c:	f04f 30ff 	mov.w	r0, #4294967295
 8010240:	e0d0      	b.n	80103e4 <_svfiprintf_r+0x1d0>
 8010242:	2340      	movs	r3, #64	; 0x40
 8010244:	616b      	str	r3, [r5, #20]
 8010246:	2300      	movs	r3, #0
 8010248:	9309      	str	r3, [sp, #36]	; 0x24
 801024a:	2320      	movs	r3, #32
 801024c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010250:	f8cd 800c 	str.w	r8, [sp, #12]
 8010254:	2330      	movs	r3, #48	; 0x30
 8010256:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80103fc <_svfiprintf_r+0x1e8>
 801025a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801025e:	f04f 0901 	mov.w	r9, #1
 8010262:	4623      	mov	r3, r4
 8010264:	469a      	mov	sl, r3
 8010266:	f813 2b01 	ldrb.w	r2, [r3], #1
 801026a:	b10a      	cbz	r2, 8010270 <_svfiprintf_r+0x5c>
 801026c:	2a25      	cmp	r2, #37	; 0x25
 801026e:	d1f9      	bne.n	8010264 <_svfiprintf_r+0x50>
 8010270:	ebba 0b04 	subs.w	fp, sl, r4
 8010274:	d00b      	beq.n	801028e <_svfiprintf_r+0x7a>
 8010276:	465b      	mov	r3, fp
 8010278:	4622      	mov	r2, r4
 801027a:	4629      	mov	r1, r5
 801027c:	4638      	mov	r0, r7
 801027e:	f7ff ff6f 	bl	8010160 <__ssputs_r>
 8010282:	3001      	adds	r0, #1
 8010284:	f000 80a9 	beq.w	80103da <_svfiprintf_r+0x1c6>
 8010288:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801028a:	445a      	add	r2, fp
 801028c:	9209      	str	r2, [sp, #36]	; 0x24
 801028e:	f89a 3000 	ldrb.w	r3, [sl]
 8010292:	2b00      	cmp	r3, #0
 8010294:	f000 80a1 	beq.w	80103da <_svfiprintf_r+0x1c6>
 8010298:	2300      	movs	r3, #0
 801029a:	f04f 32ff 	mov.w	r2, #4294967295
 801029e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80102a2:	f10a 0a01 	add.w	sl, sl, #1
 80102a6:	9304      	str	r3, [sp, #16]
 80102a8:	9307      	str	r3, [sp, #28]
 80102aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80102ae:	931a      	str	r3, [sp, #104]	; 0x68
 80102b0:	4654      	mov	r4, sl
 80102b2:	2205      	movs	r2, #5
 80102b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80102b8:	4850      	ldr	r0, [pc, #320]	; (80103fc <_svfiprintf_r+0x1e8>)
 80102ba:	f7f3 ff89 	bl	80041d0 <memchr>
 80102be:	9a04      	ldr	r2, [sp, #16]
 80102c0:	b9d8      	cbnz	r0, 80102fa <_svfiprintf_r+0xe6>
 80102c2:	06d0      	lsls	r0, r2, #27
 80102c4:	bf44      	itt	mi
 80102c6:	2320      	movmi	r3, #32
 80102c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80102cc:	0711      	lsls	r1, r2, #28
 80102ce:	bf44      	itt	mi
 80102d0:	232b      	movmi	r3, #43	; 0x2b
 80102d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80102d6:	f89a 3000 	ldrb.w	r3, [sl]
 80102da:	2b2a      	cmp	r3, #42	; 0x2a
 80102dc:	d015      	beq.n	801030a <_svfiprintf_r+0xf6>
 80102de:	9a07      	ldr	r2, [sp, #28]
 80102e0:	4654      	mov	r4, sl
 80102e2:	2000      	movs	r0, #0
 80102e4:	f04f 0c0a 	mov.w	ip, #10
 80102e8:	4621      	mov	r1, r4
 80102ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80102ee:	3b30      	subs	r3, #48	; 0x30
 80102f0:	2b09      	cmp	r3, #9
 80102f2:	d94d      	bls.n	8010390 <_svfiprintf_r+0x17c>
 80102f4:	b1b0      	cbz	r0, 8010324 <_svfiprintf_r+0x110>
 80102f6:	9207      	str	r2, [sp, #28]
 80102f8:	e014      	b.n	8010324 <_svfiprintf_r+0x110>
 80102fa:	eba0 0308 	sub.w	r3, r0, r8
 80102fe:	fa09 f303 	lsl.w	r3, r9, r3
 8010302:	4313      	orrs	r3, r2
 8010304:	9304      	str	r3, [sp, #16]
 8010306:	46a2      	mov	sl, r4
 8010308:	e7d2      	b.n	80102b0 <_svfiprintf_r+0x9c>
 801030a:	9b03      	ldr	r3, [sp, #12]
 801030c:	1d19      	adds	r1, r3, #4
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	9103      	str	r1, [sp, #12]
 8010312:	2b00      	cmp	r3, #0
 8010314:	bfbb      	ittet	lt
 8010316:	425b      	neglt	r3, r3
 8010318:	f042 0202 	orrlt.w	r2, r2, #2
 801031c:	9307      	strge	r3, [sp, #28]
 801031e:	9307      	strlt	r3, [sp, #28]
 8010320:	bfb8      	it	lt
 8010322:	9204      	strlt	r2, [sp, #16]
 8010324:	7823      	ldrb	r3, [r4, #0]
 8010326:	2b2e      	cmp	r3, #46	; 0x2e
 8010328:	d10c      	bne.n	8010344 <_svfiprintf_r+0x130>
 801032a:	7863      	ldrb	r3, [r4, #1]
 801032c:	2b2a      	cmp	r3, #42	; 0x2a
 801032e:	d134      	bne.n	801039a <_svfiprintf_r+0x186>
 8010330:	9b03      	ldr	r3, [sp, #12]
 8010332:	1d1a      	adds	r2, r3, #4
 8010334:	681b      	ldr	r3, [r3, #0]
 8010336:	9203      	str	r2, [sp, #12]
 8010338:	2b00      	cmp	r3, #0
 801033a:	bfb8      	it	lt
 801033c:	f04f 33ff 	movlt.w	r3, #4294967295
 8010340:	3402      	adds	r4, #2
 8010342:	9305      	str	r3, [sp, #20]
 8010344:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801040c <_svfiprintf_r+0x1f8>
 8010348:	7821      	ldrb	r1, [r4, #0]
 801034a:	2203      	movs	r2, #3
 801034c:	4650      	mov	r0, sl
 801034e:	f7f3 ff3f 	bl	80041d0 <memchr>
 8010352:	b138      	cbz	r0, 8010364 <_svfiprintf_r+0x150>
 8010354:	9b04      	ldr	r3, [sp, #16]
 8010356:	eba0 000a 	sub.w	r0, r0, sl
 801035a:	2240      	movs	r2, #64	; 0x40
 801035c:	4082      	lsls	r2, r0
 801035e:	4313      	orrs	r3, r2
 8010360:	3401      	adds	r4, #1
 8010362:	9304      	str	r3, [sp, #16]
 8010364:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010368:	4825      	ldr	r0, [pc, #148]	; (8010400 <_svfiprintf_r+0x1ec>)
 801036a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801036e:	2206      	movs	r2, #6
 8010370:	f7f3 ff2e 	bl	80041d0 <memchr>
 8010374:	2800      	cmp	r0, #0
 8010376:	d038      	beq.n	80103ea <_svfiprintf_r+0x1d6>
 8010378:	4b22      	ldr	r3, [pc, #136]	; (8010404 <_svfiprintf_r+0x1f0>)
 801037a:	bb1b      	cbnz	r3, 80103c4 <_svfiprintf_r+0x1b0>
 801037c:	9b03      	ldr	r3, [sp, #12]
 801037e:	3307      	adds	r3, #7
 8010380:	f023 0307 	bic.w	r3, r3, #7
 8010384:	3308      	adds	r3, #8
 8010386:	9303      	str	r3, [sp, #12]
 8010388:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801038a:	4433      	add	r3, r6
 801038c:	9309      	str	r3, [sp, #36]	; 0x24
 801038e:	e768      	b.n	8010262 <_svfiprintf_r+0x4e>
 8010390:	fb0c 3202 	mla	r2, ip, r2, r3
 8010394:	460c      	mov	r4, r1
 8010396:	2001      	movs	r0, #1
 8010398:	e7a6      	b.n	80102e8 <_svfiprintf_r+0xd4>
 801039a:	2300      	movs	r3, #0
 801039c:	3401      	adds	r4, #1
 801039e:	9305      	str	r3, [sp, #20]
 80103a0:	4619      	mov	r1, r3
 80103a2:	f04f 0c0a 	mov.w	ip, #10
 80103a6:	4620      	mov	r0, r4
 80103a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80103ac:	3a30      	subs	r2, #48	; 0x30
 80103ae:	2a09      	cmp	r2, #9
 80103b0:	d903      	bls.n	80103ba <_svfiprintf_r+0x1a6>
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	d0c6      	beq.n	8010344 <_svfiprintf_r+0x130>
 80103b6:	9105      	str	r1, [sp, #20]
 80103b8:	e7c4      	b.n	8010344 <_svfiprintf_r+0x130>
 80103ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80103be:	4604      	mov	r4, r0
 80103c0:	2301      	movs	r3, #1
 80103c2:	e7f0      	b.n	80103a6 <_svfiprintf_r+0x192>
 80103c4:	ab03      	add	r3, sp, #12
 80103c6:	9300      	str	r3, [sp, #0]
 80103c8:	462a      	mov	r2, r5
 80103ca:	4b0f      	ldr	r3, [pc, #60]	; (8010408 <_svfiprintf_r+0x1f4>)
 80103cc:	a904      	add	r1, sp, #16
 80103ce:	4638      	mov	r0, r7
 80103d0:	f3af 8000 	nop.w
 80103d4:	1c42      	adds	r2, r0, #1
 80103d6:	4606      	mov	r6, r0
 80103d8:	d1d6      	bne.n	8010388 <_svfiprintf_r+0x174>
 80103da:	89ab      	ldrh	r3, [r5, #12]
 80103dc:	065b      	lsls	r3, r3, #25
 80103de:	f53f af2d 	bmi.w	801023c <_svfiprintf_r+0x28>
 80103e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80103e4:	b01d      	add	sp, #116	; 0x74
 80103e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103ea:	ab03      	add	r3, sp, #12
 80103ec:	9300      	str	r3, [sp, #0]
 80103ee:	462a      	mov	r2, r5
 80103f0:	4b05      	ldr	r3, [pc, #20]	; (8010408 <_svfiprintf_r+0x1f4>)
 80103f2:	a904      	add	r1, sp, #16
 80103f4:	4638      	mov	r0, r7
 80103f6:	f000 f9bd 	bl	8010774 <_printf_i>
 80103fa:	e7eb      	b.n	80103d4 <_svfiprintf_r+0x1c0>
 80103fc:	0801157c 	.word	0x0801157c
 8010400:	08011586 	.word	0x08011586
 8010404:	00000000 	.word	0x00000000
 8010408:	08010161 	.word	0x08010161
 801040c:	08011582 	.word	0x08011582

08010410 <__sfputc_r>:
 8010410:	6893      	ldr	r3, [r2, #8]
 8010412:	3b01      	subs	r3, #1
 8010414:	2b00      	cmp	r3, #0
 8010416:	b410      	push	{r4}
 8010418:	6093      	str	r3, [r2, #8]
 801041a:	da08      	bge.n	801042e <__sfputc_r+0x1e>
 801041c:	6994      	ldr	r4, [r2, #24]
 801041e:	42a3      	cmp	r3, r4
 8010420:	db01      	blt.n	8010426 <__sfputc_r+0x16>
 8010422:	290a      	cmp	r1, #10
 8010424:	d103      	bne.n	801042e <__sfputc_r+0x1e>
 8010426:	f85d 4b04 	ldr.w	r4, [sp], #4
 801042a:	f7ff bc4c 	b.w	800fcc6 <__swbuf_r>
 801042e:	6813      	ldr	r3, [r2, #0]
 8010430:	1c58      	adds	r0, r3, #1
 8010432:	6010      	str	r0, [r2, #0]
 8010434:	7019      	strb	r1, [r3, #0]
 8010436:	4608      	mov	r0, r1
 8010438:	f85d 4b04 	ldr.w	r4, [sp], #4
 801043c:	4770      	bx	lr

0801043e <__sfputs_r>:
 801043e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010440:	4606      	mov	r6, r0
 8010442:	460f      	mov	r7, r1
 8010444:	4614      	mov	r4, r2
 8010446:	18d5      	adds	r5, r2, r3
 8010448:	42ac      	cmp	r4, r5
 801044a:	d101      	bne.n	8010450 <__sfputs_r+0x12>
 801044c:	2000      	movs	r0, #0
 801044e:	e007      	b.n	8010460 <__sfputs_r+0x22>
 8010450:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010454:	463a      	mov	r2, r7
 8010456:	4630      	mov	r0, r6
 8010458:	f7ff ffda 	bl	8010410 <__sfputc_r>
 801045c:	1c43      	adds	r3, r0, #1
 801045e:	d1f3      	bne.n	8010448 <__sfputs_r+0xa>
 8010460:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010464 <_vfiprintf_r>:
 8010464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010468:	460d      	mov	r5, r1
 801046a:	b09d      	sub	sp, #116	; 0x74
 801046c:	4614      	mov	r4, r2
 801046e:	4698      	mov	r8, r3
 8010470:	4606      	mov	r6, r0
 8010472:	b118      	cbz	r0, 801047c <_vfiprintf_r+0x18>
 8010474:	6a03      	ldr	r3, [r0, #32]
 8010476:	b90b      	cbnz	r3, 801047c <_vfiprintf_r+0x18>
 8010478:	f7ff fb1e 	bl	800fab8 <__sinit>
 801047c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801047e:	07d9      	lsls	r1, r3, #31
 8010480:	d405      	bmi.n	801048e <_vfiprintf_r+0x2a>
 8010482:	89ab      	ldrh	r3, [r5, #12]
 8010484:	059a      	lsls	r2, r3, #22
 8010486:	d402      	bmi.n	801048e <_vfiprintf_r+0x2a>
 8010488:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801048a:	f7ff fd3b 	bl	800ff04 <__retarget_lock_acquire_recursive>
 801048e:	89ab      	ldrh	r3, [r5, #12]
 8010490:	071b      	lsls	r3, r3, #28
 8010492:	d501      	bpl.n	8010498 <_vfiprintf_r+0x34>
 8010494:	692b      	ldr	r3, [r5, #16]
 8010496:	b99b      	cbnz	r3, 80104c0 <_vfiprintf_r+0x5c>
 8010498:	4629      	mov	r1, r5
 801049a:	4630      	mov	r0, r6
 801049c:	f7ff fc50 	bl	800fd40 <__swsetup_r>
 80104a0:	b170      	cbz	r0, 80104c0 <_vfiprintf_r+0x5c>
 80104a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80104a4:	07dc      	lsls	r4, r3, #31
 80104a6:	d504      	bpl.n	80104b2 <_vfiprintf_r+0x4e>
 80104a8:	f04f 30ff 	mov.w	r0, #4294967295
 80104ac:	b01d      	add	sp, #116	; 0x74
 80104ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104b2:	89ab      	ldrh	r3, [r5, #12]
 80104b4:	0598      	lsls	r0, r3, #22
 80104b6:	d4f7      	bmi.n	80104a8 <_vfiprintf_r+0x44>
 80104b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80104ba:	f7ff fd24 	bl	800ff06 <__retarget_lock_release_recursive>
 80104be:	e7f3      	b.n	80104a8 <_vfiprintf_r+0x44>
 80104c0:	2300      	movs	r3, #0
 80104c2:	9309      	str	r3, [sp, #36]	; 0x24
 80104c4:	2320      	movs	r3, #32
 80104c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80104ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80104ce:	2330      	movs	r3, #48	; 0x30
 80104d0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8010684 <_vfiprintf_r+0x220>
 80104d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80104d8:	f04f 0901 	mov.w	r9, #1
 80104dc:	4623      	mov	r3, r4
 80104de:	469a      	mov	sl, r3
 80104e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80104e4:	b10a      	cbz	r2, 80104ea <_vfiprintf_r+0x86>
 80104e6:	2a25      	cmp	r2, #37	; 0x25
 80104e8:	d1f9      	bne.n	80104de <_vfiprintf_r+0x7a>
 80104ea:	ebba 0b04 	subs.w	fp, sl, r4
 80104ee:	d00b      	beq.n	8010508 <_vfiprintf_r+0xa4>
 80104f0:	465b      	mov	r3, fp
 80104f2:	4622      	mov	r2, r4
 80104f4:	4629      	mov	r1, r5
 80104f6:	4630      	mov	r0, r6
 80104f8:	f7ff ffa1 	bl	801043e <__sfputs_r>
 80104fc:	3001      	adds	r0, #1
 80104fe:	f000 80a9 	beq.w	8010654 <_vfiprintf_r+0x1f0>
 8010502:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010504:	445a      	add	r2, fp
 8010506:	9209      	str	r2, [sp, #36]	; 0x24
 8010508:	f89a 3000 	ldrb.w	r3, [sl]
 801050c:	2b00      	cmp	r3, #0
 801050e:	f000 80a1 	beq.w	8010654 <_vfiprintf_r+0x1f0>
 8010512:	2300      	movs	r3, #0
 8010514:	f04f 32ff 	mov.w	r2, #4294967295
 8010518:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801051c:	f10a 0a01 	add.w	sl, sl, #1
 8010520:	9304      	str	r3, [sp, #16]
 8010522:	9307      	str	r3, [sp, #28]
 8010524:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010528:	931a      	str	r3, [sp, #104]	; 0x68
 801052a:	4654      	mov	r4, sl
 801052c:	2205      	movs	r2, #5
 801052e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010532:	4854      	ldr	r0, [pc, #336]	; (8010684 <_vfiprintf_r+0x220>)
 8010534:	f7f3 fe4c 	bl	80041d0 <memchr>
 8010538:	9a04      	ldr	r2, [sp, #16]
 801053a:	b9d8      	cbnz	r0, 8010574 <_vfiprintf_r+0x110>
 801053c:	06d1      	lsls	r1, r2, #27
 801053e:	bf44      	itt	mi
 8010540:	2320      	movmi	r3, #32
 8010542:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010546:	0713      	lsls	r3, r2, #28
 8010548:	bf44      	itt	mi
 801054a:	232b      	movmi	r3, #43	; 0x2b
 801054c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010550:	f89a 3000 	ldrb.w	r3, [sl]
 8010554:	2b2a      	cmp	r3, #42	; 0x2a
 8010556:	d015      	beq.n	8010584 <_vfiprintf_r+0x120>
 8010558:	9a07      	ldr	r2, [sp, #28]
 801055a:	4654      	mov	r4, sl
 801055c:	2000      	movs	r0, #0
 801055e:	f04f 0c0a 	mov.w	ip, #10
 8010562:	4621      	mov	r1, r4
 8010564:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010568:	3b30      	subs	r3, #48	; 0x30
 801056a:	2b09      	cmp	r3, #9
 801056c:	d94d      	bls.n	801060a <_vfiprintf_r+0x1a6>
 801056e:	b1b0      	cbz	r0, 801059e <_vfiprintf_r+0x13a>
 8010570:	9207      	str	r2, [sp, #28]
 8010572:	e014      	b.n	801059e <_vfiprintf_r+0x13a>
 8010574:	eba0 0308 	sub.w	r3, r0, r8
 8010578:	fa09 f303 	lsl.w	r3, r9, r3
 801057c:	4313      	orrs	r3, r2
 801057e:	9304      	str	r3, [sp, #16]
 8010580:	46a2      	mov	sl, r4
 8010582:	e7d2      	b.n	801052a <_vfiprintf_r+0xc6>
 8010584:	9b03      	ldr	r3, [sp, #12]
 8010586:	1d19      	adds	r1, r3, #4
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	9103      	str	r1, [sp, #12]
 801058c:	2b00      	cmp	r3, #0
 801058e:	bfbb      	ittet	lt
 8010590:	425b      	neglt	r3, r3
 8010592:	f042 0202 	orrlt.w	r2, r2, #2
 8010596:	9307      	strge	r3, [sp, #28]
 8010598:	9307      	strlt	r3, [sp, #28]
 801059a:	bfb8      	it	lt
 801059c:	9204      	strlt	r2, [sp, #16]
 801059e:	7823      	ldrb	r3, [r4, #0]
 80105a0:	2b2e      	cmp	r3, #46	; 0x2e
 80105a2:	d10c      	bne.n	80105be <_vfiprintf_r+0x15a>
 80105a4:	7863      	ldrb	r3, [r4, #1]
 80105a6:	2b2a      	cmp	r3, #42	; 0x2a
 80105a8:	d134      	bne.n	8010614 <_vfiprintf_r+0x1b0>
 80105aa:	9b03      	ldr	r3, [sp, #12]
 80105ac:	1d1a      	adds	r2, r3, #4
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	9203      	str	r2, [sp, #12]
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	bfb8      	it	lt
 80105b6:	f04f 33ff 	movlt.w	r3, #4294967295
 80105ba:	3402      	adds	r4, #2
 80105bc:	9305      	str	r3, [sp, #20]
 80105be:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8010694 <_vfiprintf_r+0x230>
 80105c2:	7821      	ldrb	r1, [r4, #0]
 80105c4:	2203      	movs	r2, #3
 80105c6:	4650      	mov	r0, sl
 80105c8:	f7f3 fe02 	bl	80041d0 <memchr>
 80105cc:	b138      	cbz	r0, 80105de <_vfiprintf_r+0x17a>
 80105ce:	9b04      	ldr	r3, [sp, #16]
 80105d0:	eba0 000a 	sub.w	r0, r0, sl
 80105d4:	2240      	movs	r2, #64	; 0x40
 80105d6:	4082      	lsls	r2, r0
 80105d8:	4313      	orrs	r3, r2
 80105da:	3401      	adds	r4, #1
 80105dc:	9304      	str	r3, [sp, #16]
 80105de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80105e2:	4829      	ldr	r0, [pc, #164]	; (8010688 <_vfiprintf_r+0x224>)
 80105e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80105e8:	2206      	movs	r2, #6
 80105ea:	f7f3 fdf1 	bl	80041d0 <memchr>
 80105ee:	2800      	cmp	r0, #0
 80105f0:	d03f      	beq.n	8010672 <_vfiprintf_r+0x20e>
 80105f2:	4b26      	ldr	r3, [pc, #152]	; (801068c <_vfiprintf_r+0x228>)
 80105f4:	bb1b      	cbnz	r3, 801063e <_vfiprintf_r+0x1da>
 80105f6:	9b03      	ldr	r3, [sp, #12]
 80105f8:	3307      	adds	r3, #7
 80105fa:	f023 0307 	bic.w	r3, r3, #7
 80105fe:	3308      	adds	r3, #8
 8010600:	9303      	str	r3, [sp, #12]
 8010602:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010604:	443b      	add	r3, r7
 8010606:	9309      	str	r3, [sp, #36]	; 0x24
 8010608:	e768      	b.n	80104dc <_vfiprintf_r+0x78>
 801060a:	fb0c 3202 	mla	r2, ip, r2, r3
 801060e:	460c      	mov	r4, r1
 8010610:	2001      	movs	r0, #1
 8010612:	e7a6      	b.n	8010562 <_vfiprintf_r+0xfe>
 8010614:	2300      	movs	r3, #0
 8010616:	3401      	adds	r4, #1
 8010618:	9305      	str	r3, [sp, #20]
 801061a:	4619      	mov	r1, r3
 801061c:	f04f 0c0a 	mov.w	ip, #10
 8010620:	4620      	mov	r0, r4
 8010622:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010626:	3a30      	subs	r2, #48	; 0x30
 8010628:	2a09      	cmp	r2, #9
 801062a:	d903      	bls.n	8010634 <_vfiprintf_r+0x1d0>
 801062c:	2b00      	cmp	r3, #0
 801062e:	d0c6      	beq.n	80105be <_vfiprintf_r+0x15a>
 8010630:	9105      	str	r1, [sp, #20]
 8010632:	e7c4      	b.n	80105be <_vfiprintf_r+0x15a>
 8010634:	fb0c 2101 	mla	r1, ip, r1, r2
 8010638:	4604      	mov	r4, r0
 801063a:	2301      	movs	r3, #1
 801063c:	e7f0      	b.n	8010620 <_vfiprintf_r+0x1bc>
 801063e:	ab03      	add	r3, sp, #12
 8010640:	9300      	str	r3, [sp, #0]
 8010642:	462a      	mov	r2, r5
 8010644:	4b12      	ldr	r3, [pc, #72]	; (8010690 <_vfiprintf_r+0x22c>)
 8010646:	a904      	add	r1, sp, #16
 8010648:	4630      	mov	r0, r6
 801064a:	f3af 8000 	nop.w
 801064e:	4607      	mov	r7, r0
 8010650:	1c78      	adds	r0, r7, #1
 8010652:	d1d6      	bne.n	8010602 <_vfiprintf_r+0x19e>
 8010654:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010656:	07d9      	lsls	r1, r3, #31
 8010658:	d405      	bmi.n	8010666 <_vfiprintf_r+0x202>
 801065a:	89ab      	ldrh	r3, [r5, #12]
 801065c:	059a      	lsls	r2, r3, #22
 801065e:	d402      	bmi.n	8010666 <_vfiprintf_r+0x202>
 8010660:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010662:	f7ff fc50 	bl	800ff06 <__retarget_lock_release_recursive>
 8010666:	89ab      	ldrh	r3, [r5, #12]
 8010668:	065b      	lsls	r3, r3, #25
 801066a:	f53f af1d 	bmi.w	80104a8 <_vfiprintf_r+0x44>
 801066e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010670:	e71c      	b.n	80104ac <_vfiprintf_r+0x48>
 8010672:	ab03      	add	r3, sp, #12
 8010674:	9300      	str	r3, [sp, #0]
 8010676:	462a      	mov	r2, r5
 8010678:	4b05      	ldr	r3, [pc, #20]	; (8010690 <_vfiprintf_r+0x22c>)
 801067a:	a904      	add	r1, sp, #16
 801067c:	4630      	mov	r0, r6
 801067e:	f000 f879 	bl	8010774 <_printf_i>
 8010682:	e7e4      	b.n	801064e <_vfiprintf_r+0x1ea>
 8010684:	0801157c 	.word	0x0801157c
 8010688:	08011586 	.word	0x08011586
 801068c:	00000000 	.word	0x00000000
 8010690:	0801043f 	.word	0x0801043f
 8010694:	08011582 	.word	0x08011582

08010698 <_printf_common>:
 8010698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801069c:	4616      	mov	r6, r2
 801069e:	4699      	mov	r9, r3
 80106a0:	688a      	ldr	r2, [r1, #8]
 80106a2:	690b      	ldr	r3, [r1, #16]
 80106a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80106a8:	4293      	cmp	r3, r2
 80106aa:	bfb8      	it	lt
 80106ac:	4613      	movlt	r3, r2
 80106ae:	6033      	str	r3, [r6, #0]
 80106b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80106b4:	4607      	mov	r7, r0
 80106b6:	460c      	mov	r4, r1
 80106b8:	b10a      	cbz	r2, 80106be <_printf_common+0x26>
 80106ba:	3301      	adds	r3, #1
 80106bc:	6033      	str	r3, [r6, #0]
 80106be:	6823      	ldr	r3, [r4, #0]
 80106c0:	0699      	lsls	r1, r3, #26
 80106c2:	bf42      	ittt	mi
 80106c4:	6833      	ldrmi	r3, [r6, #0]
 80106c6:	3302      	addmi	r3, #2
 80106c8:	6033      	strmi	r3, [r6, #0]
 80106ca:	6825      	ldr	r5, [r4, #0]
 80106cc:	f015 0506 	ands.w	r5, r5, #6
 80106d0:	d106      	bne.n	80106e0 <_printf_common+0x48>
 80106d2:	f104 0a19 	add.w	sl, r4, #25
 80106d6:	68e3      	ldr	r3, [r4, #12]
 80106d8:	6832      	ldr	r2, [r6, #0]
 80106da:	1a9b      	subs	r3, r3, r2
 80106dc:	42ab      	cmp	r3, r5
 80106de:	dc26      	bgt.n	801072e <_printf_common+0x96>
 80106e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80106e4:	1e13      	subs	r3, r2, #0
 80106e6:	6822      	ldr	r2, [r4, #0]
 80106e8:	bf18      	it	ne
 80106ea:	2301      	movne	r3, #1
 80106ec:	0692      	lsls	r2, r2, #26
 80106ee:	d42b      	bmi.n	8010748 <_printf_common+0xb0>
 80106f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80106f4:	4649      	mov	r1, r9
 80106f6:	4638      	mov	r0, r7
 80106f8:	47c0      	blx	r8
 80106fa:	3001      	adds	r0, #1
 80106fc:	d01e      	beq.n	801073c <_printf_common+0xa4>
 80106fe:	6823      	ldr	r3, [r4, #0]
 8010700:	6922      	ldr	r2, [r4, #16]
 8010702:	f003 0306 	and.w	r3, r3, #6
 8010706:	2b04      	cmp	r3, #4
 8010708:	bf02      	ittt	eq
 801070a:	68e5      	ldreq	r5, [r4, #12]
 801070c:	6833      	ldreq	r3, [r6, #0]
 801070e:	1aed      	subeq	r5, r5, r3
 8010710:	68a3      	ldr	r3, [r4, #8]
 8010712:	bf0c      	ite	eq
 8010714:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010718:	2500      	movne	r5, #0
 801071a:	4293      	cmp	r3, r2
 801071c:	bfc4      	itt	gt
 801071e:	1a9b      	subgt	r3, r3, r2
 8010720:	18ed      	addgt	r5, r5, r3
 8010722:	2600      	movs	r6, #0
 8010724:	341a      	adds	r4, #26
 8010726:	42b5      	cmp	r5, r6
 8010728:	d11a      	bne.n	8010760 <_printf_common+0xc8>
 801072a:	2000      	movs	r0, #0
 801072c:	e008      	b.n	8010740 <_printf_common+0xa8>
 801072e:	2301      	movs	r3, #1
 8010730:	4652      	mov	r2, sl
 8010732:	4649      	mov	r1, r9
 8010734:	4638      	mov	r0, r7
 8010736:	47c0      	blx	r8
 8010738:	3001      	adds	r0, #1
 801073a:	d103      	bne.n	8010744 <_printf_common+0xac>
 801073c:	f04f 30ff 	mov.w	r0, #4294967295
 8010740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010744:	3501      	adds	r5, #1
 8010746:	e7c6      	b.n	80106d6 <_printf_common+0x3e>
 8010748:	18e1      	adds	r1, r4, r3
 801074a:	1c5a      	adds	r2, r3, #1
 801074c:	2030      	movs	r0, #48	; 0x30
 801074e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010752:	4422      	add	r2, r4
 8010754:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010758:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801075c:	3302      	adds	r3, #2
 801075e:	e7c7      	b.n	80106f0 <_printf_common+0x58>
 8010760:	2301      	movs	r3, #1
 8010762:	4622      	mov	r2, r4
 8010764:	4649      	mov	r1, r9
 8010766:	4638      	mov	r0, r7
 8010768:	47c0      	blx	r8
 801076a:	3001      	adds	r0, #1
 801076c:	d0e6      	beq.n	801073c <_printf_common+0xa4>
 801076e:	3601      	adds	r6, #1
 8010770:	e7d9      	b.n	8010726 <_printf_common+0x8e>
	...

08010774 <_printf_i>:
 8010774:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010778:	7e0f      	ldrb	r7, [r1, #24]
 801077a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801077c:	2f78      	cmp	r7, #120	; 0x78
 801077e:	4691      	mov	r9, r2
 8010780:	4680      	mov	r8, r0
 8010782:	460c      	mov	r4, r1
 8010784:	469a      	mov	sl, r3
 8010786:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801078a:	d807      	bhi.n	801079c <_printf_i+0x28>
 801078c:	2f62      	cmp	r7, #98	; 0x62
 801078e:	d80a      	bhi.n	80107a6 <_printf_i+0x32>
 8010790:	2f00      	cmp	r7, #0
 8010792:	f000 80d4 	beq.w	801093e <_printf_i+0x1ca>
 8010796:	2f58      	cmp	r7, #88	; 0x58
 8010798:	f000 80c0 	beq.w	801091c <_printf_i+0x1a8>
 801079c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80107a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80107a4:	e03a      	b.n	801081c <_printf_i+0xa8>
 80107a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80107aa:	2b15      	cmp	r3, #21
 80107ac:	d8f6      	bhi.n	801079c <_printf_i+0x28>
 80107ae:	a101      	add	r1, pc, #4	; (adr r1, 80107b4 <_printf_i+0x40>)
 80107b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80107b4:	0801080d 	.word	0x0801080d
 80107b8:	08010821 	.word	0x08010821
 80107bc:	0801079d 	.word	0x0801079d
 80107c0:	0801079d 	.word	0x0801079d
 80107c4:	0801079d 	.word	0x0801079d
 80107c8:	0801079d 	.word	0x0801079d
 80107cc:	08010821 	.word	0x08010821
 80107d0:	0801079d 	.word	0x0801079d
 80107d4:	0801079d 	.word	0x0801079d
 80107d8:	0801079d 	.word	0x0801079d
 80107dc:	0801079d 	.word	0x0801079d
 80107e0:	08010925 	.word	0x08010925
 80107e4:	0801084d 	.word	0x0801084d
 80107e8:	080108df 	.word	0x080108df
 80107ec:	0801079d 	.word	0x0801079d
 80107f0:	0801079d 	.word	0x0801079d
 80107f4:	08010947 	.word	0x08010947
 80107f8:	0801079d 	.word	0x0801079d
 80107fc:	0801084d 	.word	0x0801084d
 8010800:	0801079d 	.word	0x0801079d
 8010804:	0801079d 	.word	0x0801079d
 8010808:	080108e7 	.word	0x080108e7
 801080c:	682b      	ldr	r3, [r5, #0]
 801080e:	1d1a      	adds	r2, r3, #4
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	602a      	str	r2, [r5, #0]
 8010814:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010818:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801081c:	2301      	movs	r3, #1
 801081e:	e09f      	b.n	8010960 <_printf_i+0x1ec>
 8010820:	6820      	ldr	r0, [r4, #0]
 8010822:	682b      	ldr	r3, [r5, #0]
 8010824:	0607      	lsls	r7, r0, #24
 8010826:	f103 0104 	add.w	r1, r3, #4
 801082a:	6029      	str	r1, [r5, #0]
 801082c:	d501      	bpl.n	8010832 <_printf_i+0xbe>
 801082e:	681e      	ldr	r6, [r3, #0]
 8010830:	e003      	b.n	801083a <_printf_i+0xc6>
 8010832:	0646      	lsls	r6, r0, #25
 8010834:	d5fb      	bpl.n	801082e <_printf_i+0xba>
 8010836:	f9b3 6000 	ldrsh.w	r6, [r3]
 801083a:	2e00      	cmp	r6, #0
 801083c:	da03      	bge.n	8010846 <_printf_i+0xd2>
 801083e:	232d      	movs	r3, #45	; 0x2d
 8010840:	4276      	negs	r6, r6
 8010842:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010846:	485a      	ldr	r0, [pc, #360]	; (80109b0 <_printf_i+0x23c>)
 8010848:	230a      	movs	r3, #10
 801084a:	e012      	b.n	8010872 <_printf_i+0xfe>
 801084c:	682b      	ldr	r3, [r5, #0]
 801084e:	6820      	ldr	r0, [r4, #0]
 8010850:	1d19      	adds	r1, r3, #4
 8010852:	6029      	str	r1, [r5, #0]
 8010854:	0605      	lsls	r5, r0, #24
 8010856:	d501      	bpl.n	801085c <_printf_i+0xe8>
 8010858:	681e      	ldr	r6, [r3, #0]
 801085a:	e002      	b.n	8010862 <_printf_i+0xee>
 801085c:	0641      	lsls	r1, r0, #25
 801085e:	d5fb      	bpl.n	8010858 <_printf_i+0xe4>
 8010860:	881e      	ldrh	r6, [r3, #0]
 8010862:	4853      	ldr	r0, [pc, #332]	; (80109b0 <_printf_i+0x23c>)
 8010864:	2f6f      	cmp	r7, #111	; 0x6f
 8010866:	bf0c      	ite	eq
 8010868:	2308      	moveq	r3, #8
 801086a:	230a      	movne	r3, #10
 801086c:	2100      	movs	r1, #0
 801086e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010872:	6865      	ldr	r5, [r4, #4]
 8010874:	60a5      	str	r5, [r4, #8]
 8010876:	2d00      	cmp	r5, #0
 8010878:	bfa2      	ittt	ge
 801087a:	6821      	ldrge	r1, [r4, #0]
 801087c:	f021 0104 	bicge.w	r1, r1, #4
 8010880:	6021      	strge	r1, [r4, #0]
 8010882:	b90e      	cbnz	r6, 8010888 <_printf_i+0x114>
 8010884:	2d00      	cmp	r5, #0
 8010886:	d04b      	beq.n	8010920 <_printf_i+0x1ac>
 8010888:	4615      	mov	r5, r2
 801088a:	fbb6 f1f3 	udiv	r1, r6, r3
 801088e:	fb03 6711 	mls	r7, r3, r1, r6
 8010892:	5dc7      	ldrb	r7, [r0, r7]
 8010894:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8010898:	4637      	mov	r7, r6
 801089a:	42bb      	cmp	r3, r7
 801089c:	460e      	mov	r6, r1
 801089e:	d9f4      	bls.n	801088a <_printf_i+0x116>
 80108a0:	2b08      	cmp	r3, #8
 80108a2:	d10b      	bne.n	80108bc <_printf_i+0x148>
 80108a4:	6823      	ldr	r3, [r4, #0]
 80108a6:	07de      	lsls	r6, r3, #31
 80108a8:	d508      	bpl.n	80108bc <_printf_i+0x148>
 80108aa:	6923      	ldr	r3, [r4, #16]
 80108ac:	6861      	ldr	r1, [r4, #4]
 80108ae:	4299      	cmp	r1, r3
 80108b0:	bfde      	ittt	le
 80108b2:	2330      	movle	r3, #48	; 0x30
 80108b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80108b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80108bc:	1b52      	subs	r2, r2, r5
 80108be:	6122      	str	r2, [r4, #16]
 80108c0:	f8cd a000 	str.w	sl, [sp]
 80108c4:	464b      	mov	r3, r9
 80108c6:	aa03      	add	r2, sp, #12
 80108c8:	4621      	mov	r1, r4
 80108ca:	4640      	mov	r0, r8
 80108cc:	f7ff fee4 	bl	8010698 <_printf_common>
 80108d0:	3001      	adds	r0, #1
 80108d2:	d14a      	bne.n	801096a <_printf_i+0x1f6>
 80108d4:	f04f 30ff 	mov.w	r0, #4294967295
 80108d8:	b004      	add	sp, #16
 80108da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108de:	6823      	ldr	r3, [r4, #0]
 80108e0:	f043 0320 	orr.w	r3, r3, #32
 80108e4:	6023      	str	r3, [r4, #0]
 80108e6:	4833      	ldr	r0, [pc, #204]	; (80109b4 <_printf_i+0x240>)
 80108e8:	2778      	movs	r7, #120	; 0x78
 80108ea:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80108ee:	6823      	ldr	r3, [r4, #0]
 80108f0:	6829      	ldr	r1, [r5, #0]
 80108f2:	061f      	lsls	r7, r3, #24
 80108f4:	f851 6b04 	ldr.w	r6, [r1], #4
 80108f8:	d402      	bmi.n	8010900 <_printf_i+0x18c>
 80108fa:	065f      	lsls	r7, r3, #25
 80108fc:	bf48      	it	mi
 80108fe:	b2b6      	uxthmi	r6, r6
 8010900:	07df      	lsls	r7, r3, #31
 8010902:	bf48      	it	mi
 8010904:	f043 0320 	orrmi.w	r3, r3, #32
 8010908:	6029      	str	r1, [r5, #0]
 801090a:	bf48      	it	mi
 801090c:	6023      	strmi	r3, [r4, #0]
 801090e:	b91e      	cbnz	r6, 8010918 <_printf_i+0x1a4>
 8010910:	6823      	ldr	r3, [r4, #0]
 8010912:	f023 0320 	bic.w	r3, r3, #32
 8010916:	6023      	str	r3, [r4, #0]
 8010918:	2310      	movs	r3, #16
 801091a:	e7a7      	b.n	801086c <_printf_i+0xf8>
 801091c:	4824      	ldr	r0, [pc, #144]	; (80109b0 <_printf_i+0x23c>)
 801091e:	e7e4      	b.n	80108ea <_printf_i+0x176>
 8010920:	4615      	mov	r5, r2
 8010922:	e7bd      	b.n	80108a0 <_printf_i+0x12c>
 8010924:	682b      	ldr	r3, [r5, #0]
 8010926:	6826      	ldr	r6, [r4, #0]
 8010928:	6961      	ldr	r1, [r4, #20]
 801092a:	1d18      	adds	r0, r3, #4
 801092c:	6028      	str	r0, [r5, #0]
 801092e:	0635      	lsls	r5, r6, #24
 8010930:	681b      	ldr	r3, [r3, #0]
 8010932:	d501      	bpl.n	8010938 <_printf_i+0x1c4>
 8010934:	6019      	str	r1, [r3, #0]
 8010936:	e002      	b.n	801093e <_printf_i+0x1ca>
 8010938:	0670      	lsls	r0, r6, #25
 801093a:	d5fb      	bpl.n	8010934 <_printf_i+0x1c0>
 801093c:	8019      	strh	r1, [r3, #0]
 801093e:	2300      	movs	r3, #0
 8010940:	6123      	str	r3, [r4, #16]
 8010942:	4615      	mov	r5, r2
 8010944:	e7bc      	b.n	80108c0 <_printf_i+0x14c>
 8010946:	682b      	ldr	r3, [r5, #0]
 8010948:	1d1a      	adds	r2, r3, #4
 801094a:	602a      	str	r2, [r5, #0]
 801094c:	681d      	ldr	r5, [r3, #0]
 801094e:	6862      	ldr	r2, [r4, #4]
 8010950:	2100      	movs	r1, #0
 8010952:	4628      	mov	r0, r5
 8010954:	f7f3 fc3c 	bl	80041d0 <memchr>
 8010958:	b108      	cbz	r0, 801095e <_printf_i+0x1ea>
 801095a:	1b40      	subs	r0, r0, r5
 801095c:	6060      	str	r0, [r4, #4]
 801095e:	6863      	ldr	r3, [r4, #4]
 8010960:	6123      	str	r3, [r4, #16]
 8010962:	2300      	movs	r3, #0
 8010964:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010968:	e7aa      	b.n	80108c0 <_printf_i+0x14c>
 801096a:	6923      	ldr	r3, [r4, #16]
 801096c:	462a      	mov	r2, r5
 801096e:	4649      	mov	r1, r9
 8010970:	4640      	mov	r0, r8
 8010972:	47d0      	blx	sl
 8010974:	3001      	adds	r0, #1
 8010976:	d0ad      	beq.n	80108d4 <_printf_i+0x160>
 8010978:	6823      	ldr	r3, [r4, #0]
 801097a:	079b      	lsls	r3, r3, #30
 801097c:	d413      	bmi.n	80109a6 <_printf_i+0x232>
 801097e:	68e0      	ldr	r0, [r4, #12]
 8010980:	9b03      	ldr	r3, [sp, #12]
 8010982:	4298      	cmp	r0, r3
 8010984:	bfb8      	it	lt
 8010986:	4618      	movlt	r0, r3
 8010988:	e7a6      	b.n	80108d8 <_printf_i+0x164>
 801098a:	2301      	movs	r3, #1
 801098c:	4632      	mov	r2, r6
 801098e:	4649      	mov	r1, r9
 8010990:	4640      	mov	r0, r8
 8010992:	47d0      	blx	sl
 8010994:	3001      	adds	r0, #1
 8010996:	d09d      	beq.n	80108d4 <_printf_i+0x160>
 8010998:	3501      	adds	r5, #1
 801099a:	68e3      	ldr	r3, [r4, #12]
 801099c:	9903      	ldr	r1, [sp, #12]
 801099e:	1a5b      	subs	r3, r3, r1
 80109a0:	42ab      	cmp	r3, r5
 80109a2:	dcf2      	bgt.n	801098a <_printf_i+0x216>
 80109a4:	e7eb      	b.n	801097e <_printf_i+0x20a>
 80109a6:	2500      	movs	r5, #0
 80109a8:	f104 0619 	add.w	r6, r4, #25
 80109ac:	e7f5      	b.n	801099a <_printf_i+0x226>
 80109ae:	bf00      	nop
 80109b0:	0801158d 	.word	0x0801158d
 80109b4:	0801159e 	.word	0x0801159e

080109b8 <__sflush_r>:
 80109b8:	898a      	ldrh	r2, [r1, #12]
 80109ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80109be:	4605      	mov	r5, r0
 80109c0:	0710      	lsls	r0, r2, #28
 80109c2:	460c      	mov	r4, r1
 80109c4:	d458      	bmi.n	8010a78 <__sflush_r+0xc0>
 80109c6:	684b      	ldr	r3, [r1, #4]
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	dc05      	bgt.n	80109d8 <__sflush_r+0x20>
 80109cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	dc02      	bgt.n	80109d8 <__sflush_r+0x20>
 80109d2:	2000      	movs	r0, #0
 80109d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80109d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80109da:	2e00      	cmp	r6, #0
 80109dc:	d0f9      	beq.n	80109d2 <__sflush_r+0x1a>
 80109de:	2300      	movs	r3, #0
 80109e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80109e4:	682f      	ldr	r7, [r5, #0]
 80109e6:	6a21      	ldr	r1, [r4, #32]
 80109e8:	602b      	str	r3, [r5, #0]
 80109ea:	d032      	beq.n	8010a52 <__sflush_r+0x9a>
 80109ec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80109ee:	89a3      	ldrh	r3, [r4, #12]
 80109f0:	075a      	lsls	r2, r3, #29
 80109f2:	d505      	bpl.n	8010a00 <__sflush_r+0x48>
 80109f4:	6863      	ldr	r3, [r4, #4]
 80109f6:	1ac0      	subs	r0, r0, r3
 80109f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80109fa:	b10b      	cbz	r3, 8010a00 <__sflush_r+0x48>
 80109fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80109fe:	1ac0      	subs	r0, r0, r3
 8010a00:	2300      	movs	r3, #0
 8010a02:	4602      	mov	r2, r0
 8010a04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010a06:	6a21      	ldr	r1, [r4, #32]
 8010a08:	4628      	mov	r0, r5
 8010a0a:	47b0      	blx	r6
 8010a0c:	1c43      	adds	r3, r0, #1
 8010a0e:	89a3      	ldrh	r3, [r4, #12]
 8010a10:	d106      	bne.n	8010a20 <__sflush_r+0x68>
 8010a12:	6829      	ldr	r1, [r5, #0]
 8010a14:	291d      	cmp	r1, #29
 8010a16:	d82b      	bhi.n	8010a70 <__sflush_r+0xb8>
 8010a18:	4a29      	ldr	r2, [pc, #164]	; (8010ac0 <__sflush_r+0x108>)
 8010a1a:	410a      	asrs	r2, r1
 8010a1c:	07d6      	lsls	r6, r2, #31
 8010a1e:	d427      	bmi.n	8010a70 <__sflush_r+0xb8>
 8010a20:	2200      	movs	r2, #0
 8010a22:	6062      	str	r2, [r4, #4]
 8010a24:	04d9      	lsls	r1, r3, #19
 8010a26:	6922      	ldr	r2, [r4, #16]
 8010a28:	6022      	str	r2, [r4, #0]
 8010a2a:	d504      	bpl.n	8010a36 <__sflush_r+0x7e>
 8010a2c:	1c42      	adds	r2, r0, #1
 8010a2e:	d101      	bne.n	8010a34 <__sflush_r+0x7c>
 8010a30:	682b      	ldr	r3, [r5, #0]
 8010a32:	b903      	cbnz	r3, 8010a36 <__sflush_r+0x7e>
 8010a34:	6560      	str	r0, [r4, #84]	; 0x54
 8010a36:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010a38:	602f      	str	r7, [r5, #0]
 8010a3a:	2900      	cmp	r1, #0
 8010a3c:	d0c9      	beq.n	80109d2 <__sflush_r+0x1a>
 8010a3e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010a42:	4299      	cmp	r1, r3
 8010a44:	d002      	beq.n	8010a4c <__sflush_r+0x94>
 8010a46:	4628      	mov	r0, r5
 8010a48:	f7ff fa8a 	bl	800ff60 <_free_r>
 8010a4c:	2000      	movs	r0, #0
 8010a4e:	6360      	str	r0, [r4, #52]	; 0x34
 8010a50:	e7c0      	b.n	80109d4 <__sflush_r+0x1c>
 8010a52:	2301      	movs	r3, #1
 8010a54:	4628      	mov	r0, r5
 8010a56:	47b0      	blx	r6
 8010a58:	1c41      	adds	r1, r0, #1
 8010a5a:	d1c8      	bne.n	80109ee <__sflush_r+0x36>
 8010a5c:	682b      	ldr	r3, [r5, #0]
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	d0c5      	beq.n	80109ee <__sflush_r+0x36>
 8010a62:	2b1d      	cmp	r3, #29
 8010a64:	d001      	beq.n	8010a6a <__sflush_r+0xb2>
 8010a66:	2b16      	cmp	r3, #22
 8010a68:	d101      	bne.n	8010a6e <__sflush_r+0xb6>
 8010a6a:	602f      	str	r7, [r5, #0]
 8010a6c:	e7b1      	b.n	80109d2 <__sflush_r+0x1a>
 8010a6e:	89a3      	ldrh	r3, [r4, #12]
 8010a70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010a74:	81a3      	strh	r3, [r4, #12]
 8010a76:	e7ad      	b.n	80109d4 <__sflush_r+0x1c>
 8010a78:	690f      	ldr	r7, [r1, #16]
 8010a7a:	2f00      	cmp	r7, #0
 8010a7c:	d0a9      	beq.n	80109d2 <__sflush_r+0x1a>
 8010a7e:	0793      	lsls	r3, r2, #30
 8010a80:	680e      	ldr	r6, [r1, #0]
 8010a82:	bf08      	it	eq
 8010a84:	694b      	ldreq	r3, [r1, #20]
 8010a86:	600f      	str	r7, [r1, #0]
 8010a88:	bf18      	it	ne
 8010a8a:	2300      	movne	r3, #0
 8010a8c:	eba6 0807 	sub.w	r8, r6, r7
 8010a90:	608b      	str	r3, [r1, #8]
 8010a92:	f1b8 0f00 	cmp.w	r8, #0
 8010a96:	dd9c      	ble.n	80109d2 <__sflush_r+0x1a>
 8010a98:	6a21      	ldr	r1, [r4, #32]
 8010a9a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010a9c:	4643      	mov	r3, r8
 8010a9e:	463a      	mov	r2, r7
 8010aa0:	4628      	mov	r0, r5
 8010aa2:	47b0      	blx	r6
 8010aa4:	2800      	cmp	r0, #0
 8010aa6:	dc06      	bgt.n	8010ab6 <__sflush_r+0xfe>
 8010aa8:	89a3      	ldrh	r3, [r4, #12]
 8010aaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010aae:	81a3      	strh	r3, [r4, #12]
 8010ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8010ab4:	e78e      	b.n	80109d4 <__sflush_r+0x1c>
 8010ab6:	4407      	add	r7, r0
 8010ab8:	eba8 0800 	sub.w	r8, r8, r0
 8010abc:	e7e9      	b.n	8010a92 <__sflush_r+0xda>
 8010abe:	bf00      	nop
 8010ac0:	dfbffffe 	.word	0xdfbffffe

08010ac4 <_fflush_r>:
 8010ac4:	b538      	push	{r3, r4, r5, lr}
 8010ac6:	690b      	ldr	r3, [r1, #16]
 8010ac8:	4605      	mov	r5, r0
 8010aca:	460c      	mov	r4, r1
 8010acc:	b913      	cbnz	r3, 8010ad4 <_fflush_r+0x10>
 8010ace:	2500      	movs	r5, #0
 8010ad0:	4628      	mov	r0, r5
 8010ad2:	bd38      	pop	{r3, r4, r5, pc}
 8010ad4:	b118      	cbz	r0, 8010ade <_fflush_r+0x1a>
 8010ad6:	6a03      	ldr	r3, [r0, #32]
 8010ad8:	b90b      	cbnz	r3, 8010ade <_fflush_r+0x1a>
 8010ada:	f7fe ffed 	bl	800fab8 <__sinit>
 8010ade:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d0f3      	beq.n	8010ace <_fflush_r+0xa>
 8010ae6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010ae8:	07d0      	lsls	r0, r2, #31
 8010aea:	d404      	bmi.n	8010af6 <_fflush_r+0x32>
 8010aec:	0599      	lsls	r1, r3, #22
 8010aee:	d402      	bmi.n	8010af6 <_fflush_r+0x32>
 8010af0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010af2:	f7ff fa07 	bl	800ff04 <__retarget_lock_acquire_recursive>
 8010af6:	4628      	mov	r0, r5
 8010af8:	4621      	mov	r1, r4
 8010afa:	f7ff ff5d 	bl	80109b8 <__sflush_r>
 8010afe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010b00:	07da      	lsls	r2, r3, #31
 8010b02:	4605      	mov	r5, r0
 8010b04:	d4e4      	bmi.n	8010ad0 <_fflush_r+0xc>
 8010b06:	89a3      	ldrh	r3, [r4, #12]
 8010b08:	059b      	lsls	r3, r3, #22
 8010b0a:	d4e1      	bmi.n	8010ad0 <_fflush_r+0xc>
 8010b0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010b0e:	f7ff f9fa 	bl	800ff06 <__retarget_lock_release_recursive>
 8010b12:	e7dd      	b.n	8010ad0 <_fflush_r+0xc>

08010b14 <fiprintf>:
 8010b14:	b40e      	push	{r1, r2, r3}
 8010b16:	b503      	push	{r0, r1, lr}
 8010b18:	4601      	mov	r1, r0
 8010b1a:	ab03      	add	r3, sp, #12
 8010b1c:	4805      	ldr	r0, [pc, #20]	; (8010b34 <fiprintf+0x20>)
 8010b1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b22:	6800      	ldr	r0, [r0, #0]
 8010b24:	9301      	str	r3, [sp, #4]
 8010b26:	f7ff fc9d 	bl	8010464 <_vfiprintf_r>
 8010b2a:	b002      	add	sp, #8
 8010b2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010b30:	b003      	add	sp, #12
 8010b32:	4770      	bx	lr
 8010b34:	200000a4 	.word	0x200000a4

08010b38 <__swhatbuf_r>:
 8010b38:	b570      	push	{r4, r5, r6, lr}
 8010b3a:	460c      	mov	r4, r1
 8010b3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b40:	2900      	cmp	r1, #0
 8010b42:	b096      	sub	sp, #88	; 0x58
 8010b44:	4615      	mov	r5, r2
 8010b46:	461e      	mov	r6, r3
 8010b48:	da0d      	bge.n	8010b66 <__swhatbuf_r+0x2e>
 8010b4a:	89a3      	ldrh	r3, [r4, #12]
 8010b4c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8010b50:	f04f 0100 	mov.w	r1, #0
 8010b54:	bf0c      	ite	eq
 8010b56:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8010b5a:	2340      	movne	r3, #64	; 0x40
 8010b5c:	2000      	movs	r0, #0
 8010b5e:	6031      	str	r1, [r6, #0]
 8010b60:	602b      	str	r3, [r5, #0]
 8010b62:	b016      	add	sp, #88	; 0x58
 8010b64:	bd70      	pop	{r4, r5, r6, pc}
 8010b66:	466a      	mov	r2, sp
 8010b68:	f000 f862 	bl	8010c30 <_fstat_r>
 8010b6c:	2800      	cmp	r0, #0
 8010b6e:	dbec      	blt.n	8010b4a <__swhatbuf_r+0x12>
 8010b70:	9901      	ldr	r1, [sp, #4]
 8010b72:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8010b76:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8010b7a:	4259      	negs	r1, r3
 8010b7c:	4159      	adcs	r1, r3
 8010b7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010b82:	e7eb      	b.n	8010b5c <__swhatbuf_r+0x24>

08010b84 <__smakebuf_r>:
 8010b84:	898b      	ldrh	r3, [r1, #12]
 8010b86:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010b88:	079d      	lsls	r5, r3, #30
 8010b8a:	4606      	mov	r6, r0
 8010b8c:	460c      	mov	r4, r1
 8010b8e:	d507      	bpl.n	8010ba0 <__smakebuf_r+0x1c>
 8010b90:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010b94:	6023      	str	r3, [r4, #0]
 8010b96:	6123      	str	r3, [r4, #16]
 8010b98:	2301      	movs	r3, #1
 8010b9a:	6163      	str	r3, [r4, #20]
 8010b9c:	b002      	add	sp, #8
 8010b9e:	bd70      	pop	{r4, r5, r6, pc}
 8010ba0:	ab01      	add	r3, sp, #4
 8010ba2:	466a      	mov	r2, sp
 8010ba4:	f7ff ffc8 	bl	8010b38 <__swhatbuf_r>
 8010ba8:	9900      	ldr	r1, [sp, #0]
 8010baa:	4605      	mov	r5, r0
 8010bac:	4630      	mov	r0, r6
 8010bae:	f7ff fa4b 	bl	8010048 <_malloc_r>
 8010bb2:	b948      	cbnz	r0, 8010bc8 <__smakebuf_r+0x44>
 8010bb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010bb8:	059a      	lsls	r2, r3, #22
 8010bba:	d4ef      	bmi.n	8010b9c <__smakebuf_r+0x18>
 8010bbc:	f023 0303 	bic.w	r3, r3, #3
 8010bc0:	f043 0302 	orr.w	r3, r3, #2
 8010bc4:	81a3      	strh	r3, [r4, #12]
 8010bc6:	e7e3      	b.n	8010b90 <__smakebuf_r+0xc>
 8010bc8:	89a3      	ldrh	r3, [r4, #12]
 8010bca:	6020      	str	r0, [r4, #0]
 8010bcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010bd0:	81a3      	strh	r3, [r4, #12]
 8010bd2:	9b00      	ldr	r3, [sp, #0]
 8010bd4:	6163      	str	r3, [r4, #20]
 8010bd6:	9b01      	ldr	r3, [sp, #4]
 8010bd8:	6120      	str	r0, [r4, #16]
 8010bda:	b15b      	cbz	r3, 8010bf4 <__smakebuf_r+0x70>
 8010bdc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010be0:	4630      	mov	r0, r6
 8010be2:	f000 f837 	bl	8010c54 <_isatty_r>
 8010be6:	b128      	cbz	r0, 8010bf4 <__smakebuf_r+0x70>
 8010be8:	89a3      	ldrh	r3, [r4, #12]
 8010bea:	f023 0303 	bic.w	r3, r3, #3
 8010bee:	f043 0301 	orr.w	r3, r3, #1
 8010bf2:	81a3      	strh	r3, [r4, #12]
 8010bf4:	89a3      	ldrh	r3, [r4, #12]
 8010bf6:	431d      	orrs	r5, r3
 8010bf8:	81a5      	strh	r5, [r4, #12]
 8010bfa:	e7cf      	b.n	8010b9c <__smakebuf_r+0x18>

08010bfc <memmove>:
 8010bfc:	4288      	cmp	r0, r1
 8010bfe:	b510      	push	{r4, lr}
 8010c00:	eb01 0402 	add.w	r4, r1, r2
 8010c04:	d902      	bls.n	8010c0c <memmove+0x10>
 8010c06:	4284      	cmp	r4, r0
 8010c08:	4623      	mov	r3, r4
 8010c0a:	d807      	bhi.n	8010c1c <memmove+0x20>
 8010c0c:	1e43      	subs	r3, r0, #1
 8010c0e:	42a1      	cmp	r1, r4
 8010c10:	d008      	beq.n	8010c24 <memmove+0x28>
 8010c12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010c16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010c1a:	e7f8      	b.n	8010c0e <memmove+0x12>
 8010c1c:	4402      	add	r2, r0
 8010c1e:	4601      	mov	r1, r0
 8010c20:	428a      	cmp	r2, r1
 8010c22:	d100      	bne.n	8010c26 <memmove+0x2a>
 8010c24:	bd10      	pop	{r4, pc}
 8010c26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010c2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010c2e:	e7f7      	b.n	8010c20 <memmove+0x24>

08010c30 <_fstat_r>:
 8010c30:	b538      	push	{r3, r4, r5, lr}
 8010c32:	4d07      	ldr	r5, [pc, #28]	; (8010c50 <_fstat_r+0x20>)
 8010c34:	2300      	movs	r3, #0
 8010c36:	4604      	mov	r4, r0
 8010c38:	4608      	mov	r0, r1
 8010c3a:	4611      	mov	r1, r2
 8010c3c:	602b      	str	r3, [r5, #0]
 8010c3e:	f7f7 fc86 	bl	800854e <_fstat>
 8010c42:	1c43      	adds	r3, r0, #1
 8010c44:	d102      	bne.n	8010c4c <_fstat_r+0x1c>
 8010c46:	682b      	ldr	r3, [r5, #0]
 8010c48:	b103      	cbz	r3, 8010c4c <_fstat_r+0x1c>
 8010c4a:	6023      	str	r3, [r4, #0]
 8010c4c:	bd38      	pop	{r3, r4, r5, pc}
 8010c4e:	bf00      	nop
 8010c50:	20000b6c 	.word	0x20000b6c

08010c54 <_isatty_r>:
 8010c54:	b538      	push	{r3, r4, r5, lr}
 8010c56:	4d06      	ldr	r5, [pc, #24]	; (8010c70 <_isatty_r+0x1c>)
 8010c58:	2300      	movs	r3, #0
 8010c5a:	4604      	mov	r4, r0
 8010c5c:	4608      	mov	r0, r1
 8010c5e:	602b      	str	r3, [r5, #0]
 8010c60:	f7f7 fc85 	bl	800856e <_isatty>
 8010c64:	1c43      	adds	r3, r0, #1
 8010c66:	d102      	bne.n	8010c6e <_isatty_r+0x1a>
 8010c68:	682b      	ldr	r3, [r5, #0]
 8010c6a:	b103      	cbz	r3, 8010c6e <_isatty_r+0x1a>
 8010c6c:	6023      	str	r3, [r4, #0]
 8010c6e:	bd38      	pop	{r3, r4, r5, pc}
 8010c70:	20000b6c 	.word	0x20000b6c

08010c74 <_sbrk_r>:
 8010c74:	b538      	push	{r3, r4, r5, lr}
 8010c76:	4d06      	ldr	r5, [pc, #24]	; (8010c90 <_sbrk_r+0x1c>)
 8010c78:	2300      	movs	r3, #0
 8010c7a:	4604      	mov	r4, r0
 8010c7c:	4608      	mov	r0, r1
 8010c7e:	602b      	str	r3, [r5, #0]
 8010c80:	f7f7 fc8e 	bl	80085a0 <_sbrk>
 8010c84:	1c43      	adds	r3, r0, #1
 8010c86:	d102      	bne.n	8010c8e <_sbrk_r+0x1a>
 8010c88:	682b      	ldr	r3, [r5, #0]
 8010c8a:	b103      	cbz	r3, 8010c8e <_sbrk_r+0x1a>
 8010c8c:	6023      	str	r3, [r4, #0]
 8010c8e:	bd38      	pop	{r3, r4, r5, pc}
 8010c90:	20000b6c 	.word	0x20000b6c

08010c94 <abort>:
 8010c94:	b508      	push	{r3, lr}
 8010c96:	2006      	movs	r0, #6
 8010c98:	f000 f85a 	bl	8010d50 <raise>
 8010c9c:	2001      	movs	r0, #1
 8010c9e:	f7f7 fc07 	bl	80084b0 <_exit>

08010ca2 <_realloc_r>:
 8010ca2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ca6:	4680      	mov	r8, r0
 8010ca8:	4614      	mov	r4, r2
 8010caa:	460e      	mov	r6, r1
 8010cac:	b921      	cbnz	r1, 8010cb8 <_realloc_r+0x16>
 8010cae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010cb2:	4611      	mov	r1, r2
 8010cb4:	f7ff b9c8 	b.w	8010048 <_malloc_r>
 8010cb8:	b92a      	cbnz	r2, 8010cc6 <_realloc_r+0x24>
 8010cba:	f7ff f951 	bl	800ff60 <_free_r>
 8010cbe:	4625      	mov	r5, r4
 8010cc0:	4628      	mov	r0, r5
 8010cc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010cc6:	f000 f85f 	bl	8010d88 <_malloc_usable_size_r>
 8010cca:	4284      	cmp	r4, r0
 8010ccc:	4607      	mov	r7, r0
 8010cce:	d802      	bhi.n	8010cd6 <_realloc_r+0x34>
 8010cd0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010cd4:	d812      	bhi.n	8010cfc <_realloc_r+0x5a>
 8010cd6:	4621      	mov	r1, r4
 8010cd8:	4640      	mov	r0, r8
 8010cda:	f7ff f9b5 	bl	8010048 <_malloc_r>
 8010cde:	4605      	mov	r5, r0
 8010ce0:	2800      	cmp	r0, #0
 8010ce2:	d0ed      	beq.n	8010cc0 <_realloc_r+0x1e>
 8010ce4:	42bc      	cmp	r4, r7
 8010ce6:	4622      	mov	r2, r4
 8010ce8:	4631      	mov	r1, r6
 8010cea:	bf28      	it	cs
 8010cec:	463a      	movcs	r2, r7
 8010cee:	f7ff f90b 	bl	800ff08 <memcpy>
 8010cf2:	4631      	mov	r1, r6
 8010cf4:	4640      	mov	r0, r8
 8010cf6:	f7ff f933 	bl	800ff60 <_free_r>
 8010cfa:	e7e1      	b.n	8010cc0 <_realloc_r+0x1e>
 8010cfc:	4635      	mov	r5, r6
 8010cfe:	e7df      	b.n	8010cc0 <_realloc_r+0x1e>

08010d00 <_raise_r>:
 8010d00:	291f      	cmp	r1, #31
 8010d02:	b538      	push	{r3, r4, r5, lr}
 8010d04:	4604      	mov	r4, r0
 8010d06:	460d      	mov	r5, r1
 8010d08:	d904      	bls.n	8010d14 <_raise_r+0x14>
 8010d0a:	2316      	movs	r3, #22
 8010d0c:	6003      	str	r3, [r0, #0]
 8010d0e:	f04f 30ff 	mov.w	r0, #4294967295
 8010d12:	bd38      	pop	{r3, r4, r5, pc}
 8010d14:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8010d16:	b112      	cbz	r2, 8010d1e <_raise_r+0x1e>
 8010d18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010d1c:	b94b      	cbnz	r3, 8010d32 <_raise_r+0x32>
 8010d1e:	4620      	mov	r0, r4
 8010d20:	f000 f830 	bl	8010d84 <_getpid_r>
 8010d24:	462a      	mov	r2, r5
 8010d26:	4601      	mov	r1, r0
 8010d28:	4620      	mov	r0, r4
 8010d2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010d2e:	f000 b817 	b.w	8010d60 <_kill_r>
 8010d32:	2b01      	cmp	r3, #1
 8010d34:	d00a      	beq.n	8010d4c <_raise_r+0x4c>
 8010d36:	1c59      	adds	r1, r3, #1
 8010d38:	d103      	bne.n	8010d42 <_raise_r+0x42>
 8010d3a:	2316      	movs	r3, #22
 8010d3c:	6003      	str	r3, [r0, #0]
 8010d3e:	2001      	movs	r0, #1
 8010d40:	e7e7      	b.n	8010d12 <_raise_r+0x12>
 8010d42:	2400      	movs	r4, #0
 8010d44:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010d48:	4628      	mov	r0, r5
 8010d4a:	4798      	blx	r3
 8010d4c:	2000      	movs	r0, #0
 8010d4e:	e7e0      	b.n	8010d12 <_raise_r+0x12>

08010d50 <raise>:
 8010d50:	4b02      	ldr	r3, [pc, #8]	; (8010d5c <raise+0xc>)
 8010d52:	4601      	mov	r1, r0
 8010d54:	6818      	ldr	r0, [r3, #0]
 8010d56:	f7ff bfd3 	b.w	8010d00 <_raise_r>
 8010d5a:	bf00      	nop
 8010d5c:	200000a4 	.word	0x200000a4

08010d60 <_kill_r>:
 8010d60:	b538      	push	{r3, r4, r5, lr}
 8010d62:	4d07      	ldr	r5, [pc, #28]	; (8010d80 <_kill_r+0x20>)
 8010d64:	2300      	movs	r3, #0
 8010d66:	4604      	mov	r4, r0
 8010d68:	4608      	mov	r0, r1
 8010d6a:	4611      	mov	r1, r2
 8010d6c:	602b      	str	r3, [r5, #0]
 8010d6e:	f7f7 fb8f 	bl	8008490 <_kill>
 8010d72:	1c43      	adds	r3, r0, #1
 8010d74:	d102      	bne.n	8010d7c <_kill_r+0x1c>
 8010d76:	682b      	ldr	r3, [r5, #0]
 8010d78:	b103      	cbz	r3, 8010d7c <_kill_r+0x1c>
 8010d7a:	6023      	str	r3, [r4, #0]
 8010d7c:	bd38      	pop	{r3, r4, r5, pc}
 8010d7e:	bf00      	nop
 8010d80:	20000b6c 	.word	0x20000b6c

08010d84 <_getpid_r>:
 8010d84:	f7f7 bb7c 	b.w	8008480 <_getpid>

08010d88 <_malloc_usable_size_r>:
 8010d88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010d8c:	1f18      	subs	r0, r3, #4
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	bfbc      	itt	lt
 8010d92:	580b      	ldrlt	r3, [r1, r0]
 8010d94:	18c0      	addlt	r0, r0, r3
 8010d96:	4770      	bx	lr

08010d98 <_init>:
 8010d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d9a:	bf00      	nop
 8010d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010d9e:	bc08      	pop	{r3}
 8010da0:	469e      	mov	lr, r3
 8010da2:	4770      	bx	lr

08010da4 <_fini>:
 8010da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010da6:	bf00      	nop
 8010da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010daa:	bc08      	pop	{r3}
 8010dac:	469e      	mov	lr, r3
 8010dae:	4770      	bx	lr
