m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/general/Quartus-lite-19.1.0.670-windows
Eadd4_tb
Z0 w1587487555
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/simulation
Z5 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/add4_tb.vhdl
Z6 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/add4_tb.vhdl
l0
L10
VE?cFUm>G_@a12HAM6mCS21
!s100 _A>6=<A^cdlin`gkll9@i3
Z7 OV;C;10.5b;63
32
Z8 !s110 1587487599
!i10b 1
Z9 !s108 1587487599.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/add4_tb.vhdl|
Z11 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/add4_tb.vhdl|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Asim
R1
R2
R3
DEx4 work 7 add4_tb 0 22 E?cFUm>G_@a12HAM6mCS21
l28
L13
VTHFTY@Y>GEMaJ:ZnAd_oB1
!s100 730CoAj3>jcAb:Q70oThR2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eadd_tb
Z14 w1586887988
R2
R3
R4
Z15 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/add_tb.vhdl
Z16 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/add_tb.vhdl
l0
L13
V;TmIgSSa0[S;HdjLzRfKG3
!s100 NgQhV=@]_dc48O6^dDm=K1
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/add_tb.vhdl|
Z18 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/add_tb.vhdl|
!i113 1
R12
R13
Asim
R2
R3
DEx4 work 6 add_tb 0 22 ;TmIgSSa0[S;HdjLzRfKG3
l30
L16
Vji7<WGC_1M7nN8JIPR8CZ2
!s100 QOD^g?X9933GXGnLDEC;R1
R7
32
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Edff
Z19 w1587469871
R2
R3
R4
Z20 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/DFF.vhdl
Z21 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/DFF.vhdl
l0
L15
VkS^9h011KA9=MU<M5eVZ:3
!s100 GHL:2KfS:hi6znNn^edQ31
R7
32
R8
!i10b 1
R9
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/DFF.vhdl|
Z23 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/DFF.vhdl|
!i113 1
R12
R13
Alogic
R2
R3
DEx4 work 3 dff 0 22 kS^9h011KA9=MU<M5eVZ:3
l25
L24
VgJ=D=Vgimi5`VZXG090X10
!s100 IiR8CNk4P6L^]G>lCk`OT1
R7
32
R8
!i10b 1
R9
R22
R23
!i113 1
R12
R13
Eforloop_tb
Z24 w1586886381
R4
Z25 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/forloop_tb.vhdl
Z26 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/forloop_tb.vhdl
l0
L1
V[HlVPmZNe1?efIm[]WNMX3
!s100 fh7z6iK@Ldj_ZS7<5KCDD2
R7
32
Z27 !s110 1587487597
!i10b 1
Z28 !s108 1587487597.000000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/forloop_tb.vhdl|
Z30 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/forloop_tb.vhdl|
!i113 1
R12
R13
Asim
DEx4 work 10 forloop_tb 0 22 [HlVPmZNe1?efIm[]WNMX3
l5
L4
VSQkYHEKXzJ<;QBDiF9gfA0
!s100 S7h`S3CMl22kmkd^8F7Ve3
R7
32
R27
!i10b 1
R28
R29
R30
!i113 1
R12
R13
Efulladder1bit
Z31 w1586886773
R2
R3
R4
Z32 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder1bit.vhdl
Z33 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder1bit.vhdl
l0
L15
V^;dRD>c?W5mnVoo`XJNgA3
!s100 :lHGGiBnD7aU3`<3QVST`0
R7
32
R8
!i10b 1
R9
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder1bit.vhdl|
Z35 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder1bit.vhdl|
!i113 1
R12
R13
Alogic
R2
R3
DEx4 work 13 fulladder1bit 0 22 ^;dRD>c?W5mnVoo`XJNgA3
l25
L24
V27V_Zda3g9QgRAdY4U`G<3
!s100 5<>bJj<YiP?jBDFBQ9`9W3
R7
32
R8
!i10b 1
R9
R34
R35
!i113 1
R12
R13
Efulladder4bit
Z36 w1587469254
R2
R3
R4
Z37 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder4bit.vhdl
Z38 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder4bit.vhdl
l0
L16
VOj7V_EiI;6=Eb8;P[1k`43
!s100 7zTc@o_5Q4SUUIKolNYU`1
R7
32
R8
!i10b 1
R9
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder4bit.vhdl|
Z40 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder4bit.vhdl|
!i113 1
R12
R13
Alogic
R2
R3
DEx4 work 13 fulladder4bit 0 22 Oj7V_EiI;6=Eb8;P[1k`43
l37
L27
VT=G?kMK9DaD9NeS8HBj9S2
!s100 GPf7Wm82e>T`S69`LQPDl3
R7
32
R8
!i10b 1
R9
R39
R40
!i113 1
R12
R13
Ehelloworld_tb
Z41 w1586886402
R4
Z42 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/helloworld_tb.vhdl
Z43 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/helloworld_tb.vhdl
l0
L1
VBLCh8Xl:@DR5dSM166:>]0
!s100 Y<T=HhFKOeDo8=HSbnehH3
R7
32
R8
!i10b 1
R9
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/helloworld_tb.vhdl|
Z45 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/helloworld_tb.vhdl|
!i113 1
R12
R13
Asim
DEx4 work 13 helloworld_tb 0 22 BLCh8Xl:@DR5dSM166:>]0
l5
L4
VK@UzjRn3]d2`k?`z:0C5j3
!s100 bObXSh>ERiA?UHXRJFIPE0
R7
32
R8
!i10b 1
R9
R44
R45
!i113 1
R12
R13
Ehold3
Z46 w1587470412
R2
R3
R4
Z47 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Hold3.vhdl
Z48 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Hold3.vhdl
l0
L13
Vna2QHJ]VSkC`^QAE_c9gd3
!s100 1jV5[:YTD`kL1W[EG_HkB1
R7
32
R8
!i10b 1
R9
Z49 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Hold3.vhdl|
Z50 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Hold3.vhdl|
!i113 1
R12
R13
Alogic
R2
R3
DEx4 work 5 hold3 0 22 na2QHJ]VSkC`^QAE_c9gd3
l30
L20
V^^25Go1Q35f_^Jo]9@^ib0
!s100 ^igIW>c6@kD2;GZ1HUMMe0
R7
32
R8
!i10b 1
R9
R49
R50
!i113 1
R12
R13
Ehold3_tb
Z51 w1587488383
R1
R2
R3
R4
Z52 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/hold3_tb.vhdl
Z53 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/hold3_tb.vhdl
l0
L10
ViHa7lzig?QGJ6b;Y]b07;0
!s100 Y`_]j6lKlFE1@UD<31ND=3
R7
32
Z54 !s110 1587488385
!i10b 1
Z55 !s108 1587488385.000000
Z56 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/hold3_tb.vhdl|
Z57 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/hold3_tb.vhdl|
!i113 1
R12
R13
Asim
R1
R2
R3
Z58 DEx4 work 8 hold3_tb 0 22 iHa7lzig?QGJ6b;Y]b07;0
l24
L13
VB71B5hePc0jPgleC;=E0H2
!s100 _h_c1:7F`]ZAFd2SkSU423
R7
32
R54
!i10b 1
R55
R56
R57
!i113 1
R12
R13
Esimloop_tb
Z59 w1586886414
R4
Z60 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/simloop_tb.vhdl
Z61 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/simloop_tb.vhdl
l0
L1
V0ITk57Y5K>hYK9?5JW?7E1
!s100 CcOc_GZEi__=1UIBz0>WZ3
R7
32
R8
!i10b 1
R9
Z62 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/simloop_tb.vhdl|
Z63 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/simloop_tb.vhdl|
!i113 1
R12
R13
Asim
DEx4 work 10 simloop_tb 0 22 0ITk57Y5K>hYK9?5JW?7E1
l5
L4
V9U?Y=k:Y:jQYL@cb0Nefb0
!s100 bm8?m8GXcl]TKn8l3ozGY1
R7
32
R8
!i10b 1
R9
R62
R63
!i113 1
R12
R13
Et1q6_tb
Z64 w1587015723
R1
R2
R3
R4
Z65 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/t1q6_tb.vhdl
Z66 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/t1q6_tb.vhdl
l0
L10
VcLk==:G54CAh^f0bCKg4^1
!s100 eDI^NT^>B=9oX6KF8<hX52
R7
32
R8
!i10b 1
R9
Z67 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/t1q6_tb.vhdl|
Z68 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/t1q6_tb.vhdl|
!i113 1
R12
R13
Asim
R1
R2
R3
DEx4 work 7 t1q6_tb 0 22 cLk==:G54CAh^f0bCKg4^1
l17
L13
VOK5[W7Wb=_OH=kL9SfM_62
!s100 HO5[j3MRJTV8:zj9]8cT52
R7
32
R8
!i10b 1
R9
R67
R68
!i113 1
R12
R13
Ewloop_tb
Z69 w1586886732
R4
Z70 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/wloop_tb.vhdl
Z71 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/wloop_tb.vhdl
l0
L1
VFB6]en5VCWgX]:HX6hoTl0
!s100 dFdh3lX2TQNb=Jiad47Bi3
R7
32
R27
!i10b 1
R28
Z72 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/wloop_tb.vhdl|
Z73 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/wloop_tb.vhdl|
!i113 1
R12
R13
Asim
DEx4 work 8 wloop_tb 0 22 FB6]en5VCWgX]:HX6hoTl0
l5
L4
V<B;^9nhcK3iNZdjSX@FHO3
!s100 k>jzJjk;Ao9A^RV[H:IZL3
R7
32
R27
!i10b 1
R28
R72
R73
!i113 1
R12
R13
