#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Fri Feb 26 19:48:50 2016
# Process ID: 31797
# Log file: /home/kjans/pc/NoC_FPGA_Emulator/NoC_integration/NoC_integration.runs/impl_1/NoC_integration_wrapper.vdi
# Journal file: /home/kjans/pc/NoC_FPGA_Emulator/NoC_integration/NoC_integration.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source NoC_integration_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kjans/pc/NoC_FPGA_Emulator/NoC_integration/NoC_integration.srcs/sources_1/bd/NoC_integration/ip/NoC_integration_processing_system7_0_0/NoC_integration_processing_system7_0_0.xdc] for cell 'NoC_integration_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/kjans/pc/NoC_FPGA_Emulator/NoC_integration/NoC_integration.srcs/sources_1/bd/NoC_integration/ip/NoC_integration_processing_system7_0_0/NoC_integration_processing_system7_0_0.xdc] for cell 'NoC_integration_i/processing_system7_0/inst'
Parsing XDC File [/home/kjans/pc/NoC_FPGA_Emulator/NoC_integration/NoC_integration.srcs/sources_1/bd/NoC_integration/ip/NoC_integration_rst_processing_system7_0_100M_0/NoC_integration_rst_processing_system7_0_100M_0_board.xdc] for cell 'NoC_integration_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/kjans/pc/NoC_FPGA_Emulator/NoC_integration/NoC_integration.srcs/sources_1/bd/NoC_integration/ip/NoC_integration_rst_processing_system7_0_100M_0/NoC_integration_rst_processing_system7_0_100M_0_board.xdc] for cell 'NoC_integration_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/kjans/pc/NoC_FPGA_Emulator/NoC_integration/NoC_integration.srcs/sources_1/bd/NoC_integration/ip/NoC_integration_rst_processing_system7_0_100M_0/NoC_integration_rst_processing_system7_0_100M_0.xdc] for cell 'NoC_integration_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/kjans/pc/NoC_FPGA_Emulator/NoC_integration/NoC_integration.srcs/sources_1/bd/NoC_integration/ip/NoC_integration_rst_processing_system7_0_100M_0/NoC_integration_rst_processing_system7_0_100M_0.xdc] for cell 'NoC_integration_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/kjans/pc/NoC_FPGA_Emulator/NoC_integration/NoC_integration.srcs/constrs_1/new/NoC.xdc]
Finished Parsing XDC File [/home/kjans/pc/NoC_FPGA_Emulator/NoC_integration/NoC_integration.srcs/constrs_1/new/NoC.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1190.496 ; gain = 294.234 ; free physical = 70677 ; free virtual = 380126
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -57 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1203.523 ; gain = 12.020 ; free physical = 70673 ; free virtual = 380121
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1146ce17d

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1686.047 ; gain = 0.000 ; free physical = 70316 ; free virtual = 379765

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 200 cells.
Phase 2 Constant Propagation | Checksum: 112622a28

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1686.047 ; gain = 0.000 ; free physical = 70315 ; free virtual = 379764

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 591 unconnected nets.
INFO: [Opt 31-11] Eliminated 494 unconnected cells.
Phase 3 Sweep | Checksum: 12f98d887

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.047 ; gain = 0.000 ; free physical = 70315 ; free virtual = 379764

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1686.047 ; gain = 0.000 ; free physical = 70315 ; free virtual = 379764
Ending Logic Optimization Task | Checksum: 12f98d887

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.047 ; gain = 0.000 ; free physical = 70315 ; free virtual = 379764
Implement Debug Cores | Checksum: f6727c2b
Logic Optimization | Checksum: f6727c2b

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 12f98d887

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1686.055 ; gain = 0.000 ; free physical = 70317 ; free virtual = 379765
Ending Power Optimization Task | Checksum: 12f98d887

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1686.055 ; gain = 0.008 ; free physical = 70317 ; free virtual = 379765
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1686.055 ; gain = 495.559 ; free physical = 70317 ; free virtual = 379765
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1718.062 ; gain = 0.000 ; free physical = 70315 ; free virtual = 379765
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kjans/pc/NoC_FPGA_Emulator/NoC_integration/NoC_integration.runs/impl_1/NoC_integration_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -57 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 12b315811

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1718.070 ; gain = 0.000 ; free physical = 70301 ; free virtual = 379750

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1718.070 ; gain = 0.000 ; free physical = 70301 ; free virtual = 379750
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1718.070 ; gain = 0.000 ; free physical = 70301 ; free virtual = 379750

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 30b45321

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1718.070 ; gain = 0.000 ; free physical = 70301 ; free virtual = 379750
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 30b45321

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1766.086 ; gain = 48.016 ; free physical = 70294 ; free virtual = 379744

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 30b45321

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1766.086 ; gain = 48.016 ; free physical = 70294 ; free virtual = 379744

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: e2db93c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1766.086 ; gain = 48.016 ; free physical = 70294 ; free virtual = 379744
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1065ac332

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1766.086 ; gain = 48.016 ; free physical = 70294 ; free virtual = 379744

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 2366a95ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1766.086 ; gain = 48.016 ; free physical = 70293 ; free virtual = 379742
Phase 2.2.1 Place Init Design | Checksum: 226bb83ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1783.078 ; gain = 65.008 ; free physical = 70291 ; free virtual = 379741
Phase 2.2 Build Placer Netlist Model | Checksum: 226bb83ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1783.078 ; gain = 65.008 ; free physical = 70291 ; free virtual = 379741

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 226bb83ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1783.078 ; gain = 65.008 ; free physical = 70291 ; free virtual = 379741
Phase 2.3 Constrain Clocks/Macros | Checksum: 226bb83ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1783.078 ; gain = 65.008 ; free physical = 70291 ; free virtual = 379741
Phase 2 Placer Initialization | Checksum: 226bb83ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1783.078 ; gain = 65.008 ; free physical = 70291 ; free virtual = 379741

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 21f0065d6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70267 ; free virtual = 379717

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 21f0065d6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70267 ; free virtual = 379717

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 17645b4aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70267 ; free virtual = 379717

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 11ade4dca

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70267 ; free virtual = 379717

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 11ade4dca

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70267 ; free virtual = 379717

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1e546618e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70267 ; free virtual = 379717

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1a4e01616

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70267 ; free virtual = 379717

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 18d57d7fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 18d57d7fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 18d57d7fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 18d57d7fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713
Phase 4.6 Small Shape Detail Placement | Checksum: 18d57d7fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 18d57d7fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713
Phase 4 Detail Placement | Checksum: 18d57d7fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1a361c31a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1a361c31a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 1b9c0d9bb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.531. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1b9c0d9bb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713
Phase 5.2.2 Post Placement Optimization | Checksum: 1b9c0d9bb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713
Phase 5.2 Post Commit Optimization | Checksum: 1b9c0d9bb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1b9c0d9bb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1b9c0d9bb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1b9c0d9bb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713
Phase 5.5 Placer Reporting | Checksum: 1b9c0d9bb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 18cb72f51

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 18cb72f51

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713
Ending Placer Task | Checksum: f11124d0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1831.102 ; gain = 113.031 ; free physical = 70263 ; free virtual = 379713
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1831.102 ; gain = 0.000 ; free physical = 70259 ; free virtual = 379713
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1831.102 ; gain = 0.000 ; free physical = 70260 ; free virtual = 379711
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1831.102 ; gain = 0.000 ; free physical = 70259 ; free virtual = 379711
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1831.102 ; gain = 0.000 ; free physical = 70257 ; free virtual = 379708
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -57 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS18; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6f21c370

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1860.746 ; gain = 29.645 ; free physical = 70157 ; free virtual = 379608

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6f21c370

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1860.746 ; gain = 29.645 ; free physical = 70157 ; free virtual = 379608

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6f21c370

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1871.734 ; gain = 40.633 ; free physical = 70127 ; free virtual = 379578
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: ea85d2a2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379552
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.653  | TNS=0.000  | WHS=-0.208 | THS=-32.993|

Phase 2 Router Initialization | Checksum: bbf44f7b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379552

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d3d9b48d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379552

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 567
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
INFO: [Route 35-325] The following overlapped node exist in the design and there is low overall congestion. 
1. INT_R_X31Y83/IMUX26
Overlapping nets: 2
	NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/uut1/FIFO_PE1/rd_ptr[4]
	NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/uut1/FIFO_PE1/rd_ptr[5]

 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 162e0128d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379551
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.439  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cb09588f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379551
Phase 4 Rip-up And Reroute | Checksum: 1cb09588f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379551

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 127866e4e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379551
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.554  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 127866e4e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379551

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 127866e4e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379551
Phase 5 Delay and Skew Optimization | Checksum: 127866e4e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379551

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 13f1100fb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379551
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.554  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 15f4bad97

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379551

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.421145 %
  Global Horizontal Routing Utilization  = 0.535243 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10293fcdf

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379551

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10293fcdf

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379551

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e7d2fdea

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379552

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.554  | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e7d2fdea

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379552
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379552

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1897.789 ; gain = 66.688 ; free physical = 70100 ; free virtual = 379552
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1897.789 ; gain = 0.000 ; free physical = 70095 ; free virtual = 379551
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kjans/pc/NoC_FPGA_Emulator/NoC_integration/NoC_integration.runs/impl_1/NoC_integration_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -57 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./NoC_integration_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2209.297 ; gain = 239.391 ; free physical = 69796 ; free virtual = 379253
INFO: [Common 17-206] Exiting Vivado at Fri Feb 26 19:50:25 2016...
