{
  "module_name": "dcore0_edma0_core_regs.h",
  "hash_id": "f0acb7304ad996501fa27d52b0cf7df1a4975b6ee2c1ce34387dcecee707f8e3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_edma0_core_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_EDMA0_CORE_REGS_H_\n#define ASIC_REG_DCORE0_EDMA0_CORE_REGS_H_\n\n \n\n#define mmDCORE0_EDMA0_CORE_CFG_0 0x41CB000\n\n#define mmDCORE0_EDMA0_CORE_CFG_1 0x41CB004\n\n#define mmDCORE0_EDMA0_CORE_PROT 0x41CB008\n\n#define mmDCORE0_EDMA0_CORE_CKG 0x41CB00C\n\n#define mmDCORE0_EDMA0_CORE_RD_GLBL 0x41CB07C\n\n#define mmDCORE0_EDMA0_CORE_RD_HBW_MAX_OUTSTAND 0x41CB080\n\n#define mmDCORE0_EDMA0_CORE_RD_HBW_MAX_SIZE 0x41CB084\n\n#define mmDCORE0_EDMA0_CORE_RD_HBW_ARCACHE 0x41CB088\n\n#define mmDCORE0_EDMA0_CORE_RD_HBW_INFLIGHTS 0x41CB090\n\n#define mmDCORE0_EDMA0_CORE_RD_HBW_RATE_LIM_CFG 0x41CB094\n\n#define mmDCORE0_EDMA0_CORE_RD_LBW_MAX_OUTSTAND 0x41CB0C0\n\n#define mmDCORE0_EDMA0_CORE_RD_LBW_MAX_SIZE 0x41CB0C4\n\n#define mmDCORE0_EDMA0_CORE_RD_LBW_ARCACHE 0x41CB0C8\n\n#define mmDCORE0_EDMA0_CORE_RD_LBW_INFLIGHTS 0x41CB0D0\n\n#define mmDCORE0_EDMA0_CORE_RD_LBW_RATE_LIM_CFG 0x41CB0D4\n\n#define mmDCORE0_EDMA0_CORE_WR_HBW_MAX_OUTSTAND 0x41CB100\n\n#define mmDCORE0_EDMA0_CORE_WR_HBW_MAX_AWID 0x41CB104\n\n#define mmDCORE0_EDMA0_CORE_WR_HBW_AWCACHE 0x41CB108\n\n#define mmDCORE0_EDMA0_CORE_WR_HBW_INFLIGHTS 0x41CB10C\n\n#define mmDCORE0_EDMA0_CORE_WR_HBW_RATE_LIM_CFG 0x41CB110\n\n#define mmDCORE0_EDMA0_CORE_WR_LBW_MAX_OUTSTAND 0x41CB140\n\n#define mmDCORE0_EDMA0_CORE_WR_LBW_MAX_AWID 0x41CB144\n\n#define mmDCORE0_EDMA0_CORE_WR_LBW_AWCACHE 0x41CB148\n\n#define mmDCORE0_EDMA0_CORE_WR_LBW_INFLIGHTS 0x41CB14C\n\n#define mmDCORE0_EDMA0_CORE_WR_LBW_RATE_LIM_CFG 0x41CB150\n\n#define mmDCORE0_EDMA0_CORE_WR_COMP_MAX_OUTSTAND 0x41CB180\n\n#define mmDCORE0_EDMA0_CORE_WR_COMP_AWUSER 0x41CB184\n\n#define mmDCORE0_EDMA0_CORE_ERR_CFG 0x41CB300\n\n#define mmDCORE0_EDMA0_CORE_ERR_CAUSE 0x41CB304\n\n#define mmDCORE0_EDMA0_CORE_ERRMSG_ADDR_LO 0x41CB308\n\n#define mmDCORE0_EDMA0_CORE_ERRMSG_ADDR_HI 0x41CB30C\n\n#define mmDCORE0_EDMA0_CORE_ERRMSG_WDATA 0x41CB310\n\n#define mmDCORE0_EDMA0_CORE_STS0 0x41CB380\n\n#define mmDCORE0_EDMA0_CORE_STS1 0x41CB384\n\n#define mmDCORE0_EDMA0_CORE_STS_RD_CTX_SEL 0x41CB400\n\n#define mmDCORE0_EDMA0_CORE_STS_RD_CTX_SIZE 0x41CB404\n\n#define mmDCORE0_EDMA0_CORE_STS_RD_CTX_BASE_LO 0x41CB408\n\n#define mmDCORE0_EDMA0_CORE_STS_RD_CTX_BASE_HI 0x41CB40C\n\n#define mmDCORE0_EDMA0_CORE_STS_RD_CTX_ID 0x41CB410\n\n#define mmDCORE0_EDMA0_CORE_STS_RD_HB_AXI_ADDR_LO 0x41CB414\n\n#define mmDCORE0_EDMA0_CORE_STS_RD_HB_AXI_ADDR_HI 0x41CB418\n\n#define mmDCORE0_EDMA0_CORE_STS_RD_LB_AXI_ADDR 0x41CB41C\n\n#define mmDCORE0_EDMA0_CORE_STS_WR_CTX_SEL 0x41CB420\n\n#define mmDCORE0_EDMA0_CORE_STS_WR_CTX_SIZE 0x41CB424\n\n#define mmDCORE0_EDMA0_CORE_STS_WR_CTX_BASE_LO 0x41CB428\n\n#define mmDCORE0_EDMA0_CORE_STS_WR_CTX_BASE_HI 0x41CB42C\n\n#define mmDCORE0_EDMA0_CORE_STS_WR_CTX_ID 0x41CB430\n\n#define mmDCORE0_EDMA0_CORE_STS_WR_HB_AXI_ADDR_LO 0x41CB434\n\n#define mmDCORE0_EDMA0_CORE_STS_WR_HB_AXI_ADDR_HI 0x41CB438\n\n#define mmDCORE0_EDMA0_CORE_STS_WR_LB_AXI_ADDR 0x41CB43C\n\n#define mmDCORE0_EDMA0_CORE_PWRLP_CFG 0x41CB700\n\n#define mmDCORE0_EDMA0_CORE_PWRLP_STS 0x41CB704\n\n#define mmDCORE0_EDMA0_CORE_DBG_DESC_CNT 0x41CB710\n\n#define mmDCORE0_EDMA0_CORE_DBG_STS 0x41CB714\n\n#define mmDCORE0_EDMA0_CORE_DBG_BUF_STS 0x41CB718\n\n#define mmDCORE0_EDMA0_CORE_DBG_RD_DESC_ID 0x41CB720\n\n#define mmDCORE0_EDMA0_CORE_DBG_WR_DESC_ID 0x41CB724\n\n#define mmDCORE0_EDMA0_CORE_APB_DMA_LBW_BASE 0x41CB728\n\n#define mmDCORE0_EDMA0_CORE_APB_MSTR_IF_LBW_BASE 0x41CB72C\n\n#define mmDCORE0_EDMA0_CORE_E2E_CRED_ASYNC_CFG 0x41CB730\n\n#define mmDCORE0_EDMA0_CORE_DBG_APB_ENABLER 0x41CBE1C\n\n#define mmDCORE0_EDMA0_CORE_L2H_CMPR_LO 0x41CBE20\n\n#define mmDCORE0_EDMA0_CORE_L2H_CMPR_HI 0x41CBE24\n\n#define mmDCORE0_EDMA0_CORE_L2H_MASK_LO 0x41CBE28\n\n#define mmDCORE0_EDMA0_CORE_L2H_MASK_HI 0x41CBE2C\n\n#define mmDCORE0_EDMA0_CORE_IDLE_IND_MASK 0x41CBE30\n\n#define mmDCORE0_EDMA0_CORE_APB_ENABLER 0x41CBE34\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}