*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Wed Jan 04 03:13:35 EET 2023
         ppid/pid : 28232/28242
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /mnt/hgfs/shared/VLSI-Multipliers/src
         logfile  : /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.log.07
         tmpdir   : /tmp/oasys.28232/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/4_clear_designs.tcl
> delete_design
> remove_upf
error: upf is not enabled

    while executing
"reset_upf"
    (file "scripts/4_clear_designs.tcl" line 2)
    invoked from within
"tcl_source scripts/4_clear_designs.tcl"
> source scripts/4_clear_designs.tcl
> delete_design
> remove_upf
error: upf is not enabled

    while executing
"reset_upf"
    (file "scripts/4_clear_designs.tcl" line 2)
    invoked from within
"tcl_source scripts/4_clear_designs.tcl"
> source scripts/run.tcl
> source scripts/0_init_design.tcl
Directory /mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff does not exists, creating...
Directory /mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff/logs does not exists, creating...
Directory /mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff/rpt does not exists, creating...
Directory /mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff/odb does not exists, creating...
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
reading /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 2 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog { "fp_adder.v" "CLA.v" "count_leading_zeros.v" "CLA_4bit.v" "buffer.v" "fp_adder_buff.v" } -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/work}

Error processing required string option " "fp_adder.v" "CLA.v" "count_leading_zeros.v" "CLA_4bit.v" "buffer.v" "fp_adder_buff.v" "
" "fp_adder.v" "CLA.v" "count_leading_zeros.v" "CLA_4bit.v" "buffer.v" "fp_adder_buff.v" " is not a valid ascii string
---------------------------------------------------------------------
Usage:
  read_verilog [-include <string>]... [-define <string>]... [-library <string>] [-sv] [-sv2005] [-sv2009] <string> 
---------------------------------------------------------------------
    while executing
"error "\nError processing required [lindex $reqdOpts($reqdOptionsIndex) 1] option \"$arg\"\n$ret\n$helpStr""
    (procedure "::cli::processArgs" line 107)
    invoked from within
"::cli::processArgs read_verilog retList retFile retMode args"
    invoked from within
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"

Error processing required string option " "fp_adder.v" "CLA.v" "count_leading_zeros.v" "CLA_4bit.v" "buffer.v" "fp_adder_buff.v" "
" "fp_adder.v" "CLA.v" "count_leading_zeros.v" "CLA_4bit.v" "buffer.v" "fp_adder_buff.v" " is not a valid ascii string
---------------------------------------------------------------------
Usage:
  read_verilog [-include <string>]... [-define <string>]... [-library <string>] [-sv] [-sv2005] [-sv2009] <string> 
---------------------------------------------------------------------
    while executing
"error "\nError processing required [lindex $reqdOpts($reqdOptionsIndex) 1] option \"$arg\"\n$ret\n$helpStr""
    (procedure "::cli::processArgs" line 107)
    invoked from within
"::cli::processArgs read_verilog retList retFile retMode args"
    invoked from within
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 2 tcl_source $resolvedFilePath"
    (procedure "rt::sourceFile" line 31)
    invoked from within
"rt::sourceFile false false {} scripts/1_read_design.tcl"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    invoked from within
"source scripts/1_read_design.tcl"
    (file "scripts/run.tcl" line 6)
    invoked from within
"tcl_source scripts/run.tcl"
> source scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 125 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {fp_adder.v CLA.v count_leading_zeros.v CLA_4bit.v buffer.v fp_adder_buff.v} -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/work}
info:    File 'fp_adder.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/fp_adder.v' using search_path variable.  [CMD-126]
info:    File 'CLA.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/CLA.v' using search_path variable.  [CMD-126]
info:    File 'count_leading_zeros.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/count_leading_zeros.v' using search_path variable.  [CMD-126]
info:    File 'CLA_4bit.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/CLA_4bit.v' using search_path variable.  [CMD-126]
info:    File 'buffer.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/buffer.v' using search_path variable.  [CMD-126]
info:    File 'fp_adder_buff.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/fp_adder_buff.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
Top-most available layer for routing set to metal8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/WELLTAP NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 ...(35 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module fp_adder_buff
starting synthesize at 00:00:10(cpu)/0:04:26(wall) 63MB(vsz)/321MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell WELLTAP in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'fp_adder_buff' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/fp_adder_buff.v:1)[7])  [VLOG-400]
info:    synthesizing module 'buffer' (depth 2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/buffer.v:1)[7])  [VLOG-400]
info:    module 'buffer' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'buffer' (depth 2) (1#6) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/buffer.v:1)[7])  [VLOG-401]
info:    synthesizing module 'fp_adder' (depth 2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/fp_adder.v:1)[7])  [VLOG-400]
info:    synthesizing module 'CLA' (depth 3) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/CLA.v:1)[7])  [VLOG-400]
info:    synthesizing module 'CLA_4bit' (depth 4) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/CLA_4bit.v:1)[7])  [VLOG-400]
info:    module 'CLA_4bit' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'CLA_4bit' (depth 4) (2#6) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/CLA_4bit.v:1)[7])  [VLOG-401]
info:    module 'CLA' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'CLA' (depth 3) (3#6) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/CLA.v:1)[7])  [VLOG-401]
info:    synthesizing module 'count_leading_zeros' (depth 3) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/count_leading_zeros.v:1)[7])  [VLOG-400]
info:    module 'count_leading_zeros' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'count_leading_zeros' (depth 3) (4#6) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/count_leading_zeros.v:1)[7])  [VLOG-401]
info:    module 'fp_adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'fp_adder' (depth 2) (5#6) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/fp_adder.v:1)[7])  [VLOG-401]
info:    synthesizing module 'buffer__parameterized0' (depth 2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/buffer.v:1)[7])  [VLOG-400]
info:    module 'buffer__parameterized0' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'buffer__parameterized0' (depth 2) (5#6) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/buffer.v:1)[7])  [VLOG-401]
info:    module 'fp_adder_buff' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'fp_adder_buff' (depth 1) (6#6) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp_adder/fp_adder_buff.v:1)[7])  [VLOG-401]
info:    uniquifying module 'buffer__parameterized0' for 2 instances  [NL-105]
info:    uniquifying module 'buffer' for 3 instances  [NL-105]
info:    uniquifying module 'CLA_4bit' for 8 instances  [NL-105]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:13(cpu)/0:04:29(wall) 84MB(vsz)/345MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff/odb/2_synthesized.odb
info:    design 'fp_adder_buff' has no physical info  [WRITE-120]
warning: WrSdc.. design 'fp_adder_buff' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.1
> #set io_clock_period     4.0
> set clock_period        20.0
> 
> 
> create_clock -name vsysclk -period ${clock_period} [ get_ports clk ]
> #create_clock -name vsysclk -period ${io_clock_period} 
> 
> set_false_path -from [get_ports reset]
warning: Empty from list 
warning: could not find 1 objects:
             reset
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> 
> set_input_delay -clock vsysclk -rise 1 [all_inputs]
> set_output_delay -clock vsysclk -fall 0.5 [all_outputs] 
> 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       5|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+-------------+-----------+------------
                        |             |Area (squm)|Leakage (uW)
------------------------+-------------+-----------+------------
Design Name             |fp_adder_buff|           |            
  Total Instances       |         1909|       2418|      52.111
    Macros              |            0|          0|       0.000
    Pads                |            0|          0|       0.000
    Phys                |            0|          0|       0.000
    Blackboxes          |            0|          0|       0.000
    Cells               |         1909|       2418|      52.111
      Buffers           |            0|          0|       0.000
      Inverters         |          485|        258|       6.961
      Clock-Gates       |            5|         20|       0.296
      Combinational     |         1321|       1697|      37.101
      Latches           |            0|          0|       0.000
      FlipFlops         |           98|        443|       7.753
       Single-Bit FF    |           98|        443|       7.753
       Multi-Bit FF     |            0|          0|       0.000
       Clock-Gated      |           98|           |            
       Bits             |           98|        443|       7.753
         Load-Enabled   |            0|           |            
         Clock-Gated    |           98|           |            
  Tristate Pin Count    |            0|           |            
Physical Info           |Unplaced     |           |            
  Chip Size (mm x mm)   |             |          0|            
  Fixed Cell Area       |             |          0|            
    Phys Only           |            0|          0|            
  Placeable Area        |             |          0|            
  Movable Cell Area     |             |       2418|            
  Utilization (%)       |             |           |            
  Chip Utilization (%)  |             |           |            
  Total Wire Length (mm)|        0.000|           |            
  Longest Wire (mm)     |             |           |            
  Average Wire (mm)     |             |           |            
------------------------+-------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst en a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst en {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst en a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { sum[31] sum[30] sum[29] sum[28] sum[27] sum[26] sum[25] sum[24] sum[23] sum[22] sum[21] sum[20] sum[19] sum[18] sum[17] sum[16] sum[15] sum[14] sum[13] sum[12] sum[11] sum[10] sum[9] sum[8] sum[7] sum[6] sum[5] sum[4] sum[3] sum[2] sum[1] sum[0] overflow underflow }
# group_path -from clk rst en {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {sum[31]} {sum[30]} {sum[29]} {sum[28]} {sum[27]} {sum[26]} {sum[25]} {sum[24]} {sum[23]} {sum[22]} {sum[21]} {sum[20]} {sum[19]} {sum[18]} {sum[17]} {sum[16]} {sum[15]} {sum[14]} {sum[13]} {sum[12]} {sum[11]} {sum[10]} {sum[9]} {sum[8]} {sum[7]} {sum[6]} {sum[5]} {sum[4]} {sum[3]} {sum[2]} {sum[1]} {sum[0]} overflow underflow
> all_outputs
> group_path -name R2O -to { sum[31] sum[30] sum[29] sum[28] sum[27] sum[26] sum[25] sum[24] sum[23] sum[22] sum[21] sum[20] sum[19] sum[18] sum[17] sum[16] sum[15] sum[14] sum[13] sum[12] sum[11] sum[10] sum[9] sum[8] sum[7] sum[6] sum[5] sum[4] sum[3] sum[2] sum[1] sum[0] overflow underflow }
# group_path -to {sum[31]} {sum[30]} {sum[29]} {sum[28]} {sum[27]} {sum[26]} {sum[25]} {sum[24]} {sum[23]} {sum[22]} {sum[21]} {sum[20]} {sum[19]} {sum[18]} {sum[17]} {sum[16]} {sum[15]} {sum[14]} {sum[13]} {sum[12]} {sum[11]} {sum[10]} {sum[9]} {sum[8]} {sum[7]} {sum[6]} {sum[5]} {sum[4]} {sum[3]} {sum[2]} {sum[1]} {sum[0]} overflow underflow
> optimize -virtual
starting optimize at 00:00:13(cpu)/0:04:29(wall) 87MB(vsz)/345MB(peak)
Log file for child PID=28364:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.07/oasys.w1.07.log 
Log file for child PID=28365:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.07/oasys.w2.07.log 
Log file for child PID=28368:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.07/oasys.w3.07.log 
Log file for child PID=28372:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.07/oasys.w4.07.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 2347.2squm (#1, 0 secs)
info: optimized 'fp_adder_buff__genmod__0' area changed -697.5squm (x1), total 1649.7squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1649.7squm (#3, 0 secs)
done optimizing area at 00:00:27(cpu)/0:04:43(wall) 93MB(vsz)/365MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'fp_adder_buff' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1649.7squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ 16640.5ps
info: activated path group I2R @ 18882.6ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 19399.6ps
info: finished path group default @ 16640.5ps
info: finished path group I2R @ 18882.6ps
info: finished path group R2O @ 19399.6ps
info: reactivating path groups
info: reactivated path group default @ 16640.5ps
info: reactivated path group I2R @ 18882.6ps
info: reactivated path group R2O @ 19399.6ps
info: finished path group default @ 16640.5ps
info: finished path group I2R @ 18882.6ps
info: finished path group R2O @ 19399.6ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module fp_adder_buff
info: optimized 'fp_adder_buff__genmod__0' area recovered 2.1 squm (x1), total 2.1 squm (1#1), 9.34 secs
info: area recovery done, total area reduction: 2.13squm (0.13%), slack: 16576.2ps (-64.3ps) (9 secs / 39.9%)
done optimizing virtual at 00:00:37(cpu)/0:04:52(wall) 103MB(vsz)/365MB(peak)
finished optimize at 00:00:37(cpu)/0:04:52(wall) 103MB(vsz)/365MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: inRegA/Q_reg[24]/Q
    (Clocked by vsysclk R)
Endpoint: outRegS/Q_reg[30]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 19961.3
    (Clock shift: 20000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.7)
Data arrival time: 3385.1
Slack: 16576.2
Logic depth: 72
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      5                                   
inRegA/clk_gate_Q_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32              /PD_TOP        (1.10)
inRegA/Q_reg[24]/CK->Q   DFF_X1*                 rr    145.0    145.0    145.0      0.0      0.0      0.6     29.9      2              /PD_TOP        (1.10)
A32/i_0_516/A->ZN        INV_X8                  rf    154.7      9.7      9.7      0.0     15.3      0.9     13.5      3              /PD_TOP        (1.10)
A32/i_0_633/A2->ZN       NOR2_X4                 fr    191.8     37.1     37.1      0.0      4.5      0.9     12.9      3              /PD_TOP        (1.10)
A32/i_0_630/A->ZN        AOI21_X4*               rf    222.4     30.6     30.6      0.0     25.3      0.9     34.0      3              /PD_TOP        (1.10)
A32/i_0_628/B2->ZN       AOI21_X4                fr    261.1     38.7     38.7      0.0     15.3      0.6      8.1      2              /PD_TOP        (1.10)
A32/i_0_627/B2->ZN       OAI22_X4                rf    289.7     28.6     28.6      0.0     26.2      0.7      8.2      2              /PD_TOP        (1.10)
A32/i_0_626/B2->ZN       AOI22_X4                fr    342.6     52.9     52.9      0.0     12.6      0.6      8.1      2              /PD_TOP        (1.10)
A32/i_0_610/A->Z         XOR2_X2                 rr    442.2     99.6     99.6      0.0     29.4      1.4     21.3      5              /PD_TOP        (1.10)
A32/i_0_334/A2->ZN       NOR2_X4                 rf    463.7     21.5     21.5      0.0     65.8      1.0     13.4      3              /PD_TOP        (1.10)
A32/i_0_332/B2->ZN       AOI22_X4                fr    509.2     45.5     45.5      0.0      7.7      0.3      4.3      1              /PD_TOP        (1.10)
A32/i_0_331/A->ZN        OAI21_X4                rf    533.3     24.1     24.1      0.0     24.8      0.7      7.4      2              /PD_TOP        (1.10)
A32/i_0_330/C2->ZN       AOI222_X2               fr    654.3    121.0    121.0      0.0     10.7      0.8      9.1      2              /PD_TOP        (1.10)
A32/i_0_329/A2->ZN       AOI22_X4                rf    678.5     24.2     24.2      0.0     72.7      0.8      5.7      2              /PD_TOP        (1.10)
A32/i_0_328/C2->ZN       AOI222_X4               fr    835.6    157.1    157.1      0.0     12.9      1.0     34.7      3              /PD_TOP        (1.10)
A32/i_0_327/A->ZN        INV_X8                  rf    844.6      9.0      9.0      0.0     23.2      1.0      9.5      3              /PD_TOP        (1.10)
A32/i_0_266/C2->ZN       AOI222_X2               fr    937.8     93.2     93.2      0.0      4.0      0.4      3.0      1              /PD_TOP        (1.10)
A32/i_0_265/A->ZN        OAI221_X2               rf    982.0     44.2     44.2      0.0     50.2      0.4      3.0      1              /PD_TOP        (1.10)
A32/i_0_264/A->ZN        AOI221_X2               fr   1064.4     82.4     82.4      0.0     17.5      0.4      4.5      1              /PD_TOP        (1.10)
A32/i_0_263/B->ZN        OAI211_X2               rf   1097.7     33.3     33.3      0.0     48.9      0.4      3.0      1              /PD_TOP        (1.10)
A32/i_0_262/A->ZN        AOI221_X2               fr   1172.7     75.0     75.0      0.0     13.8      0.4      3.0      1              /PD_TOP        (1.10)
A32/i_0_261/A->ZN        OAI221_X2               rf   1217.8     45.1     45.1      0.0     43.5      0.4      4.4      1              /PD_TOP        (1.10)
A32/i_0_246/B1->ZN       OAI21_X4*               fr   1318.9    101.1    101.1      0.0     19.3     13.6    226.9     46              /PD_TOP        (1.10)
A32/i_0_172/B2->ZN       AOI21_X4                rf   1340.4     21.5     21.0      0.5     15.3      0.8     12.4      3              /PD_TOP        (1.10)
A32/CLA_dut/cla1/i_0_13/A2->ZN
                         NOR2_X4                 fr   1369.2     28.8     28.8      0.0     11.0      0.3      4.3      1              /PD_TOP        (1.10)
A32/CLA_dut/cla1/i_0_10/B1->ZN
                         OAI21_X4                rf   1387.1     17.9     17.9      0.0     15.5      0.6      7.6      2              /PD_TOP        (1.10)
A32/CLA_dut/cla1/i_0_9/A->ZN
                         AOI21_X4                fr   1454.5     67.4     67.4      0.0     10.8      0.3     25.7      1              /PD_TOP        (1.10)
A32/CLA_dut/cla1/i_0_8/A->ZN
                         INV_X8                  rf   1460.9      6.4      6.4      0.0     46.8      0.3      4.2      1              /PD_TOP        (1.10)
A32/CLA_dut/cla1/i_0_7/A->ZN
                         OAI21_X4                fr   1480.8     19.9     19.9      0.0      3.4      0.6      8.5      2              /PD_TOP        (1.10)
A32/CLA_dut/cla1/i_0_0/B2->ZN
                         AOI21_X4                rf   1500.9     20.1     20.1      0.0     23.3      0.6      7.8      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_4_cla/i_0_13/B1->ZN
                         AOI22_X4*               fr   1573.1     72.2     72.2      0.0      9.1      0.6     29.2      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_4_cla/i_0_12/A->ZN
                         INV_X8                  rf   1580.0      6.9      6.9      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_4_cla/i_0_10/B1->ZN
                         AOI22_X4*               fr   1649.6     69.6     69.6      0.0      3.4      0.6     29.2      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_4_cla/i_0_9/A->ZN
                         INV_X8                  rf   1656.5      6.9      6.9      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_4_cla/i_0_7/B1->ZN
                         AOI22_X4                fr   1699.9     43.4     43.4      0.0      3.4      0.6      7.9      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_4_cla/i_0_0/B1->ZN
                         OAI21_X4                rf   1720.8     20.9     20.9      0.0     29.2      0.6      7.8      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_8_cla/i_0_13/B1->ZN
                         AOI22_X4*               fr   1793.8     73.0     73.0      0.0     10.8      0.6     29.2      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_8_cla/i_0_12/A->ZN
                         INV_X8                  rf   1800.7      6.9      6.9      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_8_cla/i_0_10/B1->ZN
                         AOI22_X4*               fr   1870.3     69.6     69.6      0.0      3.4      0.6     29.2      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_8_cla/i_0_9/A->ZN
                         INV_X8                  rf   1877.2      6.9      6.9      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_8_cla/i_0_7/B1->ZN
                         AOI22_X4                fr   1920.6     43.4     43.4      0.0      3.4      0.6      7.9      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_8_cla/i_0_0/B1->ZN
                         OAI21_X4                rf   1941.5     20.9     20.9      0.0     29.2      0.6      7.8      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_12_cla/i_0_13/B1->ZN
                         AOI22_X4*               fr   2014.5     73.0     73.0      0.0     10.8      0.6     29.2      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_12_cla/i_0_12/A->ZN
                         INV_X8                  rf   2021.4      6.9      6.9      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_12_cla/i_0_10/B1->ZN
                         AOI22_X4*               fr   2091.0     69.6     69.6      0.0      3.4      0.6     29.2      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_12_cla/i_0_9/A->ZN
                         INV_X8                  rf   2097.9      6.9      6.9      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_12_cla/i_0_7/B1->ZN
                         AOI22_X4                fr   2141.3     43.4     43.4      0.0      3.4      0.6      7.9      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_12_cla/i_0_0/B1->ZN
                         OAI21_X4                rf   2162.2     20.9     20.9      0.0     29.2      0.6      7.8      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_16_cla/i_0_13/B1->ZN
                         AOI22_X4*               fr   2235.2     73.0     73.0      0.0     10.8      0.6     29.2      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_16_cla/i_0_12/A->ZN
                         INV_X8                  rf   2242.1      6.9      6.9      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_16_cla/i_0_10/B1->ZN
                         AOI22_X4*               fr   2311.7     69.6     69.6      0.0      3.4      0.6     29.2      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_16_cla/i_0_9/A->ZN
                         INV_X8                  rf   2318.6      6.9      6.9      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_16_cla/i_0_7/B1->ZN
                         AOI22_X4                fr   2362.0     43.4     43.4      0.0      3.4      0.6      7.9      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_16_cla/i_0_0/B1->ZN
                         OAI21_X4                rf   2382.9     20.9     20.9      0.0     29.2      0.6      7.8      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_20_cla/i_0_13/B1->ZN
                         AOI22_X4*               fr   2455.9     73.0     73.0      0.0     10.8      0.6     29.2      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_20_cla/i_0_12/A->ZN
                         INV_X8                  rf   2462.8      6.9      6.9      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_20_cla/i_0_10/B1->ZN
                         AOI22_X4*               fr   2532.4     69.6     69.6      0.0      3.4      0.6     29.2      2              /PD_TOP        (1.10)
A32/CLA_dut/genblk1_20_cla/i_0_3/A->ZN
                         XNOR2_X2                rf   2573.8     41.4     41.4      0.0     15.3      2.0     26.3      6              /PD_TOP        (1.10)
A32/count_leading_zeros_instance/i_0_40/A1->ZN
                         NOR4_X4*                fr   2692.3    118.5    118.5      0.0     30.8      0.9     32.4      3              /PD_TOP        (1.10)
A32/count_leading_zeros_instance/i_0_39/A->ZN
                         INV_X8                  rf   2699.2      6.9      6.9      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
A32/count_leading_zeros_instance/i_0_35/A->ZN
                         AOI21_X4                fr   2745.7     46.5     46.5      0.0      3.4      0.9     12.1      3              /PD_TOP        (1.10)
A32/i_17/i_2/A->S        HA_X1*                  rr   2943.0    197.3    197.3      0.0     30.8      4.0     73.1     12              /PD_TOP        (1.10)
A32/i_0_540/A->ZN        INV_X32                 rf   2953.6     10.6     10.5      0.1     15.3      3.8     47.5     11              /PD_TOP        (1.10)
A32/i_0_168/B1->ZN       AOI22_X4*               fr   3024.2     70.6     70.5      0.1      5.0      0.6     29.3      2              /PD_TOP        (1.10)
A32/i_0_167/A->ZN        INV_X8                  rf   3031.1      6.9      6.9      0.0     15.3      0.3      4.4      1              /PD_TOP        (1.10)
A32/i_0_162/B1->ZN       OAI22_X4                fr   3072.9     41.8     41.8      0.0      3.5      0.7      8.5      2              /PD_TOP        (1.10)
A32/i_0_161/B2->ZN       AOI22_X4                rf   3102.4     29.5     29.5      0.0     35.4      0.7      8.2      2              /PD_TOP        (1.10)
A32/i_0_160/B2->ZN       AOI22_X4                fr   3156.6     54.2     54.2      0.0     14.0      0.6      8.6      2              /PD_TOP        (1.10)
A32/i_0_159/A2->ZN       NAND2_X4                rf   3180.1     23.5     23.5      0.0     30.0      0.9     13.2      3              /PD_TOP        (1.10)
A32/i_0_158/A2->ZN       NOR2_X4*                fr   3239.8     59.7     59.7      0.0     10.5      0.5     29.9      2              /PD_TOP        (1.10)
A32/i_0_157/A->ZN        INV_X8                  rf   3246.2      6.4      6.4      0.0     15.3      0.3      2.7      1              /PD_TOP        (1.10)
A32/i_0_152/B2->ZN       AOI221_X2               fr   3328.5     82.3     82.3      0.0      3.3      0.4      4.5      1              /PD_TOP        (1.10)
A32/i_0_151/B2->ZN       AOI22_X2                rf   3356.7     28.2     28.2      0.0     49.0      0.3      2.6      1              /PD_TOP        (1.10)
outRegS/i_0_32/A2->ZN    AND2_X4                 ff   3385.1     28.4     28.4      0.0     11.8      0.3      1.4      1              /PD_TOP        (1.10)
outRegS/Q_reg[30]/D      DFF_X1                   f   3385.1      0.0               0.0      4.8                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: rst
    (Clocked by vsysclk R)
Endpoint: inRegA/clk_gate_Q_reg/E
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 19914.9
    (Clock shift: 20000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 85.1)
Data arrival time: 1032.3
Slack: 18882.6
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
rst                      {set_input_delay}        r   1000.0   1000.0   1000.0                        4.3     92.0      8                                   
inRegA/i_0_0/A2->ZN      OR2_X4                  rr   1032.3     32.2     32.2      0.0    100.0      0.3      1.2      1              /PD_TOP        (1.10)
inRegA/clk_gate_Q_reg/E  CLKGATETST_X2            r   1032.3      0.1               0.1      5.2                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: outRegO/Q_reg[0]/Q
    (Clocked by vsysclk R)
Endpoint: overflow
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 19500.0
    (Clock shift: 20000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 100.4
Slack: 19399.6
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      5                                   
outRegO/Q_reg[0]/CK->Q   DFF_X1                  rf    100.3    100.3    100.3      0.0      0.0      2.6     16.8      2              /PD_TOP        (1.10)
overflow                                          f    100.4      0.1               0.1     20.7                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|  16576.2
2    |I2R    | 1.000|      0.0|  18882.6
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|  19399.6
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 112.400000 -bottom 82.4 -top 112.400000
info:    create placement blockage 'blk_top' (0.000000 82.400000) (112.400000 112.400000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 112.400000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (112.400000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 112.400000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 112.400000)  [FP-103]
> create_blockage -name blk_right -type macro -left 82.4 -right 112.400000 -bottom 0 -top 112.400000
info:    create placement blockage 'blk_right' (82.400000 0.000000) (112.400000 112.400000)  [FP-103]
> optimize -place
starting optimize at 00:00:37(cpu)/0:04:53(wall) 104MB(vsz)/365MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 68.97% average utilization: 60.64%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 16576.2ps
info:	placing 101 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 62.46% average utilization: 61.21%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              5964.93
Average Wire      =                59.06
Longest Wire      =                62.52
Shortest Wire     =                55.77
WNS               = 16576.2ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 16576.2ps
done optimize placement at 00:00:39(cpu)/0:04:54(wall) 295MB(vsz)/613MB(peak)
finished optimize at 00:00:39(cpu)/0:04:54(wall) 295MB(vsz)/613MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_adder_buff/rpt/area.rpt
