$version Generated by VerilatedVcd $end
$date Tue Mar 29 15:26:26 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 * clock $end
  $var wire  1 + reset $end
  $scope module RegTester $end
   $var wire  1 * clock $end
   $var wire  1 ) doneReg $end
   $var wire  1 * dut_clock $end
   $var wire  3 # dut_io_out_0 [2:0] $end
   $var wire  3 $ dut_io_out_1 [2:0] $end
   $var wire  3 % dut_io_out_2 [2:0] $end
   $var wire  3 & dut_io_out_5 [2:0] $end
   $var wire  3 ' dut_io_out_6 [2:0] $end
   $var wire  3 ( dut_io_out_7 [2:0] $end
   $var wire  1 + dut_reset $end
   $var wire  1 + reset $end
   $scope module dut $end
    $var wire  1 * clock $end
    $var wire  3 # io_out_0 [2:0] $end
    $var wire  3 $ io_out_1 [2:0] $end
    $var wire  3 % io_out_2 [2:0] $end
    $var wire  3 & io_out_5 [2:0] $end
    $var wire  3 ' io_out_6 [2:0] $end
    $var wire  3 ( io_out_7 [2:0] $end
    $var wire  1 + reset $end
    $var wire  3 # vecReg_0 [2:0] $end
    $var wire  3 $ vecReg_1 [2:0] $end
    $var wire  3 % vecReg_2 [2:0] $end
    $var wire  3 & vecReg_5 [2:0] $end
    $var wire  3 ' vecReg_6 [2:0] $end
    $var wire  3 ( vecReg_7 [2:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b000 #
b000 $
b000 %
b000 &
b000 '
b000 (
0)
0*
1+
#1
1*
#2
#3
#4
#5
#6
0*
#7
#8
#9
#10
0+
#11
b011 #
b110 $
b010 %
b100 &
b111 '
b001 (
1)
1*
#12
#13
#14
#15
#16
0*
#17
#18
#19
#20
