// Seed: 2417978496
`define pp_1 0
module module_0 (
    input logic id_0
);
  logic id_1;
  type_7 id_2 (
      .id_0(1),
      .id_1(1'b0 + id_1)
  );
  assign id_1 = id_1;
  logic id_3;
  tri [1] id_4;
endmodule
typedef module_0 [{  1 'b0 } : `pp_1] id_2;
`timescale 1 ps / 1ps
