Analysis & Synthesis report for RISC-V-Processor
Fri Nov 26 20:46:34 2021
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated
 15. Parameter Settings for User Entity Instance: memory:mem0|ram:ram0|altsyncram:altsyncram_component
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "sig_translate:st0"
 19. Port Connectivity Checks: "register:reg0"
 20. Port Connectivity Checks: "output_hex_ascii:out_number|ascii_to_digit:comb_96"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 26 20:46:34 2021       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; RISC-V-Processor                            ;
; Top-level Entity Name              ; RISC_V_Processor                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,219                                       ;
;     Total combinational functions  ; 3,051                                       ;
;     Dedicated logic registers      ; 1,556                                       ;
; Total registers                    ; 1556                                        ;
; Total pins                         ; 39                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; RISC_V_Processor   ; RISC-V-Processor   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+----------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                                                   ; Library ;
+----------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; memory_init.hex                  ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/memory_init.hex            ;         ;
; RISC_V_Processor.v               ; yes             ; User Verilog HDL File                 ; C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v         ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File                 ; C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/ALU.v                      ;         ;
; immediate_constructor.v          ; yes             ; User Verilog HDL File                 ; C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/immediate_constructor.v    ;         ;
; memory.v                         ; yes             ; User Verilog HDL File                 ; C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/memory.v                   ;         ;
; register.v                       ; yes             ; User Verilog HDL File                 ; C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/register.v                 ;         ;
; ram.v                            ; yes             ; User Wizard-Generated File            ; C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/ram.v                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                          ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                              ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                            ;         ;
; db/altsyncram_7st1.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/altsyncram_7st1.tdf     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc                                                         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                     ;         ;
; db/lpm_divide_5bm.tdf            ; yes             ; Auto-Generated Megafunction           ; C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/lpm_divide_5bm.tdf      ;         ;
; db/sign_div_unsign_slh.tdf       ; yes             ; Auto-Generated Megafunction           ; C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/sign_div_unsign_slh.tdf ;         ;
; db/alt_u_div_87f.tdf             ; yes             ; Auto-Generated Megafunction           ; C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/alt_u_div_87f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction           ; C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction           ; C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/add_sub_8pc.tdf         ;         ;
+----------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 4,219      ;
;                                             ;            ;
; Total combinational functions               ; 3051       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 2168       ;
;     -- 3 input functions                    ; 661        ;
;     -- <=2 input functions                  ; 222        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 2781       ;
;     -- arithmetic mode                      ; 270        ;
;                                             ;            ;
; Total registers                             ; 1556       ;
;     -- Dedicated logic registers            ; 1556       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 39         ;
; Total memory bits                           ; 131072     ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; clock32[5] ;
; Maximum fan-out                             ; 1548       ;
; Total fan-out                               ; 16443      ;
; Average fan-out                             ; 3.49       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Entity Name           ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |RISC_V_Processor                            ; 3051 (523)          ; 1556 (494)                ; 131072      ; 0            ; 0       ; 0         ; 39   ; 0            ; |RISC_V_Processor                                                                                                 ; RISC_V_Processor      ; work         ;
;    |alu:alu0|                                ; 631 (631)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_V_Processor|alu:alu0                                                                                        ; alu                   ; work         ;
;    |immediate_constructor:id_immc|           ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_V_Processor|immediate_constructor:id_immc                                                                   ; immediate_constructor ; work         ;
;    |lpm_divide:Mod0|                         ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_V_Processor|lpm_divide:Mod0                                                                                 ; lpm_divide            ; work         ;
;       |lpm_divide_5bm:auto_generated|        ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_V_Processor|lpm_divide:Mod0|lpm_divide_5bm:auto_generated                                                   ; lpm_divide_5bm        ; work         ;
;          |sign_div_unsign_slh:divider|       ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_V_Processor|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh   ; work         ;
;             |alt_u_div_87f:divider|          ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_V_Processor|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_87f:divider ; alt_u_div_87f         ; work         ;
;    |memory:mem0|                             ; 112 (112)           ; 2 (2)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_V_Processor|memory:mem0                                                                                     ; memory                ; work         ;
;       |ram:ram0|                             ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_V_Processor|memory:mem0|ram:ram0                                                                            ; ram                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_V_Processor|memory:mem0|ram:ram0|altsyncram:altsyncram_component                                            ; altsyncram            ; work         ;
;             |altsyncram_7st1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_V_Processor|memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated             ; altsyncram_7st1       ; work         ;
;    |output_hex_ascii:out_number|             ; 128 (90)            ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_V_Processor|output_hex_ascii:out_number                                                                     ; output_hex_ascii      ; work         ;
;       |ascii_to_digit:comb_96|               ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_V_Processor|output_hex_ascii:out_number|ascii_to_digit:comb_96                                              ; ascii_to_digit        ; work         ;
;    |pc_reg:pcreg0|                           ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_V_Processor|pc_reg:pcreg0                                                                                   ; pc_reg                ; work         ;
;    |register:reg0|                           ; 1560 (1560)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_V_Processor|register:reg0                                                                                   ; register              ; work         ;
;    |sig_translate:st0|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_V_Processor|sig_translate:st0                                                                               ; sig_translate         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; Name                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF             ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; memory_init.hex ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 21.1    ; N/A          ; N/A          ; |RISC_V_Processor|memory:mem0|ram:ram0 ; ram.v           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; if_pc[0]                               ; Merged with if_pc_4[0]                      ;
; id_pc[0]                               ; Merged with id_pc_4[0]                      ;
; if_pc[1]                               ; Merged with if_pc_4[1]                      ;
; ex_pc[0]                               ; Merged with ex_pc_4[0]                      ;
; id_pc[1]                               ; Merged with id_pc_4[1]                      ;
; ex_pc_4[1]                             ; Merged with ex_pc[1]                        ;
; state[3..9,11..15]                     ; Merged with state[10]                       ;
; id_sig_branch                          ; Merged with id_Btype                        ;
; state[10]                              ; Stuck at GND due to stuck port data_in      ;
; if_pc[2]                               ; Merged with if_pc_4[2]                      ;
; id_pc[2]                               ; Merged with id_pc_4[2]                      ;
; ex_pc_4[2]                             ; Merged with ex_pc[2]                        ;
; register:reg0|xx[0][7]                 ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][5]                 ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][6]                 ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][1]                 ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][2]                 ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][3]                 ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][4]                 ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][0]                 ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][8]                 ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][9]                 ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][10]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][11]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][12]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][13]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][15]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][22]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][23]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][20]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][21]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][24]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][31]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][30]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][29]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][28]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][27]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][26]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][25]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][19]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][18]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][17]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][16]                ; Stuck at GND due to stuck port clock_enable ;
; register:reg0|xx[0][14]                ; Stuck at GND due to stuck port clock_enable ;
; clock32[6..31]                         ; Lost fanout                                 ;
; Total Number of Removed Registers = 81 ;                                             ;
+----------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                            ;
+---------------+---------------------------+----------------------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                                     ;
+---------------+---------------------------+----------------------------------------------------------------------------+
; state[10]     ; Stuck at GND              ; register:reg0|xx[0][7], register:reg0|xx[0][5], register:reg0|xx[0][6],    ;
;               ; due to stuck port data_in ; register:reg0|xx[0][1], register:reg0|xx[0][2], register:reg0|xx[0][3],    ;
;               ;                           ; register:reg0|xx[0][4], register:reg0|xx[0][0], register:reg0|xx[0][8],    ;
;               ;                           ; register:reg0|xx[0][9], register:reg0|xx[0][10], register:reg0|xx[0][11],  ;
;               ;                           ; register:reg0|xx[0][12], register:reg0|xx[0][13], register:reg0|xx[0][15], ;
;               ;                           ; register:reg0|xx[0][22], register:reg0|xx[0][23], register:reg0|xx[0][20], ;
;               ;                           ; register:reg0|xx[0][21], register:reg0|xx[0][24], register:reg0|xx[0][31], ;
;               ;                           ; register:reg0|xx[0][30], register:reg0|xx[0][29], register:reg0|xx[0][28], ;
;               ;                           ; register:reg0|xx[0][27], register:reg0|xx[0][26], register:reg0|xx[0][25], ;
;               ;                           ; register:reg0|xx[0][19], register:reg0|xx[0][18], register:reg0|xx[0][17], ;
;               ;                           ; register:reg0|xx[0][16], register:reg0|xx[0][14]                           ;
+---------------+---------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1556  ;
; Number of registers using Synchronous Clear  ; 46    ;
; Number of registers using Synchronous Load   ; 53    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1516  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RISC_V_Processor|output_hex_ascii:out_number|control[0] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[7][2]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[6][0]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[5][19]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[4][7]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[3][0]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[15][7]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[14][2]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[8][21]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[2][3]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RISC_V_Processor|state[2]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[31][22]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[30][20]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[29][18]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[28][29]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[27][20]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[26][11]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[25][21]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[24][28]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[23][6]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[22][13]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[21][2]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[20][12]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[19][28]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[18][29]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[17][19]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[16][2]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[13][12]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[12][26]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[11][29]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[10][10]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[9][8]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|register:reg0|xx[1][21]                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |RISC_V_Processor|id_imm[28]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RISC_V_Processor|mem_pc_new[15]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |RISC_V_Processor|id_imm[17]                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RISC_V_Processor|id_imm[7]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_V_Processor|pc_reg:pcreg0|pcnter[29]               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |RISC_V_Processor|id_imm[4]                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |RISC_V_Processor|mem_reg_wb[26]                         ;
; 33:1               ; 24 bits   ; 528 LEs       ; 528 LEs              ; 0 LEs                  ; Yes        ; |RISC_V_Processor|id_reg_r2[22]                          ;
; 33:1               ; 24 bits   ; 528 LEs       ; 528 LEs              ; 0 LEs                  ; Yes        ; |RISC_V_Processor|id_reg_r1[9]                           ;
; 16:1               ; 6 bits    ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; Yes        ; |RISC_V_Processor|ex_alu_res[11]                         ;
; 16:1               ; 7 bits    ; 70 LEs        ; 49 LEs               ; 21 LEs                 ; Yes        ; |RISC_V_Processor|ex_alu_res[23]                         ;
; 17:1               ; 4 bits    ; 44 LEs        ; 28 LEs               ; 16 LEs                 ; Yes        ; |RISC_V_Processor|ex_alu_res[7]                          ;
; 17:1               ; 3 bits    ; 33 LEs        ; 24 LEs               ; 9 LEs                  ; Yes        ; |RISC_V_Processor|ex_alu_res[27]                         ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |RISC_V_Processor|ex_alu_res[2]                          ;
; 18:1               ; 2 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |RISC_V_Processor|ex_alu_res[28]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |RISC_V_Processor|memory:mem0|store_data[3]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISC_V_Processor|memory:mem0|store_data[21]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISC_V_Processor|memory:mem0|q[13]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISC_V_Processor|memory:mem0|store_data[25]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISC_V_Processor|memory:mem0|store_data[15]             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |RISC_V_Processor|digit_write[13]                        ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |RISC_V_Processor|digit_write[12]                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RISC_V_Processor|memory:mem0|q[30]                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |RISC_V_Processor|digit_write[5]                         ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |RISC_V_Processor|digit_write[2]                         ;
; 33:1               ; 8 bits    ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |RISC_V_Processor|register:reg0|r2[5]                    ;
; 33:1               ; 8 bits    ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |RISC_V_Processor|register:reg0|r1[5]                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |RISC_V_Processor|output_hex_ascii:out_number|oc[3]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:mem0|ram:ram0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                        ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                        ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; memory_init.hex      ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_7st1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                ;
; LPM_WIDTHD             ; 3              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; memory:mem0|ram:ram0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 32                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 32                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                             ;
+-------------------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sig_translate:st0"                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Stype ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Utype ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Jtype ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:reg0"                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; led_out ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (10 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_hex_ascii:out_number|ascii_to_digit:comb_96" ;
+----------+-------+----------+--------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                          ;
+----------+-------+----------+--------------------------------------------------+
; ascii[7] ; Input ; Info     ; Stuck at GND                                     ;
+----------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 39                          ;
; cycloneiii_ff         ; 1556                        ;
;     ENA               ; 1460                        ;
;     ENA SCLR          ; 3                           ;
;     ENA SCLR SLD      ; 11                          ;
;     ENA SLD           ; 42                          ;
;     SCLR              ; 32                          ;
;     plain             ; 8                           ;
; cycloneiii_lcell_comb ; 3056                        ;
;     arith             ; 270                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 64                          ;
;         3 data inputs ; 205                         ;
;     normal            ; 2786                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 149                         ;
;         3 data inputs ; 456                         ;
;         4 data inputs ; 2168                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 25.00                       ;
; Average LUT depth     ; 9.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Fri Nov 26 20:46:24 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V-Processor -c RISC-V-Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (12021): Found 6 design units, including 6 entities, in source file risc_v_processor.v
    Info (12023): Found entity 1: ascii_to_digit File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 1
    Info (12023): Found entity 2: output_int32_ascii File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 25
    Info (12023): Found entity 3: output_hex_ascii File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 80
    Info (12023): Found entity 4: pc_reg File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 127
    Info (12023): Found entity 5: sig_translate File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 141
    Info (12023): Found entity 6: RISC_V_Processor File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 173
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/ALU.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file immediate_constructor.v
    Info (12023): Found entity 1: immediate_constructor File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/immediate_constructor.v Line: 1
Warning (10463): Verilog HDL Declaration warning at memory.v(6): "type" is SystemVerilog-2005 keyword File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/memory.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/ram.v Line: 40
Critical Warning (10846): Verilog HDL Instantiation warning at RISC_V_Processor.v(60): instance has no name File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 60
Critical Warning (10846): Verilog HDL Instantiation warning at RISC_V_Processor.v(107): instance has no name File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 107
Info (12127): Elaborating entity "RISC_V_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RISC_V_Processor.v(299): object "id_wire_opcode" assigned a value but never read File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 299
Warning (10036): Verilog HDL or VHDL warning at RISC_V_Processor.v(373): object "ex_sig_store" assigned a value but never read File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 373
Warning (10036): Verilog HDL or VHDL warning at RISC_V_Processor.v(378): object "ex_Stype" assigned a value but never read File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 378
Warning (10036): Verilog HDL or VHDL warning at RISC_V_Processor.v(379): object "ex_Btype" assigned a value but never read File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 379
Warning (10036): Verilog HDL or VHDL warning at RISC_V_Processor.v(380): object "ex_Utype" assigned a value but never read File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 380
Warning (10036): Verilog HDL or VHDL warning at RISC_V_Processor.v(381): object "ex_Jtype" assigned a value but never read File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 381
Warning (10036): Verilog HDL or VHDL warning at RISC_V_Processor.v(382): object "ex_Rtype" assigned a value but never read File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 382
Warning (10036): Verilog HDL or VHDL warning at RISC_V_Processor.v(395): object "ex_rs1" assigned a value but never read File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 395
Warning (10036): Verilog HDL or VHDL warning at RISC_V_Processor.v(396): object "ex_rs2" assigned a value but never read File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 396
Warning (10036): Verilog HDL or VHDL warning at RISC_V_Processor.v(397): object "ex_rd" assigned a value but never read File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 397
Warning (10036): Verilog HDL or VHDL warning at RISC_V_Processor.v(401): object "ex_reg_r2" assigned a value but never read File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 401
Warning (10230): Verilog HDL assignment warning at RISC_V_Processor.v(451): truncated value with size 32 to match size of target (1) File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 451
Warning (10230): Verilog HDL assignment warning at RISC_V_Processor.v(552): truncated value with size 32 to match size of target (8) File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 552
Warning (10230): Verilog HDL assignment warning at RISC_V_Processor.v(570): truncated value with size 32 to match size of target (8) File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 570
Warning (10230): Verilog HDL assignment warning at RISC_V_Processor.v(613): truncated value with size 32 to match size of target (16) File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 613
Warning (10230): Verilog HDL assignment warning at RISC_V_Processor.v(615): truncated value with size 16 to match size of target (4) File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 615
Info (12128): Elaborating entity "output_hex_ascii" for hierarchy "output_hex_ascii:out_number" File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 214
Warning (10230): Verilog HDL assignment warning at RISC_V_Processor.v(98): truncated value with size 32 to match size of target (8) File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 98
Warning (10230): Verilog HDL assignment warning at RISC_V_Processor.v(99): truncated value with size 32 to match size of target (8) File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 99
Warning (10230): Verilog HDL assignment warning at RISC_V_Processor.v(100): truncated value with size 32 to match size of target (8) File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 100
Warning (10230): Verilog HDL assignment warning at RISC_V_Processor.v(101): truncated value with size 32 to match size of target (8) File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 101
Info (12128): Elaborating entity "ascii_to_digit" for hierarchy "output_hex_ascii:out_number|ascii_to_digit:comb_96" File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 107
Info (12128): Elaborating entity "pc_reg" for hierarchy "pc_reg:pcreg0" File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 229
Info (12128): Elaborating entity "register" for hierarchy "register:reg0" File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 271
Info (12128): Elaborating entity "sig_translate" for hierarchy "sig_translate:st0" File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 322
Info (12128): Elaborating entity "immediate_constructor" for hierarchy "immediate_constructor:id_immc" File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 337
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu0" File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 393
Info (12128): Elaborating entity "memory" for hierarchy "memory:mem0" File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 449
Warning (10230): Verilog HDL assignment warning at memory.v(41): truncated value with size 32 to match size of target (24) File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/memory.v Line: 41
Warning (10230): Verilog HDL assignment warning at memory.v(44): truncated value with size 32 to match size of target (16) File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/memory.v Line: 44
Info (12128): Elaborating entity "ram" for hierarchy "memory:mem0|ram:ram0" File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/memory.v Line: 77
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:mem0|ram:ram0|altsyncram:altsyncram_component" File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/ram.v Line: 92
Info (12130): Elaborated megafunction instantiation "memory:mem0|ram:ram0|altsyncram:altsyncram_component" File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/ram.v Line: 92
Info (12133): Instantiated megafunction "memory:mem0|ram:ram0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/ram.v Line: 92
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "memory_init.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7st1.tdf
    Info (12023): Found entity 1: altsyncram_7st1 File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/altsyncram_7st1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7st1" for hierarchy "memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 613
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 613
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 613
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf
    Info (12023): Found entity 1: lpm_divide_5bm File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/lpm_divide_5bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/sign_div_unsign_slh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/alt_u_div_87f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/add_sub_8pc.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "decimal_out[3]" is stuck at GND File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 175
    Warning (13410): Pin "digit_out[0]" is stuck at GND File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 174
Info (286030): Timing-Driven Synthesis is running
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/output_files/RISC-V-Processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "button_in[1]" File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 179
    Warning (15610): No output dependent on input pin "button_in[2]" File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 179
    Warning (15610): No output dependent on input pin "button_in[3]" File: C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v Line: 179
Info (21057): Implemented 4379 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 4308 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4906 megabytes
    Info: Processing ended: Fri Nov 26 20:46:34 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/output_files/RISC-V-Processor.map.smsg.


