|RESDMAC
INT <= registers:u_registers.INT_O_
_SIZ1 <= _SIZ1.DB_MAX_OUTPUT_PORT_TYPE
R_W_IO <> R_W_IO
_AS_IO <> _AS_IO
_DS_IO <> _DS_IO
_DSACK_IO[0] <> _DSACK_IO[0]
_DSACK_IO[1] <> _DSACK_IO[1]
DATA_IO[0] <> DATA_IO[0]
DATA_IO[1] <> DATA_IO[1]
DATA_IO[2] <> DATA_IO[2]
DATA_IO[3] <> DATA_IO[3]
DATA_IO[4] <> DATA_IO[4]
DATA_IO[5] <> DATA_IO[5]
DATA_IO[6] <> DATA_IO[6]
DATA_IO[7] <> DATA_IO[7]
DATA_IO[8] <> DATA_IO[8]
DATA_IO[9] <> DATA_IO[9]
DATA_IO[10] <> DATA_IO[10]
DATA_IO[11] <> DATA_IO[11]
DATA_IO[12] <> DATA_IO[12]
DATA_IO[13] <> DATA_IO[13]
DATA_IO[14] <> DATA_IO[14]
DATA_IO[15] <> DATA_IO[15]
DATA_IO[16] <> DATA_IO[16]
DATA_IO[17] <> DATA_IO[17]
DATA_IO[18] <> DATA_IO[18]
DATA_IO[19] <> DATA_IO[19]
DATA_IO[20] <> DATA_IO[20]
DATA_IO[21] <> DATA_IO[21]
DATA_IO[22] <> DATA_IO[22]
DATA_IO[23] <> DATA_IO[23]
DATA_IO[24] <> DATA_IO[24]
DATA_IO[25] <> DATA_IO[25]
DATA_IO[26] <> DATA_IO[26]
DATA_IO[27] <> DATA_IO[27]
DATA_IO[28] <> DATA_IO[28]
DATA_IO[29] <> DATA_IO[29]
DATA_IO[30] <> DATA_IO[30]
DATA_IO[31] <> DATA_IO[31]
_STERM => _STERM.IN1
SCLK => SCLK.IN3
_CS => _CS.IN1
_RST => _.IN1
_BERR => DSK0_IN_.IN1
_BERR => DSK1_IN_.IN1
ADDR[2] => ADDR[2].IN1
ADDR[3] => A3.IN2
ADDR[4] => ADDR[4].IN1
ADDR[5] => ADDR[5].IN1
ADDR[6] => ADDR[6].IN1
BR <= CPU_SM:u_CPU_SM.BREQ
_BG => _BG.IN1
_BGACK_IO <> _BGACK_IO
_DMAEN <= CPUSM_BGACK.DB_MAX_OUTPUT_PORT_TYPE
_DREQ => DREQ_.IN0
INTA => INTA.IN1
_DACK <= SCSI_SM:u_SCSI_SM.DACK_o
_CSS <= SCSI_SM:u_SCSI_SM.SCSI_CS_o
_IOR <= _IOR.DB_MAX_OUTPUT_PORT_TYPE
_IOW <= _IOW.DB_MAX_OUTPUT_PORT_TYPE
PD_PORT[0] <> PD_PORT[0]
PD_PORT[1] <> PD_PORT[1]
PD_PORT[2] <> PD_PORT[2]
PD_PORT[3] <> PD_PORT[3]
PD_PORT[4] <> PD_PORT[4]
PD_PORT[5] <> PD_PORT[5]
PD_PORT[6] <> PD_PORT[6]
PD_PORT[7] <> PD_PORT[7]
PD_PORT[8] <> PD_PORT[8]
PD_PORT[9] <> PD_PORT[9]
PD_PORT[10] <> PD_PORT[10]
PD_PORT[11] <> PD_PORT[11]
PD_PORT[12] <> PD_PORT[12]
PD_PORT[13] <> PD_PORT[13]
PD_PORT[14] <> PD_PORT[14]
PD_PORT[15] <> PD_PORT[15]
_LED_RD <= _LED_RD.DB_MAX_OUTPUT_PORT_TYPE
_LED_WR <= _LED_WR.DB_MAX_OUTPUT_PORT_TYPE
_LED_DMA <= CPUSM_BGACK.DB_MAX_OUTPUT_PORT_TYPE
OWN <= CPUSM_BGACK.DB_MAX_OUTPUT_PORT_TYPE
DATA_OE_ <= datapath:u_datapath.DATA_OE_
PDATA_OE_ <= PDATA_OE_.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|registers:u_registers
ADDR[0] => ADDR[0].IN1
ADDR[1] => ADDR[1].IN1
ADDR[2] => ADDR[2].IN1
ADDR[3] => ADDR[3].IN1
ADDR[4] => ADDR[4].IN1
ADDR[5] => ADDR[5].IN1
ADDR[6] => ADDR[6].IN1
ADDR[7] => ADDR[7].IN1
DMAC_ => DMAC_.IN2
AS_ => AS_.IN2
RW => RW.IN1
CLK => CLK.IN3
MID[0] => MID[0].IN1
MID[1] => MID[1].IN1
MID[2] => MID[2].IN1
MID[3] => MID[3].IN1
MID[4] => MID[4].IN1
MID[5] => MID[5].IN1
MID[6] => MID[6].IN1
MID[7] => MID[7].IN1
MID[8] => MID[8].IN1
MID[9] => ~NO_FANOUT~
MID[10] => ~NO_FANOUT~
MID[11] => ~NO_FANOUT~
MID[12] => ~NO_FANOUT~
MID[13] => ~NO_FANOUT~
MID[14] => ~NO_FANOUT~
MID[15] => ~NO_FANOUT~
MID[16] => ~NO_FANOUT~
MID[17] => ~NO_FANOUT~
MID[18] => ~NO_FANOUT~
MID[19] => ~NO_FANOUT~
MID[20] => ~NO_FANOUT~
MID[21] => ~NO_FANOUT~
MID[22] => ~NO_FANOUT~
MID[23] => ~NO_FANOUT~
MID[24] => ~NO_FANOUT~
MID[25] => A1~reg0.DATAIN
MID[26] => ~NO_FANOUT~
MID[27] => ~NO_FANOUT~
MID[28] => ~NO_FANOUT~
MID[29] => ~NO_FANOUT~
MID[30] => ~NO_FANOUT~
MID[31] => ~NO_FANOUT~
STOPFLUSH => FLUSHFIFO.OUTPUTSELECT
RST_ => RST_.IN2
FIFOEMPTY => FIFOEMPTY.IN1
FIFOFULL => FIFOFULL.IN1
INTA_I => INTA_I.IN1
REG_OD[0] <= CNTR.DB_MAX_OUTPUT_PORT_TYPE
REG_OD[1] <= CNTR.DB_MAX_OUTPUT_PORT_TYPE
REG_OD[2] <= CNTR.DB_MAX_OUTPUT_PORT_TYPE
REG_OD[3] <= CNTR.DB_MAX_OUTPUT_PORT_TYPE
REG_OD[4] <= CNTR.DB_MAX_OUTPUT_PORT_TYPE
REG_OD[5] <= CNTR.DB_MAX_OUTPUT_PORT_TYPE
REG_OD[6] <= CNTR.DB_MAX_OUTPUT_PORT_TYPE
REG_OD[7] <= CNTR.DB_MAX_OUTPUT_PORT_TYPE
REG_OD[8] <= CNTR.DB_MAX_OUTPUT_PORT_TYPE
REG_OD[9] <= <GND>
REG_OD[10] <= <GND>
REG_OD[11] <= <GND>
REG_OD[12] <= <GND>
REG_OD[13] <= <GND>
REG_OD[14] <= <GND>
REG_OD[15] <= <GND>
REG_OD[16] <= <GND>
REG_OD[17] <= <GND>
REG_OD[18] <= <GND>
REG_OD[19] <= <GND>
REG_OD[20] <= <GND>
REG_OD[21] <= <GND>
REG_OD[22] <= <GND>
REG_OD[23] <= <GND>
REG_OD[24] <= <GND>
REG_OD[25] <= <GND>
REG_OD[26] <= <GND>
REG_OD[27] <= <GND>
REG_OD[28] <= <GND>
REG_OD[29] <= <GND>
REG_OD[30] <= <GND>
REG_OD[31] <= <GND>
PRESET <= registers_cntr:u_registers_cntr.PRESET
FLUSHFIFO <= FLUSHFIFO~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACR_WR <= addr_decoder:u_addr_decoder.ACR_WR
h_0C <= h_0C.DB_MAX_OUTPUT_PORT_TYPE
A1 <= A1~reg0.DB_MAX_OUTPUT_PORT_TYPE
INT_O_ <= registers_istr:u_registers_istr.INT_O_
DMADIR <= DMADIR.DB_MAX_OUTPUT_PORT_TYPE
DMAENA <= registers_cntr:u_registers_cntr.DMAENA
REG_DSK_ <= registers_term:u_registers_term.REG_DSK_
WDREGREQ <= WDREGREQ.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|registers:u_registers|addr_decoder:u_addr_decoder
ADDR[0] => LessThan0.IN16
ADDR[0] => Equal0.IN7
ADDR[0] => Equal1.IN7
ADDR[0] => Equal2.IN7
ADDR[0] => Equal3.IN7
ADDR[0] => Equal4.IN7
ADDR[0] => Equal5.IN7
ADDR[0] => Equal6.IN7
ADDR[0] => Equal7.IN7
ADDR[1] => LessThan0.IN15
ADDR[1] => Equal0.IN6
ADDR[1] => Equal1.IN6
ADDR[1] => Equal2.IN6
ADDR[1] => Equal3.IN6
ADDR[1] => Equal4.IN6
ADDR[1] => Equal5.IN6
ADDR[1] => Equal6.IN6
ADDR[1] => Equal7.IN6
ADDR[2] => LessThan0.IN14
ADDR[2] => Equal0.IN0
ADDR[2] => Equal1.IN5
ADDR[2] => Equal2.IN1
ADDR[2] => Equal3.IN5
ADDR[2] => Equal4.IN1
ADDR[2] => Equal5.IN5
ADDR[2] => Equal6.IN2
ADDR[2] => Equal7.IN3
ADDR[3] => LessThan0.IN13
ADDR[3] => Equal0.IN5
ADDR[3] => Equal1.IN0
ADDR[3] => Equal2.IN0
ADDR[3] => Equal3.IN4
ADDR[3] => Equal4.IN5
ADDR[3] => Equal5.IN1
ADDR[3] => Equal6.IN1
ADDR[3] => Equal7.IN2
ADDR[4] => LessThan0.IN12
ADDR[4] => Equal0.IN4
ADDR[4] => Equal1.IN4
ADDR[4] => Equal2.IN5
ADDR[4] => Equal3.IN0
ADDR[4] => Equal4.IN0
ADDR[4] => Equal5.IN0
ADDR[4] => Equal6.IN0
ADDR[4] => Equal7.IN1
ADDR[5] => LessThan0.IN11
ADDR[5] => Equal0.IN3
ADDR[5] => Equal1.IN3
ADDR[5] => Equal2.IN4
ADDR[5] => Equal3.IN3
ADDR[5] => Equal4.IN4
ADDR[5] => Equal5.IN4
ADDR[5] => Equal6.IN5
ADDR[5] => Equal7.IN0
ADDR[6] => LessThan0.IN10
ADDR[6] => Equal0.IN2
ADDR[6] => Equal1.IN2
ADDR[6] => Equal2.IN3
ADDR[6] => Equal3.IN2
ADDR[6] => Equal4.IN3
ADDR[6] => Equal5.IN3
ADDR[6] => Equal6.IN4
ADDR[6] => Equal7.IN5
ADDR[7] => LessThan0.IN9
ADDR[7] => Equal0.IN1
ADDR[7] => Equal1.IN1
ADDR[7] => Equal2.IN2
ADDR[7] => Equal3.IN1
ADDR[7] => Equal4.IN2
ADDR[7] => Equal5.IN2
ADDR[7] => Equal6.IN3
ADDR[7] => Equal7.IN4
DMAC_ => ADDR_VALID.IN0
AS_ => ADDR_VALID.IN1
RW => WTC_RD_.IN1
RW => CONTR_RD_.IN1
RW => ISTR_RD_.IN1
RW => CONTR_WR.IN1
RW => ACR_WR.IN1
DMADIR => FLUSH_.IN1
h_0C <= h_0C.DB_MAX_OUTPUT_PORT_TYPE
WDREGREQ <= WDREGREQ.DB_MAX_OUTPUT_PORT_TYPE
CONTR_RD_ <= CONTR_RD_.DB_MAX_OUTPUT_PORT_TYPE
CONTR_WR <= CONTR_WR.DB_MAX_OUTPUT_PORT_TYPE
ISTR_RD_ <= ISTR_RD_.DB_MAX_OUTPUT_PORT_TYPE
ACR_WR <= ACR_WR.DB_MAX_OUTPUT_PORT_TYPE
WTC_RD_ <= WTC_RD_.DB_MAX_OUTPUT_PORT_TYPE
ST_DMA <= h_10.DB_MAX_OUTPUT_PORT_TYPE
SP_DMA <= h_3C.DB_MAX_OUTPUT_PORT_TYPE
CLR_INT <= h_18.DB_MAX_OUTPUT_PORT_TYPE
FLUSH_ <= FLUSH_.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|registers:u_registers|registers_istr:u_registers_istr
RESET_ => FE.PRESET
RESET_ => FF.ACLR
RESET_ => INT_P.ACLR
RESET_ => E_INT.ACLR
RESET_ => INTS.ACLR
RESET_ => INT_F.ACLR
CLK => INT_O_~reg0.CLK
CLK => ISTR_O[0]~reg0.CLK
CLK => ISTR_O[1]~reg0.CLK
CLK => ISTR_O[2]~reg0.CLK
CLK => ISTR_O[3]~reg0.CLK
CLK => ISTR_O[4]~reg0.CLK
CLK => ISTR_O[5]~reg0.CLK
CLK => ISTR_O[6]~reg0.CLK
CLK => ISTR_O[7]~reg0.CLK
CLK => ISTR_O[8]~reg0.CLK
CLK => FE.CLK
CLK => FF.CLK
CLK => INT_P.CLK
CLK => E_INT.CLK
CLK => INTS.CLK
CLK => INT_F.CLK
FIFOEMPTY => FE.DATAB
FIFOFULL => FF.DATAB
CLR_INT => INT_F.OUTPUTSELECT
CLR_INT => INTS.OUTPUTSELECT
CLR_INT => E_INT.OUTPUTSELECT
CLR_INT => INT_P.OUTPUTSELECT
CLR_INT => FF.OUTPUTSELECT
CLR_INT => FE.OUTPUTSELECT
ISTR_RD_ => INT_F.OUTPUTSELECT
ISTR_RD_ => INTS.OUTPUTSELECT
ISTR_RD_ => E_INT.OUTPUTSELECT
ISTR_RD_ => INT_P.OUTPUTSELECT
ISTR_RD_ => FF.OUTPUTSELECT
ISTR_RD_ => FE.OUTPUTSELECT
INTENA => INT.IN0
INTA_I => INT.IN1
INTA_I => INT_F.DATAB
INTA_I => INTS.DATAB
INTA_I => E_INT.DATAB
ISTR_O[0] <= ISTR_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ISTR_O[1] <= ISTR_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ISTR_O[2] <= ISTR_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ISTR_O[3] <= ISTR_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ISTR_O[4] <= ISTR_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ISTR_O[5] <= ISTR_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ISTR_O[6] <= ISTR_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ISTR_O[7] <= ISTR_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ISTR_O[8] <= ISTR_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INT_O_ <= INT_O_~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|registers:u_registers|registers_cntr:u_registers_cntr
RESET_ => DMAENA~reg0.ACLR
RESET_ => PRESET~reg0.ACLR
RESET_ => INTENA~reg0.ACLR
RESET_ => DMADIR~reg0.ACLR
CLK => DMAENA~reg0.CLK
CLK => PRESET~reg0.CLK
CLK => INTENA~reg0.CLK
CLK => DMADIR~reg0.CLK
CONTR_WR => DMAENA~reg0.ENA
CONTR_WR => DMADIR~reg0.ENA
CONTR_WR => INTENA~reg0.ENA
CONTR_WR => PRESET~reg0.ENA
ST_DMA => DMAENA.OUTPUTSELECT
SP_DMA => DMAENA.OUTPUTSELECT
MID[0] => ~NO_FANOUT~
MID[1] => DMADIR~reg0.DATAIN
MID[2] => INTENA~reg0.DATAIN
MID[3] => ~NO_FANOUT~
MID[4] => PRESET~reg0.DATAIN
MID[5] => ~NO_FANOUT~
MID[6] => ~NO_FANOUT~
MID[7] => ~NO_FANOUT~
MID[8] => ~NO_FANOUT~
CNTR_O[0] <= <GND>
CNTR_O[1] <= DMADIR~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNTR_O[2] <= INTENA~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNTR_O[3] <= <GND>
CNTR_O[4] <= PRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNTR_O[5] <= <GND>
CNTR_O[6] <= <GND>
CNTR_O[7] <= <GND>
CNTR_O[8] <= DMAENA~reg0.DB_MAX_OUTPUT_PORT_TYPE
INTENA <= INTENA~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRESET <= PRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMADIR <= DMADIR~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMAENA <= DMAENA~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|registers:u_registers|registers_term:u_registers_term
CLK => TERM_COUNTER[0].CLK
CLK => TERM_COUNTER[1].CLK
CLK => TERM_COUNTER[2].CLK
CLK => REG_DSK_~reg0.CLK
AS_ => CYCLE_ACTIVE.IN0
AS_ => TERM_COUNTER.OUTPUTSELECT
AS_ => TERM_COUNTER.OUTPUTSELECT
AS_ => TERM_COUNTER.OUTPUTSELECT
AS_ => REG_DSK_~reg0.PRESET
DMAC_ => CYCLE_ACTIVE.IN1
WDREGREQ => CYCLE_ACTIVE.IN1
h_0C => CYCLE_ACTIVE.IN1
REG_DSK_ <= REG_DSK_~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|CPU_SM:u_CPU_SM
A1 => A1.IN1
aBGRANT_ => BGRANT_.DATAIN
aDMAENA => DMAENA.DATAIN
aDREQ_ => DREQ_.DATAIN
aFLUSHFIFO => LASTWORD.IN0
aFLUSHFIFO => FLUSHFIFO.DATAIN
aRESET_ => CCRESET_.DATAIN
BOEQ0 => LASTWORD.IN1
BOEQ3 => BOEQ3.IN1
nCLK => DSACK_LATCHED_[0].CLK
nCLK => DSACK_LATCHED_[1].CLK
nCLK => CCRESET_.CLK
BCLK => STATE[0].CLK
BCLK => STATE[1].CLK
BCLK => STATE[2].CLK
BCLK => STATE[3].CLK
BCLK => STATE[4].CLK
BCLK => STOPFLUSH~reg0.CLK
BCLK => SIZE1~reg0.CLK
BCLK => PLLW~reg0.CLK
BCLK => PLHW~reg0.CLK
BCLK => INCNO~reg0.CLK
BCLK => INCNI~reg0.CLK
BCLK => INCFIFO~reg0.CLK
BCLK => F2CPUL~reg0.CLK
BCLK => F2CPUH~reg0.CLK
BCLK => DIEL~reg0.CLK
BCLK => DIEH~reg0.CLK
BCLK => DECFIFO~reg0.CLK
BCLK => BRIDGEOUT~reg0.CLK
BCLK => BRIDGEIN~reg0.CLK
BCLK => BREQ~reg0.CLK
BCLK => PDS~reg0.CLK
BCLK => PAS~reg0.CLK
BCLK => BGACK~reg0.CLK
BBCLK => nCYCLEDONE.CLK
BBCLK => FLUSHFIFO.CLK
BBCLK => DREQ_.CLK
BBCLK => DMAENA.CLK
BBCLK => BGRANT_.CLK
DMADIR => DMADIR.IN1
DSACK0_ => DSACK0_.IN1
DSACK1_ => DSACK1_.IN1
FIFOEMPTY => FIFOEMPTY.IN1
FIFOFULL => FIFOFULL.IN1
RDFIFO_ => RDFIFO_.IN1
RIFIFO_ => RIFIFO_.IN1
iSTERM_ => STERM_.IN6
AS_ => aCYCLEDONE_.IN0
nAS_ => DSACK_LATCHED_[0].PRESET
nAS_ => DSACK_LATCHED_[1].PRESET
BGACK_I_ => aCYCLEDONE_.IN1
BGACK <= BGACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
BREQ <= BREQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
BRIDGEIN <= BRIDGEIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
BRIDGEOUT <= BRIDGEOUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
DECFIFO <= DECFIFO~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIEH <= DIEH~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIEL <= DIEL~reg0.DB_MAX_OUTPUT_PORT_TYPE
F2CPUH <= F2CPUH~reg0.DB_MAX_OUTPUT_PORT_TYPE
F2CPUL <= F2CPUL~reg0.DB_MAX_OUTPUT_PORT_TYPE
INCFIFO <= INCFIFO~reg0.DB_MAX_OUTPUT_PORT_TYPE
INCNI <= INCNI~reg0.DB_MAX_OUTPUT_PORT_TYPE
INCNO <= INCNO~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAS <= PAS~reg0.DB_MAX_OUTPUT_PORT_TYPE
PDS <= PDS~reg0.DB_MAX_OUTPUT_PORT_TYPE
PLHW <= PLHW~reg0.DB_MAX_OUTPUT_PORT_TYPE
PLLW <= PLLW~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIZE1 <= SIZE1~reg0.DB_MAX_OUTPUT_PORT_TYPE
STOPFLUSH <= STOPFLUSH~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs
A1 => nE.IN1
A1 => nE.IN1
A1 => nE.IN1
A1 => nE.IN1
A1 => nE.IN1
BGRANT_ => nE.IN1
BGRANT_ => nE.IN1
BGRANT_ => nE.IN1
BGRANT_ => nE.IN1
BGRANT_ => nE.IN1
BGRANT_ => nE.IN1
BGRANT_ => nE.IN1
BOEQ3 => nE.IN1
BOEQ3 => nE.IN1
BOEQ3 => nE.IN1
BOEQ3 => nE.IN1
CYCLEDONE => nE.IN1
CYCLEDONE => nE.IN1
CYCLEDONE => nE.IN1
CYCLEDONE => nE.IN1
DMADIR => nE.IN1
DMADIR => nE.IN1
DMADIR => nE.IN1
DMADIR => nE.IN1
DMADIR => nE.IN1
DMAENA => nE.IN1
DMAENA => nE.IN1
DMAENA => nE.IN1
DMAENA => nE.IN1
DMAENA => E.IN1
DREQ_ => nE.IN1
DREQ_ => nE.IN1
DSACK0_ => nE.IN1
DSACK0_ => nE.IN1
DSACK0_ => nE.IN1
DSACK0_ => nE.IN1
DSACK1_ => nE.IN1
DSACK1_ => nE.IN1
DSACK1_ => nE.IN1
DSACK1_ => nE.IN1
DSACK1_ => nE.IN1
DSACK1_ => nE.IN1
DSACK1_ => nE.IN1
DSACK1_ => nE.IN1
FIFOEMPTY => nE.IN1
FIFOEMPTY => nE.IN1
FIFOEMPTY => nE.IN1
FIFOEMPTY => nE.IN1
FIFOEMPTY => nE.IN1
FIFOEMPTY => nE.IN1
FIFOEMPTY => nE.IN1
FIFOEMPTY => nE.IN1
FIFOFULL => nE.IN1
FIFOFULL => nE.IN1
FIFOFULL => nE.IN1
FIFOFULL => nE.IN1
FLUSHFIFO => nE.IN1
FLUSHFIFO => nE.IN1
FLUSHFIFO => nE.IN1
LASTWORD => nE.IN1
LASTWORD => nE.IN1
LASTWORD => nE.IN1
LASTWORD => nE.IN1
LASTWORD => nE.IN1
LASTWORD => nE.IN1
LASTWORD => nE.IN1
STATE[0] => Equal0.IN4
STATE[0] => Equal1.IN4
STATE[0] => Equal2.IN4
STATE[0] => Equal3.IN4
STATE[0] => Equal4.IN2
STATE[0] => Equal5.IN4
STATE[0] => Equal6.IN4
STATE[0] => Equal7.IN2
STATE[0] => Equal8.IN4
STATE[0] => Equal9.IN0
STATE[0] => Equal10.IN1
STATE[0] => Equal11.IN1
STATE[0] => Equal12.IN3
STATE[0] => Equal13.IN4
STATE[0] => Equal14.IN2
STATE[0] => Equal15.IN2
STATE[0] => Equal16.IN1
STATE[0] => Equal17.IN3
STATE[0] => Equal18.IN4
STATE[0] => Equal19.IN4
STATE[0] => Equal20.IN4
STATE[0] => Equal21.IN4
STATE[0] => Equal22.IN2
STATE[0] => Equal23.IN3
STATE[0] => Equal24.IN4
STATE[0] => Equal25.IN4
STATE[0] => Equal26.IN4
STATE[0] => Equal27.IN4
STATE[0] => Equal28.IN4
STATE[0] => Equal29.IN1
STATE[0] => Equal30.IN2
STATE[1] => Equal0.IN3
STATE[1] => Equal1.IN0
STATE[1] => Equal2.IN3
STATE[1] => Equal3.IN3
STATE[1] => Equal4.IN1
STATE[1] => Equal5.IN3
STATE[1] => Equal6.IN3
STATE[1] => Equal7.IN1
STATE[1] => Equal8.IN3
STATE[1] => Equal9.IN4
STATE[1] => Equal10.IN4
STATE[1] => Equal11.IN0
STATE[1] => Equal12.IN2
STATE[1] => Equal13.IN3
STATE[1] => Equal14.IN4
STATE[1] => Equal15.IN1
STATE[1] => Equal16.IN4
STATE[1] => Equal17.IN2
STATE[1] => Equal18.IN3
STATE[1] => Equal19.IN1
STATE[1] => Equal20.IN2
STATE[1] => Equal21.IN3
STATE[1] => Equal22.IN4
STATE[1] => Equal23.IN4
STATE[1] => Equal24.IN3
STATE[1] => Equal25.IN1
STATE[1] => Equal26.IN2
STATE[1] => Equal27.IN1
STATE[1] => Equal28.IN2
STATE[1] => Equal29.IN4
STATE[1] => Equal30.IN4
STATE[2] => Equal0.IN2
STATE[2] => Equal1.IN3
STATE[2] => Equal2.IN2
STATE[2] => Equal3.IN2
STATE[2] => Equal4.IN0
STATE[2] => Equal5.IN2
STATE[2] => Equal6.IN2
STATE[2] => Equal7.IN4
STATE[2] => Equal8.IN1
STATE[2] => Equal9.IN3
STATE[2] => Equal10.IN3
STATE[2] => Equal11.IN4
STATE[2] => Equal12.IN4
STATE[2] => Equal13.IN2
STATE[2] => Equal14.IN1
STATE[2] => Equal15.IN4
STATE[2] => Equal16.IN0
STATE[2] => Equal17.IN1
STATE[2] => Equal18.IN0
STATE[2] => Equal19.IN0
STATE[2] => Equal20.IN3
STATE[2] => Equal21.IN2
STATE[2] => Equal22.IN3
STATE[2] => Equal23.IN2
STATE[2] => Equal24.IN1
STATE[2] => Equal25.IN3
STATE[2] => Equal26.IN1
STATE[2] => Equal27.IN3
STATE[2] => Equal28.IN1
STATE[2] => Equal29.IN3
STATE[2] => Equal30.IN1
STATE[3] => Equal0.IN1
STATE[3] => Equal1.IN2
STATE[3] => Equal2.IN0
STATE[3] => Equal3.IN1
STATE[3] => Equal4.IN4
STATE[3] => Equal5.IN1
STATE[3] => Equal6.IN1
STATE[3] => Equal7.IN3
STATE[3] => Equal8.IN0
STATE[3] => Equal9.IN2
STATE[3] => Equal10.IN2
STATE[3] => Equal11.IN3
STATE[3] => Equal12.IN1
STATE[3] => Equal13.IN1
STATE[3] => Equal14.IN3
STATE[3] => Equal15.IN0
STATE[3] => Equal16.IN3
STATE[3] => Equal17.IN0
STATE[3] => Equal18.IN2
STATE[3] => Equal19.IN3
STATE[3] => Equal20.IN1
STATE[3] => Equal21.IN1
STATE[3] => Equal22.IN1
STATE[3] => Equal23.IN1
STATE[3] => Equal24.IN2
STATE[3] => Equal25.IN2
STATE[3] => Equal26.IN3
STATE[3] => Equal27.IN0
STATE[3] => Equal28.IN0
STATE[3] => Equal29.IN0
STATE[3] => Equal30.IN0
STATE[4] => Equal0.IN0
STATE[4] => Equal1.IN1
STATE[4] => Equal2.IN1
STATE[4] => Equal3.IN0
STATE[4] => Equal4.IN3
STATE[4] => Equal5.IN0
STATE[4] => Equal6.IN0
STATE[4] => Equal7.IN0
STATE[4] => Equal8.IN2
STATE[4] => Equal9.IN1
STATE[4] => Equal10.IN0
STATE[4] => Equal11.IN2
STATE[4] => Equal12.IN0
STATE[4] => Equal13.IN0
STATE[4] => Equal14.IN0
STATE[4] => Equal15.IN3
STATE[4] => Equal16.IN2
STATE[4] => Equal17.IN4
STATE[4] => Equal18.IN1
STATE[4] => Equal19.IN2
STATE[4] => Equal20.IN0
STATE[4] => Equal21.IN0
STATE[4] => Equal22.IN0
STATE[4] => Equal23.IN0
STATE[4] => Equal24.IN0
STATE[4] => Equal25.IN0
STATE[4] => Equal26.IN0
STATE[4] => Equal27.IN2
STATE[4] => Equal28.IN3
STATE[4] => Equal29.IN2
STATE[4] => Equal30.IN3
E[0] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[1] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[2] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[3] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[4] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[5] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[6] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[7] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[8] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[9] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[10] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[11] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[12] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[13] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[14] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[15] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[16] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[17] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[18] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[19] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[20] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[21] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[22] <= E.DB_MAX_OUTPUT_PORT_TYPE
E[23] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[24] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
E[25] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[26] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[27] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[28] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[29] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
E[30] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[31] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[32] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[33] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
E[34] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[35] <= E.DB_MAX_OUTPUT_PORT_TYPE
E[36] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
E[37] <= E.DB_MAX_OUTPUT_PORT_TYPE
E[38] <= <GND>
E[39] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
E[40] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
E[41] <= <GND>
E[42] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
E[43] <= E.DB_MAX_OUTPUT_PORT_TYPE
E[44] <= <GND>
E[45] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
E[46] <= E.DB_MAX_OUTPUT_PORT_TYPE
E[47] <= <GND>
E[48] <= nE.DB_MAX_OUTPUT_PORT_TYPE
E[49] <= <GND>
E[50] <= E.DB_MAX_OUTPUT_PORT_TYPE
E[51] <= E.DB_MAX_OUTPUT_PORT_TYPE
E[52] <= <GND>
E[53] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
E[54] <= <GND>
E[55] <= E.DB_MAX_OUTPUT_PORT_TYPE
E[56] <= E.DB_MAX_OUTPUT_PORT_TYPE
E[57] <= E.DB_MAX_OUTPUT_PORT_TYPE
E[58] <= E.DB_MAX_OUTPUT_PORT_TYPE
E[59] <= <GND>
E[60] <= E.DB_MAX_OUTPUT_PORT_TYPE
E[61] <= E.DB_MAX_OUTPUT_PORT_TYPE
E[62] <= E.DB_MAX_OUTPUT_PORT_TYPE
nE[0] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[1] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[2] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[3] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[4] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[5] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[6] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[7] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[8] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[9] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[10] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[11] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[12] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[13] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[14] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[15] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[16] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[17] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[18] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[19] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[20] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[21] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[22] <= E.DB_MAX_OUTPUT_PORT_TYPE
nE[23] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[24] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
nE[25] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[26] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[27] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[28] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[29] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
nE[30] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[31] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[32] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[33] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
nE[34] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[35] <= E.DB_MAX_OUTPUT_PORT_TYPE
nE[36] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
nE[37] <= E.DB_MAX_OUTPUT_PORT_TYPE
nE[38] <= <GND>
nE[39] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
nE[40] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
nE[41] <= <GND>
nE[42] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
nE[43] <= E.DB_MAX_OUTPUT_PORT_TYPE
nE[44] <= <GND>
nE[45] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
nE[46] <= E.DB_MAX_OUTPUT_PORT_TYPE
nE[47] <= <GND>
nE[48] <= nE.DB_MAX_OUTPUT_PORT_TYPE
nE[49] <= <GND>
nE[50] <= E.DB_MAX_OUTPUT_PORT_TYPE
nE[51] <= E.DB_MAX_OUTPUT_PORT_TYPE
nE[52] <= <GND>
nE[53] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
nE[54] <= <GND>
nE[55] <= E.DB_MAX_OUTPUT_PORT_TYPE
nE[56] <= E.DB_MAX_OUTPUT_PORT_TYPE
nE[57] <= E.DB_MAX_OUTPUT_PORT_TYPE
nE[58] <= E.DB_MAX_OUTPUT_PORT_TYPE
nE[59] <= <GND>
nE[60] <= E.DB_MAX_OUTPUT_PORT_TYPE
nE[61] <= E.DB_MAX_OUTPUT_PORT_TYPE
nE[62] <= E.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|CPU_SM:u_CPU_SM|cpudff1:u_cpudff1
DSACK => p1a.IN1
DSACK => p1c.IN0
nDSACK => p1a.IN0
nDSACK => p1c.IN1
STERM_ => p1c.IN1
nSTERM_ => p1b.IN1
E[0] => ~NO_FANOUT~
E[1] => ~NO_FANOUT~
E[2] => ~NO_FANOUT~
E[3] => ~NO_FANOUT~
E[4] => ~NO_FANOUT~
E[5] => ~NO_FANOUT~
E[6] => ~NO_FANOUT~
E[7] => ~NO_FANOUT~
E[8] => ~NO_FANOUT~
E[9] => ~NO_FANOUT~
E[10] => ~NO_FANOUT~
E[11] => ~NO_FANOUT~
E[12] => ~NO_FANOUT~
E[13] => ~NO_FANOUT~
E[14] => ~NO_FANOUT~
E[15] => ~NO_FANOUT~
E[16] => ~NO_FANOUT~
E[17] => ~NO_FANOUT~
E[18] => ~NO_FANOUT~
E[19] => ~NO_FANOUT~
E[20] => ~NO_FANOUT~
E[21] => ~NO_FANOUT~
E[22] => ~NO_FANOUT~
E[23] => p1c.IN1
E[24] => p1c.IN0
E[25] => ~NO_FANOUT~
E[26] => ~NO_FANOUT~
E[27] => ~NO_FANOUT~
E[28] => ~NO_FANOUT~
E[29] => p1c.IN1
E[30] => ~NO_FANOUT~
E[31] => ~NO_FANOUT~
E[32] => ~NO_FANOUT~
E[33] => p1c.IN1
E[34] => ~NO_FANOUT~
E[35] => ~NO_FANOUT~
E[36] => p1c.IN0
E[37] => p1c.IN1
E[38] => ~NO_FANOUT~
E[39] => ~NO_FANOUT~
E[40] => p1c.IN1
E[41] => ~NO_FANOUT~
E[42] => ~NO_FANOUT~
E[43] => p1c.IN1
E[44] => ~NO_FANOUT~
E[45] => ~NO_FANOUT~
E[46] => p1c.IN1
E[47] => ~NO_FANOUT~
E[48] => ~NO_FANOUT~
E[49] => ~NO_FANOUT~
E[50] => p1a.IN1
E[51] => p1c.IN1
E[52] => ~NO_FANOUT~
E[53] => ~NO_FANOUT~
E[54] => ~NO_FANOUT~
E[55] => ~NO_FANOUT~
E[56] => ~NO_FANOUT~
E[57] => p1c.IN1
E[58] => ~NO_FANOUT~
E[59] => ~NO_FANOUT~
E[60] => ~NO_FANOUT~
E[61] => ~NO_FANOUT~
E[62] => ~NO_FANOUT~
nE[0] => ~NO_FANOUT~
nE[1] => ~NO_FANOUT~
nE[2] => ~NO_FANOUT~
nE[3] => ~NO_FANOUT~
nE[4] => ~NO_FANOUT~
nE[5] => ~NO_FANOUT~
nE[6] => p1a.IN1
nE[7] => ~NO_FANOUT~
nE[8] => ~NO_FANOUT~
nE[9] => ~NO_FANOUT~
nE[10] => ~NO_FANOUT~
nE[11] => ~NO_FANOUT~
nE[12] => p1a.IN0
nE[13] => ~NO_FANOUT~
nE[14] => ~NO_FANOUT~
nE[15] => ~NO_FANOUT~
nE[16] => ~NO_FANOUT~
nE[17] => ~NO_FANOUT~
nE[18] => ~NO_FANOUT~
nE[19] => ~NO_FANOUT~
nE[20] => ~NO_FANOUT~
nE[21] => ~NO_FANOUT~
nE[22] => ~NO_FANOUT~
nE[23] => ~NO_FANOUT~
nE[24] => ~NO_FANOUT~
nE[25] => p1a.IN0
nE[26] => p1a.IN1
nE[27] => p1a.IN0
nE[28] => ~NO_FANOUT~
nE[29] => ~NO_FANOUT~
nE[30] => ~NO_FANOUT~
nE[31] => ~NO_FANOUT~
nE[32] => p1a.IN1
nE[33] => ~NO_FANOUT~
nE[34] => ~NO_FANOUT~
nE[35] => ~NO_FANOUT~
nE[36] => ~NO_FANOUT~
nE[37] => ~NO_FANOUT~
nE[38] => ~NO_FANOUT~
nE[39] => ~NO_FANOUT~
nE[40] => ~NO_FANOUT~
nE[41] => ~NO_FANOUT~
nE[42] => ~NO_FANOUT~
nE[43] => p1b.IN0
nE[44] => ~NO_FANOUT~
nE[45] => ~NO_FANOUT~
nE[46] => p1b.IN1
nE[47] => ~NO_FANOUT~
nE[48] => p1a.IN1
nE[49] => ~NO_FANOUT~
nE[50] => p1a.IN1
nE[51] => p1b.IN1
nE[52] => ~NO_FANOUT~
nE[53] => p1a.IN1
nE[54] => ~NO_FANOUT~
nE[55] => p1a.IN1
nE[56] => p1a.IN0
nE[57] => ~NO_FANOUT~
nE[58] => p1a.IN1
nE[59] => ~NO_FANOUT~
nE[60] => p1a.IN1
nE[61] => ~NO_FANOUT~
nE[62] => p1a.IN1
cpudff1_d <= cpudff1_d.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|CPU_SM:u_CPU_SM|cpudff2:u_cpudff2
DSACK => p2a.IN1
DSACK => p2c.IN0
nDSACK => p2c.IN1
STERM_ => p2c.IN1
nSTERM_ => p2b.IN1
E[0] => ~NO_FANOUT~
E[1] => ~NO_FANOUT~
E[2] => ~NO_FANOUT~
E[3] => ~NO_FANOUT~
E[4] => ~NO_FANOUT~
E[5] => ~NO_FANOUT~
E[6] => ~NO_FANOUT~
E[7] => ~NO_FANOUT~
E[8] => ~NO_FANOUT~
E[9] => ~NO_FANOUT~
E[10] => ~NO_FANOUT~
E[11] => ~NO_FANOUT~
E[12] => ~NO_FANOUT~
E[13] => ~NO_FANOUT~
E[14] => ~NO_FANOUT~
E[15] => ~NO_FANOUT~
E[16] => ~NO_FANOUT~
E[17] => ~NO_FANOUT~
E[18] => ~NO_FANOUT~
E[19] => ~NO_FANOUT~
E[20] => ~NO_FANOUT~
E[21] => ~NO_FANOUT~
E[22] => ~NO_FANOUT~
E[23] => p2c.IN1
E[24] => ~NO_FANOUT~
E[25] => ~NO_FANOUT~
E[26] => ~NO_FANOUT~
E[27] => ~NO_FANOUT~
E[28] => ~NO_FANOUT~
E[29] => p2c.IN1
E[30] => ~NO_FANOUT~
E[31] => ~NO_FANOUT~
E[32] => ~NO_FANOUT~
E[33] => p2c.IN0
E[34] => ~NO_FANOUT~
E[35] => ~NO_FANOUT~
E[36] => p2c.IN0
E[37] => ~NO_FANOUT~
E[38] => ~NO_FANOUT~
E[39] => ~NO_FANOUT~
E[40] => p2c.IN1
E[41] => ~NO_FANOUT~
E[42] => ~NO_FANOUT~
E[43] => p2c.IN1
E[44] => ~NO_FANOUT~
E[45] => ~NO_FANOUT~
E[46] => p2c.IN1
E[47] => ~NO_FANOUT~
E[48] => ~NO_FANOUT~
E[49] => ~NO_FANOUT~
E[50] => ~NO_FANOUT~
E[51] => p2c.IN1
E[52] => ~NO_FANOUT~
E[53] => ~NO_FANOUT~
E[54] => ~NO_FANOUT~
E[55] => ~NO_FANOUT~
E[56] => ~NO_FANOUT~
E[57] => p2c.IN1
E[58] => ~NO_FANOUT~
E[59] => ~NO_FANOUT~
E[60] => ~NO_FANOUT~
E[61] => ~NO_FANOUT~
E[62] => ~NO_FANOUT~
nE[0] => ~NO_FANOUT~
nE[1] => p2a.IN0
nE[2] => ~NO_FANOUT~
nE[3] => ~NO_FANOUT~
nE[4] => ~NO_FANOUT~
nE[5] => ~NO_FANOUT~
nE[6] => ~NO_FANOUT~
nE[7] => ~NO_FANOUT~
nE[8] => ~NO_FANOUT~
nE[9] => ~NO_FANOUT~
nE[10] => ~NO_FANOUT~
nE[11] => p2a.IN1
nE[12] => ~NO_FANOUT~
nE[13] => ~NO_FANOUT~
nE[14] => ~NO_FANOUT~
nE[15] => ~NO_FANOUT~
nE[16] => p2a.IN1
nE[17] => p2a.IN1
nE[18] => ~NO_FANOUT~
nE[19] => ~NO_FANOUT~
nE[20] => ~NO_FANOUT~
nE[21] => ~NO_FANOUT~
nE[22] => ~NO_FANOUT~
nE[23] => ~NO_FANOUT~
nE[24] => ~NO_FANOUT~
nE[25] => p2a.IN0
nE[26] => p2a.IN0
nE[27] => p2a.IN1
nE[28] => ~NO_FANOUT~
nE[29] => ~NO_FANOUT~
nE[30] => ~NO_FANOUT~
nE[31] => p2a.IN1
nE[32] => p2a.IN1
nE[33] => ~NO_FANOUT~
nE[34] => ~NO_FANOUT~
nE[35] => p2a.IN0
nE[36] => ~NO_FANOUT~
nE[37] => ~NO_FANOUT~
nE[38] => ~NO_FANOUT~
nE[39] => ~NO_FANOUT~
nE[40] => ~NO_FANOUT~
nE[41] => ~NO_FANOUT~
nE[42] => ~NO_FANOUT~
nE[43] => p2b.IN0
nE[44] => ~NO_FANOUT~
nE[45] => ~NO_FANOUT~
nE[46] => p2b.IN1
nE[47] => ~NO_FANOUT~
nE[48] => ~NO_FANOUT~
nE[49] => ~NO_FANOUT~
nE[50] => p2a.IN1
nE[51] => p2b.IN1
nE[52] => ~NO_FANOUT~
nE[53] => ~NO_FANOUT~
nE[54] => ~NO_FANOUT~
nE[55] => p2a.IN1
nE[56] => ~NO_FANOUT~
nE[57] => ~NO_FANOUT~
nE[58] => p2a.IN1
nE[59] => ~NO_FANOUT~
nE[60] => ~NO_FANOUT~
nE[61] => p2a.IN1
nE[62] => ~NO_FANOUT~
cpudff2_d <= cpudff2_d.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|CPU_SM:u_CPU_SM|cpudff3:u_cpudff3
DSACK => p3a.IN1
DSACK => p3c.IN0
nDSACK => p3a.IN0
nDSACK => p3c.IN1
STERM_ => p3c.IN1
nSTERM_ => p3b.IN1
E[0] => ~NO_FANOUT~
E[1] => ~NO_FANOUT~
E[2] => ~NO_FANOUT~
E[3] => ~NO_FANOUT~
E[4] => ~NO_FANOUT~
E[5] => ~NO_FANOUT~
E[6] => ~NO_FANOUT~
E[7] => ~NO_FANOUT~
E[8] => ~NO_FANOUT~
E[9] => ~NO_FANOUT~
E[10] => ~NO_FANOUT~
E[11] => ~NO_FANOUT~
E[12] => ~NO_FANOUT~
E[13] => ~NO_FANOUT~
E[14] => ~NO_FANOUT~
E[15] => ~NO_FANOUT~
E[16] => ~NO_FANOUT~
E[17] => ~NO_FANOUT~
E[18] => ~NO_FANOUT~
E[19] => ~NO_FANOUT~
E[20] => ~NO_FANOUT~
E[21] => ~NO_FANOUT~
E[22] => ~NO_FANOUT~
E[23] => p3c.IN1
E[24] => ~NO_FANOUT~
E[25] => ~NO_FANOUT~
E[26] => ~NO_FANOUT~
E[27] => ~NO_FANOUT~
E[28] => ~NO_FANOUT~
E[29] => ~NO_FANOUT~
E[30] => ~NO_FANOUT~
E[31] => ~NO_FANOUT~
E[32] => ~NO_FANOUT~
E[33] => p3c.IN0
E[34] => ~NO_FANOUT~
E[35] => ~NO_FANOUT~
E[36] => p3c.IN0
E[37] => ~NO_FANOUT~
E[38] => ~NO_FANOUT~
E[39] => ~NO_FANOUT~
E[40] => ~NO_FANOUT~
E[41] => ~NO_FANOUT~
E[42] => ~NO_FANOUT~
E[43] => ~NO_FANOUT~
E[44] => ~NO_FANOUT~
E[45] => ~NO_FANOUT~
E[46] => p3c.IN1
E[47] => ~NO_FANOUT~
E[48] => ~NO_FANOUT~
E[49] => ~NO_FANOUT~
E[50] => p3a.IN1
E[51] => p3c.IN1
E[52] => ~NO_FANOUT~
E[53] => ~NO_FANOUT~
E[54] => ~NO_FANOUT~
E[55] => ~NO_FANOUT~
E[56] => ~NO_FANOUT~
E[57] => ~NO_FANOUT~
E[58] => ~NO_FANOUT~
E[59] => ~NO_FANOUT~
E[60] => ~NO_FANOUT~
E[61] => ~NO_FANOUT~
E[62] => ~NO_FANOUT~
nE[0] => ~NO_FANOUT~
nE[1] => ~NO_FANOUT~
nE[2] => ~NO_FANOUT~
nE[3] => ~NO_FANOUT~
nE[4] => p3a.IN0
nE[5] => ~NO_FANOUT~
nE[6] => ~NO_FANOUT~
nE[7] => ~NO_FANOUT~
nE[8] => ~NO_FANOUT~
nE[9] => ~NO_FANOUT~
nE[10] => p3a.IN1
nE[11] => ~NO_FANOUT~
nE[12] => ~NO_FANOUT~
nE[13] => ~NO_FANOUT~
nE[14] => ~NO_FANOUT~
nE[15] => ~NO_FANOUT~
nE[16] => ~NO_FANOUT~
nE[17] => ~NO_FANOUT~
nE[18] => ~NO_FANOUT~
nE[19] => ~NO_FANOUT~
nE[20] => p3a.IN0
nE[21] => p3a.IN1
nE[22] => ~NO_FANOUT~
nE[23] => ~NO_FANOUT~
nE[24] => ~NO_FANOUT~
nE[25] => ~NO_FANOUT~
nE[26] => ~NO_FANOUT~
nE[27] => p3a.IN1
nE[28] => p3a.IN1
nE[29] => ~NO_FANOUT~
nE[30] => p3a.IN1
nE[31] => ~NO_FANOUT~
nE[32] => p3a.IN0
nE[33] => p3b.IN0
nE[34] => p3a.IN1
nE[35] => p3a.IN1
nE[36] => p3b.IN1
nE[37] => p3b.IN1
nE[38] => ~NO_FANOUT~
nE[39] => p3b.IN1
nE[40] => p3b.IN1
nE[41] => ~NO_FANOUT~
nE[42] => p3b.IN1
nE[43] => ~NO_FANOUT~
nE[44] => ~NO_FANOUT~
nE[45] => p3a.IN1
nE[46] => ~NO_FANOUT~
nE[47] => ~NO_FANOUT~
nE[48] => ~NO_FANOUT~
nE[49] => ~NO_FANOUT~
nE[50] => ~NO_FANOUT~
nE[51] => ~NO_FANOUT~
nE[52] => ~NO_FANOUT~
nE[53] => ~NO_FANOUT~
nE[54] => ~NO_FANOUT~
nE[55] => ~NO_FANOUT~
nE[56] => p3a.IN0
nE[57] => ~NO_FANOUT~
nE[58] => ~NO_FANOUT~
nE[59] => ~NO_FANOUT~
nE[60] => ~NO_FANOUT~
nE[61] => ~NO_FANOUT~
nE[62] => p3a.IN1
cpudff3_d <= cpudff3_d.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|CPU_SM:u_CPU_SM|cpudff4:u_cpudff4
DSACK => p4a.IN1
DSACK => p4c.IN0
nDSACK => p4c.IN1
STERM_ => p4c.IN1
nSTERM_ => p4b.IN1
E[0] => ~NO_FANOUT~
E[1] => ~NO_FANOUT~
E[2] => ~NO_FANOUT~
E[3] => ~NO_FANOUT~
E[4] => ~NO_FANOUT~
E[5] => ~NO_FANOUT~
E[6] => ~NO_FANOUT~
E[7] => ~NO_FANOUT~
E[8] => ~NO_FANOUT~
E[9] => ~NO_FANOUT~
E[10] => ~NO_FANOUT~
E[11] => ~NO_FANOUT~
E[12] => ~NO_FANOUT~
E[13] => ~NO_FANOUT~
E[14] => ~NO_FANOUT~
E[15] => ~NO_FANOUT~
E[16] => ~NO_FANOUT~
E[17] => ~NO_FANOUT~
E[18] => ~NO_FANOUT~
E[19] => ~NO_FANOUT~
E[20] => ~NO_FANOUT~
E[21] => ~NO_FANOUT~
E[22] => ~NO_FANOUT~
E[23] => p4c.IN1
E[24] => ~NO_FANOUT~
E[25] => ~NO_FANOUT~
E[26] => ~NO_FANOUT~
E[27] => ~NO_FANOUT~
E[28] => ~NO_FANOUT~
E[29] => ~NO_FANOUT~
E[30] => ~NO_FANOUT~
E[31] => ~NO_FANOUT~
E[32] => ~NO_FANOUT~
E[33] => ~NO_FANOUT~
E[34] => ~NO_FANOUT~
E[35] => ~NO_FANOUT~
E[36] => ~NO_FANOUT~
E[37] => ~NO_FANOUT~
E[38] => ~NO_FANOUT~
E[39] => ~NO_FANOUT~
E[40] => ~NO_FANOUT~
E[41] => ~NO_FANOUT~
E[42] => ~NO_FANOUT~
E[43] => p4c.IN0
E[44] => ~NO_FANOUT~
E[45] => ~NO_FANOUT~
E[46] => p4c.IN0
E[47] => ~NO_FANOUT~
E[48] => ~NO_FANOUT~
E[49] => ~NO_FANOUT~
E[50] => ~NO_FANOUT~
E[51] => p4c.IN1
E[52] => ~NO_FANOUT~
E[53] => ~NO_FANOUT~
E[54] => ~NO_FANOUT~
E[55] => ~NO_FANOUT~
E[56] => ~NO_FANOUT~
E[57] => p4c.IN1
E[58] => ~NO_FANOUT~
E[59] => ~NO_FANOUT~
E[60] => ~NO_FANOUT~
E[61] => ~NO_FANOUT~
E[62] => ~NO_FANOUT~
nE[0] => ~NO_FANOUT~
nE[1] => ~NO_FANOUT~
nE[2] => p4a.IN1
nE[3] => p4a.IN1
nE[4] => ~NO_FANOUT~
nE[5] => p4a.IN1
nE[6] => ~NO_FANOUT~
nE[7] => p4a.IN1
nE[8] => p4a.IN1
nE[9] => p4a.IN0
nE[10] => ~NO_FANOUT~
nE[11] => ~NO_FANOUT~
nE[12] => p4a.IN1
nE[13] => ~NO_FANOUT~
nE[14] => ~NO_FANOUT~
nE[15] => ~NO_FANOUT~
nE[16] => ~NO_FANOUT~
nE[17] => ~NO_FANOUT~
nE[18] => p4a.IN0
nE[19] => p4a.IN1
nE[20] => ~NO_FANOUT~
nE[21] => p4a.IN1
nE[22] => ~NO_FANOUT~
nE[23] => ~NO_FANOUT~
nE[24] => ~NO_FANOUT~
nE[25] => p4a.IN1
nE[26] => ~NO_FANOUT~
nE[27] => ~NO_FANOUT~
nE[28] => p4a.IN1
nE[29] => ~NO_FANOUT~
nE[30] => p4a.IN1
nE[31] => p4a.IN1
nE[32] => ~NO_FANOUT~
nE[33] => p4b.IN0
nE[34] => p4a.IN1
nE[35] => ~NO_FANOUT~
nE[36] => p4b.IN1
nE[37] => p4b.IN1
nE[38] => ~NO_FANOUT~
nE[39] => p4b.IN1
nE[40] => p4b.IN1
nE[41] => ~NO_FANOUT~
nE[42] => p4b.IN0
nE[43] => p4b.IN1
nE[44] => ~NO_FANOUT~
nE[45] => p4a.IN1
nE[46] => p4b.IN0
nE[47] => ~NO_FANOUT~
nE[48] => p4a.IN1
nE[49] => ~NO_FANOUT~
nE[50] => p4a.IN1
nE[51] => p4b.IN1
nE[52] => ~NO_FANOUT~
nE[53] => ~NO_FANOUT~
nE[54] => ~NO_FANOUT~
nE[55] => p4a.IN1
nE[56] => ~NO_FANOUT~
nE[57] => ~NO_FANOUT~
nE[58] => ~NO_FANOUT~
nE[59] => ~NO_FANOUT~
nE[60] => p4a.IN0
nE[61] => p4a.IN1
nE[62] => ~NO_FANOUT~
cpudff4_d <= cpudff4_d.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|CPU_SM:u_CPU_SM|cpudff5:u_cpudff5
DSACK => p5a.IN1
DSACK => p5c.IN0
nDSACK => p5c.IN0
STERM_ => p5c.IN1
nSTERM_ => p5b.IN1
E[0] => ~NO_FANOUT~
E[1] => ~NO_FANOUT~
E[2] => ~NO_FANOUT~
E[3] => ~NO_FANOUT~
E[4] => ~NO_FANOUT~
E[5] => ~NO_FANOUT~
E[6] => ~NO_FANOUT~
E[7] => ~NO_FANOUT~
E[8] => ~NO_FANOUT~
E[9] => ~NO_FANOUT~
E[10] => ~NO_FANOUT~
E[11] => ~NO_FANOUT~
E[12] => ~NO_FANOUT~
E[13] => ~NO_FANOUT~
E[14] => ~NO_FANOUT~
E[15] => ~NO_FANOUT~
E[16] => ~NO_FANOUT~
E[17] => ~NO_FANOUT~
E[18] => ~NO_FANOUT~
E[19] => ~NO_FANOUT~
E[20] => ~NO_FANOUT~
E[21] => ~NO_FANOUT~
E[22] => ~NO_FANOUT~
E[23] => p5c.IN1
E[24] => ~NO_FANOUT~
E[25] => ~NO_FANOUT~
E[26] => ~NO_FANOUT~
E[27] => ~NO_FANOUT~
E[28] => ~NO_FANOUT~
E[29] => ~NO_FANOUT~
E[30] => ~NO_FANOUT~
E[31] => ~NO_FANOUT~
E[32] => ~NO_FANOUT~
E[33] => ~NO_FANOUT~
E[34] => ~NO_FANOUT~
E[35] => ~NO_FANOUT~
E[36] => ~NO_FANOUT~
E[37] => ~NO_FANOUT~
E[38] => ~NO_FANOUT~
E[39] => ~NO_FANOUT~
E[40] => ~NO_FANOUT~
E[41] => ~NO_FANOUT~
E[42] => ~NO_FANOUT~
E[43] => p5c.IN1
E[44] => ~NO_FANOUT~
E[45] => ~NO_FANOUT~
E[46] => ~NO_FANOUT~
E[47] => ~NO_FANOUT~
E[48] => ~NO_FANOUT~
E[49] => ~NO_FANOUT~
E[50] => ~NO_FANOUT~
E[51] => ~NO_FANOUT~
E[52] => ~NO_FANOUT~
E[53] => ~NO_FANOUT~
E[54] => ~NO_FANOUT~
E[55] => ~NO_FANOUT~
E[56] => ~NO_FANOUT~
E[57] => p5c.IN1
E[58] => ~NO_FANOUT~
E[59] => ~NO_FANOUT~
E[60] => ~NO_FANOUT~
E[61] => ~NO_FANOUT~
E[62] => ~NO_FANOUT~
nE[0] => ~NO_FANOUT~
nE[1] => ~NO_FANOUT~
nE[2] => ~NO_FANOUT~
nE[3] => ~NO_FANOUT~
nE[4] => p5a.IN1
nE[5] => p5a.IN0
nE[6] => ~NO_FANOUT~
nE[7] => ~NO_FANOUT~
nE[8] => p5a.IN1
nE[9] => p5a.IN0
nE[10] => ~NO_FANOUT~
nE[11] => p5a.IN1
nE[12] => ~NO_FANOUT~
nE[13] => p5a.IN0
nE[14] => p5a.IN1
nE[15] => p5a.IN1
nE[16] => ~NO_FANOUT~
nE[17] => ~NO_FANOUT~
nE[18] => ~NO_FANOUT~
nE[19] => ~NO_FANOUT~
nE[20] => ~NO_FANOUT~
nE[21] => ~NO_FANOUT~
nE[22] => p5a.IN1
nE[23] => ~NO_FANOUT~
nE[24] => ~NO_FANOUT~
nE[25] => ~NO_FANOUT~
nE[26] => p5a.IN1
nE[27] => p5a.IN1
nE[28] => p5a.IN1
nE[29] => ~NO_FANOUT~
nE[30] => p5a.IN1
nE[31] => ~NO_FANOUT~
nE[32] => p5a.IN1
nE[33] => p5b.IN0
nE[34] => ~NO_FANOUT~
nE[35] => ~NO_FANOUT~
nE[36] => p5b.IN1
nE[37] => p5b.IN1
nE[38] => ~NO_FANOUT~
nE[39] => p5b.IN1
nE[40] => p5b.IN1
nE[41] => ~NO_FANOUT~
nE[42] => p5b.IN1
nE[43] => ~NO_FANOUT~
nE[44] => ~NO_FANOUT~
nE[45] => ~NO_FANOUT~
nE[46] => ~NO_FANOUT~
nE[47] => ~NO_FANOUT~
nE[48] => p5a.IN1
nE[49] => ~NO_FANOUT~
nE[50] => ~NO_FANOUT~
nE[51] => ~NO_FANOUT~
nE[52] => ~NO_FANOUT~
nE[53] => p5a.IN1
nE[54] => ~NO_FANOUT~
nE[55] => ~NO_FANOUT~
nE[56] => ~NO_FANOUT~
nE[57] => ~NO_FANOUT~
nE[58] => p5a.IN1
nE[59] => ~NO_FANOUT~
nE[60] => p5a.IN1
nE[61] => p5a.IN0
nE[62] => p5a.IN1
cpudff5_d <= cpudff5_d.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs
DSACK => SIZE1_X.IN1
DSACK => SIZE1_Z.IN0
DSACK => F2CPUL_X.IN1
DSACK => F2CPUH_X.IN1
DSACK => BRIDGEOUT_X.IN0
DSACK => BB.IN1
DSACK => CC.IN1
DSACK => DIEH_X.IN1
DSACK => DIEL_X.IN1
DSACK => DIEH_X.IN0
nDSACK => SIZE1_X.IN0
nDSACK => SIZE1_Z.IN1
nDSACK => PAS_Y.IN1
nDSACK => F2CPUL_Z.IN1
nDSACK => F2CPUH_Z.IN1
nDSACK => BRIDGEOUT_Z.IN0
nDSACK => PLLW_Y.IN1
nDSACK => PLHW_d.IN0
STERM_ => SIZE1_Z.IN1
STERM_ => PAS_Y.IN1
STERM_ => F2CPUL_Z.IN1
STERM_ => F2CPUH_Z.IN1
STERM_ => BRIDGEOUT_Z.IN1
STERM_ => PLLW_Y.IN1
STERM_ => PLHW_d.IN1
STERM_ => DIEH_Z.IN1
nSTERM_ => SIZE1_Y.IN1
nSTERM_ => F2CPUL_Y.IN1
nSTERM_ => F2CPUH_Y.IN1
nSTERM_ => BRIDGEOUT_Y.IN1
nSTERM_ => AA.IN1
nSTERM_ => DD.IN1
nSTERM_ => DIEH_Y.IN1
RDFIFO_ => EE.IN1
RIFIFO_ => FF.IN1
BGRANT_ => BGACK_X.IN1
BGRANT_ => BGACK_W.IN0
CYCLEDONE => BGACK_W.IN1
STATE[0] => Equal0.IN4
STATE[0] => Equal1.IN4
STATE[0] => Equal2.IN4
STATE[0] => Equal3.IN4
STATE[0] => Equal4.IN4
STATE[1] => Equal0.IN0
STATE[1] => Equal1.IN3
STATE[1] => Equal2.IN3
STATE[1] => Equal3.IN3
STATE[1] => Equal4.IN3
STATE[2] => Equal0.IN3
STATE[2] => Equal1.IN2
STATE[2] => Equal2.IN2
STATE[2] => Equal3.IN2
STATE[2] => Equal4.IN2
STATE[3] => Equal0.IN2
STATE[3] => Equal1.IN0
STATE[3] => Equal2.IN1
STATE[3] => Equal3.IN1
STATE[3] => Equal4.IN1
STATE[4] => Equal0.IN1
STATE[4] => Equal1.IN1
STATE[4] => Equal2.IN0
STATE[4] => Equal3.IN0
STATE[4] => Equal4.IN0
E[0] => ~NO_FANOUT~
E[1] => ~NO_FANOUT~
E[2] => nBREQ_d.IN0
E[3] => nBREQ_d.IN1
E[4] => nBREQ_d.IN1
E[5] => nBREQ_d.IN1
E[6] => ~NO_FANOUT~
E[7] => nBREQ_d.IN1
E[8] => nBREQ_d.IN1
E[9] => ~NO_FANOUT~
E[10] => nBREQ_d.IN1
E[11] => nBREQ_d.IN1
E[12] => nBREQ_d.IN1
E[13] => ~NO_FANOUT~
E[14] => ~NO_FANOUT~
E[15] => ~NO_FANOUT~
E[16] => nBREQ_d.IN1
E[17] => nBREQ_d.IN1
E[18] => nBREQ_d.IN1
E[19] => nBREQ_d.IN1
E[20] => ~NO_FANOUT~
E[21] => ~NO_FANOUT~
E[22] => ~NO_FANOUT~
E[23] => SIZE1_Z.IN1
E[24] => PAS_Y.IN0
E[24] => F2CPUH_Z.IN0
E[25] => ~NO_FANOUT~
E[26] => ~NO_FANOUT~
E[27] => ~NO_FANOUT~
E[28] => ~NO_FANOUT~
E[29] => SIZE1_Z.IN0
E[29] => PAS_Y.IN1
E[29] => BRIDGEOUT_Z.IN1
E[30] => BRIDGEOUT_X.IN1
E[31] => ~NO_FANOUT~
E[32] => nINCNI_d.IN0
E[33] => SIZE1_Z.IN1
E[33] => PAS_Y.IN1
E[33] => F2CPUH_Z.IN1
E[34] => ~NO_FANOUT~
E[35] => ~NO_FANOUT~
E[36] => SIZE1_Z.IN0
E[36] => PAS_Y.IN1
E[36] => F2CPUH_Z.IN0
E[37] => PAS_Y.IN0
E[37] => F2CPUH_Z.IN1
E[38] => ~NO_FANOUT~
E[39] => ~NO_FANOUT~
E[40] => SIZE1_Z.IN1
E[40] => PAS_Y.IN1
E[40] => BRIDGEOUT_Z.IN1
E[41] => ~NO_FANOUT~
E[42] => ~NO_FANOUT~
E[43] => PAS_Y.IN1
E[43] => PLLW_Y.IN0
E[43] => PLHW_d.IN1
E[44] => ~NO_FANOUT~
E[45] => ~NO_FANOUT~
E[46] => SIZE1_Z.IN1
E[46] => PAS_Y.IN1
E[46] => PLLW_Y.IN0
E[47] => ~NO_FANOUT~
E[48] => nINCNI_d.IN1
E[48] => PLHW_d.IN0
E[49] => ~NO_FANOUT~
E[50] => SIZE1_X.IN1
E[50] => DIEH_X.IN1
E[51] => SIZE1_Z.IN1
E[51] => PAS_Y.IN1
E[51] => PLLW_Y.IN1
E[52] => ~NO_FANOUT~
E[53] => ~NO_FANOUT~
E[54] => ~NO_FANOUT~
E[55] => ~NO_FANOUT~
E[56] => ~NO_FANOUT~
E[57] => PAS_Y.IN1
E[57] => PLLW_Y.IN1
E[57] => PLHW_d.IN1
E[58] => ~NO_FANOUT~
E[59] => ~NO_FANOUT~
E[60] => PLHW_d.IN1
E[61] => ~NO_FANOUT~
E[62] => ~NO_FANOUT~
nE[0] => nSTOPFLUSH_d.IN0
nE[1] => ~NO_FANOUT~
nE[2] => ~NO_FANOUT~
nE[3] => ~NO_FANOUT~
nE[4] => nSTOPFLUSH_d.IN1
nE[5] => nSTOPFLUSH_d.IN1
nE[6] => BB.IN1
nE[6] => DIEL_X.IN0
nE[7] => ~NO_FANOUT~
nE[8] => ~NO_FANOUT~
nE[9] => CC.IN0
nE[10] => ~NO_FANOUT~
nE[11] => ~NO_FANOUT~
nE[12] => ~NO_FANOUT~
nE[13] => ~NO_FANOUT~
nE[14] => ~NO_FANOUT~
nE[15] => ~NO_FANOUT~
nE[16] => ~NO_FANOUT~
nE[17] => ~NO_FANOUT~
nE[18] => ~NO_FANOUT~
nE[19] => ~NO_FANOUT~
nE[20] => F2CPUL_X.IN0
nE[20] => F2CPUH_X.IN0
nE[21] => PAS_X.IN1
nE[21] => F2CPUL_X.IN1
nE[21] => F2CPUH_X.IN1
nE[21] => nSTOPFLUSH_d.IN1
nE[22] => ~NO_FANOUT~
nE[23] => ~NO_FANOUT~
nE[24] => ~NO_FANOUT~
nE[25] => SIZE1_X.IN0
nE[25] => BB.IN0
nE[25] => DIEL_X.IN1
nE[26] => SIZE1_X.IN1
nE[26] => PAS_X.IN0
nE[26] => F2CPUL_X.IN1
nE[26] => F2CPUH_X.IN1
nE[26] => nSTOPFLUSH_d.IN1
nE[27] => nSTOPFLUSH_d.IN1
nE[28] => SIZE1_X.IN1
nE[28] => F2CPUL_X.IN1
nE[28] => F2CPUH_X.IN1
nE[29] => ~NO_FANOUT~
nE[30] => SIZE1_X.IN1
nE[30] => F2CPUL_X.IN1
nE[30] => CC.IN1
nE[31] => DIEH_X.IN1
nE[32] => ~NO_FANOUT~
nE[33] => SIZE1_Y.IN0
nE[34] => PAS_X.IN1
nE[34] => F2CPUL_X.IN1
nE[34] => F2CPUH_X.IN0
nE[35] => PLLW_X.IN0
nE[35] => nBRIDGEIN_d.IN1
nE[36] => SIZE1_Y.IN1
nE[37] => F2CPUL_Y.IN1
nE[37] => F2CPUH_Y.IN1
nE[37] => DD.IN1
nE[38] => ~NO_FANOUT~
nE[39] => F2CPUL_Y.IN1
nE[39] => DD.IN0
nE[40] => SIZE1_Y.IN1
nE[40] => F2CPUL_Y.IN1
nE[40] => BRIDGEOUT_Y.IN0
nE[40] => DD.IN1
nE[41] => ~NO_FANOUT~
nE[42] => SIZE1_Y.IN1
nE[42] => F2CPUL_Y.IN1
nE[42] => BRIDGEOUT_Y.IN1
nE[42] => DD.IN1
nE[43] => AA.IN1
nE[43] => DIEH_Y.IN0
nE[44] => ~NO_FANOUT~
nE[45] => PAS_X.IN1
nE[45] => F2CPUL_X.IN1
nE[45] => F2CPUH_X.IN1
nE[46] => SIZE1_Y.IN1
nE[46] => AA.IN0
nE[46] => DIEH_Y.IN1
nE[47] => ~NO_FANOUT~
nE[48] => PAS_X.IN1
nE[48] => PDS_X.IN1
nE[48] => PLLW_X.IN1
nE[48] => DIEH_X.IN1
nE[48] => DIEL_X.IN1
nE[49] => ~NO_FANOUT~
nE[50] => SIZE1_X.IN1
nE[50] => BB.IN1
nE[50] => nBRIDGEIN_d.IN1
nE[51] => SIZE1_Y.IN1
nE[51] => AA.IN1
nE[51] => DIEH_Y.IN1
nE[52] => ~NO_FANOUT~
nE[53] => SIZE1_X.IN1
nE[53] => PAS_X.IN0
nE[53] => F2CPUL_X.IN0
nE[53] => BRIDGEOUT_X.IN1
nE[54] => ~NO_FANOUT~
nE[55] => BB.IN1
nE[55] => nBRIDGEIN_d.IN0
nE[56] => SIZE1_X.IN1
nE[56] => PAS_X.IN1
nE[56] => PDS_X.IN1
nE[56] => PLLW_X.IN1
nE[56] => DIEH_X.IN1
nE[56] => nBRIDGEIN_d.IN1
nE[57] => ~NO_FANOUT~
nE[58] => SIZE1_X.IN1
nE[58] => PAS_X.IN1
nE[58] => F2CPUL_X.IN1
nE[58] => F2CPUH_X.IN1
nE[59] => ~NO_FANOUT~
nE[60] => PAS_X.IN1
nE[60] => PLLW_X.IN1
nE[60] => DIEH_X.IN0
nE[60] => DIEL_X.IN0
nE[61] => SIZE1_X.IN0
nE[61] => PLLW_X.IN1
nE[61] => DIEH_X.IN1
nE[61] => nBRIDGEIN_d.IN1
nE[62] => SIZE1_X.IN1
nE[62] => PLLW_X.IN1
nE[62] => DIEH_X.IN1
nE[62] => DIEL_X.IN1
nINCNI_d <= nINCNI_d.DB_MAX_OUTPUT_PORT_TYPE
nBREQ_d <= nBREQ_d.DB_MAX_OUTPUT_PORT_TYPE
SIZE1_d <= SIZE1_d.DB_MAX_OUTPUT_PORT_TYPE
PAS_d <= PAS_d.DB_MAX_OUTPUT_PORT_TYPE
PDS_d <= PDS_d.DB_MAX_OUTPUT_PORT_TYPE
F2CPUL_d <= F2CPUL_d.DB_MAX_OUTPUT_PORT_TYPE
F2CPUH_d <= F2CPUH_d.DB_MAX_OUTPUT_PORT_TYPE
BRIDGEOUT_d <= BRIDGEOUT_d.DB_MAX_OUTPUT_PORT_TYPE
PLLW_d <= PLLW_d.DB_MAX_OUTPUT_PORT_TYPE
PLHW_d <= PLHW_d.DB_MAX_OUTPUT_PORT_TYPE
INCFIFO_d <= INCFIFO_d.DB_MAX_OUTPUT_PORT_TYPE
DECFIFO_d <= DECFIFO_d.DB_MAX_OUTPUT_PORT_TYPE
INCNO_d <= FF.DB_MAX_OUTPUT_PORT_TYPE
nSTOPFLUSH_d <= nSTOPFLUSH_d.DB_MAX_OUTPUT_PORT_TYPE
DIEH_d <= DIEH_d.DB_MAX_OUTPUT_PORT_TYPE
DIEL_d <= DIEL_d.DB_MAX_OUTPUT_PORT_TYPE
nBRIDGEIN_d <= nBRIDGEIN_d.DB_MAX_OUTPUT_PORT_TYPE
BGACK_d <= BGACK_d.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|SCSI_SM:u_SCSI_SM
BOEQ3 => BOEQ3.IN1
nCLK => CRESET_.CLK
BCLK => BCLK.IN1
BBCLK => nLS2CPU.CLK
BBCLK => RIFIFO_o~reg0.CLK
BBCLK => RDFIFO_o~reg0.CLK
CPUREQ => CCPUREQ.DATAIN
DECFIFO => RDFIFO_o.OUTPUTSELECT
DECFIFO => RIFIFO_o.OUTPUTSELECT
DMADIR => DMADIR.IN1
DREQ_ => CDREQ_.DATAIN
FIFOEMPTY => FIFOEMPTY.IN1
FIFOFULL => FIFOFULL.IN1
INCFIFO => RIFIFO_o.OUTPUTSELECT
INCFIFO => RDFIFO_o.OUTPUTSELECT
nAS_ => nLS2CPU.ACLR
RESET_ => CRESET_.DATAIN
RESET_ => RIFIFO_o~reg0.ACLR
RESET_ => RDFIFO_o~reg0.ACLR
RW => RW.IN1
CPU2S_o <= CPU2S_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
DACK_o <= DACK_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
F2S_o <= F2S_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
INCBO_o <= INCBO_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
INCNI_o <= INCNI_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
INCNO_o <= INCNO_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDFIFO_o <= RDFIFO_o.DB_MAX_OUTPUT_PORT_TYPE
RE_o <= RE_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
RIFIFO_o <= RIFIFO_o.DB_MAX_OUTPUT_PORT_TYPE
S2CPU_o <= S2CPU_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
S2F_o <= S2F_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCSI_CS_o <= SCSI_CS_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_o <= WE_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
LBYTE_ <= LBYTE_.DB_MAX_OUTPUT_PORT_TYPE
LS2CPU <= nLS2CPU.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS
CLK => state_reg~1.DATAIN
nRESET => state_reg~3.DATAIN
BOEQ3 => Selector23.IN2
BOEQ3 => RDFIFO.DATAB
BOEQ3 => Selector29.IN2
BOEQ3 => RIFIFO.DATAB
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.OUTPUTSELECT
CCPUREQ => state_next.DATAA
CCPUREQ => always1.IN1
CCPUREQ => always1.IN1
CCPUREQ => always1.IN0
CCPUREQ => state_next.DATAA
CDREQ_ => always1.IN0
CDREQ_ => always1.IN0
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
CDSACK_ => state_next.OUTPUTSELECT
DMADIR => always1.IN1
DMADIR => always1.IN1
DMADIR => always1.IN1
FIFOEMPTY => always1.IN1
FIFOFULL => Selector29.IN3
FIFOFULL => Selector23.IN3
FIFOFULL => always1.IN1
FIFOFULL => Selector0.IN2
FIFOFULL => Selector25.IN2
FIFOFULL => Selector27.IN2
RDFIFO_o => always1.IN1
RIFIFO_o => always1.IN1
RW => Selector25.IN5
RW => Selector26.IN4
RW => Selector9.IN5
RW => Selector28.IN2
RW => Selector24.IN2
RW => Selector13.IN2
CPU2S <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
DACK <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
F2S <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
INCBO <= INCBO.DB_MAX_OUTPUT_PORT_TYPE
INCNI <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
INCNO <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
RDFIFO <= RDFIFO.DB_MAX_OUTPUT_PORT_TYPE
RE <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
RIFIFO <= RIFIFO.DB_MAX_OUTPUT_PORT_TYPE
S2CPU <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
S2F <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
SCSI_CS <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
WE <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
SET_DSACK <= SET_DSACK.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|fifo:int_fifo
CLK => BUFFER[0][0].CLK
CLK => BUFFER[0][1].CLK
CLK => BUFFER[0][2].CLK
CLK => BUFFER[0][3].CLK
CLK => BUFFER[0][4].CLK
CLK => BUFFER[0][5].CLK
CLK => BUFFER[0][6].CLK
CLK => BUFFER[0][7].CLK
CLK => BUFFER[1][0].CLK
CLK => BUFFER[1][1].CLK
CLK => BUFFER[1][2].CLK
CLK => BUFFER[1][3].CLK
CLK => BUFFER[1][4].CLK
CLK => BUFFER[1][5].CLK
CLK => BUFFER[1][6].CLK
CLK => BUFFER[1][7].CLK
CLK => BUFFER[2][0].CLK
CLK => BUFFER[2][1].CLK
CLK => BUFFER[2][2].CLK
CLK => BUFFER[2][3].CLK
CLK => BUFFER[2][4].CLK
CLK => BUFFER[2][5].CLK
CLK => BUFFER[2][6].CLK
CLK => BUFFER[2][7].CLK
CLK => BUFFER[3][0].CLK
CLK => BUFFER[3][1].CLK
CLK => BUFFER[3][2].CLK
CLK => BUFFER[3][3].CLK
CLK => BUFFER[3][4].CLK
CLK => BUFFER[3][5].CLK
CLK => BUFFER[3][6].CLK
CLK => BUFFER[3][7].CLK
CLK => BUFFER[4][0].CLK
CLK => BUFFER[4][1].CLK
CLK => BUFFER[4][2].CLK
CLK => BUFFER[4][3].CLK
CLK => BUFFER[4][4].CLK
CLK => BUFFER[4][5].CLK
CLK => BUFFER[4][6].CLK
CLK => BUFFER[4][7].CLK
CLK => BUFFER[5][0].CLK
CLK => BUFFER[5][1].CLK
CLK => BUFFER[5][2].CLK
CLK => BUFFER[5][3].CLK
CLK => BUFFER[5][4].CLK
CLK => BUFFER[5][5].CLK
CLK => BUFFER[5][6].CLK
CLK => BUFFER[5][7].CLK
CLK => BUFFER[6][0].CLK
CLK => BUFFER[6][1].CLK
CLK => BUFFER[6][2].CLK
CLK => BUFFER[6][3].CLK
CLK => BUFFER[6][4].CLK
CLK => BUFFER[6][5].CLK
CLK => BUFFER[6][6].CLK
CLK => BUFFER[6][7].CLK
CLK => BUFFER[7][0].CLK
CLK => BUFFER[7][1].CLK
CLK => BUFFER[7][2].CLK
CLK => BUFFER[7][3].CLK
CLK => BUFFER[7][4].CLK
CLK => BUFFER[7][5].CLK
CLK => BUFFER[7][6].CLK
CLK => BUFFER[7][7].CLK
CLK => BUFFER[0][8].CLK
CLK => BUFFER[0][9].CLK
CLK => BUFFER[0][10].CLK
CLK => BUFFER[0][11].CLK
CLK => BUFFER[0][12].CLK
CLK => BUFFER[0][13].CLK
CLK => BUFFER[0][14].CLK
CLK => BUFFER[0][15].CLK
CLK => BUFFER[1][8].CLK
CLK => BUFFER[1][9].CLK
CLK => BUFFER[1][10].CLK
CLK => BUFFER[1][11].CLK
CLK => BUFFER[1][12].CLK
CLK => BUFFER[1][13].CLK
CLK => BUFFER[1][14].CLK
CLK => BUFFER[1][15].CLK
CLK => BUFFER[2][8].CLK
CLK => BUFFER[2][9].CLK
CLK => BUFFER[2][10].CLK
CLK => BUFFER[2][11].CLK
CLK => BUFFER[2][12].CLK
CLK => BUFFER[2][13].CLK
CLK => BUFFER[2][14].CLK
CLK => BUFFER[2][15].CLK
CLK => BUFFER[3][8].CLK
CLK => BUFFER[3][9].CLK
CLK => BUFFER[3][10].CLK
CLK => BUFFER[3][11].CLK
CLK => BUFFER[3][12].CLK
CLK => BUFFER[3][13].CLK
CLK => BUFFER[3][14].CLK
CLK => BUFFER[3][15].CLK
CLK => BUFFER[4][8].CLK
CLK => BUFFER[4][9].CLK
CLK => BUFFER[4][10].CLK
CLK => BUFFER[4][11].CLK
CLK => BUFFER[4][12].CLK
CLK => BUFFER[4][13].CLK
CLK => BUFFER[4][14].CLK
CLK => BUFFER[4][15].CLK
CLK => BUFFER[5][8].CLK
CLK => BUFFER[5][9].CLK
CLK => BUFFER[5][10].CLK
CLK => BUFFER[5][11].CLK
CLK => BUFFER[5][12].CLK
CLK => BUFFER[5][13].CLK
CLK => BUFFER[5][14].CLK
CLK => BUFFER[5][15].CLK
CLK => BUFFER[6][8].CLK
CLK => BUFFER[6][9].CLK
CLK => BUFFER[6][10].CLK
CLK => BUFFER[6][11].CLK
CLK => BUFFER[6][12].CLK
CLK => BUFFER[6][13].CLK
CLK => BUFFER[6][14].CLK
CLK => BUFFER[6][15].CLK
CLK => BUFFER[7][8].CLK
CLK => BUFFER[7][9].CLK
CLK => BUFFER[7][10].CLK
CLK => BUFFER[7][11].CLK
CLK => BUFFER[7][12].CLK
CLK => BUFFER[7][13].CLK
CLK => BUFFER[7][14].CLK
CLK => BUFFER[7][15].CLK
CLK => BUFFER[0][16].CLK
CLK => BUFFER[0][17].CLK
CLK => BUFFER[0][18].CLK
CLK => BUFFER[0][19].CLK
CLK => BUFFER[0][20].CLK
CLK => BUFFER[0][21].CLK
CLK => BUFFER[0][22].CLK
CLK => BUFFER[0][23].CLK
CLK => BUFFER[1][16].CLK
CLK => BUFFER[1][17].CLK
CLK => BUFFER[1][18].CLK
CLK => BUFFER[1][19].CLK
CLK => BUFFER[1][20].CLK
CLK => BUFFER[1][21].CLK
CLK => BUFFER[1][22].CLK
CLK => BUFFER[1][23].CLK
CLK => BUFFER[2][16].CLK
CLK => BUFFER[2][17].CLK
CLK => BUFFER[2][18].CLK
CLK => BUFFER[2][19].CLK
CLK => BUFFER[2][20].CLK
CLK => BUFFER[2][21].CLK
CLK => BUFFER[2][22].CLK
CLK => BUFFER[2][23].CLK
CLK => BUFFER[3][16].CLK
CLK => BUFFER[3][17].CLK
CLK => BUFFER[3][18].CLK
CLK => BUFFER[3][19].CLK
CLK => BUFFER[3][20].CLK
CLK => BUFFER[3][21].CLK
CLK => BUFFER[3][22].CLK
CLK => BUFFER[3][23].CLK
CLK => BUFFER[4][16].CLK
CLK => BUFFER[4][17].CLK
CLK => BUFFER[4][18].CLK
CLK => BUFFER[4][19].CLK
CLK => BUFFER[4][20].CLK
CLK => BUFFER[4][21].CLK
CLK => BUFFER[4][22].CLK
CLK => BUFFER[4][23].CLK
CLK => BUFFER[5][16].CLK
CLK => BUFFER[5][17].CLK
CLK => BUFFER[5][18].CLK
CLK => BUFFER[5][19].CLK
CLK => BUFFER[5][20].CLK
CLK => BUFFER[5][21].CLK
CLK => BUFFER[5][22].CLK
CLK => BUFFER[5][23].CLK
CLK => BUFFER[6][16].CLK
CLK => BUFFER[6][17].CLK
CLK => BUFFER[6][18].CLK
CLK => BUFFER[6][19].CLK
CLK => BUFFER[6][20].CLK
CLK => BUFFER[6][21].CLK
CLK => BUFFER[6][22].CLK
CLK => BUFFER[6][23].CLK
CLK => BUFFER[7][16].CLK
CLK => BUFFER[7][17].CLK
CLK => BUFFER[7][18].CLK
CLK => BUFFER[7][19].CLK
CLK => BUFFER[7][20].CLK
CLK => BUFFER[7][21].CLK
CLK => BUFFER[7][22].CLK
CLK => BUFFER[7][23].CLK
CLK => BUFFER[0][24].CLK
CLK => BUFFER[0][25].CLK
CLK => BUFFER[0][26].CLK
CLK => BUFFER[0][27].CLK
CLK => BUFFER[0][28].CLK
CLK => BUFFER[0][29].CLK
CLK => BUFFER[0][30].CLK
CLK => BUFFER[0][31].CLK
CLK => BUFFER[1][24].CLK
CLK => BUFFER[1][25].CLK
CLK => BUFFER[1][26].CLK
CLK => BUFFER[1][27].CLK
CLK => BUFFER[1][28].CLK
CLK => BUFFER[1][29].CLK
CLK => BUFFER[1][30].CLK
CLK => BUFFER[1][31].CLK
CLK => BUFFER[2][24].CLK
CLK => BUFFER[2][25].CLK
CLK => BUFFER[2][26].CLK
CLK => BUFFER[2][27].CLK
CLK => BUFFER[2][28].CLK
CLK => BUFFER[2][29].CLK
CLK => BUFFER[2][30].CLK
CLK => BUFFER[2][31].CLK
CLK => BUFFER[3][24].CLK
CLK => BUFFER[3][25].CLK
CLK => BUFFER[3][26].CLK
CLK => BUFFER[3][27].CLK
CLK => BUFFER[3][28].CLK
CLK => BUFFER[3][29].CLK
CLK => BUFFER[3][30].CLK
CLK => BUFFER[3][31].CLK
CLK => BUFFER[4][24].CLK
CLK => BUFFER[4][25].CLK
CLK => BUFFER[4][26].CLK
CLK => BUFFER[4][27].CLK
CLK => BUFFER[4][28].CLK
CLK => BUFFER[4][29].CLK
CLK => BUFFER[4][30].CLK
CLK => BUFFER[4][31].CLK
CLK => BUFFER[5][24].CLK
CLK => BUFFER[5][25].CLK
CLK => BUFFER[5][26].CLK
CLK => BUFFER[5][27].CLK
CLK => BUFFER[5][28].CLK
CLK => BUFFER[5][29].CLK
CLK => BUFFER[5][30].CLK
CLK => BUFFER[5][31].CLK
CLK => BUFFER[6][24].CLK
CLK => BUFFER[6][25].CLK
CLK => BUFFER[6][26].CLK
CLK => BUFFER[6][27].CLK
CLK => BUFFER[6][28].CLK
CLK => BUFFER[6][29].CLK
CLK => BUFFER[6][30].CLK
CLK => BUFFER[6][31].CLK
CLK => BUFFER[7][24].CLK
CLK => BUFFER[7][25].CLK
CLK => BUFFER[7][26].CLK
CLK => BUFFER[7][27].CLK
CLK => BUFFER[7][28].CLK
CLK => BUFFER[7][29].CLK
CLK => BUFFER[7][30].CLK
CLK => BUFFER[7][31].CLK
CLK => _.IN1
CLK => altsyncram:BUFFER[0][31]__1.clock0
CLK => altsyncram:BUFFER[0][23]__2.clock0
CLK => altsyncram:BUFFER[0][15]__3.clock0
CLK => altsyncram:BUFFER[0][7]__4.clock0
BCLK => ~NO_FANOUT~
BBCLK => BBCLK.IN4
LLWORD => LLWORD.IN1
LHWORD => LHWORD.IN1
LBYTE_ => LBYTE_.IN1
H_0C => H_0C.IN1
ACR_WR => ACR_WR.IN1
RST_FIFO_ => RST_FIFO_.IN4
MID25 => MID25.IN1
FIFO_ID[0] => BUFFER.DATAB
FIFO_ID[0] => BUFFER.DATAB
FIFO_ID[0] => BUFFER.DATAB
FIFO_ID[0] => BUFFER.DATAB
FIFO_ID[0] => BUFFER.DATAB
FIFO_ID[0] => BUFFER.DATAB
FIFO_ID[0] => BUFFER.DATAB
FIFO_ID[0] => BUFFER.DATAB
FIFO_ID[0] => altsyncram:BUFFER[0][7]__4.data_a[7]
FIFO_ID[1] => BUFFER.DATAB
FIFO_ID[1] => BUFFER.DATAB
FIFO_ID[1] => BUFFER.DATAB
FIFO_ID[1] => BUFFER.DATAB
FIFO_ID[1] => BUFFER.DATAB
FIFO_ID[1] => BUFFER.DATAB
FIFO_ID[1] => BUFFER.DATAB
FIFO_ID[1] => BUFFER.DATAB
FIFO_ID[1] => altsyncram:BUFFER[0][7]__4.data_a[6]
FIFO_ID[2] => BUFFER.DATAB
FIFO_ID[2] => BUFFER.DATAB
FIFO_ID[2] => BUFFER.DATAB
FIFO_ID[2] => BUFFER.DATAB
FIFO_ID[2] => BUFFER.DATAB
FIFO_ID[2] => BUFFER.DATAB
FIFO_ID[2] => BUFFER.DATAB
FIFO_ID[2] => BUFFER.DATAB
FIFO_ID[2] => altsyncram:BUFFER[0][7]__4.data_a[5]
FIFO_ID[3] => BUFFER.DATAB
FIFO_ID[3] => BUFFER.DATAB
FIFO_ID[3] => BUFFER.DATAB
FIFO_ID[3] => BUFFER.DATAB
FIFO_ID[3] => BUFFER.DATAB
FIFO_ID[3] => BUFFER.DATAB
FIFO_ID[3] => BUFFER.DATAB
FIFO_ID[3] => BUFFER.DATAB
FIFO_ID[3] => altsyncram:BUFFER[0][7]__4.data_a[4]
FIFO_ID[4] => BUFFER.DATAB
FIFO_ID[4] => BUFFER.DATAB
FIFO_ID[4] => BUFFER.DATAB
FIFO_ID[4] => BUFFER.DATAB
FIFO_ID[4] => BUFFER.DATAB
FIFO_ID[4] => BUFFER.DATAB
FIFO_ID[4] => BUFFER.DATAB
FIFO_ID[4] => BUFFER.DATAB
FIFO_ID[4] => altsyncram:BUFFER[0][7]__4.data_a[3]
FIFO_ID[5] => BUFFER.DATAB
FIFO_ID[5] => BUFFER.DATAB
FIFO_ID[5] => BUFFER.DATAB
FIFO_ID[5] => BUFFER.DATAB
FIFO_ID[5] => BUFFER.DATAB
FIFO_ID[5] => BUFFER.DATAB
FIFO_ID[5] => BUFFER.DATAB
FIFO_ID[5] => BUFFER.DATAB
FIFO_ID[5] => altsyncram:BUFFER[0][7]__4.data_a[2]
FIFO_ID[6] => BUFFER.DATAB
FIFO_ID[6] => BUFFER.DATAB
FIFO_ID[6] => BUFFER.DATAB
FIFO_ID[6] => BUFFER.DATAB
FIFO_ID[6] => BUFFER.DATAB
FIFO_ID[6] => BUFFER.DATAB
FIFO_ID[6] => BUFFER.DATAB
FIFO_ID[6] => BUFFER.DATAB
FIFO_ID[6] => altsyncram:BUFFER[0][7]__4.data_a[1]
FIFO_ID[7] => BUFFER.DATAB
FIFO_ID[7] => BUFFER.DATAB
FIFO_ID[7] => BUFFER.DATAB
FIFO_ID[7] => BUFFER.DATAB
FIFO_ID[7] => BUFFER.DATAB
FIFO_ID[7] => BUFFER.DATAB
FIFO_ID[7] => BUFFER.DATAB
FIFO_ID[7] => BUFFER.DATAB
FIFO_ID[7] => altsyncram:BUFFER[0][7]__4.data_a[0]
FIFO_ID[8] => BUFFER.DATAB
FIFO_ID[8] => BUFFER.DATAB
FIFO_ID[8] => BUFFER.DATAB
FIFO_ID[8] => BUFFER.DATAB
FIFO_ID[8] => BUFFER.DATAB
FIFO_ID[8] => BUFFER.DATAB
FIFO_ID[8] => BUFFER.DATAB
FIFO_ID[8] => BUFFER.DATAB
FIFO_ID[8] => altsyncram:BUFFER[0][15]__3.data_a[7]
FIFO_ID[9] => BUFFER.DATAB
FIFO_ID[9] => BUFFER.DATAB
FIFO_ID[9] => BUFFER.DATAB
FIFO_ID[9] => BUFFER.DATAB
FIFO_ID[9] => BUFFER.DATAB
FIFO_ID[9] => BUFFER.DATAB
FIFO_ID[9] => BUFFER.DATAB
FIFO_ID[9] => BUFFER.DATAB
FIFO_ID[9] => altsyncram:BUFFER[0][15]__3.data_a[6]
FIFO_ID[10] => BUFFER.DATAB
FIFO_ID[10] => BUFFER.DATAB
FIFO_ID[10] => BUFFER.DATAB
FIFO_ID[10] => BUFFER.DATAB
FIFO_ID[10] => BUFFER.DATAB
FIFO_ID[10] => BUFFER.DATAB
FIFO_ID[10] => BUFFER.DATAB
FIFO_ID[10] => BUFFER.DATAB
FIFO_ID[10] => altsyncram:BUFFER[0][15]__3.data_a[5]
FIFO_ID[11] => BUFFER.DATAB
FIFO_ID[11] => BUFFER.DATAB
FIFO_ID[11] => BUFFER.DATAB
FIFO_ID[11] => BUFFER.DATAB
FIFO_ID[11] => BUFFER.DATAB
FIFO_ID[11] => BUFFER.DATAB
FIFO_ID[11] => BUFFER.DATAB
FIFO_ID[11] => BUFFER.DATAB
FIFO_ID[11] => altsyncram:BUFFER[0][15]__3.data_a[4]
FIFO_ID[12] => BUFFER.DATAB
FIFO_ID[12] => BUFFER.DATAB
FIFO_ID[12] => BUFFER.DATAB
FIFO_ID[12] => BUFFER.DATAB
FIFO_ID[12] => BUFFER.DATAB
FIFO_ID[12] => BUFFER.DATAB
FIFO_ID[12] => BUFFER.DATAB
FIFO_ID[12] => BUFFER.DATAB
FIFO_ID[12] => altsyncram:BUFFER[0][15]__3.data_a[3]
FIFO_ID[13] => BUFFER.DATAB
FIFO_ID[13] => BUFFER.DATAB
FIFO_ID[13] => BUFFER.DATAB
FIFO_ID[13] => BUFFER.DATAB
FIFO_ID[13] => BUFFER.DATAB
FIFO_ID[13] => BUFFER.DATAB
FIFO_ID[13] => BUFFER.DATAB
FIFO_ID[13] => BUFFER.DATAB
FIFO_ID[13] => altsyncram:BUFFER[0][15]__3.data_a[2]
FIFO_ID[14] => BUFFER.DATAB
FIFO_ID[14] => BUFFER.DATAB
FIFO_ID[14] => BUFFER.DATAB
FIFO_ID[14] => BUFFER.DATAB
FIFO_ID[14] => BUFFER.DATAB
FIFO_ID[14] => BUFFER.DATAB
FIFO_ID[14] => BUFFER.DATAB
FIFO_ID[14] => BUFFER.DATAB
FIFO_ID[14] => altsyncram:BUFFER[0][15]__3.data_a[1]
FIFO_ID[15] => BUFFER.DATAB
FIFO_ID[15] => BUFFER.DATAB
FIFO_ID[15] => BUFFER.DATAB
FIFO_ID[15] => BUFFER.DATAB
FIFO_ID[15] => BUFFER.DATAB
FIFO_ID[15] => BUFFER.DATAB
FIFO_ID[15] => BUFFER.DATAB
FIFO_ID[15] => BUFFER.DATAB
FIFO_ID[15] => altsyncram:BUFFER[0][15]__3.data_a[0]
FIFO_ID[16] => BUFFER.DATAB
FIFO_ID[16] => BUFFER.DATAB
FIFO_ID[16] => BUFFER.DATAB
FIFO_ID[16] => BUFFER.DATAB
FIFO_ID[16] => BUFFER.DATAB
FIFO_ID[16] => BUFFER.DATAB
FIFO_ID[16] => BUFFER.DATAB
FIFO_ID[16] => BUFFER.DATAB
FIFO_ID[16] => altsyncram:BUFFER[0][23]__2.data_a[7]
FIFO_ID[17] => BUFFER.DATAB
FIFO_ID[17] => BUFFER.DATAB
FIFO_ID[17] => BUFFER.DATAB
FIFO_ID[17] => BUFFER.DATAB
FIFO_ID[17] => BUFFER.DATAB
FIFO_ID[17] => BUFFER.DATAB
FIFO_ID[17] => BUFFER.DATAB
FIFO_ID[17] => BUFFER.DATAB
FIFO_ID[17] => altsyncram:BUFFER[0][23]__2.data_a[6]
FIFO_ID[18] => BUFFER.DATAB
FIFO_ID[18] => BUFFER.DATAB
FIFO_ID[18] => BUFFER.DATAB
FIFO_ID[18] => BUFFER.DATAB
FIFO_ID[18] => BUFFER.DATAB
FIFO_ID[18] => BUFFER.DATAB
FIFO_ID[18] => BUFFER.DATAB
FIFO_ID[18] => BUFFER.DATAB
FIFO_ID[18] => altsyncram:BUFFER[0][23]__2.data_a[5]
FIFO_ID[19] => BUFFER.DATAB
FIFO_ID[19] => BUFFER.DATAB
FIFO_ID[19] => BUFFER.DATAB
FIFO_ID[19] => BUFFER.DATAB
FIFO_ID[19] => BUFFER.DATAB
FIFO_ID[19] => BUFFER.DATAB
FIFO_ID[19] => BUFFER.DATAB
FIFO_ID[19] => BUFFER.DATAB
FIFO_ID[19] => altsyncram:BUFFER[0][23]__2.data_a[4]
FIFO_ID[20] => BUFFER.DATAB
FIFO_ID[20] => BUFFER.DATAB
FIFO_ID[20] => BUFFER.DATAB
FIFO_ID[20] => BUFFER.DATAB
FIFO_ID[20] => BUFFER.DATAB
FIFO_ID[20] => BUFFER.DATAB
FIFO_ID[20] => BUFFER.DATAB
FIFO_ID[20] => BUFFER.DATAB
FIFO_ID[20] => altsyncram:BUFFER[0][23]__2.data_a[3]
FIFO_ID[21] => BUFFER.DATAB
FIFO_ID[21] => BUFFER.DATAB
FIFO_ID[21] => BUFFER.DATAB
FIFO_ID[21] => BUFFER.DATAB
FIFO_ID[21] => BUFFER.DATAB
FIFO_ID[21] => BUFFER.DATAB
FIFO_ID[21] => BUFFER.DATAB
FIFO_ID[21] => BUFFER.DATAB
FIFO_ID[21] => altsyncram:BUFFER[0][23]__2.data_a[2]
FIFO_ID[22] => BUFFER.DATAB
FIFO_ID[22] => BUFFER.DATAB
FIFO_ID[22] => BUFFER.DATAB
FIFO_ID[22] => BUFFER.DATAB
FIFO_ID[22] => BUFFER.DATAB
FIFO_ID[22] => BUFFER.DATAB
FIFO_ID[22] => BUFFER.DATAB
FIFO_ID[22] => BUFFER.DATAB
FIFO_ID[22] => altsyncram:BUFFER[0][23]__2.data_a[1]
FIFO_ID[23] => BUFFER.DATAB
FIFO_ID[23] => BUFFER.DATAB
FIFO_ID[23] => BUFFER.DATAB
FIFO_ID[23] => BUFFER.DATAB
FIFO_ID[23] => BUFFER.DATAB
FIFO_ID[23] => BUFFER.DATAB
FIFO_ID[23] => BUFFER.DATAB
FIFO_ID[23] => BUFFER.DATAB
FIFO_ID[23] => altsyncram:BUFFER[0][23]__2.data_a[0]
FIFO_ID[24] => BUFFER.DATAB
FIFO_ID[24] => BUFFER.DATAB
FIFO_ID[24] => BUFFER.DATAB
FIFO_ID[24] => BUFFER.DATAB
FIFO_ID[24] => BUFFER.DATAB
FIFO_ID[24] => BUFFER.DATAB
FIFO_ID[24] => BUFFER.DATAB
FIFO_ID[24] => BUFFER.DATAB
FIFO_ID[24] => altsyncram:BUFFER[0][31]__1.data_a[7]
FIFO_ID[25] => BUFFER.DATAB
FIFO_ID[25] => BUFFER.DATAB
FIFO_ID[25] => BUFFER.DATAB
FIFO_ID[25] => BUFFER.DATAB
FIFO_ID[25] => BUFFER.DATAB
FIFO_ID[25] => BUFFER.DATAB
FIFO_ID[25] => BUFFER.DATAB
FIFO_ID[25] => BUFFER.DATAB
FIFO_ID[25] => altsyncram:BUFFER[0][31]__1.data_a[6]
FIFO_ID[26] => BUFFER.DATAB
FIFO_ID[26] => BUFFER.DATAB
FIFO_ID[26] => BUFFER.DATAB
FIFO_ID[26] => BUFFER.DATAB
FIFO_ID[26] => BUFFER.DATAB
FIFO_ID[26] => BUFFER.DATAB
FIFO_ID[26] => BUFFER.DATAB
FIFO_ID[26] => BUFFER.DATAB
FIFO_ID[26] => altsyncram:BUFFER[0][31]__1.data_a[5]
FIFO_ID[27] => BUFFER.DATAB
FIFO_ID[27] => BUFFER.DATAB
FIFO_ID[27] => BUFFER.DATAB
FIFO_ID[27] => BUFFER.DATAB
FIFO_ID[27] => BUFFER.DATAB
FIFO_ID[27] => BUFFER.DATAB
FIFO_ID[27] => BUFFER.DATAB
FIFO_ID[27] => BUFFER.DATAB
FIFO_ID[27] => altsyncram:BUFFER[0][31]__1.data_a[4]
FIFO_ID[28] => BUFFER.DATAB
FIFO_ID[28] => BUFFER.DATAB
FIFO_ID[28] => BUFFER.DATAB
FIFO_ID[28] => BUFFER.DATAB
FIFO_ID[28] => BUFFER.DATAB
FIFO_ID[28] => BUFFER.DATAB
FIFO_ID[28] => BUFFER.DATAB
FIFO_ID[28] => BUFFER.DATAB
FIFO_ID[28] => altsyncram:BUFFER[0][31]__1.data_a[3]
FIFO_ID[29] => BUFFER.DATAB
FIFO_ID[29] => BUFFER.DATAB
FIFO_ID[29] => BUFFER.DATAB
FIFO_ID[29] => BUFFER.DATAB
FIFO_ID[29] => BUFFER.DATAB
FIFO_ID[29] => BUFFER.DATAB
FIFO_ID[29] => BUFFER.DATAB
FIFO_ID[29] => BUFFER.DATAB
FIFO_ID[29] => altsyncram:BUFFER[0][31]__1.data_a[2]
FIFO_ID[30] => BUFFER.DATAB
FIFO_ID[30] => BUFFER.DATAB
FIFO_ID[30] => BUFFER.DATAB
FIFO_ID[30] => BUFFER.DATAB
FIFO_ID[30] => BUFFER.DATAB
FIFO_ID[30] => BUFFER.DATAB
FIFO_ID[30] => BUFFER.DATAB
FIFO_ID[30] => BUFFER.DATAB
FIFO_ID[30] => altsyncram:BUFFER[0][31]__1.data_a[1]
FIFO_ID[31] => BUFFER.DATAB
FIFO_ID[31] => BUFFER.DATAB
FIFO_ID[31] => BUFFER.DATAB
FIFO_ID[31] => BUFFER.DATAB
FIFO_ID[31] => BUFFER.DATAB
FIFO_ID[31] => BUFFER.DATAB
FIFO_ID[31] => BUFFER.DATAB
FIFO_ID[31] => BUFFER.DATAB
FIFO_ID[31] => altsyncram:BUFFER[0][31]__1.data_a[0]
FIFOFULL <= fifo__full_empty_ctr:u_full_empty_ctr.FIFOFULL
FIFOEMPTY <= fifo__full_empty_ctr:u_full_empty_ctr.FIFOEMPTY
INCFIFO => INCFIFO.IN1
DECFIFO => DECFIFO.IN1
INCBO => INCBO.IN1
BOEQ0 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
BOEQ3 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
BO0 <= BYTE_PTR[0].DB_MAX_OUTPUT_PORT_TYPE
BO1 <= BYTE_PTR[1].DB_MAX_OUTPUT_PORT_TYPE
INCNO => INCNO.IN1
INCNI => INCNI.IN1
FIFO_OD[0] <= altsyncram:BUFFER[0][7]__4.q_b[7]
FIFO_OD[1] <= altsyncram:BUFFER[0][7]__4.q_b[6]
FIFO_OD[2] <= altsyncram:BUFFER[0][7]__4.q_b[5]
FIFO_OD[3] <= altsyncram:BUFFER[0][7]__4.q_b[4]
FIFO_OD[4] <= altsyncram:BUFFER[0][7]__4.q_b[3]
FIFO_OD[5] <= altsyncram:BUFFER[0][7]__4.q_b[2]
FIFO_OD[6] <= altsyncram:BUFFER[0][7]__4.q_b[1]
FIFO_OD[7] <= altsyncram:BUFFER[0][7]__4.q_b[0]
FIFO_OD[8] <= altsyncram:BUFFER[0][15]__3.q_b[7]
FIFO_OD[9] <= altsyncram:BUFFER[0][15]__3.q_b[6]
FIFO_OD[10] <= altsyncram:BUFFER[0][15]__3.q_b[5]
FIFO_OD[11] <= altsyncram:BUFFER[0][15]__3.q_b[4]
FIFO_OD[12] <= altsyncram:BUFFER[0][15]__3.q_b[3]
FIFO_OD[13] <= altsyncram:BUFFER[0][15]__3.q_b[2]
FIFO_OD[14] <= altsyncram:BUFFER[0][15]__3.q_b[1]
FIFO_OD[15] <= altsyncram:BUFFER[0][15]__3.q_b[0]
FIFO_OD[16] <= altsyncram:BUFFER[0][23]__2.q_b[7]
FIFO_OD[17] <= altsyncram:BUFFER[0][23]__2.q_b[6]
FIFO_OD[18] <= altsyncram:BUFFER[0][23]__2.q_b[5]
FIFO_OD[19] <= altsyncram:BUFFER[0][23]__2.q_b[4]
FIFO_OD[20] <= altsyncram:BUFFER[0][23]__2.q_b[3]
FIFO_OD[21] <= altsyncram:BUFFER[0][23]__2.q_b[2]
FIFO_OD[22] <= altsyncram:BUFFER[0][23]__2.q_b[1]
FIFO_OD[23] <= altsyncram:BUFFER[0][23]__2.q_b[0]
FIFO_OD[24] <= altsyncram:BUFFER[0][31]__1.q_b[7]
FIFO_OD[25] <= altsyncram:BUFFER[0][31]__1.q_b[6]
FIFO_OD[26] <= altsyncram:BUFFER[0][31]__1.q_b[5]
FIFO_OD[27] <= altsyncram:BUFFER[0][31]__1.q_b[4]
FIFO_OD[28] <= altsyncram:BUFFER[0][31]__1.q_b[3]
FIFO_OD[29] <= altsyncram:BUFFER[0][31]__1.q_b[2]
FIFO_OD[30] <= altsyncram:BUFFER[0][31]__1.q_b[1]
FIFO_OD[31] <= altsyncram:BUFFER[0][31]__1.q_b[0]


|RESDMAC|fifo:int_fifo|fifo_write_strobes:u_write_strobes
PTR[0] => UMWS.IN0
PTR[0] => LLWS.IN0
PTR[0] => UUWS.IN0
PTR[0] => LMWS.IN0
PTR[1] => LMWS.IN1
PTR[1] => LLWS.IN1
PTR[1] => UUWS.IN1
PTR[1] => UMWS.IN1
LHWORD => UUWS.IN1
LHWORD => UMWS.IN1
LLWORD => LMWS.IN1
LLWORD => LLWS.IN1
LBYTE_ => UUWS.IN1
LBYTE_ => UMWS.IN1
LBYTE_ => LMWS.IN1
LBYTE_ => LLWS.IN1
UUWS <= UUWS.DB_MAX_OUTPUT_PORT_TYPE
UMWS <= UMWS.DB_MAX_OUTPUT_PORT_TYPE
LMWS <= LMWS.DB_MAX_OUTPUT_PORT_TYPE
LLWS <= LLWS.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr
CLK => DOWN[0].CLK
CLK => DOWN[1].CLK
CLK => DOWN[2].CLK
CLK => DOWN[3].CLK
CLK => DOWN[4].CLK
CLK => DOWN[5].CLK
CLK => DOWN[6].CLK
CLK => UP[0].CLK
CLK => UP[1].CLK
CLK => UP[2].CLK
CLK => UP[3].CLK
CLK => UP[4].CLK
CLK => UP[5].CLK
CLK => UP[6].CLK
CLK => UP[7].CLK
BCLK => FIFOFULL~reg0.CLK
BCLK => FIFOEMPTY~reg0.CLK
INCFIFO => UP.OUTPUTSELECT
INCFIFO => UP.OUTPUTSELECT
INCFIFO => UP.OUTPUTSELECT
INCFIFO => UP.OUTPUTSELECT
INCFIFO => UP.OUTPUTSELECT
INCFIFO => UP.OUTPUTSELECT
INCFIFO => UP.OUTPUTSELECT
INCFIFO => UP.OUTPUTSELECT
DECFIFO => UP.OUTPUTSELECT
DECFIFO => UP.OUTPUTSELECT
DECFIFO => UP.OUTPUTSELECT
DECFIFO => UP.OUTPUTSELECT
DECFIFO => UP.OUTPUTSELECT
DECFIFO => UP.OUTPUTSELECT
DECFIFO => UP.OUTPUTSELECT
DECFIFO => UP.OUTPUTSELECT
DECFIFO => DOWN[6].ENA
DECFIFO => DOWN[5].ENA
DECFIFO => DOWN[4].ENA
DECFIFO => DOWN[3].ENA
DECFIFO => DOWN[2].ENA
DECFIFO => DOWN[1].ENA
DECFIFO => DOWN[0].ENA
RST_FIFO_ => UP[0].ACLR
RST_FIFO_ => UP[1].ACLR
RST_FIFO_ => UP[2].ACLR
RST_FIFO_ => UP[3].ACLR
RST_FIFO_ => UP[4].ACLR
RST_FIFO_ => UP[5].ACLR
RST_FIFO_ => UP[6].ACLR
RST_FIFO_ => UP[7].ACLR
RST_FIFO_ => FIFOEMPTY~reg0.PRESET
RST_FIFO_ => FIFOFULL~reg0.ACLR
RST_FIFO_ => DOWN[0].ACLR
RST_FIFO_ => DOWN[1].ACLR
RST_FIFO_ => DOWN[2].ACLR
RST_FIFO_ => DOWN[3].ACLR
RST_FIFO_ => DOWN[4].ACLR
RST_FIFO_ => DOWN[5].ACLR
RST_FIFO_ => DOWN[6].ACLR
FIFOEMPTY <= FIFOEMPTY~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIFOFULL <= FIFOFULL~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr
CLK => COUNT[0]~reg0.CLK
CLK => COUNT[1]~reg0.CLK
CLK => COUNT[2]~reg0.CLK
ClKEN => COUNT[0]~reg0.ENA
ClKEN => COUNT[2]~reg0.ENA
ClKEN => COUNT[1]~reg0.ENA
RST_ => COUNT[0]~reg0.ACLR
RST_ => COUNT[1]~reg0.ACLR
RST_ => COUNT[2]~reg0.ACLR
COUNT[0] <= COUNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNT[1] <= COUNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNT[2] <= COUNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr
CLK => COUNT[0]~reg0.CLK
CLK => COUNT[1]~reg0.CLK
CLK => COUNT[2]~reg0.CLK
ClKEN => COUNT[0]~reg0.ENA
ClKEN => COUNT[2]~reg0.ENA
ClKEN => COUNT[1]~reg0.ENA
RST_ => COUNT[0]~reg0.ACLR
RST_ => COUNT[1]~reg0.ACLR
RST_ => COUNT[2]~reg0.ACLR
COUNT[0] <= COUNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNT[1] <= COUNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COUNT[2] <= COUNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|fifo:int_fifo|fifo_byte_ptr:u_byte_ptr
CLK => BO1.CLK
CLK => BO0.CLK
INCBO => BO1_CLK.IN0
INCBO => BO0.ENA
MID25 => MUXZ.DATAB
ACR_WR => BO1_CLK.IN1
H_0C => MUXZ.OUTPUTSELECT
RST_FIFO_ => BO1.ACLR
RST_FIFO_ => BO0.ACLR
PTR[0] <= BO0.DB_MAX_OUTPUT_PORT_TYPE
PTR[1] <= BO1.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|fifo:int_fifo|altsyncram:BUFFER[0][31]__1
wren_a => altsyncram_4ig1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4ig1:auto_generated.data_a[0]
data_a[1] => altsyncram_4ig1:auto_generated.data_a[1]
data_a[2] => altsyncram_4ig1:auto_generated.data_a[2]
data_a[3] => altsyncram_4ig1:auto_generated.data_a[3]
data_a[4] => altsyncram_4ig1:auto_generated.data_a[4]
data_a[5] => altsyncram_4ig1:auto_generated.data_a[5]
data_a[6] => altsyncram_4ig1:auto_generated.data_a[6]
data_a[7] => altsyncram_4ig1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_4ig1:auto_generated.address_a[0]
address_a[1] => altsyncram_4ig1:auto_generated.address_a[1]
address_a[2] => altsyncram_4ig1:auto_generated.address_a[2]
address_b[0] => altsyncram_4ig1:auto_generated.address_b[0]
address_b[1] => altsyncram_4ig1:auto_generated.address_b[1]
address_b[2] => altsyncram_4ig1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4ig1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_4ig1:auto_generated.q_b[0]
q_b[1] <= altsyncram_4ig1:auto_generated.q_b[1]
q_b[2] <= altsyncram_4ig1:auto_generated.q_b[2]
q_b[3] <= altsyncram_4ig1:auto_generated.q_b[3]
q_b[4] <= altsyncram_4ig1:auto_generated.q_b[4]
q_b[5] <= altsyncram_4ig1:auto_generated.q_b[5]
q_b[6] <= altsyncram_4ig1:auto_generated.q_b[6]
q_b[7] <= altsyncram_4ig1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RESDMAC|fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|RESDMAC|fifo:int_fifo|altsyncram:BUFFER[0][23]__2
wren_a => altsyncram_4ig1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4ig1:auto_generated.data_a[0]
data_a[1] => altsyncram_4ig1:auto_generated.data_a[1]
data_a[2] => altsyncram_4ig1:auto_generated.data_a[2]
data_a[3] => altsyncram_4ig1:auto_generated.data_a[3]
data_a[4] => altsyncram_4ig1:auto_generated.data_a[4]
data_a[5] => altsyncram_4ig1:auto_generated.data_a[5]
data_a[6] => altsyncram_4ig1:auto_generated.data_a[6]
data_a[7] => altsyncram_4ig1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_4ig1:auto_generated.address_a[0]
address_a[1] => altsyncram_4ig1:auto_generated.address_a[1]
address_a[2] => altsyncram_4ig1:auto_generated.address_a[2]
address_b[0] => altsyncram_4ig1:auto_generated.address_b[0]
address_b[1] => altsyncram_4ig1:auto_generated.address_b[1]
address_b[2] => altsyncram_4ig1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4ig1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_4ig1:auto_generated.q_b[0]
q_b[1] <= altsyncram_4ig1:auto_generated.q_b[1]
q_b[2] <= altsyncram_4ig1:auto_generated.q_b[2]
q_b[3] <= altsyncram_4ig1:auto_generated.q_b[3]
q_b[4] <= altsyncram_4ig1:auto_generated.q_b[4]
q_b[5] <= altsyncram_4ig1:auto_generated.q_b[5]
q_b[6] <= altsyncram_4ig1:auto_generated.q_b[6]
q_b[7] <= altsyncram_4ig1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RESDMAC|fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|RESDMAC|fifo:int_fifo|altsyncram:BUFFER[0][15]__3
wren_a => altsyncram_4ig1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4ig1:auto_generated.data_a[0]
data_a[1] => altsyncram_4ig1:auto_generated.data_a[1]
data_a[2] => altsyncram_4ig1:auto_generated.data_a[2]
data_a[3] => altsyncram_4ig1:auto_generated.data_a[3]
data_a[4] => altsyncram_4ig1:auto_generated.data_a[4]
data_a[5] => altsyncram_4ig1:auto_generated.data_a[5]
data_a[6] => altsyncram_4ig1:auto_generated.data_a[6]
data_a[7] => altsyncram_4ig1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_4ig1:auto_generated.address_a[0]
address_a[1] => altsyncram_4ig1:auto_generated.address_a[1]
address_a[2] => altsyncram_4ig1:auto_generated.address_a[2]
address_b[0] => altsyncram_4ig1:auto_generated.address_b[0]
address_b[1] => altsyncram_4ig1:auto_generated.address_b[1]
address_b[2] => altsyncram_4ig1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4ig1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_4ig1:auto_generated.q_b[0]
q_b[1] <= altsyncram_4ig1:auto_generated.q_b[1]
q_b[2] <= altsyncram_4ig1:auto_generated.q_b[2]
q_b[3] <= altsyncram_4ig1:auto_generated.q_b[3]
q_b[4] <= altsyncram_4ig1:auto_generated.q_b[4]
q_b[5] <= altsyncram_4ig1:auto_generated.q_b[5]
q_b[6] <= altsyncram_4ig1:auto_generated.q_b[6]
q_b[7] <= altsyncram_4ig1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RESDMAC|fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|RESDMAC|fifo:int_fifo|altsyncram:BUFFER[0][7]__4
wren_a => altsyncram_4ig1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4ig1:auto_generated.data_a[0]
data_a[1] => altsyncram_4ig1:auto_generated.data_a[1]
data_a[2] => altsyncram_4ig1:auto_generated.data_a[2]
data_a[3] => altsyncram_4ig1:auto_generated.data_a[3]
data_a[4] => altsyncram_4ig1:auto_generated.data_a[4]
data_a[5] => altsyncram_4ig1:auto_generated.data_a[5]
data_a[6] => altsyncram_4ig1:auto_generated.data_a[6]
data_a[7] => altsyncram_4ig1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_4ig1:auto_generated.address_a[0]
address_a[1] => altsyncram_4ig1:auto_generated.address_a[1]
address_a[2] => altsyncram_4ig1:auto_generated.address_a[2]
address_b[0] => altsyncram_4ig1:auto_generated.address_b[0]
address_b[1] => altsyncram_4ig1:auto_generated.address_b[1]
address_b[2] => altsyncram_4ig1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4ig1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_4ig1:auto_generated.q_b[0]
q_b[1] <= altsyncram_4ig1:auto_generated.q_b[1]
q_b[2] <= altsyncram_4ig1:auto_generated.q_b[2]
q_b[3] <= altsyncram_4ig1:auto_generated.q_b[3]
q_b[4] <= altsyncram_4ig1:auto_generated.q_b[4]
q_b[5] <= altsyncram_4ig1:auto_generated.q_b[5]
q_b[6] <= altsyncram_4ig1:auto_generated.q_b[6]
q_b[7] <= altsyncram_4ig1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RESDMAC|fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|RESDMAC|datapath:u_datapath
CLK => CLK.IN1
BCLK => BCLK.IN1
BBCLK => BBCLK.IN1
DATA_I[0] => DATA_I[0].IN1
DATA_I[1] => DATA_I[1].IN1
DATA_I[2] => DATA_I[2].IN1
DATA_I[3] => DATA_I[3].IN1
DATA_I[4] => DATA_I[4].IN1
DATA_I[5] => DATA_I[5].IN1
DATA_I[6] => DATA_I[6].IN1
DATA_I[7] => DATA_I[7].IN1
DATA_I[8] => DATA_I[8].IN1
DATA_I[9] => DATA_I[9].IN1
DATA_I[10] => DATA_I[10].IN1
DATA_I[11] => DATA_I[11].IN1
DATA_I[12] => DATA_I[12].IN1
DATA_I[13] => DATA_I[13].IN1
DATA_I[14] => DATA_I[14].IN1
DATA_I[15] => DATA_I[15].IN1
DATA_I[16] => DATA_I[16].IN1
DATA_I[17] => DATA_I[17].IN1
DATA_I[18] => DATA_I[18].IN1
DATA_I[19] => DATA_I[19].IN1
DATA_I[20] => DATA_I[20].IN1
DATA_I[21] => DATA_I[21].IN1
DATA_I[22] => DATA_I[22].IN1
DATA_I[23] => DATA_I[23].IN1
DATA_I[24] => DATA_I[24].IN1
DATA_I[25] => DATA_I[25].IN1
DATA_I[26] => DATA_I[26].IN1
DATA_I[27] => DATA_I[27].IN1
DATA_I[28] => DATA_I[28].IN1
DATA_I[29] => DATA_I[29].IN1
DATA_I[30] => DATA_I[30].IN1
DATA_I[31] => DATA_I[31].IN1
PD_IN[0] => PD_IN[0].IN1
PD_IN[1] => PD_IN[1].IN1
PD_IN[2] => PD_IN[2].IN1
PD_IN[3] => PD_IN[3].IN1
PD_IN[4] => PD_IN[4].IN1
PD_IN[5] => PD_IN[5].IN1
PD_IN[6] => PD_IN[6].IN1
PD_IN[7] => PD_IN[7].IN1
PD_IN[8] => PD_IN[8].IN1
PD_IN[9] => PD_IN[9].IN1
PD_IN[10] => PD_IN[10].IN1
PD_IN[11] => PD_IN[11].IN1
PD_IN[12] => PD_IN[12].IN1
PD_IN[13] => PD_IN[13].IN1
PD_IN[14] => PD_IN[14].IN1
PD_IN[15] => PD_IN[15].IN1
PD_OUT[0] <= datapath_scsi:u_datapath_scsi.SCSI_DATA_OUT
PD_OUT[1] <= datapath_scsi:u_datapath_scsi.SCSI_DATA_OUT
PD_OUT[2] <= datapath_scsi:u_datapath_scsi.SCSI_DATA_OUT
PD_OUT[3] <= datapath_scsi:u_datapath_scsi.SCSI_DATA_OUT
PD_OUT[4] <= datapath_scsi:u_datapath_scsi.SCSI_DATA_OUT
PD_OUT[5] <= datapath_scsi:u_datapath_scsi.SCSI_DATA_OUT
PD_OUT[6] <= datapath_scsi:u_datapath_scsi.SCSI_DATA_OUT
PD_OUT[7] <= datapath_scsi:u_datapath_scsi.SCSI_DATA_OUT
PD_OUT[8] <= datapath_scsi:u_datapath_scsi.SCSI_DATA_OUT
PD_OUT[9] <= datapath_scsi:u_datapath_scsi.SCSI_DATA_OUT
PD_OUT[10] <= datapath_scsi:u_datapath_scsi.SCSI_DATA_OUT
PD_OUT[11] <= datapath_scsi:u_datapath_scsi.SCSI_DATA_OUT
PD_OUT[12] <= datapath_scsi:u_datapath_scsi.SCSI_DATA_OUT
PD_OUT[13] <= datapath_scsi:u_datapath_scsi.SCSI_DATA_OUT
PD_OUT[14] <= datapath_scsi:u_datapath_scsi.SCSI_DATA_OUT
PD_OUT[15] <= datapath_scsi:u_datapath_scsi.SCSI_DATA_OUT
FIFO_OD[0] => FIFO_OD[0].IN2
FIFO_OD[1] => FIFO_OD[1].IN2
FIFO_OD[2] => FIFO_OD[2].IN2
FIFO_OD[3] => FIFO_OD[3].IN2
FIFO_OD[4] => FIFO_OD[4].IN2
FIFO_OD[5] => FIFO_OD[5].IN2
FIFO_OD[6] => FIFO_OD[6].IN2
FIFO_OD[7] => FIFO_OD[7].IN2
FIFO_OD[8] => FIFO_OD[8].IN2
FIFO_OD[9] => FIFO_OD[9].IN2
FIFO_OD[10] => FIFO_OD[10].IN2
FIFO_OD[11] => FIFO_OD[11].IN2
FIFO_OD[12] => FIFO_OD[12].IN2
FIFO_OD[13] => FIFO_OD[13].IN2
FIFO_OD[14] => FIFO_OD[14].IN2
FIFO_OD[15] => FIFO_OD[15].IN2
FIFO_OD[16] => FIFO_OD[16].IN2
FIFO_OD[17] => FIFO_OD[17].IN2
FIFO_OD[18] => FIFO_OD[18].IN2
FIFO_OD[19] => FIFO_OD[19].IN2
FIFO_OD[20] => FIFO_OD[20].IN2
FIFO_OD[21] => FIFO_OD[21].IN2
FIFO_OD[22] => FIFO_OD[22].IN2
FIFO_OD[23] => FIFO_OD[23].IN2
FIFO_OD[24] => FIFO_OD[24].IN2
FIFO_OD[25] => FIFO_OD[25].IN2
FIFO_OD[26] => FIFO_OD[26].IN2
FIFO_OD[27] => FIFO_OD[27].IN2
FIFO_OD[28] => FIFO_OD[28].IN2
FIFO_OD[29] => FIFO_OD[29].IN2
FIFO_OD[30] => FIFO_OD[30].IN2
FIFO_OD[31] => FIFO_OD[31].IN2
REG_OD[0] => MOD_TX.DATAA
REG_OD[1] => MOD_TX.DATAA
REG_OD[2] => MOD_TX.DATAA
REG_OD[3] => MOD_TX.DATAA
REG_OD[4] => MOD_TX.DATAA
REG_OD[5] => MOD_TX.DATAA
REG_OD[6] => MOD_TX.DATAA
REG_OD[7] => MOD_TX.DATAA
REG_OD[8] => MOD_TX.DATAA
REG_OD[9] => MOD_TX.DATAA
REG_OD[10] => MOD_TX.DATAA
REG_OD[11] => MOD_TX.DATAA
REG_OD[12] => MOD_TX.DATAA
REG_OD[13] => MOD_TX.DATAA
REG_OD[14] => MOD_TX.DATAA
REG_OD[15] => MOD_TX.DATAA
REG_OD[16] => MOD_TX.DATAA
REG_OD[17] => MOD_TX.DATAA
REG_OD[18] => MOD_TX.DATAA
REG_OD[19] => MOD_TX.DATAA
REG_OD[20] => MOD_TX.DATAA
REG_OD[21] => MOD_TX.DATAA
REG_OD[22] => MOD_TX.DATAA
REG_OD[23] => MOD_TX.DATAA
REG_OD[24] => MOD_TX.DATAA
REG_OD[25] => MOD_TX.DATAA
REG_OD[26] => MOD_TX.DATAA
REG_OD[27] => MOD_TX.DATAA
REG_OD[28] => MOD_TX.DATAA
REG_OD[29] => MOD_TX.DATAA
REG_OD[30] => MOD_TX.DATAA
REG_OD[31] => MOD_TX.DATAA
PAS => PAS.IN1
nDS_ => DOEL_.IN0
nDMAC_ => DOEL_.IN1
RW => DOEL_.IN1
nOWN_ => DOEL_.IN0
DMADIR => DOEL_.IN1
BRIDGEIN => bBRIDGEIN.IN1
BRIDGEOUT => BRIDGEOUT.IN1
DIEH => bDIEH.IN1
DIEL => bDIEL.IN0
LS2CPU => LS2CPU.IN1
S2CPU => S2CPU.IN2
S2F => S2F.IN1
F2S => F2S.IN1
CPU2S => CPU2S.IN1
BO0 => BO0.IN1
BO1 => BO1.IN1
A3 => A3.IN1
F2CPUL => F2CPUL.IN1
F2CPUH => F2CPUH.IN1
BnDS_O_ => BnDS_O_.IN1
MID[0] <= datapath_input:u_datapath_input.MID
MID[1] <= datapath_input:u_datapath_input.MID
MID[2] <= datapath_input:u_datapath_input.MID
MID[3] <= datapath_input:u_datapath_input.MID
MID[4] <= datapath_input:u_datapath_input.MID
MID[5] <= datapath_input:u_datapath_input.MID
MID[6] <= datapath_input:u_datapath_input.MID
MID[7] <= datapath_input:u_datapath_input.MID
MID[8] <= datapath_input:u_datapath_input.MID
MID[9] <= datapath_input:u_datapath_input.MID
MID[10] <= datapath_input:u_datapath_input.MID
MID[11] <= datapath_input:u_datapath_input.MID
MID[12] <= datapath_input:u_datapath_input.MID
MID[13] <= datapath_input:u_datapath_input.MID
MID[14] <= datapath_input:u_datapath_input.MID
MID[15] <= datapath_input:u_datapath_input.MID
MID[16] <= datapath_input:u_datapath_input.MID
MID[17] <= datapath_input:u_datapath_input.MID
MID[18] <= datapath_input:u_datapath_input.MID
MID[19] <= datapath_input:u_datapath_input.MID
MID[20] <= datapath_input:u_datapath_input.MID
MID[21] <= datapath_input:u_datapath_input.MID
MID[22] <= datapath_input:u_datapath_input.MID
MID[23] <= datapath_input:u_datapath_input.MID
MID[24] <= datapath_input:u_datapath_input.MID
MID[25] <= datapath_input:u_datapath_input.MID
MID[26] <= datapath_input:u_datapath_input.MID
MID[27] <= datapath_input:u_datapath_input.MID
MID[28] <= datapath_input:u_datapath_input.MID
MID[29] <= datapath_input:u_datapath_input.MID
MID[30] <= datapath_input:u_datapath_input.MID
MID[31] <= datapath_input:u_datapath_input.MID
FIFO_ID[0] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[1] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[2] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[3] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[4] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[5] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[6] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[7] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[8] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[9] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[10] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[11] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[12] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[13] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[14] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[15] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[16] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[17] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[18] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[19] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[20] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[21] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[22] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[23] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[24] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[25] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[26] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[27] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[28] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[29] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[30] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ID[31] <= FIFO_ID.DB_MAX_OUTPUT_PORT_TYPE
DATA_O[0] <= datapath_output:u_datapath_output.DATA
DATA_O[1] <= datapath_output:u_datapath_output.DATA
DATA_O[2] <= datapath_output:u_datapath_output.DATA
DATA_O[3] <= datapath_output:u_datapath_output.DATA
DATA_O[4] <= datapath_output:u_datapath_output.DATA
DATA_O[5] <= datapath_output:u_datapath_output.DATA
DATA_O[6] <= datapath_output:u_datapath_output.DATA
DATA_O[7] <= datapath_output:u_datapath_output.DATA
DATA_O[8] <= datapath_output:u_datapath_output.DATA
DATA_O[9] <= datapath_output:u_datapath_output.DATA
DATA_O[10] <= datapath_output:u_datapath_output.DATA
DATA_O[11] <= datapath_output:u_datapath_output.DATA
DATA_O[12] <= datapath_output:u_datapath_output.DATA
DATA_O[13] <= datapath_output:u_datapath_output.DATA
DATA_O[14] <= datapath_output:u_datapath_output.DATA
DATA_O[15] <= datapath_output:u_datapath_output.DATA
DATA_O[16] <= datapath_output:u_datapath_output.DATA
DATA_O[17] <= datapath_output:u_datapath_output.DATA
DATA_O[18] <= datapath_output:u_datapath_output.DATA
DATA_O[19] <= datapath_output:u_datapath_output.DATA
DATA_O[20] <= datapath_output:u_datapath_output.DATA
DATA_O[21] <= datapath_output:u_datapath_output.DATA
DATA_O[22] <= datapath_output:u_datapath_output.DATA
DATA_O[23] <= datapath_output:u_datapath_output.DATA
DATA_O[24] <= datapath_output:u_datapath_output.DATA
DATA_O[25] <= datapath_output:u_datapath_output.DATA
DATA_O[26] <= datapath_output:u_datapath_output.DATA
DATA_O[27] <= datapath_output:u_datapath_output.DATA
DATA_O[28] <= datapath_output:u_datapath_output.DATA
DATA_O[29] <= datapath_output:u_datapath_output.DATA
DATA_O[30] <= datapath_output:u_datapath_output.DATA
DATA_O[31] <= datapath_output:u_datapath_output.DATA
DATA_OE_ <= DOEH_.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|datapath:u_datapath|datapath_input:u_datapath_input
CLK => UD_LATCH[0].CLK
CLK => UD_LATCH[1].CLK
CLK => UD_LATCH[2].CLK
CLK => UD_LATCH[3].CLK
CLK => UD_LATCH[4].CLK
CLK => UD_LATCH[5].CLK
CLK => UD_LATCH[6].CLK
CLK => UD_LATCH[7].CLK
CLK => UD_LATCH[8].CLK
CLK => UD_LATCH[9].CLK
CLK => UD_LATCH[10].CLK
CLK => UD_LATCH[11].CLK
CLK => UD_LATCH[12].CLK
CLK => UD_LATCH[13].CLK
CLK => UD_LATCH[14].CLK
CLK => UD_LATCH[15].CLK
DATA[0] => LOWER_OUTPUT_DATA.DATAB
DATA[0] => MID[0].DATAIN
DATA[1] => LOWER_OUTPUT_DATA.DATAB
DATA[1] => MID[1].DATAIN
DATA[2] => LOWER_OUTPUT_DATA.DATAB
DATA[2] => MID[2].DATAIN
DATA[3] => LOWER_OUTPUT_DATA.DATAB
DATA[3] => MID[3].DATAIN
DATA[4] => LOWER_OUTPUT_DATA.DATAB
DATA[4] => MID[4].DATAIN
DATA[5] => LOWER_OUTPUT_DATA.DATAB
DATA[5] => MID[5].DATAIN
DATA[6] => LOWER_OUTPUT_DATA.DATAB
DATA[6] => MID[6].DATAIN
DATA[7] => LOWER_OUTPUT_DATA.DATAB
DATA[7] => MID[7].DATAIN
DATA[8] => LOWER_OUTPUT_DATA.DATAB
DATA[8] => MID[8].DATAIN
DATA[9] => LOWER_OUTPUT_DATA.DATAB
DATA[9] => MID[9].DATAIN
DATA[10] => LOWER_OUTPUT_DATA.DATAB
DATA[10] => MID[10].DATAIN
DATA[11] => LOWER_OUTPUT_DATA.DATAB
DATA[11] => MID[11].DATAIN
DATA[12] => LOWER_OUTPUT_DATA.DATAB
DATA[12] => MID[12].DATAIN
DATA[13] => LOWER_OUTPUT_DATA.DATAB
DATA[13] => MID[13].DATAIN
DATA[14] => LOWER_OUTPUT_DATA.DATAB
DATA[14] => MID[14].DATAIN
DATA[15] => LOWER_OUTPUT_DATA.DATAB
DATA[15] => MID[15].DATAIN
DATA[16] => UPPDER_OUTPUT_DATA.DATAB
DATA[16] => MID[16].DATAIN
DATA[16] => UD_LATCH[0].DATAIN
DATA[17] => UPPDER_OUTPUT_DATA.DATAB
DATA[17] => MID[17].DATAIN
DATA[17] => UD_LATCH[1].DATAIN
DATA[18] => UPPDER_OUTPUT_DATA.DATAB
DATA[18] => MID[18].DATAIN
DATA[18] => UD_LATCH[2].DATAIN
DATA[19] => UPPDER_OUTPUT_DATA.DATAB
DATA[19] => MID[19].DATAIN
DATA[19] => UD_LATCH[3].DATAIN
DATA[20] => UPPDER_OUTPUT_DATA.DATAB
DATA[20] => MID[20].DATAIN
DATA[20] => UD_LATCH[4].DATAIN
DATA[21] => UPPDER_OUTPUT_DATA.DATAB
DATA[21] => MID[21].DATAIN
DATA[21] => UD_LATCH[5].DATAIN
DATA[22] => UPPDER_OUTPUT_DATA.DATAB
DATA[22] => MID[22].DATAIN
DATA[22] => UD_LATCH[6].DATAIN
DATA[23] => UPPDER_OUTPUT_DATA.DATAB
DATA[23] => MID[23].DATAIN
DATA[23] => UD_LATCH[7].DATAIN
DATA[24] => UPPDER_OUTPUT_DATA.DATAB
DATA[24] => MID[24].DATAIN
DATA[24] => UD_LATCH[8].DATAIN
DATA[25] => UPPDER_OUTPUT_DATA.DATAB
DATA[25] => MID[25].DATAIN
DATA[25] => UD_LATCH[9].DATAIN
DATA[26] => UPPDER_OUTPUT_DATA.DATAB
DATA[26] => MID[26].DATAIN
DATA[26] => UD_LATCH[10].DATAIN
DATA[27] => UPPDER_OUTPUT_DATA.DATAB
DATA[27] => MID[27].DATAIN
DATA[27] => UD_LATCH[11].DATAIN
DATA[28] => UPPDER_OUTPUT_DATA.DATAB
DATA[28] => MID[28].DATAIN
DATA[28] => UD_LATCH[12].DATAIN
DATA[29] => UPPDER_OUTPUT_DATA.DATAB
DATA[29] => MID[29].DATAIN
DATA[29] => UD_LATCH[13].DATAIN
DATA[30] => UPPDER_OUTPUT_DATA.DATAB
DATA[30] => MID[30].DATAIN
DATA[30] => UD_LATCH[14].DATAIN
DATA[31] => UPPDER_OUTPUT_DATA.DATAB
DATA[31] => MID[31].DATAIN
DATA[31] => UD_LATCH[15].DATAIN
bBRIDGEIN => LOWER_OUTPUT_DATA.OUTPUTSELECT
bBRIDGEIN => LOWER_OUTPUT_DATA.OUTPUTSELECT
bBRIDGEIN => LOWER_OUTPUT_DATA.OUTPUTSELECT
bBRIDGEIN => LOWER_OUTPUT_DATA.OUTPUTSELECT
bBRIDGEIN => LOWER_OUTPUT_DATA.OUTPUTSELECT
bBRIDGEIN => LOWER_OUTPUT_DATA.OUTPUTSELECT
bBRIDGEIN => LOWER_OUTPUT_DATA.OUTPUTSELECT
bBRIDGEIN => LOWER_OUTPUT_DATA.OUTPUTSELECT
bBRIDGEIN => LOWER_OUTPUT_DATA.OUTPUTSELECT
bBRIDGEIN => LOWER_OUTPUT_DATA.OUTPUTSELECT
bBRIDGEIN => LOWER_OUTPUT_DATA.OUTPUTSELECT
bBRIDGEIN => LOWER_OUTPUT_DATA.OUTPUTSELECT
bBRIDGEIN => LOWER_OUTPUT_DATA.OUTPUTSELECT
bBRIDGEIN => LOWER_OUTPUT_DATA.OUTPUTSELECT
bBRIDGEIN => LOWER_OUTPUT_DATA.OUTPUTSELECT
bBRIDGEIN => LOWER_OUTPUT_DATA.OUTPUTSELECT
bDIEH => UPPDER_OUTPUT_DATA.OUTPUTSELECT
bDIEH => UPPDER_OUTPUT_DATA.OUTPUTSELECT
bDIEH => UPPDER_OUTPUT_DATA.OUTPUTSELECT
bDIEH => UPPDER_OUTPUT_DATA.OUTPUTSELECT
bDIEH => UPPDER_OUTPUT_DATA.OUTPUTSELECT
bDIEH => UPPDER_OUTPUT_DATA.OUTPUTSELECT
bDIEH => UPPDER_OUTPUT_DATA.OUTPUTSELECT
bDIEH => UPPDER_OUTPUT_DATA.OUTPUTSELECT
bDIEH => UPPDER_OUTPUT_DATA.OUTPUTSELECT
bDIEH => UPPDER_OUTPUT_DATA.OUTPUTSELECT
bDIEH => UPPDER_OUTPUT_DATA.OUTPUTSELECT
bDIEH => UPPDER_OUTPUT_DATA.OUTPUTSELECT
bDIEH => UPPDER_OUTPUT_DATA.OUTPUTSELECT
bDIEH => UPPDER_OUTPUT_DATA.OUTPUTSELECT
bDIEH => UPPDER_OUTPUT_DATA.OUTPUTSELECT
bDIEH => UPPDER_OUTPUT_DATA.OUTPUTSELECT
bDIEL => LOWER_OUTPUT_DATA.OUTPUTSELECT
bDIEL => LOWER_OUTPUT_DATA.OUTPUTSELECT
bDIEL => LOWER_OUTPUT_DATA.OUTPUTSELECT
bDIEL => LOWER_OUTPUT_DATA.OUTPUTSELECT
bDIEL => LOWER_OUTPUT_DATA.OUTPUTSELECT
bDIEL => LOWER_OUTPUT_DATA.OUTPUTSELECT
bDIEL => LOWER_OUTPUT_DATA.OUTPUTSELECT
bDIEL => LOWER_OUTPUT_DATA.OUTPUTSELECT
bDIEL => LOWER_OUTPUT_DATA.OUTPUTSELECT
bDIEL => LOWER_OUTPUT_DATA.OUTPUTSELECT
bDIEL => LOWER_OUTPUT_DATA.OUTPUTSELECT
bDIEL => LOWER_OUTPUT_DATA.OUTPUTSELECT
bDIEL => LOWER_OUTPUT_DATA.OUTPUTSELECT
bDIEL => LOWER_OUTPUT_DATA.OUTPUTSELECT
bDIEL => LOWER_OUTPUT_DATA.OUTPUTSELECT
bDIEL => LOWER_OUTPUT_DATA.OUTPUTSELECT
BnDS_O_ => UD_LATCH[0].ENA
BnDS_O_ => UD_LATCH[1].ENA
BnDS_O_ => UD_LATCH[2].ENA
BnDS_O_ => UD_LATCH[3].ENA
BnDS_O_ => UD_LATCH[4].ENA
BnDS_O_ => UD_LATCH[5].ENA
BnDS_O_ => UD_LATCH[6].ENA
BnDS_O_ => UD_LATCH[7].ENA
BnDS_O_ => UD_LATCH[8].ENA
BnDS_O_ => UD_LATCH[9].ENA
BnDS_O_ => UD_LATCH[10].ENA
BnDS_O_ => UD_LATCH[11].ENA
BnDS_O_ => UD_LATCH[12].ENA
BnDS_O_ => UD_LATCH[13].ENA
BnDS_O_ => UD_LATCH[14].ENA
BnDS_O_ => UD_LATCH[15].ENA
MID[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
MID[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
MID[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
MID[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
MID[4] <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
MID[5] <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
MID[6] <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
MID[7] <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
MID[8] <= DATA[8].DB_MAX_OUTPUT_PORT_TYPE
MID[9] <= DATA[9].DB_MAX_OUTPUT_PORT_TYPE
MID[10] <= DATA[10].DB_MAX_OUTPUT_PORT_TYPE
MID[11] <= DATA[11].DB_MAX_OUTPUT_PORT_TYPE
MID[12] <= DATA[12].DB_MAX_OUTPUT_PORT_TYPE
MID[13] <= DATA[13].DB_MAX_OUTPUT_PORT_TYPE
MID[14] <= DATA[14].DB_MAX_OUTPUT_PORT_TYPE
MID[15] <= DATA[15].DB_MAX_OUTPUT_PORT_TYPE
MID[16] <= DATA[16].DB_MAX_OUTPUT_PORT_TYPE
MID[17] <= DATA[17].DB_MAX_OUTPUT_PORT_TYPE
MID[18] <= DATA[18].DB_MAX_OUTPUT_PORT_TYPE
MID[19] <= DATA[19].DB_MAX_OUTPUT_PORT_TYPE
MID[20] <= DATA[20].DB_MAX_OUTPUT_PORT_TYPE
MID[21] <= DATA[21].DB_MAX_OUTPUT_PORT_TYPE
MID[22] <= DATA[22].DB_MAX_OUTPUT_PORT_TYPE
MID[23] <= DATA[23].DB_MAX_OUTPUT_PORT_TYPE
MID[24] <= DATA[24].DB_MAX_OUTPUT_PORT_TYPE
MID[25] <= DATA[25].DB_MAX_OUTPUT_PORT_TYPE
MID[26] <= DATA[26].DB_MAX_OUTPUT_PORT_TYPE
MID[27] <= DATA[27].DB_MAX_OUTPUT_PORT_TYPE
MID[28] <= DATA[28].DB_MAX_OUTPUT_PORT_TYPE
MID[29] <= DATA[29].DB_MAX_OUTPUT_PORT_TYPE
MID[30] <= DATA[30].DB_MAX_OUTPUT_PORT_TYPE
MID[31] <= DATA[31].DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[0] <= LOWER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[1] <= LOWER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[2] <= LOWER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[3] <= LOWER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[4] <= LOWER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[5] <= LOWER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[6] <= LOWER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[7] <= LOWER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[8] <= LOWER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[9] <= LOWER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[10] <= LOWER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[11] <= LOWER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[12] <= LOWER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[13] <= LOWER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[14] <= LOWER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[15] <= LOWER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[16] <= UPPDER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[17] <= UPPDER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[18] <= UPPDER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[19] <= UPPDER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[20] <= UPPDER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[21] <= UPPDER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[22] <= UPPDER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[23] <= UPPDER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[24] <= UPPDER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[25] <= UPPDER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[26] <= UPPDER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[27] <= UPPDER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[28] <= UPPDER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[29] <= UPPDER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[30] <= UPPDER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE
CPU_OD[31] <= UPPDER_OUTPUT_DATA.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|datapath:u_datapath|datapath_output:u_datapath_output
CLK => UD_LATCH[0].CLK
CLK => UD_LATCH[1].CLK
CLK => UD_LATCH[2].CLK
CLK => UD_LATCH[3].CLK
CLK => UD_LATCH[4].CLK
CLK => UD_LATCH[5].CLK
CLK => UD_LATCH[6].CLK
CLK => UD_LATCH[7].CLK
CLK => UD_LATCH[8].CLK
CLK => UD_LATCH[9].CLK
CLK => UD_LATCH[10].CLK
CLK => UD_LATCH[11].CLK
CLK => UD_LATCH[12].CLK
CLK => UD_LATCH[13].CLK
CLK => UD_LATCH[14].CLK
CLK => UD_LATCH[15].CLK
CLK => LD_LATCH[0].CLK
CLK => LD_LATCH[1].CLK
CLK => LD_LATCH[2].CLK
CLK => LD_LATCH[3].CLK
CLK => LD_LATCH[4].CLK
CLK => LD_LATCH[5].CLK
CLK => LD_LATCH[6].CLK
CLK => LD_LATCH[7].CLK
CLK => LD_LATCH[8].CLK
CLK => LD_LATCH[9].CLK
CLK => LD_LATCH[10].CLK
CLK => LD_LATCH[11].CLK
CLK => LD_LATCH[12].CLK
CLK => LD_LATCH[13].CLK
CLK => LD_LATCH[14].CLK
CLK => LD_LATCH[15].CLK
DATA[0] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[8] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[9] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[10] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[11] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[12] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[13] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[14] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[15] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[16] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[17] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[18] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[19] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[20] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[21] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[22] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[23] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[24] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[25] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[26] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[27] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[28] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[29] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[30] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
DATA[31] <= DATA.DB_MAX_OUTPUT_PORT_TYPE
OD[0] => UD_LATCH.DATAB
OD[0] => LD_LATCH[0].DATAIN
OD[1] => UD_LATCH.DATAB
OD[1] => LD_LATCH[1].DATAIN
OD[2] => UD_LATCH.DATAB
OD[2] => LD_LATCH[2].DATAIN
OD[3] => UD_LATCH.DATAB
OD[3] => LD_LATCH[3].DATAIN
OD[4] => UD_LATCH.DATAB
OD[4] => LD_LATCH[4].DATAIN
OD[5] => UD_LATCH.DATAB
OD[5] => LD_LATCH[5].DATAIN
OD[6] => UD_LATCH.DATAB
OD[6] => LD_LATCH[6].DATAIN
OD[7] => UD_LATCH.DATAB
OD[7] => LD_LATCH[7].DATAIN
OD[8] => UD_LATCH.DATAB
OD[8] => LD_LATCH[8].DATAIN
OD[9] => UD_LATCH.DATAB
OD[9] => LD_LATCH[9].DATAIN
OD[10] => UD_LATCH.DATAB
OD[10] => LD_LATCH[10].DATAIN
OD[11] => UD_LATCH.DATAB
OD[11] => LD_LATCH[11].DATAIN
OD[12] => UD_LATCH.DATAB
OD[12] => LD_LATCH[12].DATAIN
OD[13] => UD_LATCH.DATAB
OD[13] => LD_LATCH[13].DATAIN
OD[14] => UD_LATCH.DATAB
OD[14] => LD_LATCH[14].DATAIN
OD[15] => UD_LATCH.DATAB
OD[15] => LD_LATCH[15].DATAIN
OD[16] => UD_LATCH.DATAA
OD[17] => UD_LATCH.DATAA
OD[18] => UD_LATCH.DATAA
OD[19] => UD_LATCH.DATAA
OD[20] => UD_LATCH.DATAA
OD[21] => UD_LATCH.DATAA
OD[22] => UD_LATCH.DATAA
OD[23] => UD_LATCH.DATAA
OD[24] => UD_LATCH.DATAA
OD[25] => UD_LATCH.DATAA
OD[26] => UD_LATCH.DATAA
OD[27] => UD_LATCH.DATAA
OD[28] => UD_LATCH.DATAA
OD[29] => UD_LATCH.DATAA
OD[30] => UD_LATCH.DATAA
OD[31] => UD_LATCH.DATAA
MOD[0] => LOWER_OUTPUT_DATA[0].DATAA
MOD[0] => DATA.DATAB
MOD[1] => LOWER_OUTPUT_DATA[1].DATAA
MOD[1] => DATA.DATAB
MOD[2] => LOWER_OUTPUT_DATA[2].DATAA
MOD[2] => DATA.DATAB
MOD[3] => LOWER_OUTPUT_DATA[3].DATAA
MOD[3] => DATA.DATAB
MOD[4] => LOWER_OUTPUT_DATA[4].DATAA
MOD[4] => DATA.DATAB
MOD[5] => LOWER_OUTPUT_DATA[5].DATAA
MOD[5] => DATA.DATAB
MOD[6] => LOWER_OUTPUT_DATA[6].DATAA
MOD[6] => DATA.DATAB
MOD[7] => LOWER_OUTPUT_DATA[7].DATAA
MOD[7] => DATA.DATAB
MOD[8] => LOWER_OUTPUT_DATA[8].DATAA
MOD[8] => DATA.DATAB
MOD[9] => LOWER_OUTPUT_DATA[9].DATAA
MOD[9] => DATA.DATAB
MOD[10] => LOWER_OUTPUT_DATA[10].DATAA
MOD[10] => DATA.DATAB
MOD[11] => LOWER_OUTPUT_DATA[11].DATAA
MOD[11] => DATA.DATAB
MOD[12] => LOWER_OUTPUT_DATA[12].DATAA
MOD[12] => DATA.DATAB
MOD[13] => LOWER_OUTPUT_DATA[13].DATAA
MOD[13] => DATA.DATAB
MOD[14] => LOWER_OUTPUT_DATA[14].DATAA
MOD[14] => DATA.DATAB
MOD[15] => LOWER_OUTPUT_DATA[15].DATAA
MOD[15] => DATA.DATAB
MOD[16] => UPPER_OUTPUT_DATA[0].DATAA
MOD[16] => DATA.DATAB
MOD[17] => UPPER_OUTPUT_DATA[1].DATAA
MOD[17] => DATA.DATAB
MOD[18] => UPPER_OUTPUT_DATA[2].DATAA
MOD[18] => DATA.DATAB
MOD[19] => UPPER_OUTPUT_DATA[3].DATAA
MOD[19] => DATA.DATAB
MOD[20] => UPPER_OUTPUT_DATA[4].DATAA
MOD[20] => DATA.DATAB
MOD[21] => UPPER_OUTPUT_DATA[5].DATAA
MOD[21] => DATA.DATAB
MOD[22] => UPPER_OUTPUT_DATA[6].DATAA
MOD[22] => DATA.DATAB
MOD[23] => UPPER_OUTPUT_DATA[7].DATAA
MOD[23] => DATA.DATAB
MOD[24] => UPPER_OUTPUT_DATA[8].DATAA
MOD[24] => DATA.DATAB
MOD[25] => UPPER_OUTPUT_DATA[9].DATAA
MOD[25] => DATA.DATAB
MOD[26] => UPPER_OUTPUT_DATA[10].DATAA
MOD[26] => DATA.DATAB
MOD[27] => UPPER_OUTPUT_DATA[11].DATAA
MOD[27] => DATA.DATAB
MOD[28] => UPPER_OUTPUT_DATA[12].DATAA
MOD[28] => DATA.DATAB
MOD[29] => UPPER_OUTPUT_DATA[13].DATAA
MOD[29] => DATA.DATAB
MOD[30] => UPPER_OUTPUT_DATA[14].DATAA
MOD[30] => DATA.DATAB
MOD[31] => UPPER_OUTPUT_DATA[15].DATAA
MOD[31] => DATA.DATAB
BRIDGEOUT => UD_LATCH.OUTPUTSELECT
BRIDGEOUT => UD_LATCH.OUTPUTSELECT
BRIDGEOUT => UD_LATCH.OUTPUTSELECT
BRIDGEOUT => UD_LATCH.OUTPUTSELECT
BRIDGEOUT => UD_LATCH.OUTPUTSELECT
BRIDGEOUT => UD_LATCH.OUTPUTSELECT
BRIDGEOUT => UD_LATCH.OUTPUTSELECT
BRIDGEOUT => UD_LATCH.OUTPUTSELECT
BRIDGEOUT => UD_LATCH.OUTPUTSELECT
BRIDGEOUT => UD_LATCH.OUTPUTSELECT
BRIDGEOUT => UD_LATCH.OUTPUTSELECT
BRIDGEOUT => UD_LATCH.OUTPUTSELECT
BRIDGEOUT => UD_LATCH.OUTPUTSELECT
BRIDGEOUT => UD_LATCH.OUTPUTSELECT
BRIDGEOUT => UD_LATCH.OUTPUTSELECT
BRIDGEOUT => UD_LATCH.OUTPUTSELECT
DOEH_ => ~NO_FANOUT~
DOEL_ => ~NO_FANOUT~
F2CPUL => LOWER_OUTPUT_DATA[15].OUTPUTSELECT
F2CPUL => LOWER_OUTPUT_DATA[14].OUTPUTSELECT
F2CPUL => LOWER_OUTPUT_DATA[13].OUTPUTSELECT
F2CPUL => LOWER_OUTPUT_DATA[12].OUTPUTSELECT
F2CPUL => LOWER_OUTPUT_DATA[11].OUTPUTSELECT
F2CPUL => LOWER_OUTPUT_DATA[10].OUTPUTSELECT
F2CPUL => LOWER_OUTPUT_DATA[9].OUTPUTSELECT
F2CPUL => LOWER_OUTPUT_DATA[8].OUTPUTSELECT
F2CPUL => LOWER_OUTPUT_DATA[7].OUTPUTSELECT
F2CPUL => LOWER_OUTPUT_DATA[6].OUTPUTSELECT
F2CPUL => LOWER_OUTPUT_DATA[5].OUTPUTSELECT
F2CPUL => LOWER_OUTPUT_DATA[4].OUTPUTSELECT
F2CPUL => LOWER_OUTPUT_DATA[3].OUTPUTSELECT
F2CPUL => LOWER_OUTPUT_DATA[2].OUTPUTSELECT
F2CPUL => LOWER_OUTPUT_DATA[1].OUTPUTSELECT
F2CPUL => LOWER_OUTPUT_DATA[0].OUTPUTSELECT
F2CPUH => UPPER_OUTPUT_DATA[15].OUTPUTSELECT
F2CPUH => UPPER_OUTPUT_DATA[14].OUTPUTSELECT
F2CPUH => UPPER_OUTPUT_DATA[13].OUTPUTSELECT
F2CPUH => UPPER_OUTPUT_DATA[12].OUTPUTSELECT
F2CPUH => UPPER_OUTPUT_DATA[11].OUTPUTSELECT
F2CPUH => UPPER_OUTPUT_DATA[10].OUTPUTSELECT
F2CPUH => UPPER_OUTPUT_DATA[9].OUTPUTSELECT
F2CPUH => UPPER_OUTPUT_DATA[8].OUTPUTSELECT
F2CPUH => UPPER_OUTPUT_DATA[7].OUTPUTSELECT
F2CPUH => UPPER_OUTPUT_DATA[6].OUTPUTSELECT
F2CPUH => UPPER_OUTPUT_DATA[5].OUTPUTSELECT
F2CPUH => UPPER_OUTPUT_DATA[4].OUTPUTSELECT
F2CPUH => UPPER_OUTPUT_DATA[3].OUTPUTSELECT
F2CPUH => UPPER_OUTPUT_DATA[2].OUTPUTSELECT
F2CPUH => UPPER_OUTPUT_DATA[1].OUTPUTSELECT
F2CPUH => UPPER_OUTPUT_DATA[0].OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
S2CPU => DATA.OUTPUTSELECT
PAS => UD_LATCH[0].ENA
PAS => LD_LATCH[0].ENA
PAS => UD_LATCH[1].ENA
PAS => UD_LATCH[2].ENA
PAS => UD_LATCH[3].ENA
PAS => UD_LATCH[4].ENA
PAS => UD_LATCH[5].ENA
PAS => UD_LATCH[6].ENA
PAS => UD_LATCH[7].ENA
PAS => UD_LATCH[8].ENA
PAS => UD_LATCH[9].ENA
PAS => UD_LATCH[10].ENA
PAS => UD_LATCH[11].ENA
PAS => UD_LATCH[12].ENA
PAS => UD_LATCH[13].ENA
PAS => UD_LATCH[14].ENA
PAS => UD_LATCH[15].ENA
PAS => LD_LATCH[1].ENA
PAS => LD_LATCH[2].ENA
PAS => LD_LATCH[3].ENA
PAS => LD_LATCH[4].ENA
PAS => LD_LATCH[5].ENA
PAS => LD_LATCH[6].ENA
PAS => LD_LATCH[7].ENA
PAS => LD_LATCH[8].ENA
PAS => LD_LATCH[9].ENA
PAS => LD_LATCH[10].ENA
PAS => LD_LATCH[11].ENA
PAS => LD_LATCH[12].ENA
PAS => LD_LATCH[13].ENA
PAS => LD_LATCH[14].ENA
PAS => LD_LATCH[15].ENA


|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi
CLK => SCSI_DATA_LATCHED[0].CLK
CLK => SCSI_DATA_LATCHED[1].CLK
CLK => SCSI_DATA_LATCHED[2].CLK
CLK => SCSI_DATA_LATCHED[3].CLK
CLK => SCSI_DATA_LATCHED[4].CLK
CLK => SCSI_DATA_LATCHED[5].CLK
CLK => SCSI_DATA_LATCHED[6].CLK
CLK => SCSI_DATA_LATCHED[7].CLK
SCSI_DATA_IN[0] => SCSI_DATA_RX.DATAB
SCSI_DATA_IN[1] => SCSI_DATA_RX.DATAB
SCSI_DATA_IN[2] => SCSI_DATA_RX.DATAB
SCSI_DATA_IN[3] => SCSI_DATA_RX.DATAB
SCSI_DATA_IN[4] => SCSI_DATA_RX.DATAB
SCSI_DATA_IN[5] => SCSI_DATA_RX.DATAB
SCSI_DATA_IN[6] => SCSI_DATA_RX.DATAB
SCSI_DATA_IN[7] => SCSI_DATA_RX.DATAB
SCSI_DATA_IN[8] => ~NO_FANOUT~
SCSI_DATA_IN[9] => ~NO_FANOUT~
SCSI_DATA_IN[10] => ~NO_FANOUT~
SCSI_DATA_IN[11] => ~NO_FANOUT~
SCSI_DATA_IN[12] => ~NO_FANOUT~
SCSI_DATA_IN[13] => ~NO_FANOUT~
SCSI_DATA_IN[14] => ~NO_FANOUT~
SCSI_DATA_IN[15] => ~NO_FANOUT~
SCSI_DATA_OUT[0] <= SCSI_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
SCSI_DATA_OUT[1] <= SCSI_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
SCSI_DATA_OUT[2] <= SCSI_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
SCSI_DATA_OUT[3] <= SCSI_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
SCSI_DATA_OUT[4] <= SCSI_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
SCSI_DATA_OUT[5] <= SCSI_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
SCSI_DATA_OUT[6] <= SCSI_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
SCSI_DATA_OUT[7] <= SCSI_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
SCSI_DATA_OUT[8] <= SCSI_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
SCSI_DATA_OUT[9] <= SCSI_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
SCSI_DATA_OUT[10] <= SCSI_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
SCSI_DATA_OUT[11] <= SCSI_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
SCSI_DATA_OUT[12] <= SCSI_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
SCSI_DATA_OUT[13] <= SCSI_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
SCSI_DATA_OUT[14] <= SCSI_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
SCSI_DATA_OUT[15] <= SCSI_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
FIFO_OD[0] => FIFO_OD[0].IN1
FIFO_OD[1] => FIFO_OD[1].IN1
FIFO_OD[2] => FIFO_OD[2].IN1
FIFO_OD[3] => FIFO_OD[3].IN1
FIFO_OD[4] => FIFO_OD[4].IN1
FIFO_OD[5] => FIFO_OD[5].IN1
FIFO_OD[6] => FIFO_OD[6].IN1
FIFO_OD[7] => FIFO_OD[7].IN1
FIFO_OD[8] => FIFO_OD[8].IN1
FIFO_OD[9] => FIFO_OD[9].IN1
FIFO_OD[10] => FIFO_OD[10].IN1
FIFO_OD[11] => FIFO_OD[11].IN1
FIFO_OD[12] => FIFO_OD[12].IN1
FIFO_OD[13] => FIFO_OD[13].IN1
FIFO_OD[14] => FIFO_OD[14].IN1
FIFO_OD[15] => FIFO_OD[15].IN1
FIFO_OD[16] => FIFO_OD[16].IN1
FIFO_OD[17] => FIFO_OD[17].IN1
FIFO_OD[18] => FIFO_OD[18].IN1
FIFO_OD[19] => FIFO_OD[19].IN1
FIFO_OD[20] => FIFO_OD[20].IN1
FIFO_OD[21] => FIFO_OD[21].IN1
FIFO_OD[22] => FIFO_OD[22].IN1
FIFO_OD[23] => FIFO_OD[23].IN1
FIFO_OD[24] => FIFO_OD[24].IN1
FIFO_OD[25] => FIFO_OD[25].IN1
FIFO_OD[26] => FIFO_OD[26].IN1
FIFO_OD[27] => FIFO_OD[27].IN1
FIFO_OD[28] => FIFO_OD[28].IN1
FIFO_OD[29] => FIFO_OD[29].IN1
FIFO_OD[30] => FIFO_OD[30].IN1
FIFO_OD[31] => FIFO_OD[31].IN1
CPU_OD[0] => CPU_OD[0].IN1
CPU_OD[1] => CPU_OD[1].IN1
CPU_OD[2] => CPU_OD[2].IN1
CPU_OD[3] => CPU_OD[3].IN1
CPU_OD[4] => CPU_OD[4].IN1
CPU_OD[5] => CPU_OD[5].IN1
CPU_OD[6] => CPU_OD[6].IN1
CPU_OD[7] => CPU_OD[7].IN1
CPU_OD[8] => ~NO_FANOUT~
CPU_OD[9] => ~NO_FANOUT~
CPU_OD[10] => ~NO_FANOUT~
CPU_OD[11] => ~NO_FANOUT~
CPU_OD[12] => ~NO_FANOUT~
CPU_OD[13] => ~NO_FANOUT~
CPU_OD[14] => ~NO_FANOUT~
CPU_OD[15] => ~NO_FANOUT~
CPU_OD[16] => CPU_OD[16].IN1
CPU_OD[17] => CPU_OD[17].IN1
CPU_OD[18] => CPU_OD[18].IN1
CPU_OD[19] => CPU_OD[19].IN1
CPU_OD[20] => CPU_OD[20].IN1
CPU_OD[21] => CPU_OD[21].IN1
CPU_OD[22] => CPU_OD[22].IN1
CPU_OD[23] => CPU_OD[23].IN1
CPU_OD[24] => ~NO_FANOUT~
CPU_OD[25] => ~NO_FANOUT~
CPU_OD[26] => ~NO_FANOUT~
CPU_OD[27] => ~NO_FANOUT~
CPU_OD[28] => ~NO_FANOUT~
CPU_OD[29] => ~NO_FANOUT~
CPU_OD[30] => ~NO_FANOUT~
CPU_OD[31] => ~NO_FANOUT~
CPU2S => SCSI_OUT.IN0
CPU2S => comb.IN0
CPU2S => comb.IN0
S2CPU => SCSI_IN.IN0
S2CPU => SCSI_DATA_LATCHED[0].ACLR
S2CPU => SCSI_DATA_LATCHED[1].ACLR
S2CPU => SCSI_DATA_LATCHED[2].ACLR
S2CPU => SCSI_DATA_LATCHED[3].ACLR
S2CPU => SCSI_DATA_LATCHED[4].ACLR
S2CPU => SCSI_DATA_LATCHED[5].ACLR
S2CPU => SCSI_DATA_LATCHED[6].ACLR
S2CPU => SCSI_DATA_LATCHED[7].ACLR
S2F => SCSI_IN.IN1
F2S => F2S.IN1
A3 => comb.IN1
A3 => comb.IN1
BO0 => BO0.IN1
BO1 => BO1.IN1
LS2CPU => SCSI_DATA_LATCHED[0].ENA
LS2CPU => SCSI_DATA_LATCHED[7].ENA
LS2CPU => SCSI_DATA_LATCHED[6].ENA
LS2CPU => SCSI_DATA_LATCHED[5].ENA
LS2CPU => SCSI_DATA_LATCHED[4].ENA
LS2CPU => SCSI_DATA_LATCHED[3].ENA
LS2CPU => SCSI_DATA_LATCHED[2].ENA
LS2CPU => SCSI_DATA_LATCHED[1].ENA
MOD_SCSI[0] <= <GND>
MOD_SCSI[1] <= <GND>
MOD_SCSI[2] <= <GND>
MOD_SCSI[3] <= <GND>
MOD_SCSI[4] <= <GND>
MOD_SCSI[5] <= <GND>
MOD_SCSI[6] <= <GND>
MOD_SCSI[7] <= <GND>
MOD_SCSI[8] <= SCSI_DATA_LATCHED[0].DB_MAX_OUTPUT_PORT_TYPE
MOD_SCSI[9] <= SCSI_DATA_LATCHED[1].DB_MAX_OUTPUT_PORT_TYPE
MOD_SCSI[10] <= SCSI_DATA_LATCHED[2].DB_MAX_OUTPUT_PORT_TYPE
MOD_SCSI[11] <= SCSI_DATA_LATCHED[3].DB_MAX_OUTPUT_PORT_TYPE
MOD_SCSI[12] <= SCSI_DATA_LATCHED[4].DB_MAX_OUTPUT_PORT_TYPE
MOD_SCSI[13] <= SCSI_DATA_LATCHED[5].DB_MAX_OUTPUT_PORT_TYPE
MOD_SCSI[14] <= SCSI_DATA_LATCHED[6].DB_MAX_OUTPUT_PORT_TYPE
MOD_SCSI[15] <= SCSI_DATA_LATCHED[7].DB_MAX_OUTPUT_PORT_TYPE
MOD_SCSI[16] <= <GND>
MOD_SCSI[17] <= <GND>
MOD_SCSI[18] <= <GND>
MOD_SCSI[19] <= <GND>
MOD_SCSI[20] <= <GND>
MOD_SCSI[21] <= <GND>
MOD_SCSI[22] <= <GND>
MOD_SCSI[23] <= <GND>
MOD_SCSI[24] <= SCSI_DATA_LATCHED[0].DB_MAX_OUTPUT_PORT_TYPE
MOD_SCSI[25] <= SCSI_DATA_LATCHED[1].DB_MAX_OUTPUT_PORT_TYPE
MOD_SCSI[26] <= SCSI_DATA_LATCHED[2].DB_MAX_OUTPUT_PORT_TYPE
MOD_SCSI[27] <= SCSI_DATA_LATCHED[3].DB_MAX_OUTPUT_PORT_TYPE
MOD_SCSI[28] <= SCSI_DATA_LATCHED[4].DB_MAX_OUTPUT_PORT_TYPE
MOD_SCSI[29] <= SCSI_DATA_LATCHED[5].DB_MAX_OUTPUT_PORT_TYPE
MOD_SCSI[30] <= SCSI_DATA_LATCHED[6].DB_MAX_OUTPUT_PORT_TYPE
MOD_SCSI[31] <= SCSI_DATA_LATCHED[7].DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[0] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[1] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[2] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[3] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[4] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[5] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[6] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[7] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[8] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[9] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[10] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[11] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[12] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[13] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[14] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[15] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[16] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[17] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[18] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[19] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[20] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[21] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[22] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[23] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[24] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[25] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[26] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[27] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[28] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[29] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[30] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE
SCSI_OD[31] <= SCSI_DATA_RX.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_24dec:u_datapath_24dec
A => Z2.IN0
A => Z3.IN0
A => Z0.IN0
A => Z1.IN0
B => Z1.IN1
B => Z3.IN1
B => Z0.IN1
B => Z2.IN1
G => Z0.IN1
G => Z1.IN1
G => Z2.IN1
G => Z3.IN1
Z0 <= Z0.DB_MAX_OUTPUT_PORT_TYPE
Z1 <= Z1.DB_MAX_OUTPUT_PORT_TYPE
Z2 <= Z2.DB_MAX_OUTPUT_PORT_TYPE
Z3 <= Z3.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX
A[0] => Selector7.IN8
A[1] => Selector6.IN8
A[2] => Selector5.IN8
A[3] => Selector4.IN8
A[4] => Selector3.IN8
A[5] => Selector2.IN8
A[6] => Selector1.IN8
A[7] => Selector0.IN8
B[0] => Selector7.IN9
B[1] => Selector6.IN9
B[2] => Selector5.IN9
B[3] => Selector4.IN9
B[4] => Selector3.IN9
B[5] => Selector2.IN9
B[6] => Selector1.IN9
B[7] => Selector0.IN9
C[0] => Selector7.IN10
C[1] => Selector6.IN10
C[2] => Selector5.IN10
C[3] => Selector4.IN10
C[4] => Selector3.IN10
C[5] => Selector2.IN10
C[6] => Selector1.IN10
C[7] => Selector0.IN10
D[0] => Selector7.IN11
D[1] => Selector6.IN11
D[2] => Selector5.IN11
D[3] => Selector4.IN11
D[4] => Selector3.IN11
D[5] => Selector2.IN11
D[6] => Selector1.IN11
D[7] => Selector0.IN11
E[0] => Selector7.IN12
E[1] => Selector6.IN12
E[2] => Selector5.IN12
E[3] => Selector4.IN12
E[4] => Selector3.IN12
E[5] => Selector2.IN12
E[6] => Selector1.IN12
E[7] => Selector0.IN12
F[0] => Selector7.IN13
F[1] => Selector6.IN13
F[2] => Selector5.IN13
F[3] => Selector4.IN13
F[4] => Selector3.IN13
F[5] => Selector2.IN13
F[6] => Selector1.IN13
F[7] => Selector0.IN13
S[0] => Decoder0.IN5
S[1] => Decoder0.IN4
S[2] => Decoder0.IN3
S[3] => Decoder0.IN2
S[4] => Decoder0.IN1
S[5] => Decoder0.IN0
Z[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|RESDMAC|PLL:u_PLL
rst => rst.IN1
CPUCLK_I => CPUCLK_I.IN1
nCLK <= atpll:APLL_inst.c0
BCLK <= atpll:APLL_inst.c1
BBCLK <= atpll:APLL_inst.c2
QnCPUCLK <= CPUCLK_I.DB_MAX_OUTPUT_PORT_TYPE
locked <= atpll:APLL_inst.locked


|RESDMAC|PLL:u_PLL|atpll:APLL_inst
areset => areset.IN1
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|RESDMAC|PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


