Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jul 18 13:00:04 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPAdd_Test_timing_summary_routed.rpt -pb top_FPAdd_Test_timing_summary_routed.pb -rpx top_FPAdd_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FPAdd_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          15          
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.407      -48.820                     99                  213        0.152        0.000                      0                  213       -0.488       -2.546                      15                   197  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 0.833}        1.667           599.880         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.407      -48.820                     99                  213        0.152        0.000                      0                  213       -0.488       -2.546                      15                   197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           99  Failing Endpoints,  Worst Slack       -1.407ns,  Total Violation      -48.820ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :           15  Failing Endpoints,  Worst Slack       -0.488ns,  Total Violation       -2.546ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.407ns  (required time - arrival time)
  Source:                 uut/fracAdder/X_1_d4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/digit3_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 1.781ns (58.503%)  route 1.263ns (41.497%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 6.689 - 1.667 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.721     5.324    uut/fracAdder/clk_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  uut/fracAdder/X_1_d4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  uut/fracAdder/X_1_d4_reg[11]/Q
                         net (fo=7, routed)           0.468     6.248    uut/fracAdder/X_1_d4_reg[11]_0[1]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  uut/fracAdder/level4_d1[6]_i_4/O
                         net (fo=1, routed)           0.000     6.372    uut/fracAdder/level4_d1[6]_i_4_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.922 r  uut/fracAdder/level4_d1_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    uut/fracAdder/level4_d1_reg[6]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.270 f  uut/fracAdder/z0_d1_reg_i_1/O[1]
                         net (fo=2, routed)           0.795     8.065    uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/digit3_d1_reg_0[1]
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.303     8.368 r  uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/digit3_d1_i_1/O
                         net (fo=1, routed)           0.000     8.368    uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/eqOp
    SLICE_X7Y62          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/digit3_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.599     6.689    uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/digit3_d1_reg/C
                         clock pessimism              0.276     6.965    
                         clock uncertainty           -0.035     6.929    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.032     6.961    uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/digit3_d1_reg
  -------------------------------------------------------------------
                         required time                          6.961    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                 -1.407    

Slack (VIOLATED) :        -1.288ns  (required time - arrival time)
  Source:                 uut/lzc_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/LeftShifterComponent/level1_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.952ns (32.688%)  route 1.960ns (67.312%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 6.689 - 1.667 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.717     5.320    uut/clk_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  uut/lzc_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  uut/lzc_d1_reg[0]/Q
                         net (fo=4, routed)           0.643     6.419    uut/LeftShifterComponent/ps_d1_reg[3]_2[0]
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  uut/LeftShifterComponent/ps_d1[3]_i_2/O
                         net (fo=6, routed)           0.444     6.987    uut/LeftShifterComponent/ps_d1[3]_i_2_n_0
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.124     7.111 r  uut/LeftShifterComponent/level1_d1[12]_i_3/O
                         net (fo=2, routed)           0.314     7.425    uut/LeftShifterComponent/level1_d1[12]_i_3_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  uut/LeftShifterComponent/level1_d1[11]_i_2/O
                         net (fo=11, routed)          0.559     8.108    uut/LeftShifterComponent/level1
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.124     8.232 r  uut/LeftShifterComponent/level1_d1[7]_i_1/O
                         net (fo=1, routed)           0.000     8.232    uut/LeftShifterComponent/level10_in[7]
    SLICE_X0Y65          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.599     6.689    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[7]/C
                         clock pessimism              0.259     6.948    
                         clock uncertainty           -0.035     6.912    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.032     6.944    uut/LeftShifterComponent/level1_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                 -1.288    

Slack (VIOLATED) :        -1.286ns  (required time - arrival time)
  Source:                 uut/lzc_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/LeftShifterComponent/level1_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.952ns (32.723%)  route 1.957ns (67.277%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 6.689 - 1.667 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.717     5.320    uut/clk_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  uut/lzc_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  uut/lzc_d1_reg[0]/Q
                         net (fo=4, routed)           0.643     6.419    uut/LeftShifterComponent/ps_d1_reg[3]_2[0]
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  uut/LeftShifterComponent/ps_d1[3]_i_2/O
                         net (fo=6, routed)           0.444     6.987    uut/LeftShifterComponent/ps_d1[3]_i_2_n_0
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.124     7.111 r  uut/LeftShifterComponent/level1_d1[12]_i_3/O
                         net (fo=2, routed)           0.314     7.425    uut/LeftShifterComponent/level1_d1[12]_i_3_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  uut/LeftShifterComponent/level1_d1[11]_i_2/O
                         net (fo=11, routed)          0.556     8.105    uut/LeftShifterComponent/level1
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.124     8.229 r  uut/LeftShifterComponent/level1_d1[8]_i_1/O
                         net (fo=1, routed)           0.000     8.229    uut/LeftShifterComponent/level10_in[8]
    SLICE_X0Y65          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.599     6.689    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[8]/C
                         clock pessimism              0.259     6.948    
                         clock uncertainty           -0.035     6.912    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.031     6.943    uut/LeftShifterComponent/level1_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                 -1.286    

Slack (VIOLATED) :        -1.276ns  (required time - arrival time)
  Source:                 uut/lzc_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/LeftShifterComponent/level1_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.952ns (32.834%)  route 1.947ns (67.166%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 6.689 - 1.667 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.717     5.320    uut/clk_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  uut/lzc_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  uut/lzc_d1_reg[0]/Q
                         net (fo=4, routed)           0.643     6.419    uut/LeftShifterComponent/ps_d1_reg[3]_2[0]
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  uut/LeftShifterComponent/ps_d1[3]_i_2/O
                         net (fo=6, routed)           0.444     6.987    uut/LeftShifterComponent/ps_d1[3]_i_2_n_0
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.124     7.111 r  uut/LeftShifterComponent/level1_d1[12]_i_3/O
                         net (fo=2, routed)           0.314     7.425    uut/LeftShifterComponent/level1_d1[12]_i_3_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  uut/LeftShifterComponent/level1_d1[11]_i_2/O
                         net (fo=11, routed)          0.546     8.095    uut/LeftShifterComponent/level1
    SLICE_X3Y65          LUT3 (Prop_lut3_I1_O)        0.124     8.219 r  uut/LeftShifterComponent/level1_d1[11]_i_1/O
                         net (fo=1, routed)           0.000     8.219    uut/LeftShifterComponent/level10_in[11]
    SLICE_X3Y65          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.599     6.689    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[11]/C
                         clock pessimism              0.259     6.948    
                         clock uncertainty           -0.035     6.912    
    SLICE_X3Y65          FDRE (Setup_fdre_C_D)        0.031     6.943    uut/LeftShifterComponent/level1_d1_reg[11]
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                 -1.276    

Slack (VIOLATED) :        -1.266ns  (required time - arrival time)
  Source:                 uut/lzc_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/LeftShifterComponent/level1_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.952ns (32.932%)  route 1.939ns (67.068%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 6.690 - 1.667 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.717     5.320    uut/clk_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  uut/lzc_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  uut/lzc_d1_reg[0]/Q
                         net (fo=4, routed)           0.643     6.419    uut/LeftShifterComponent/ps_d1_reg[3]_2[0]
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  uut/LeftShifterComponent/ps_d1[3]_i_2/O
                         net (fo=6, routed)           0.444     6.987    uut/LeftShifterComponent/ps_d1[3]_i_2_n_0
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.124     7.111 r  uut/LeftShifterComponent/level1_d1[12]_i_3/O
                         net (fo=2, routed)           0.314     7.425    uut/LeftShifterComponent/level1_d1[12]_i_3_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  uut/LeftShifterComponent/level1_d1[11]_i_2/O
                         net (fo=11, routed)          0.537     8.086    uut/LeftShifterComponent/level1
    SLICE_X0Y64          LUT3 (Prop_lut3_I1_O)        0.124     8.210 r  uut/LeftShifterComponent/level1_d1[5]_i_1/O
                         net (fo=1, routed)           0.000     8.210    uut/LeftShifterComponent/level10_in[5]
    SLICE_X0Y64          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.600     6.690    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[5]/C
                         clock pessimism              0.259     6.949    
                         clock uncertainty           -0.035     6.913    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.031     6.944    uut/LeftShifterComponent/level1_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                 -1.266    

Slack (VIOLATED) :        -1.198ns  (required time - arrival time)
  Source:                 uut/lzc_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/LeftShifterComponent/level1_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.952ns (33.735%)  route 1.870ns (66.265%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 6.689 - 1.667 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.717     5.320    uut/clk_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  uut/lzc_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  uut/lzc_d1_reg[0]/Q
                         net (fo=4, routed)           0.643     6.419    uut/LeftShifterComponent/ps_d1_reg[3]_2[0]
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  uut/LeftShifterComponent/ps_d1[3]_i_2/O
                         net (fo=6, routed)           0.444     6.987    uut/LeftShifterComponent/ps_d1[3]_i_2_n_0
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.124     7.111 r  uut/LeftShifterComponent/level1_d1[12]_i_3/O
                         net (fo=2, routed)           0.314     7.425    uut/LeftShifterComponent/level1_d1[12]_i_3_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  uut/LeftShifterComponent/level1_d1[11]_i_2/O
                         net (fo=11, routed)          0.469     8.018    uut/LeftShifterComponent/level1
    SLICE_X3Y65          LUT3 (Prop_lut3_I1_O)        0.124     8.142 r  uut/LeftShifterComponent/level1_d1[6]_i_1/O
                         net (fo=1, routed)           0.000     8.142    uut/LeftShifterComponent/level10_in[6]
    SLICE_X3Y65          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.599     6.689    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[6]/C
                         clock pessimism              0.259     6.948    
                         clock uncertainty           -0.035     6.912    
    SLICE_X3Y65          FDRE (Setup_fdre_C_D)        0.031     6.943    uut/LeftShifterComponent/level1_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                 -1.198    

Slack (VIOLATED) :        -1.198ns  (required time - arrival time)
  Source:                 uut/lzc_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/LeftShifterComponent/level1_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.952ns (33.729%)  route 1.871ns (66.271%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 6.690 - 1.667 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.717     5.320    uut/clk_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  uut/lzc_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  uut/lzc_d1_reg[0]/Q
                         net (fo=4, routed)           0.643     6.419    uut/LeftShifterComponent/ps_d1_reg[3]_2[0]
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  uut/LeftShifterComponent/ps_d1[3]_i_2/O
                         net (fo=6, routed)           0.444     6.987    uut/LeftShifterComponent/ps_d1[3]_i_2_n_0
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.124     7.111 r  uut/LeftShifterComponent/level1_d1[12]_i_3/O
                         net (fo=2, routed)           0.314     7.425    uut/LeftShifterComponent/level1_d1[12]_i_3_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  uut/LeftShifterComponent/level1_d1[11]_i_2/O
                         net (fo=11, routed)          0.469     8.018    uut/LeftShifterComponent/level1
    SLICE_X0Y64          LUT3 (Prop_lut3_I1_O)        0.124     8.142 r  uut/LeftShifterComponent/level1_d1[4]_i_1/O
                         net (fo=1, routed)           0.000     8.142    uut/LeftShifterComponent/level10_in[4]
    SLICE_X0Y64          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.600     6.690    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[4]/C
                         clock pessimism              0.259     6.949    
                         clock uncertainty           -0.035     6.913    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.031     6.944    uut/LeftShifterComponent/level1_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                 -1.198    

Slack (VIOLATED) :        -1.196ns  (required time - arrival time)
  Source:                 uut/lzc_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/LeftShifterComponent/level1_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.952ns (33.747%)  route 1.869ns (66.253%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 6.689 - 1.667 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.717     5.320    uut/clk_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  uut/lzc_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  uut/lzc_d1_reg[0]/Q
                         net (fo=4, routed)           0.643     6.419    uut/LeftShifterComponent/ps_d1_reg[3]_2[0]
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  uut/LeftShifterComponent/ps_d1[3]_i_2/O
                         net (fo=6, routed)           0.444     6.987    uut/LeftShifterComponent/ps_d1[3]_i_2_n_0
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.124     7.111 r  uut/LeftShifterComponent/level1_d1[12]_i_3/O
                         net (fo=2, routed)           0.314     7.425    uut/LeftShifterComponent/level1_d1[12]_i_3_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  uut/LeftShifterComponent/level1_d1[11]_i_2/O
                         net (fo=11, routed)          0.468     8.017    uut/LeftShifterComponent/level1
    SLICE_X3Y65          LUT3 (Prop_lut3_I1_O)        0.124     8.141 r  uut/LeftShifterComponent/level1_d1[3]_i_1/O
                         net (fo=1, routed)           0.000     8.141    uut/LeftShifterComponent/level10_in[3]
    SLICE_X3Y65          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.599     6.689    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[3]/C
                         clock pessimism              0.259     6.948    
                         clock uncertainty           -0.035     6.912    
    SLICE_X3Y65          FDRE (Setup_fdre_C_D)        0.032     6.944    uut/LeftShifterComponent/level1_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                 -1.196    

Slack (VIOLATED) :        -1.122ns  (required time - arrival time)
  Source:                 uut/LeftShifterComponent/level1_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/roundingAdder/X_1_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.758ns (30.560%)  route 1.722ns (69.440%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 6.689 - 1.667 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.720     5.323    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  uut/LeftShifterComponent/level1_d1_reg[2]/Q
                         net (fo=5, routed)           0.827     6.668    uut/LeftShifterComponent/level1_d1[2]
    SLICE_X0Y64          LUT6 (Prop_lut6_I0_O)        0.124     6.792 r  uut/LeftShifterComponent/X_1_d1[5]_i_2/O
                         net (fo=1, routed)           0.569     7.361    uut/LeftShifterComponent/level3[8]
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.116     7.477 r  uut/LeftShifterComponent/X_1_d1[5]_i_1/O
                         net (fo=1, routed)           0.326     7.803    uut/roundingAdder/D[0]
    SLICE_X0Y65          FDRE                                         r  uut/roundingAdder/X_1_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.599     6.689    uut/roundingAdder/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  uut/roundingAdder/X_1_d1_reg[5]/C
                         clock pessimism              0.275     6.964    
                         clock uncertainty           -0.035     6.928    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)       -0.247     6.681    uut/roundingAdder/X_1_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.681    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 -1.122    

Slack (VIOLATED) :        -1.096ns  (required time - arrival time)
  Source:                 uut/lzc_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/LeftShifterComponent/level1_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.952ns (34.406%)  route 1.815ns (65.594%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 6.690 - 1.667 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.717     5.320    uut/clk_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  uut/lzc_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  uut/lzc_d1_reg[0]/Q
                         net (fo=4, routed)           0.643     6.419    uut/LeftShifterComponent/ps_d1_reg[3]_2[0]
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  uut/LeftShifterComponent/ps_d1[3]_i_2/O
                         net (fo=6, routed)           0.444     6.987    uut/LeftShifterComponent/ps_d1[3]_i_2_n_0
    SLICE_X4Y64          LUT5 (Prop_lut5_I1_O)        0.124     7.111 r  uut/LeftShifterComponent/level1_d1[12]_i_3/O
                         net (fo=2, routed)           0.314     7.425    uut/LeftShifterComponent/level1_d1[12]_i_3_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  uut/LeftShifterComponent/level1_d1[11]_i_2/O
                         net (fo=11, routed)          0.414     7.963    uut/LeftShifterComponent/level1
    SLICE_X2Y64          LUT3 (Prop_lut3_I1_O)        0.124     8.087 r  uut/LeftShifterComponent/level1_d1[10]_i_1/O
                         net (fo=1, routed)           0.000     8.087    uut/LeftShifterComponent/level10_in[10]
    SLICE_X2Y64          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.600     6.690    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[10]/C
                         clock pessimism              0.259     6.949    
                         clock uncertainty           -0.035     6.913    
    SLICE_X2Y64          FDRE (Setup_fdre_C_D)        0.077     6.990    uut/LeftShifterComponent/level1_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                 -1.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut/shiftedSignificandY_d1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/fracAdder/Y_1_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.601     1.520    uut/clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  uut/shiftedSignificandY_d1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  uut/shiftedSignificandY_d1_reg[12]/Q
                         net (fo=1, routed)           0.116     1.778    uut/fracAdder/Q[7]
    SLICE_X7Y62          FDRE                                         r  uut/fracAdder/Y_1_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.870     2.035    uut/fracAdder/clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uut/fracAdder/Y_1_d1_reg[12]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X7Y62          FDRE (Hold_fdre_C_D)         0.070     1.625    uut/fracAdder/Y_1_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uut/z1_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/LeftShifterComponent/ps_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.475%)  route 0.074ns (28.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.599     1.518    uut/clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  uut/z1_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  uut/z1_d3_reg/Q
                         net (fo=4, routed)           0.074     1.734    uut/LeftShifterComponent/z1_d3
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045     1.779 r  uut/LeftShifterComponent/ps_d1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.779    uut/LeftShifterComponent/ps_d1[3]_i_1_n_0
    SLICE_X5Y64          FDRE                                         r  uut/LeftShifterComponent/ps_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.869     2.034    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  uut/LeftShifterComponent/ps_d1_reg[3]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.092     1.623    uut/LeftShifterComponent/ps_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uut/shiftedSignificandY_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/fracAdder/Y_1_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.765%)  route 0.103ns (42.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.601     1.520    uut/clk_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  uut/shiftedSignificandY_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  uut/shiftedSignificandY_d1_reg[9]/Q
                         net (fo=1, routed)           0.103     1.764    uut/fracAdder/Q[4]
    SLICE_X7Y62          FDRE                                         r  uut/fracAdder/Y_1_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.870     2.035    uut/fracAdder/clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  uut/fracAdder/Y_1_d1_reg[9]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X7Y62          FDRE (Hold_fdre_C_D)         0.066     1.600    uut/fracAdder/Y_1_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uut/expDiff_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/RightShifterComponent/level3_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.601     1.520    uut/clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  uut/expDiff_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  uut/expDiff_d1_reg[0]/Q
                         net (fo=4, routed)           0.111     1.773    uut/RightShifterComponent/expDiff_d1[0]
    SLICE_X7Y60          FDRE                                         r  uut/RightShifterComponent/level3_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.872     2.037    uut/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X7Y60          FDRE                                         r  uut/RightShifterComponent/level3_d1_reg[9]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X7Y60          FDRE (Hold_fdre_C_D)         0.066     1.602    uut/RightShifterComponent/level3_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/level4_d1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/LeftShifterComponent/level0_d2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.631%)  route 0.127ns (47.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.600     1.519    uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/level4_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/level4_d1_reg[10]/Q
                         net (fo=2, routed)           0.127     1.787    uut/LeftShifterComponent/D[7]
    SLICE_X4Y63          FDRE                                         r  uut/LeftShifterComponent/level0_d2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.869     2.034    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  uut/LeftShifterComponent/level0_d2_reg[9]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.075     1.608    uut/LeftShifterComponent/level0_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uut/expSigR_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R_final_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.601     1.520    uut/clk_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  uut/expSigR_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  uut/expSigR_d1_reg[3]/Q
                         net (fo=1, routed)           0.099     1.760    uut/expSigR_d1_reg_n_0_[3]
    SLICE_X0Y62          LUT6 (Prop_lut6_I0_O)        0.045     1.805 r  uut/R_final[3]_i_1/O
                         net (fo=1, routed)           0.000     1.805    uut_n_11
    SLICE_X0Y62          FDCE                                         r  R_final_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  R_final_reg[3]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X0Y62          FDCE (Hold_fdce_C_D)         0.092     1.625    R_final_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uut/fracAdder/Y_1_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/level4_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.252ns (83.188%)  route 0.051ns (16.812%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.600     1.519    uut/fracAdder/clk_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  uut/fracAdder/Y_1_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uut/fracAdder/Y_1_d1_reg[11]/Q
                         net (fo=1, routed)           0.051     1.711    uut/fracAdder/Y_1_d1[11]
    SLICE_X5Y62          LUT2 (Prop_lut2_I1_O)        0.045     1.756 r  uut/fracAdder/z0_d1_i_3/O
                         net (fo=1, routed)           0.000     1.756    uut/fracAdder/z0_d1_i_3_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.822 r  uut/fracAdder/z0_d1_reg_i_1/O[2]
                         net (fo=2, routed)           0.000     1.822    uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/digit3_d1_reg_0[2]
    SLICE_X5Y62          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/level4_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.870     2.035    uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/level4_d1_reg[12]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.102     1.634    uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/level4_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uut/fracAdder/Y_1_d1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/level4_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.251ns (82.578%)  route 0.053ns (17.422%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.600     1.519    uut/fracAdder/clk_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  uut/fracAdder/Y_1_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uut/fracAdder/Y_1_d1_reg[10]/Q
                         net (fo=1, routed)           0.053     1.713    uut/fracAdder/Y_1_d1[10]
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.823 r  uut/fracAdder/z0_d1_reg_i_1/O[1]
                         net (fo=2, routed)           0.000     1.823    uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/digit3_d1_reg_0[1]
    SLICE_X5Y62          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/level4_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.870     2.035    uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/level4_d1_reg[11]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.102     1.634    uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/level4_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uut/expSigR_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R_final_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.963%)  route 0.109ns (37.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.600     1.519    uut/clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  uut/expSigR_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uut/expSigR_d1_reg[9]/Q
                         net (fo=1, routed)           0.109     1.770    uut/expSigR_d1_reg_n_0_[9]
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.045     1.815 r  uut/R_final[9]_i_1/O
                         net (fo=1, routed)           0.000     1.815    uut_n_5
    SLICE_X1Y66          FDCE                                         r  R_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  R_final_reg[9]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.092     1.624    R_final_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uut/RightShifterComponent/level3_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut/RightShifterComponent/stk2_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.602     1.521    uut/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  uut/RightShifterComponent/level3_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  uut/RightShifterComponent/level3_d1_reg[3]/Q
                         net (fo=2, routed)           0.110     1.772    uut/RightShifterComponent/level3_d1[3]
    SLICE_X4Y59          LUT6 (Prop_lut6_I4_O)        0.045     1.817 r  uut/RightShifterComponent/stk2_d1_i_1/O
                         net (fo=1, routed)           0.000     1.817    uut/RightShifterComponent/stk2
    SLICE_X4Y59          FDRE                                         r  uut/RightShifterComponent/stk2_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.873     2.038    uut/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  uut/RightShifterComponent/stk2_d1_reg/C
                         clock pessimism             -0.503     1.534    
    SLICE_X4Y59          FDRE (Hold_fdre_C_D)         0.092     1.626    uut/RightShifterComponent/stk2_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         1.667       -0.488     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         1.667       0.667      SLICE_X1Y66     R_final_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.667       0.667      SLICE_X0Y62     R_final_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.667       0.667      SLICE_X1Y66     R_final_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.667       0.667      SLICE_X0Y66     R_final_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.667       0.667      SLICE_X0Y61     R_final_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.667       0.667      SLICE_X0Y61     R_final_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.667       0.667      SLICE_X0Y66     R_final_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.667       0.667      SLICE_X0Y62     R_final_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.667       0.667      SLICE_X0Y62     R_final_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         0.834       -0.146     SLICE_X6Y62     uut/stickyLow_d5_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         0.834       -0.146     SLICE_X6Y62     uut/stickyLow_d5_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         0.834       -0.146     SLICE_X6Y63     uut/xExpFieldZero_d5_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         0.834       -0.146     SLICE_X6Y63     uut/xExpFieldZero_d5_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         0.834       -0.146     SLICE_X6Y62     uut/LeftShifterComponent/level0_d2_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         0.834       -0.146     SLICE_X6Y62     uut/LeftShifterComponent/level0_d2_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         0.834       -0.146     SLICE_X6Y62     uut/LeftShifterComponent/level0_d2_reg[6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         0.834       -0.146     SLICE_X6Y62     uut/LeftShifterComponent/level0_d2_reg[6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         0.834       -0.146     SLICE_X6Y62     uut/fracAdder/X_1_d3_reg[9]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         0.834       -0.146     SLICE_X6Y62     uut/fracAdder/X_1_d3_reg[9]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         0.833       -0.147     SLICE_X6Y62     uut/stickyLow_d5_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         0.833       -0.147     SLICE_X6Y62     uut/stickyLow_d5_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         0.833       -0.147     SLICE_X6Y63     uut/xExpFieldZero_d5_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         0.833       -0.147     SLICE_X6Y63     uut/xExpFieldZero_d5_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         0.833       -0.147     SLICE_X6Y62     uut/LeftShifterComponent/level0_d2_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         0.833       -0.147     SLICE_X6Y62     uut/LeftShifterComponent/level0_d2_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         0.833       -0.147     SLICE_X6Y62     uut/LeftShifterComponent/level0_d2_reg[6]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         0.833       -0.147     SLICE_X6Y62     uut/LeftShifterComponent/level0_d2_reg[6]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         0.833       -0.147     SLICE_X6Y62     uut/fracAdder/X_1_d3_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         0.833       -0.147     SLICE_X6Y62     uut/fracAdder/X_1_d3_reg[9]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R_final_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.503ns  (logic 4.009ns (53.423%)  route 3.495ns (46.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  R_final_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  R_final_reg[2]/Q
                         net (fo=1, routed)           3.495     9.275    R_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.827 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.827    R[2]
    J13                                                               r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.771ns  (logic 3.976ns (58.729%)  route 2.794ns (41.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.717     5.320    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  R_final_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  R_final_reg[0]/Q
                         net (fo=1, routed)           2.794     8.570    R_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.090 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.090    R[0]
    H17                                                               r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.634ns  (logic 3.991ns (60.164%)  route 2.643ns (39.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.717     5.320    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  R_final_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  R_final_reg[1]/Q
                         net (fo=1, routed)           2.643     8.418    R_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.954 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.954    R[1]
    K15                                                               r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.504ns  (logic 4.007ns (61.597%)  route 2.498ns (38.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  R_final_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  R_final_reg[3]/Q
                         net (fo=1, routed)           2.498     8.278    R_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.828 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.828    R[3]
    N14                                                               r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.496ns  (logic 4.008ns (61.693%)  route 2.489ns (38.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  R_final_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  R_final_reg[4]/Q
                         net (fo=1, routed)           2.489     8.267    R_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.819 r  R_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.819    R[4]
    R18                                                               r  R[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.959ns  (logic 4.146ns (69.571%)  route 1.813ns (30.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.717     5.320    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  R_final_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  R_final_reg[12]/Q
                         net (fo=1, routed)           1.813     7.552    R_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.727    11.279 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.279    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.942ns  (logic 4.125ns (69.428%)  route 1.817ns (30.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.717     5.320    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  R_final_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  R_final_reg[11]/Q
                         net (fo=1, routed)           1.817     7.555    R_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.706    11.262 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.262    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.889ns  (logic 4.010ns (68.102%)  route 1.878ns (31.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.717     5.320    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  R_final_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  R_final_reg[9]/Q
                         net (fo=1, routed)           1.878     7.654    R_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    11.208 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.208    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.748ns  (logic 4.010ns (69.766%)  route 1.738ns (30.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.722     5.325    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  R_final_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  R_final_reg[13]/Q
                         net (fo=1, routed)           1.738     7.519    R_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.073 r  R_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.073    R[13]
    V14                                                               r  R[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.746ns  (logic 4.008ns (69.757%)  route 1.738ns (30.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  R_final_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  R_final_reg[10]/Q
                         net (fo=1, routed)           1.738     7.518    R_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.070 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.070    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.363ns (80.842%)  route 0.323ns (19.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  fsm_done_reg/Q
                         net (fo=1, routed)           0.323     1.978    done_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.200 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.200    done
    M16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.389ns (81.042%)  route 0.325ns (18.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  R_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  R_final_reg[8]/Q
                         net (fo=1, routed)           0.325     1.984    R_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.233 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.233    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.397ns (81.220%)  route 0.323ns (18.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  R_final_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  R_final_reg[7]/Q
                         net (fo=1, routed)           0.323     1.983    R_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.239 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.239    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.412ns (81.548%)  route 0.319ns (18.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  R_final_reg[14]/Q
                         net (fo=1, routed)           0.319     1.982    R_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.253 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.253    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.393ns (79.767%)  route 0.353ns (20.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  R_final_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  R_final_reg[5]/Q
                         net (fo=1, routed)           0.353     2.014    R_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.266 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.266    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.397ns (79.716%)  route 0.355ns (20.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  R_final_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  R_final_reg[6]/Q
                         net (fo=1, routed)           0.355     2.016    R_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.271 r  R_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.271    R[6]
    U17                                                               r  R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.394ns (78.944%)  route 0.372ns (21.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  R_final_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  R_final_reg[10]/Q
                         net (fo=1, routed)           0.372     2.033    R_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.286 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.286    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.396ns (78.965%)  route 0.372ns (21.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  R_final_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  R_final_reg[13]/Q
                         net (fo=1, routed)           0.372     2.034    R_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.289 r  R_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.289    R[13]
    V14                                                               r  R[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.396ns (77.026%)  route 0.416ns (22.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  R_final_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  R_final_reg[9]/Q
                         net (fo=1, routed)           0.416     2.076    R_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.331 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.331    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.414ns (77.930%)  route 0.401ns (22.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  R_final_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.128     1.646 r  R_final_reg[11]/Q
                         net (fo=1, routed)           0.401     2.047    R_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.286     3.333 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.333    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.209ns  (logic 1.478ns (35.105%)  route 2.731ns (64.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=18, routed)          2.731     4.209    start_IBUF
    SLICE_X0Y63          FDCE                                         r  R_final_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.600     5.023    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  R_final_reg[4]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.209ns  (logic 1.478ns (35.105%)  route 2.731ns (64.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=18, routed)          2.731     4.209    start_IBUF
    SLICE_X0Y63          FDCE                                         r  R_final_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.600     5.023    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  R_final_reg[5]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.209ns  (logic 1.478ns (35.105%)  route 2.731ns (64.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=18, routed)          2.731     4.209    start_IBUF
    SLICE_X0Y63          FDCE                                         r  R_final_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.600     5.023    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  R_final_reg[6]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.209ns  (logic 1.478ns (35.105%)  route 2.731ns (64.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=18, routed)          2.731     4.209    start_IBUF
    SLICE_X0Y63          FDCE                                         r  R_final_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.600     5.023    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  R_final_reg[7]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.068ns  (logic 1.478ns (36.319%)  route 2.591ns (63.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=18, routed)          2.591     4.068    start_IBUF
    SLICE_X0Y62          FDCE                                         r  R_final_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.601     5.024    clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  R_final_reg[10]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.068ns  (logic 1.478ns (36.319%)  route 2.591ns (63.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=18, routed)          2.591     4.068    start_IBUF
    SLICE_X0Y62          FDCE                                         r  R_final_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.601     5.024    clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  R_final_reg[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.068ns  (logic 1.478ns (36.319%)  route 2.591ns (63.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=18, routed)          2.591     4.068    start_IBUF
    SLICE_X0Y62          FDCE                                         r  R_final_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.601     5.024    clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  R_final_reg[3]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            X_sig_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.068ns  (logic 1.478ns (36.319%)  route 2.591ns (63.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=18, routed)          2.591     4.068    start_IBUF
    SLICE_X0Y62          FDCE                                         r  X_sig_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.601     5.024    clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  X_sig_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.031ns  (logic 1.480ns (36.701%)  route 2.552ns (63.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=17, routed)          2.552     4.031    rst_IBUF
    SLICE_X0Y61          FDCE                                         f  R_final_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.602     5.025    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  R_final_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.031ns  (logic 1.480ns (36.701%)  route 2.552ns (63.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=17, routed)          2.552     4.031    rst_IBUF
    SLICE_X0Y61          FDCE                                         f  R_final_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.602     5.025    clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  R_final_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.247ns (29.348%)  route 0.596ns (70.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.596     0.843    rst_IBUF
    SLICE_X0Y79          FDCE                                         f  fsm_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            fsm_done_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.245ns (26.739%)  route 0.673ns (73.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=18, routed)          0.673     0.918    start_IBUF
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            fsm_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.245ns (24.942%)  route 0.739ns (75.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=18, routed)          0.739     0.984    start_IBUF
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.247ns (21.056%)  route 0.928ns (78.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.928     1.175    rst_IBUF
    SLICE_X1Y66          FDCE                                         f  R_final_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  R_final_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.247ns (21.056%)  route 0.928ns (78.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.928     1.175    rst_IBUF
    SLICE_X1Y66          FDCE                                         f  R_final_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  R_final_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.247ns (21.056%)  route 0.928ns (78.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.928     1.175    rst_IBUF
    SLICE_X1Y66          FDCE                                         f  R_final_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  R_final_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.247ns (21.056%)  route 0.928ns (78.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.928     1.175    rst_IBUF
    SLICE_X1Y66          FDCE                                         f  R_final_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  R_final_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.247ns (20.978%)  route 0.932ns (79.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.932     1.179    rst_IBUF
    SLICE_X0Y66          FDCE                                         f  R_final_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  R_final_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.247ns (20.978%)  route 0.932ns (79.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.932     1.179    rst_IBUF
    SLICE_X0Y66          FDCE                                         f  R_final_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  R_final_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.245ns (20.755%)  route 0.937ns (79.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=18, routed)          0.937     1.183    start_IBUF
    SLICE_X1Y66          FDCE                                         r  R_final_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  R_final_reg[0]/C





