<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nv50_graph.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nv50_graph.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2007 Ben Skeggs.</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining</span>
<span class="cm"> * a copy of this software and associated documentation files (the</span>
<span class="cm"> * &quot;Software&quot;), to deal in the Software without restriction, including</span>
<span class="cm"> * without limitation the rights to use, copy, modify, merge, publish,</span>
<span class="cm"> * distribute, sublicense, and/or sell copies of the Software, and to</span>
<span class="cm"> * permit persons to whom the Software is furnished to do so, subject to</span>
<span class="cm"> * the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the</span>
<span class="cm"> * next paragraph) shall be included in all copies or substantial</span>
<span class="cm"> * portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span>
<span class="cm"> * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span>
<span class="cm"> * IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE</span>
<span class="cm"> * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION</span>
<span class="cm"> * OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION</span>
<span class="cm"> * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_fifo.h&quot;</span>
<span class="cp">#include &quot;nouveau_ramht.h&quot;</span>
<span class="cp">#include &quot;nouveau_dma.h&quot;</span>
<span class="cp">#include &quot;nouveau_vm.h&quot;</span>
<span class="cp">#include &quot;nv50_evo.h&quot;</span>

<span class="k">struct</span> <span class="n">nv50_graph_engine</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_exec_engine</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctxprog</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">ctxprog_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grctx_size</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv50_graph_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv50_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">units</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001540</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* master reset */</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x000200</span><span class="p">,</span> <span class="mh">0x00201000</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x000200</span><span class="p">,</span> <span class="mh">0x00201000</span><span class="p">,</span> <span class="mh">0x00201000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40008c</span><span class="p">,</span> <span class="mh">0x00000004</span><span class="p">);</span> <span class="cm">/* HW_CTX_SWITCH_ENABLED */</span>

	<span class="cm">/* reset/enable traps and interrupts */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400804</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x406800</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400c04</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x401800</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x405018</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x402000</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">units</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">)))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&lt;</span> <span class="mh">0xa0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x408900</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span> <span class="mh">0xc0000000</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x408e08</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span> <span class="mh">0xc0000000</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x408314</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span> <span class="mh">0xc0000000</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x408600</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">),</span> <span class="mh">0xc0000000</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x408708</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">),</span> <span class="mh">0xc0000000</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40831c</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">),</span> <span class="mh">0xc0000000</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400108</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400138</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400100</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40013c</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400500</span><span class="p">,</span> <span class="mh">0x00010001</span><span class="p">);</span>

	<span class="cm">/* upload context program, initialise ctxctl defaults */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400324</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">ctxprog_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400328</span><span class="p">,</span> <span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">ctxprog</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400824</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400828</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40082c</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400830</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400724</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40032c</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400320</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>	<span class="cm">/* CTXCTL_CMD = NEWCTXDMA */</span>

	<span class="cm">/* some unknown zcull magic */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&amp;</span> <span class="mh">0xf0</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x50</span>:
	<span class="k">case</span> <span class="mh">0x80</span>:
	<span class="k">case</span> <span class="mh">0x90</span>:
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x402ca8</span><span class="p">,</span> <span class="mh">0x00000800</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0xa0</span>:
	<span class="nl">default:</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x402cc0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0xa0</span> <span class="o">||</span>
		    <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0xaa</span> <span class="o">||</span>
		    <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0xac</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x402ca8</span><span class="p">,</span> <span class="mh">0x00000802</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x402cc0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x402ca8</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* zero out zcull regions */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x402c20</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x402c24</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x402c28</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x402c2c</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv50_graph_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">,</span> <span class="n">bool</span> <span class="n">suspend</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40013c</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv50_graph_context_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ramin</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">grctx</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv50_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">hdr</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ch%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_size</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				 <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span> <span class="o">|</span>
				 <span class="n">NVOBJ_FLAG_ZERO_FREE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">grctx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">hdr</span> <span class="o">=</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0x50</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x200</span> <span class="o">:</span> <span class="mh">0x20</span><span class="p">;</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ramin</span><span class="p">,</span> <span class="n">hdr</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00190002</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ramin</span><span class="p">,</span> <span class="n">hdr</span> <span class="o">+</span> <span class="mh">0x04</span><span class="p">,</span> <span class="n">grctx</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">+</span> <span class="n">grctx</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ramin</span><span class="p">,</span> <span class="n">hdr</span> <span class="o">+</span> <span class="mh">0x08</span><span class="p">,</span> <span class="n">grctx</span><span class="o">-&gt;</span><span class="n">vinst</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ramin</span><span class="p">,</span> <span class="n">hdr</span> <span class="o">+</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ramin</span><span class="p">,</span> <span class="n">hdr</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">ramin</span><span class="p">,</span> <span class="n">hdr</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mh">0x00010000</span><span class="p">);</span>

	<span class="n">nv50_grctx_fill</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">grctx</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grctx</span><span class="p">,</span> <span class="mh">0x00000</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">instmem</span><span class="p">.</span><span class="n">flush</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">atomic_inc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">engref</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_GR</span><span class="p">]);</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_GR</span><span class="p">]</span> <span class="o">=</span> <span class="n">grctx</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv50_graph_context_del</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">grctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">hdr</span> <span class="o">=</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0x50</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x200</span> <span class="o">:</span> <span class="mh">0x20</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">hdr</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">hdr</span> <span class="o">+</span> <span class="mi">24</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">instmem</span><span class="p">.</span><span class="n">flush</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">atomic_dec</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">engref</span><span class="p">[</span><span class="n">engine</span><span class="p">]);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">grctx</span><span class="p">);</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv50_graph_object_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">,</span>
		      <span class="n">u32</span> <span class="n">handle</span><span class="p">,</span> <span class="n">u16</span> <span class="n">class</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="n">NVOBJ_FLAG_ZERO_FREE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">obj</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">obj</span><span class="o">-&gt;</span><span class="n">engine</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">obj</span><span class="o">-&gt;</span><span class="n">class</span>  <span class="o">=</span> <span class="n">class</span><span class="p">;</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">class</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">instmem</span><span class="p">.</span><span class="n">flush</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_ramht_insert</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">handle</span><span class="p">,</span> <span class="n">obj</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">obj</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv50_graph_tlb_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nv50_vm_flush_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv84_graph_tlb_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_timer_engine</span> <span class="o">*</span><span class="n">ptimer</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">timer</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">idle</span><span class="p">,</span> <span class="n">timeout</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">start</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400500</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="n">start</span> <span class="o">=</span> <span class="n">ptimer</span><span class="o">-&gt;</span><span class="n">read</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">idle</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400380</span><span class="p">);</span> <span class="n">tmp</span> <span class="o">&amp;&amp;</span> <span class="n">idle</span><span class="p">;</span> <span class="n">tmp</span> <span class="o">&gt;&gt;=</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
				<span class="n">idle</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400384</span><span class="p">);</span> <span class="n">tmp</span> <span class="o">&amp;&amp;</span> <span class="n">idle</span><span class="p">;</span> <span class="n">tmp</span> <span class="o">&gt;&gt;=</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
				<span class="n">idle</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400388</span><span class="p">);</span> <span class="n">tmp</span> <span class="o">&amp;&amp;</span> <span class="n">idle</span><span class="p">;</span> <span class="n">tmp</span> <span class="o">&gt;&gt;=</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
				<span class="n">idle</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">idle</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">timeout</span> <span class="o">=</span> <span class="n">ptimer</span><span class="o">-&gt;</span><span class="n">read</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">-</span> <span class="n">start</span> <span class="o">&gt;</span> <span class="mi">2000000000</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">timeout</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH TLB flush idle timeout fail: &quot;</span>
			      <span class="s">&quot;0x%08x 0x%08x 0x%08x 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400700</span><span class="p">),</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400380</span><span class="p">),</span>
			 <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400384</span><span class="p">),</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400388</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">nv50_vm_flush_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400500</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">nouveau_enum</span> <span class="n">nv50_mp_exec_error_names</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="s">&quot;STACK_UNDERFLOW&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">4</span><span class="p">,</span> <span class="s">&quot;QUADON_ACTIVE&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">8</span><span class="p">,</span> <span class="s">&quot;TIMEOUT&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x10</span><span class="p">,</span> <span class="s">&quot;INVALID_OPCODE&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x40</span><span class="p">,</span> <span class="s">&quot;BREAKPOINT&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">nouveau_bitfield</span> <span class="n">nv50_graph_trap_m2mf</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="s">&quot;NOTIFY&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000002</span><span class="p">,</span> <span class="s">&quot;IN&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000004</span><span class="p">,</span> <span class="s">&quot;OUT&quot;</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">nouveau_bitfield</span> <span class="n">nv50_graph_trap_vfetch</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="s">&quot;FAULT&quot;</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">nouveau_bitfield</span> <span class="n">nv50_graph_trap_strmout</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="s">&quot;FAULT&quot;</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">nouveau_bitfield</span> <span class="n">nv50_graph_trap_ccache</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="s">&quot;FAULT&quot;</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="cm">/* There must be a *lot* of these. Will take some time to gather them up. */</span>
<span class="k">struct</span> <span class="n">nouveau_enum</span> <span class="n">nv50_data_error_names</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x00000003</span><span class="p">,</span> <span class="s">&quot;INVALID_QUERY_OR_TEXTURE&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000004</span><span class="p">,</span> <span class="s">&quot;INVALID_VALUE&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000005</span><span class="p">,</span> <span class="s">&quot;INVALID_ENUM&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000008</span><span class="p">,</span> <span class="s">&quot;INVALID_OBJECT&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000009</span><span class="p">,</span> <span class="s">&quot;READ_ONLY_OBJECT&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0000000a</span><span class="p">,</span> <span class="s">&quot;SUPERVISOR_OBJECT&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0000000b</span><span class="p">,</span> <span class="s">&quot;INVALID_ADDRESS_ALIGNMENT&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0000000c</span><span class="p">,</span> <span class="s">&quot;INVALID_BITFIELD&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0000000d</span><span class="p">,</span> <span class="s">&quot;BEGIN_END_ACTIVE&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0000000e</span><span class="p">,</span> <span class="s">&quot;SEMANTIC_COLOR_BACK_OVER_LIMIT&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0000000f</span><span class="p">,</span> <span class="s">&quot;VIEWPORT_ID_NEEDS_GP&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000010</span><span class="p">,</span> <span class="s">&quot;RT_DOUBLE_BIND&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000011</span><span class="p">,</span> <span class="s">&quot;RT_TYPES_MISMATCH&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000012</span><span class="p">,</span> <span class="s">&quot;RT_LINEAR_WITH_ZETA&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000015</span><span class="p">,</span> <span class="s">&quot;FP_TOO_FEW_REGS&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000016</span><span class="p">,</span> <span class="s">&quot;ZETA_FORMAT_CSAA_MISMATCH&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000017</span><span class="p">,</span> <span class="s">&quot;RT_LINEAR_WITH_MSAA&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000018</span><span class="p">,</span> <span class="s">&quot;FP_INTERPOLANT_START_OVER_LIMIT&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000019</span><span class="p">,</span> <span class="s">&quot;SEMANTIC_LAYER_OVER_LIMIT&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0000001a</span><span class="p">,</span> <span class="s">&quot;RT_INVALID_ALIGNMENT&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0000001b</span><span class="p">,</span> <span class="s">&quot;SAMPLER_OVER_LIMIT&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0000001c</span><span class="p">,</span> <span class="s">&quot;TEXTURE_OVER_LIMIT&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0000001e</span><span class="p">,</span> <span class="s">&quot;GP_TOO_MANY_OUTPUTS&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0000001f</span><span class="p">,</span> <span class="s">&quot;RT_BPP128_WITH_MS8&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000021</span><span class="p">,</span> <span class="s">&quot;Z_OUT_OF_BOUNDS&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000023</span><span class="p">,</span> <span class="s">&quot;XY_OUT_OF_BOUNDS&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000024</span><span class="p">,</span> <span class="s">&quot;VP_ZERO_INPUTS&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000027</span><span class="p">,</span> <span class="s">&quot;CP_MORE_PARAMS_THAN_SHARED&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000028</span><span class="p">,</span> <span class="s">&quot;CP_NO_REG_SPACE_STRIPED&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000029</span><span class="p">,</span> <span class="s">&quot;CP_NO_REG_SPACE_PACKED&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0000002a</span><span class="p">,</span> <span class="s">&quot;CP_NOT_ENOUGH_WARPS&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0000002b</span><span class="p">,</span> <span class="s">&quot;CP_BLOCK_SIZE_MISMATCH&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0000002c</span><span class="p">,</span> <span class="s">&quot;CP_NOT_ENOUGH_LOCAL_WARPS&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0000002d</span><span class="p">,</span> <span class="s">&quot;CP_NOT_ENOUGH_STACK_WARPS&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0000002e</span><span class="p">,</span> <span class="s">&quot;CP_NO_BLOCKDIM_LATCH&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000031</span><span class="p">,</span> <span class="s">&quot;ENG2D_FORMAT_MISMATCH&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x0000003f</span><span class="p">,</span> <span class="s">&quot;PRIMITIVE_ID_NEEDS_GP&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000044</span><span class="p">,</span> <span class="s">&quot;SEMANTIC_VIEWPORT_OVER_LIMIT&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000045</span><span class="p">,</span> <span class="s">&quot;SEMANTIC_COLOR_FRONT_OVER_LIMIT&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000046</span><span class="p">,</span> <span class="s">&quot;LAYER_ID_NEEDS_GP&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000047</span><span class="p">,</span> <span class="s">&quot;SEMANTIC_CLIP_OVER_LIMIT&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000048</span><span class="p">,</span> <span class="s">&quot;SEMANTIC_PTSZ_OVER_LIMIT&quot;</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">nouveau_bitfield</span> <span class="n">nv50_graph_intr</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="s">&quot;NOTIFY&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000002</span><span class="p">,</span> <span class="s">&quot;COMPUTE_QUERY&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000010</span><span class="p">,</span> <span class="s">&quot;ILLEGAL_MTHD&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000020</span><span class="p">,</span> <span class="s">&quot;ILLEGAL_CLASS&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00000040</span><span class="p">,</span> <span class="s">&quot;DOUBLE_NOTIFY&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00001000</span><span class="p">,</span> <span class="s">&quot;CONTEXT_SWITCH&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00010000</span><span class="p">,</span> <span class="s">&quot;BUFFER_NOTIFY&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00100000</span><span class="p">,</span> <span class="s">&quot;DATA_ERROR&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x00200000</span><span class="p">,</span> <span class="s">&quot;TRAP&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x01000000</span><span class="p">,</span> <span class="s">&quot;SINGLE_STEP&quot;</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv50_pgraph_mp_trap</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">tpid</span><span class="p">,</span> <span class="kt">int</span> <span class="n">display</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">units</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1540</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">addr</span><span class="p">,</span> <span class="n">mp10</span><span class="p">,</span> <span class="n">status</span><span class="p">,</span> <span class="n">pc</span><span class="p">,</span> <span class="n">oplow</span><span class="p">,</span> <span class="n">ophigh</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mps</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">units</span> <span class="o">&amp;</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span><span class="o">+</span><span class="mi">24</span><span class="p">)))</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&lt;</span> <span class="mh">0xa0</span><span class="p">)</span>
			<span class="n">addr</span> <span class="o">=</span> <span class="mh">0x408200</span> <span class="o">+</span> <span class="p">(</span><span class="n">tpid</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">addr</span> <span class="o">=</span> <span class="mh">0x408100</span> <span class="o">+</span> <span class="p">(</span><span class="n">tpid</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">);</span>
		<span class="n">mp10</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">status</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">display</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="mh">0x20</span><span class="p">);</span>
			<span class="n">pc</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="mh">0x24</span><span class="p">);</span>
			<span class="n">oplow</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="mh">0x70</span><span class="p">);</span>
			<span class="n">ophigh</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="mh">0x74</span><span class="p">);</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH_TRAP_MP_EXEC - &quot;</span>
					<span class="s">&quot;TP %d MP %d: &quot;</span><span class="p">,</span> <span class="n">tpid</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">nouveau_enum_print</span><span class="p">(</span><span class="n">nv50_mp_exec_error_names</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot; at %06x warp %d, opcode %08x %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">pc</span><span class="o">&amp;</span><span class="mh">0xffffff</span><span class="p">,</span> <span class="n">pc</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">,</span>
					<span class="n">oplow</span><span class="p">,</span> <span class="n">ophigh</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">,</span> <span class="n">mp10</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">mps</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mps</span> <span class="o">&amp;&amp;</span> <span class="n">display</span><span class="p">)</span>
		<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH_TRAP_MP_EXEC - TP %d: &quot;</span>
				<span class="s">&quot;No MPs claiming errors?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tpid</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv50_pgraph_tp_trap</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">type</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">ustatus_old</span><span class="p">,</span>
		<span class="kt">uint32_t</span> <span class="n">ustatus_new</span><span class="p">,</span> <span class="kt">int</span> <span class="n">display</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tps</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">units</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1540</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">r</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">ustatus_addr</span><span class="p">,</span> <span class="n">ustatus</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">units</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">)))</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&lt;</span> <span class="mh">0xa0</span><span class="p">)</span>
			<span class="n">ustatus_addr</span> <span class="o">=</span> <span class="n">ustatus_old</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">ustatus_addr</span> <span class="o">=</span> <span class="n">ustatus_new</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">);</span>
		<span class="n">ustatus</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ustatus_addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ustatus</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">tps</span><span class="o">++</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">6</span>: <span class="cm">/* texture error... unknown for now */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">display</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;magic set %d:</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
				<span class="k">for</span> <span class="p">(</span><span class="n">r</span> <span class="o">=</span> <span class="n">ustatus_addr</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span> <span class="n">r</span> <span class="o">&lt;=</span> <span class="n">ustatus_addr</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">;</span> <span class="n">r</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
					<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">0x%08x: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">,</span>
						<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">r</span><span class="p">));</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">7</span>: <span class="cm">/* MP error */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ustatus</span> <span class="o">&amp;</span> <span class="mh">0x04030000</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">nv50_pgraph_mp_trap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">display</span><span class="p">);</span>
				<span class="n">ustatus</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x04030000</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">8</span>: <span class="cm">/* TPDMA error */</span>
			<span class="p">{</span>
			<span class="kt">uint32_t</span> <span class="n">e0c</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ustatus_addr</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>
			<span class="kt">uint32_t</span> <span class="n">e10</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ustatus_addr</span> <span class="o">+</span> <span class="mi">8</span><span class="p">);</span>
			<span class="kt">uint32_t</span> <span class="n">e14</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ustatus_addr</span> <span class="o">+</span> <span class="mh">0xc</span><span class="p">);</span>
			<span class="kt">uint32_t</span> <span class="n">e18</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ustatus_addr</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">);</span>
			<span class="kt">uint32_t</span> <span class="n">e1c</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ustatus_addr</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">);</span>
			<span class="kt">uint32_t</span> <span class="n">e20</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ustatus_addr</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">);</span>
			<span class="kt">uint32_t</span> <span class="n">e24</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ustatus_addr</span> <span class="o">+</span> <span class="mh">0x1c</span><span class="p">);</span>
			<span class="cm">/* 2d engine destination */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ustatus</span> <span class="o">&amp;</span> <span class="mh">0x00000010</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">display</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH_TRAP_TPDMA_2D - TP %d - Unknown fault at address %02x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
							<span class="n">i</span><span class="p">,</span> <span class="n">e14</span><span class="p">,</span> <span class="n">e10</span><span class="p">);</span>
					<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH_TRAP_TPDMA_2D - TP %d - e0c: %08x, e18: %08x, e1c: %08x, e20: %08x, e24: %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
							<span class="n">i</span><span class="p">,</span> <span class="n">e0c</span><span class="p">,</span> <span class="n">e18</span><span class="p">,</span> <span class="n">e1c</span><span class="p">,</span> <span class="n">e20</span><span class="p">,</span> <span class="n">e24</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="n">ustatus</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000010</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="cm">/* Render target */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ustatus</span> <span class="o">&amp;</span> <span class="mh">0x00000040</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">display</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH_TRAP_TPDMA_RT - TP %d - Unknown fault at address %02x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
							<span class="n">i</span><span class="p">,</span> <span class="n">e14</span><span class="p">,</span> <span class="n">e10</span><span class="p">);</span>
					<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH_TRAP_TPDMA_RT - TP %d - e0c: %08x, e18: %08x, e1c: %08x, e20: %08x, e24: %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
							<span class="n">i</span><span class="p">,</span> <span class="n">e0c</span><span class="p">,</span> <span class="n">e18</span><span class="p">,</span> <span class="n">e1c</span><span class="p">,</span> <span class="n">e20</span><span class="p">,</span> <span class="n">e24</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="n">ustatus</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000040</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="cm">/* CUDA memory: l[], g[] or stack. */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ustatus</span> <span class="o">&amp;</span> <span class="mh">0x00000080</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">display</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">e18</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span> <span class="p">{</span>
						<span class="cm">/* g[] read fault? */</span>
						<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH_TRAP_TPDMA - TP %d - Global read fault at address %02x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
								<span class="n">i</span><span class="p">,</span> <span class="n">e14</span><span class="p">,</span> <span class="n">e10</span> <span class="o">|</span> <span class="p">((</span><span class="n">e18</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">));</span>
						<span class="n">e18</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x1f000000</span><span class="p">;</span>
					<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">e18</span> <span class="o">&amp;</span> <span class="mh">0xc</span><span class="p">)</span> <span class="p">{</span>
						<span class="cm">/* g[] write fault? */</span>
						<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH_TRAP_TPDMA - TP %d - Global write fault at address %02x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
								<span class="n">i</span><span class="p">,</span> <span class="n">e14</span><span class="p">,</span> <span class="n">e10</span> <span class="o">|</span> <span class="p">((</span><span class="n">e18</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">));</span>
						<span class="n">e18</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000f80</span><span class="p">;</span>
					<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
						<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH_TRAP_TPDMA - TP %d - Unknown CUDA fault at address %02x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
								<span class="n">i</span><span class="p">,</span> <span class="n">e14</span><span class="p">,</span> <span class="n">e10</span><span class="p">);</span>
					<span class="p">}</span>
					<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH_TRAP_TPDMA - TP %d - e0c: %08x, e18: %08x, e1c: %08x, e20: %08x, e24: %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
							<span class="n">i</span><span class="p">,</span> <span class="n">e0c</span><span class="p">,</span> <span class="n">e18</span><span class="p">,</span> <span class="n">e1c</span><span class="p">,</span> <span class="n">e20</span><span class="p">,</span> <span class="n">e24</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="n">ustatus</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000080</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ustatus</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">display</span><span class="p">)</span>
				<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s - TP%d: Unhandled ustatus 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">ustatus</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ustatus_addr</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tps</span> <span class="o">&amp;&amp;</span> <span class="n">display</span><span class="p">)</span>
		<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s - No TPs claiming errors?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">name</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv50_pgraph_trap_handler</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">display</span><span class="p">,</span> <span class="n">u64</span> <span class="n">inst</span><span class="p">,</span> <span class="n">u32</span> <span class="n">chid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">status</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400108</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">ustatus</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">status</span> <span class="o">&amp;&amp;</span> <span class="n">display</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - TRAP: no units reporting traps?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* DISPATCH: Relays commands to other units and handles NOTIFY,</span>
<span class="cm">	 * COND, QUERY. If you get a trap from it, the command is still stuck</span>
<span class="cm">	 * in DISPATCH and you need to do something about it. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0x001</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ustatus</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400804</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ustatus</span> <span class="o">&amp;&amp;</span> <span class="n">display</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH_TRAP_DISPATCH - no ustatus?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400500</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

		<span class="cm">/* Known to be triggered by screwed up NOTIFY and COND... */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ustatus</span> <span class="o">&amp;</span> <span class="mh">0x00000001</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400808</span><span class="p">);</span>
			<span class="n">u32</span> <span class="n">subc</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x00070000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">mthd</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x00001ffc</span><span class="p">);</span>
			<span class="n">u32</span> <span class="n">datal</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40080c</span><span class="p">);</span>
			<span class="n">u32</span> <span class="n">datah</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400810</span><span class="p">);</span>
			<span class="n">u32</span> <span class="n">class</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400814</span><span class="p">);</span>
			<span class="n">u32</span> <span class="n">r848</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400848</span><span class="p">);</span>

			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - TRAP DISPATCH_FAULT</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">display</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - ch %d (0x%010llx) &quot;</span>
					     <span class="s">&quot;subc %d class 0x%04x mthd 0x%04x &quot;</span>
					     <span class="s">&quot;data 0x%08x%08x &quot;</span>
					     <span class="s">&quot;400808 0x%08x 400848 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">chid</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">subc</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">datah</span><span class="p">,</span>
					<span class="n">datal</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">r848</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">display</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - no stuck command?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400808</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4008e8</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4008e8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400848</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">ustatus</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000001</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ustatus</span> <span class="o">&amp;</span> <span class="mh">0x00000002</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40084c</span><span class="p">);</span>
			<span class="n">u32</span> <span class="n">subc</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x00070000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">mthd</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x00001ffc</span><span class="p">);</span>
			<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40085c</span><span class="p">);</span>
			<span class="n">u32</span> <span class="n">class</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400814</span><span class="p">);</span>

			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - TRAP DISPATCH_QUERY</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">display</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - ch %d (0x%010llx) &quot;</span>
					     <span class="s">&quot;subc %d class 0x%04x mthd 0x%04x &quot;</span>
					     <span class="s">&quot;data 0x%08x 40084c 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">chid</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">subc</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span>
					<span class="n">data</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">display</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - no stuck command?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40084c</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">ustatus</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000002</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ustatus</span> <span class="o">&amp;&amp;</span> <span class="n">display</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - TRAP_DISPATCH (unknown &quot;</span>
				      <span class="s">&quot;0x%08x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ustatus</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400804</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400108</span><span class="p">,</span> <span class="mh">0x001</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x001</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">status</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* M2MF: Memory to memory copy engine. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0x002</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">ustatus</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x406800</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">display</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - TRAP_M2MF&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bitfield_print</span><span class="p">(</span><span class="n">nv50_graph_trap_m2mf</span><span class="p">,</span> <span class="n">ustatus</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - TRAP_M2MF %08x %08x %08x %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x406804</span><span class="p">),</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x406808</span><span class="p">),</span>
				<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40680c</span><span class="p">),</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x406810</span><span class="p">));</span>

		<span class="p">}</span>

		<span class="cm">/* No sane way found yet -- just reset the bugger. */</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400040</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400040</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x406800</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400108</span><span class="p">,</span> <span class="mh">0x002</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x002</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* VFETCH: Fetches data from vertex buffers. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0x004</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">ustatus</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400c04</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">display</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - TRAP_VFETCH&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bitfield_print</span><span class="p">(</span><span class="n">nv50_graph_trap_vfetch</span><span class="p">,</span> <span class="n">ustatus</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - TRAP_VFETCH %08x %08x %08x %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400c00</span><span class="p">),</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400c08</span><span class="p">),</span>
				<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400c0c</span><span class="p">),</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400c10</span><span class="p">));</span>
		<span class="p">}</span>

		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400c04</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400108</span><span class="p">,</span> <span class="mh">0x004</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x004</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* STRMOUT: DirectX streamout / OpenGL transform feedback. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0x008</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ustatus</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x401800</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">display</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - TRAP_STRMOUT&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bitfield_print</span><span class="p">(</span><span class="n">nv50_graph_trap_strmout</span><span class="p">,</span> <span class="n">ustatus</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - TRAP_STRMOUT %08x %08x %08x %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x401804</span><span class="p">),</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x401808</span><span class="p">),</span>
				<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40180c</span><span class="p">),</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x401810</span><span class="p">));</span>

		<span class="p">}</span>

		<span class="cm">/* No sane way found yet -- just reset the bugger. */</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400040</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400040</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x401800</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400108</span><span class="p">,</span> <span class="mh">0x008</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x008</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* CCACHE: Handles code and c[] caches and fills them. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0x010</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ustatus</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x405018</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">display</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - TRAP_CCACHE&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bitfield_print</span><span class="p">(</span><span class="n">nv50_graph_trap_ccache</span><span class="p">,</span> <span class="n">ustatus</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - TRAP_CCACHE %08x %08x %08x %08x&quot;</span>
				     <span class="s">&quot; %08x %08x %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x405000</span><span class="p">),</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x405004</span><span class="p">),</span>
				<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x405008</span><span class="p">),</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40500c</span><span class="p">),</span>
				<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x405010</span><span class="p">),</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x405014</span><span class="p">),</span>
				<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40501c</span><span class="p">));</span>

		<span class="p">}</span>

		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x405018</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400108</span><span class="p">,</span> <span class="mh">0x010</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x010</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Unknown, not seen yet... 0x402000 is the only trap status reg</span>
<span class="cm">	 * remaining, so try to handle it anyway. Perhaps related to that</span>
<span class="cm">	 * unknown DMA slot on tesla? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ustatus</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x402000</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">display</span><span class="p">)</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - TRAP_UNKC04 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ustatus</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x402000</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span>
		<span class="cm">/* no status modifiction on purpose */</span>
	<span class="p">}</span>

	<span class="cm">/* TEXTURE: CUDA texturing units */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0x040</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv50_pgraph_tp_trap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mh">0x408900</span><span class="p">,</span> <span class="mh">0x408600</span><span class="p">,</span> <span class="n">display</span><span class="p">,</span>
				    <span class="s">&quot;PGRAPH - TRAP_TEXTURE&quot;</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400108</span><span class="p">,</span> <span class="mh">0x040</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x040</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* MP: CUDA execution engines. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0x080</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv50_pgraph_tp_trap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x408314</span><span class="p">,</span> <span class="mh">0x40831c</span><span class="p">,</span> <span class="n">display</span><span class="p">,</span>
				    <span class="s">&quot;PGRAPH - TRAP_MP&quot;</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400108</span><span class="p">,</span> <span class="mh">0x080</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x080</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* TPDMA:  Handles TP-initiated uncached memory accesses:</span>
<span class="cm">	 * l[], g[], stack, 2d surfaces, render targets. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv50_pgraph_tp_trap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mh">0x408e08</span><span class="p">,</span> <span class="mh">0x408708</span><span class="p">,</span> <span class="n">display</span><span class="p">,</span>
				    <span class="s">&quot;PGRAPH - TRAP_TPDMA&quot;</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400108</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x100</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">display</span><span class="p">)</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - TRAP: unknown 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400108</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv50_graph_isr_chid</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u64</span> <span class="n">inst</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_fifo_priv</span> <span class="o">*</span><span class="n">pfifo</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NVOBJ_ENGINE_FIFO</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pfifo</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chan</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span> <span class="o">||</span> <span class="o">!</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">inst</span> <span class="o">==</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv50_graph_isr</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">stat</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">((</span><span class="n">stat</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400100</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">u64</span> <span class="n">inst</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40032c</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0fffffff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">chid</span> <span class="o">=</span> <span class="n">nv50_graph_isr_chid</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">inst</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_TRAPPED_ADDR</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">subc</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x00070000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">mthd</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x00001ffc</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_TRAPPED_DATA</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">class</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400814</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">show</span> <span class="o">=</span> <span class="n">stat</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="mh">0x00000010</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nouveau_gpuobj_mthd_call2</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chid</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span>
						       <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">))</span>
				<span class="n">show</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000010</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">show</span> <span class="o">=</span> <span class="p">(</span><span class="n">show</span> <span class="o">&amp;&amp;</span> <span class="n">nouveau_ratelimit</span><span class="p">())</span> <span class="o">?</span> <span class="n">show</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">show</span> <span class="o">&amp;</span> <span class="mh">0x00100000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">ecode</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400110</span><span class="p">);</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - DATA_ERROR &quot;</span><span class="p">);</span>
			<span class="n">nouveau_enum_print</span><span class="p">(</span><span class="n">nv50_data_error_names</span><span class="p">,</span> <span class="n">ecode</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="mh">0x00200000</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv50_pgraph_trap_handler</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">show</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">chid</span><span class="p">))</span>
				<span class="n">show</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00200000</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400100</span><span class="p">,</span> <span class="n">stat</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400500</span><span class="p">,</span> <span class="mh">0x00010001</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">show</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH -&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bitfield_print</span><span class="p">(</span><span class="n">nv50_graph_intr</span><span class="p">,</span> <span class="n">show</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - ch %d (0x%010llx) subc %d &quot;</span>
				     <span class="s">&quot;class 0x%04x mthd 0x%04x data 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">chid</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">subc</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
			<span class="n">nv50_fb_vm_trap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400824</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">))</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400824</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400824</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv50_graph_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv50_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>

	<span class="n">NVOBJ_ENGINE_DEL</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="n">nouveau_irq_unregister</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">pgraph</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv50_graph_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv50_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">pgraph</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pgraph</span><span class="p">),</span><span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pgraph</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nv50_grctx_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">ctxprog</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">ctxprog</span><span class="p">),</span>
				  <span class="o">&amp;</span><span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">ctxprog_size</span><span class="p">,</span>
				  <span class="o">&amp;</span><span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_size</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: ctxprog build failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">pgraph</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">destroy</span> <span class="o">=</span> <span class="n">nv50_graph_destroy</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">nv50_graph_init</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">fini</span> <span class="o">=</span> <span class="n">nv50_graph_fini</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">context_new</span> <span class="o">=</span> <span class="n">nv50_graph_context_new</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">context_del</span> <span class="o">=</span> <span class="n">nv50_graph_context_del</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">object_new</span> <span class="o">=</span> <span class="n">nv50_graph_object_new</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0x50</span> <span class="o">||</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0xac</span><span class="p">)</span>
		<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">tlb_flush</span> <span class="o">=</span> <span class="n">nv50_graph_tlb_flush</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">tlb_flush</span> <span class="o">=</span> <span class="n">nv84_graph_tlb_flush</span><span class="p">;</span>

	<span class="n">nouveau_irq_register</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="n">nv50_graph_isr</span><span class="p">);</span>

	<span class="n">NVOBJ_ENGINE_ADD</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0030</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* null */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5039</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* m2mf */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x502d</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* 2d */</span>

	<span class="cm">/* tesla */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0x50</span><span class="p">)</span>
		<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5097</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* tesla (nv50) */</span>
	<span class="k">else</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&lt;</span> <span class="mh">0xa0</span><span class="p">)</span>
		<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x8297</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* tesla (nv8x/nv9x) */</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0xa0</span>:
		<span class="k">case</span> <span class="mh">0xaa</span>:
		<span class="k">case</span> <span class="mh">0xac</span>:
			<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x8397</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0xa3</span>:
		<span class="k">case</span> <span class="mh">0xa5</span>:
		<span class="k">case</span> <span class="mh">0xa8</span>:
			<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x8597</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0xaf</span>:
			<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x8697</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* compute */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x50c0</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span>  <span class="o">&gt;</span> <span class="mh">0xa0</span> <span class="o">&amp;&amp;</span>
	    <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">!=</span> <span class="mh">0xaa</span> <span class="o">&amp;&amp;</span>
	    <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">!=</span> <span class="mh">0xac</span><span class="p">)</span>
		<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x85c0</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
