Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Dec 16 11:09:07 2017
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPS_CPU_control_sets_placed.rpt
| Design       : MIPS_CPU
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    27 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             373 |          161 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             296 |          156 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             579 |          241 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+---------------------------------+-------------------------------------+------------------+----------------+
|                Clock Signal               |          Enable Signal          |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------------+---------------------------------+-------------------------------------+------------------+----------------+
|  MEM_CONTROLL_0/inst_pause_o_reg_i_2_n_10 |                                 | touch_btn_IBUF_BUFG[5]              |                1 |              1 |
|  MEM_CONTROLL_0/mem_pause_o_reg_i_2_n_10  |                                 | touch_btn_IBUF_BUFG[5]              |                1 |              1 |
|  touch_btn_IBUF_BUFG[4]                   |                                 |                                     |                1 |              1 |
|  MEM_CONTROLL_0/state_reg[1]_i_2_n_10     |                                 |                                     |                1 |              2 |
|  MMU_0/ram1_addr_o[0][0]                  |                                 |                                     |               15 |             20 |
|  MMU_0/ram2_addr_o[0][0]                  |                                 |                                     |                5 |             20 |
|  IF_to_ID_0/E[0]                          |                                 |                                     |               14 |             32 |
|  ID_to_EX_0/E[0]                          |                                 | touch_btn_IBUF_BUFG[5]              |               16 |             32 |
| ~n_2_2422_BUFG                            |                                 | touch_btn_IBUF_BUFG[5]              |               14 |             32 |
|  n_5_2277_BUFG                            |                                 | touch_btn_IBUF_BUFG[5]              |               16 |             32 |
|  n_6_2205_BUFG                            |                                 | touch_btn_IBUF_BUFG[5]              |               18 |             32 |
|  n_7_229_BUFG                             |                                 | touch_btn_IBUF_BUFG[5]              |                9 |             32 |
|  n_8_2533_BUFG                            |                                 |                                     |               12 |             32 |
|  n_9_2532_BUFG                            |                                 |                                     |               13 |             32 |
|  touch_btn_IBUF_BUFG[4]                   | MEM_CONTROLL_0/pc_o_reg[31][0]  | PC_0/clear                          |                9 |             32 |
|  n_3_2404_BUFG                            |                                 |                                     |               19 |             33 |
|  n_4_2411_BUFG                            |                                 |                                     |               15 |             33 |
|  n_0_2396_BUFG                            |                                 |                                     |               21 |             52 |
|  touch_btn_IBUF_BUFG[4]                   | MEM_CONTROLL_0/pc_o_reg[31][0]  | touch_btn_IBUF_BUFG[5]              |               25 |             64 |
|  touch_btn_IBUF_BUFG[4]                   | MEM_to_WB_0/hi_o_reg[31]_0[0]   | touch_btn_IBUF_BUFG[5]              |               33 |             64 |
|  touch_btn_IBUF_BUFG[4]                   |                                 | touch_btn_IBUF_BUFG[5]              |               52 |             66 |
|  n_1_2275_BUFG                            |                                 | MEM_CONTROLL_0/ce_o_reg_i_2_n_10    |               29 |             68 |
|  touch_btn_IBUF_BUFG[4]                   | MEM_to_WB_0/p_0_in              |                                     |               12 |             96 |
|  touch_btn_IBUF_BUFG[4]                   | MEM_CONTROLL_0/lo_o_reg[0][0]   | MEM_CONTROLL_0/hilo_en_o_reg[0]     |               39 |            103 |
| ~touch_btn_IBUF_BUFG[5]                   |                                 |                                     |               45 |            116 |
|  touch_btn_IBUF_BUFG[4]                   | MEM_CONTROLL_0/pc_o_reg[31][0]  | MEM_CONTROLL_0/reg_wt_addr_o_reg[0] |               51 |            144 |
|  touch_btn_IBUF_BUFG[4]                   | ID_to_EX_0/reg_wt_en_o_reg_1[0] | MEM_CONTROLL_0/SR[0]                |               84 |            172 |
+-------------------------------------------+---------------------------------+-------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 16+    |                    23 |
+--------+-----------------------+


