// Seed: 2716632613
`define pp_13 0
`timescale 1ps / 1ps
`define pp_14 0
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout id_12;
  input id_11;
  output id_10;
  inout id_9;
  input id_8;
  inout id_7;
  output id_6;
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  input id_1;
  logic id_12, id_13, id_14, id_15, id_16, id_17;
  logic id_18 = id_16;
  assign id_2 = 1;
  assign {1, 1, id_8, id_11, 1'd0, 1, 1, 1} = id_5;
  logic id_19;
  logic id_20;
endmodule
`default_nettype id_15
`define pp_16 0
`timescale 1ps / 1ps
module module_1 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3
);
  assign id_10 = "";
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  inout id_5;
  input id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_7 = 1;
  assign id_10[1 : 1] = 1;
  assign id_5 = id_9;
  logic id_13;
  type_16 id_14 (
      .id_0(id_10),
      .id_1(id_12),
      .id_2(),
      .id_3(1)
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_13;
endmodule
