
477final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007980  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  08007b60  08007b60  00017b60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007fb0  08007fb0  00020200  2**0
                  CONTENTS
  4 .ARM          00000008  08007fb0  08007fb0  00017fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007fb8  08007fb8  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007fb8  08007fb8  00017fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007fbc  08007fbc  00017fbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  08007fc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000358  20000200  080081c0  00020200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000558  080081c0  00020558  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   000104f7  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002505  00000000  00000000  00030727  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e30  00000000  00000000  00032c30  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d08  00000000  00000000  00033a60  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002268d  00000000  00000000  00034768  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bff2  00000000  00000000  00056df5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cfe09  00000000  00000000  00062de7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00132bf0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044c4  00000000  00000000  00132c6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000200 	.word	0x20000200
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007b48 	.word	0x08007b48

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000204 	.word	0x20000204
 800021c:	08007b48 	.word	0x08007b48

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c0c:	f000 b972 	b.w	8000ef4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9e08      	ldr	r6, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	4688      	mov	r8, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d14b      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c36:	428a      	cmp	r2, r1
 8000c38:	4615      	mov	r5, r2
 8000c3a:	d967      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000c3c:	fab2 f282 	clz	r2, r2
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0720 	rsb	r7, r2, #32
 8000c46:	fa01 f302 	lsl.w	r3, r1, r2
 8000c4a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c4e:	4095      	lsls	r5, r2
 8000c50:	ea47 0803 	orr.w	r8, r7, r3
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c60:	fa1f fc85 	uxth.w	ip, r5
 8000c64:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18eb      	adds	r3, r5, r3
 8000c76:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000c7a:	f080 811b 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8118 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000c84:	3f02      	subs	r7, #2
 8000c86:	442b      	add	r3, r5
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c90:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9c:	45a4      	cmp	ip, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	192c      	adds	r4, r5, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ca6:	f080 8107 	bcs.w	8000eb8 <__udivmoddi4+0x290>
 8000caa:	45a4      	cmp	ip, r4
 8000cac:	f240 8104 	bls.w	8000eb8 <__udivmoddi4+0x290>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	442c      	add	r4, r5
 8000cb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000cb8:	eba4 040c 	sub.w	r4, r4, ip
 8000cbc:	2700      	movs	r7, #0
 8000cbe:	b11e      	cbz	r6, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c6 4300 	strd	r4, r3, [r6]
 8000cc8:	4639      	mov	r1, r7
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0xbe>
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f000 80eb 	beq.w	8000eae <__udivmoddi4+0x286>
 8000cd8:	2700      	movs	r7, #0
 8000cda:	e9c6 0100 	strd	r0, r1, [r6]
 8000cde:	4638      	mov	r0, r7
 8000ce0:	4639      	mov	r1, r7
 8000ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce6:	fab3 f783 	clz	r7, r3
 8000cea:	2f00      	cmp	r7, #0
 8000cec:	d147      	bne.n	8000d7e <__udivmoddi4+0x156>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d302      	bcc.n	8000cf8 <__udivmoddi4+0xd0>
 8000cf2:	4282      	cmp	r2, r0
 8000cf4:	f200 80fa 	bhi.w	8000eec <__udivmoddi4+0x2c4>
 8000cf8:	1a84      	subs	r4, r0, r2
 8000cfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cfe:	2001      	movs	r0, #1
 8000d00:	4698      	mov	r8, r3
 8000d02:	2e00      	cmp	r6, #0
 8000d04:	d0e0      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d06:	e9c6 4800 	strd	r4, r8, [r6]
 8000d0a:	e7dd      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d0c:	b902      	cbnz	r2, 8000d10 <__udivmoddi4+0xe8>
 8000d0e:	deff      	udf	#255	; 0xff
 8000d10:	fab2 f282 	clz	r2, r2
 8000d14:	2a00      	cmp	r2, #0
 8000d16:	f040 808f 	bne.w	8000e38 <__udivmoddi4+0x210>
 8000d1a:	1b49      	subs	r1, r1, r5
 8000d1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d20:	fa1f f885 	uxth.w	r8, r5
 8000d24:	2701      	movs	r7, #1
 8000d26:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d34:	fb08 f10c 	mul.w	r1, r8, ip
 8000d38:	4299      	cmp	r1, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x124>
 8000d3c:	18eb      	adds	r3, r5, r3
 8000d3e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x122>
 8000d44:	4299      	cmp	r1, r3
 8000d46:	f200 80cd 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d4a:	4684      	mov	ip, r0
 8000d4c:	1a59      	subs	r1, r3, r1
 8000d4e:	b2a3      	uxth	r3, r4
 8000d50:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d54:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5c:	fb08 f800 	mul.w	r8, r8, r0
 8000d60:	45a0      	cmp	r8, r4
 8000d62:	d907      	bls.n	8000d74 <__udivmoddi4+0x14c>
 8000d64:	192c      	adds	r4, r5, r4
 8000d66:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x14a>
 8000d6c:	45a0      	cmp	r8, r4
 8000d6e:	f200 80b6 	bhi.w	8000ede <__udivmoddi4+0x2b6>
 8000d72:	4618      	mov	r0, r3
 8000d74:	eba4 0408 	sub.w	r4, r4, r8
 8000d78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d7c:	e79f      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d7e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d82:	40bb      	lsls	r3, r7
 8000d84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d88:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d8c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d90:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d94:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d9c:	4325      	orrs	r5, r4
 8000d9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000da2:	0c2c      	lsrs	r4, r5, #16
 8000da4:	fb08 3319 	mls	r3, r8, r9, r3
 8000da8:	fa1f fa8e 	uxth.w	sl, lr
 8000dac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000db0:	fb09 f40a 	mul.w	r4, r9, sl
 8000db4:	429c      	cmp	r4, r3
 8000db6:	fa02 f207 	lsl.w	r2, r2, r7
 8000dba:	fa00 f107 	lsl.w	r1, r0, r7
 8000dbe:	d90b      	bls.n	8000dd8 <__udivmoddi4+0x1b0>
 8000dc0:	eb1e 0303 	adds.w	r3, lr, r3
 8000dc4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000dc8:	f080 8087 	bcs.w	8000eda <__udivmoddi4+0x2b2>
 8000dcc:	429c      	cmp	r4, r3
 8000dce:	f240 8084 	bls.w	8000eda <__udivmoddi4+0x2b2>
 8000dd2:	f1a9 0902 	sub.w	r9, r9, #2
 8000dd6:	4473      	add	r3, lr
 8000dd8:	1b1b      	subs	r3, r3, r4
 8000dda:	b2ad      	uxth	r5, r5
 8000ddc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de0:	fb08 3310 	mls	r3, r8, r0, r3
 8000de4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000de8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dec:	45a2      	cmp	sl, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x1da>
 8000df0:	eb1e 0404 	adds.w	r4, lr, r4
 8000df4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000df8:	d26b      	bcs.n	8000ed2 <__udivmoddi4+0x2aa>
 8000dfa:	45a2      	cmp	sl, r4
 8000dfc:	d969      	bls.n	8000ed2 <__udivmoddi4+0x2aa>
 8000dfe:	3802      	subs	r0, #2
 8000e00:	4474      	add	r4, lr
 8000e02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e06:	fba0 8902 	umull	r8, r9, r0, r2
 8000e0a:	eba4 040a 	sub.w	r4, r4, sl
 8000e0e:	454c      	cmp	r4, r9
 8000e10:	46c2      	mov	sl, r8
 8000e12:	464b      	mov	r3, r9
 8000e14:	d354      	bcc.n	8000ec0 <__udivmoddi4+0x298>
 8000e16:	d051      	beq.n	8000ebc <__udivmoddi4+0x294>
 8000e18:	2e00      	cmp	r6, #0
 8000e1a:	d069      	beq.n	8000ef0 <__udivmoddi4+0x2c8>
 8000e1c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e20:	eb64 0403 	sbc.w	r4, r4, r3
 8000e24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e28:	40fd      	lsrs	r5, r7
 8000e2a:	40fc      	lsrs	r4, r7
 8000e2c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e30:	e9c6 5400 	strd	r5, r4, [r6]
 8000e34:	2700      	movs	r7, #0
 8000e36:	e747      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000e38:	f1c2 0320 	rsb	r3, r2, #32
 8000e3c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e40:	4095      	lsls	r5, r2
 8000e42:	fa01 f002 	lsl.w	r0, r1, r2
 8000e46:	fa21 f303 	lsr.w	r3, r1, r3
 8000e4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e4e:	4338      	orrs	r0, r7
 8000e50:	0c01      	lsrs	r1, r0, #16
 8000e52:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e56:	fa1f f885 	uxth.w	r8, r5
 8000e5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb07 f308 	mul.w	r3, r7, r8
 8000e66:	428b      	cmp	r3, r1
 8000e68:	fa04 f402 	lsl.w	r4, r4, r2
 8000e6c:	d907      	bls.n	8000e7e <__udivmoddi4+0x256>
 8000e6e:	1869      	adds	r1, r5, r1
 8000e70:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000e74:	d22f      	bcs.n	8000ed6 <__udivmoddi4+0x2ae>
 8000e76:	428b      	cmp	r3, r1
 8000e78:	d92d      	bls.n	8000ed6 <__udivmoddi4+0x2ae>
 8000e7a:	3f02      	subs	r7, #2
 8000e7c:	4429      	add	r1, r5
 8000e7e:	1acb      	subs	r3, r1, r3
 8000e80:	b281      	uxth	r1, r0
 8000e82:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e86:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e8e:	fb00 f308 	mul.w	r3, r0, r8
 8000e92:	428b      	cmp	r3, r1
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x27e>
 8000e96:	1869      	adds	r1, r5, r1
 8000e98:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e9c:	d217      	bcs.n	8000ece <__udivmoddi4+0x2a6>
 8000e9e:	428b      	cmp	r3, r1
 8000ea0:	d915      	bls.n	8000ece <__udivmoddi4+0x2a6>
 8000ea2:	3802      	subs	r0, #2
 8000ea4:	4429      	add	r1, r5
 8000ea6:	1ac9      	subs	r1, r1, r3
 8000ea8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000eac:	e73b      	b.n	8000d26 <__udivmoddi4+0xfe>
 8000eae:	4637      	mov	r7, r6
 8000eb0:	4630      	mov	r0, r6
 8000eb2:	e709      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb4:	4607      	mov	r7, r0
 8000eb6:	e6e7      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb8:	4618      	mov	r0, r3
 8000eba:	e6fb      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000ebc:	4541      	cmp	r1, r8
 8000ebe:	d2ab      	bcs.n	8000e18 <__udivmoddi4+0x1f0>
 8000ec0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ec4:	eb69 020e 	sbc.w	r2, r9, lr
 8000ec8:	3801      	subs	r0, #1
 8000eca:	4613      	mov	r3, r2
 8000ecc:	e7a4      	b.n	8000e18 <__udivmoddi4+0x1f0>
 8000ece:	4660      	mov	r0, ip
 8000ed0:	e7e9      	b.n	8000ea6 <__udivmoddi4+0x27e>
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	e795      	b.n	8000e02 <__udivmoddi4+0x1da>
 8000ed6:	4667      	mov	r7, ip
 8000ed8:	e7d1      	b.n	8000e7e <__udivmoddi4+0x256>
 8000eda:	4681      	mov	r9, r0
 8000edc:	e77c      	b.n	8000dd8 <__udivmoddi4+0x1b0>
 8000ede:	3802      	subs	r0, #2
 8000ee0:	442c      	add	r4, r5
 8000ee2:	e747      	b.n	8000d74 <__udivmoddi4+0x14c>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	442b      	add	r3, r5
 8000eea:	e72f      	b.n	8000d4c <__udivmoddi4+0x124>
 8000eec:	4638      	mov	r0, r7
 8000eee:	e708      	b.n	8000d02 <__udivmoddi4+0xda>
 8000ef0:	4637      	mov	r7, r6
 8000ef2:	e6e9      	b.n	8000cc8 <__udivmoddi4+0xa0>

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <lcd_changeColor>:
#include "lcd.h"

void lcd_changeColor(char color, UART_HandleTypeDef huart)
{
 8000ef8:	b084      	sub	sp, #16
 8000efa:	b590      	push	{r4, r7, lr}
 8000efc:	b089      	sub	sp, #36	; 0x24
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	4604      	mov	r4, r0
 8000f02:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000f06:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8000f0a:	4623      	mov	r3, r4
 8000f0c:	71fb      	strb	r3, [r7, #7]
	unsigned char start[] = {0x7C, 0x2B};
 8000f0e:	4b38      	ldr	r3, [pc, #224]	; (8000ff0 <lcd_changeColor+0xf8>)
 8000f10:	881b      	ldrh	r3, [r3, #0]
 8000f12:	83bb      	strh	r3, [r7, #28]
	HAL_UART_Transmit(&huart, (uint8_t *)start, 2, 20);
 8000f14:	f107 011c 	add.w	r1, r7, #28
 8000f18:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000f1c:	2314      	movs	r3, #20
 8000f1e:	2202      	movs	r2, #2
 8000f20:	f004 f927 	bl	8005172 <HAL_UART_Transmit>
	if (color == 'r') {
 8000f24:	79fb      	ldrb	r3, [r7, #7]
 8000f26:	2b72      	cmp	r3, #114	; 0x72
 8000f28:	d111      	bne.n	8000f4e <lcd_changeColor+0x56>
		unsigned char red[] = {0xff, 0x0f, 0x0f};
 8000f2a:	4a32      	ldr	r2, [pc, #200]	; (8000ff4 <lcd_changeColor+0xfc>)
 8000f2c:	f107 0318 	add.w	r3, r7, #24
 8000f30:	6812      	ldr	r2, [r2, #0]
 8000f32:	4611      	mov	r1, r2
 8000f34:	8019      	strh	r1, [r3, #0]
 8000f36:	3302      	adds	r3, #2
 8000f38:	0c12      	lsrs	r2, r2, #16
 8000f3a:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart, (uint8_t *) red, 3, 20);
 8000f3c:	f107 0118 	add.w	r1, r7, #24
 8000f40:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000f44:	2314      	movs	r3, #20
 8000f46:	2203      	movs	r2, #3
 8000f48:	f004 f913 	bl	8005172 <HAL_UART_Transmit>
	}
	else {
		unsigned char wht[] = {0xff, 0xff, 0xff};
		HAL_UART_Transmit(&huart, (uint8_t *) wht, 3, 20);
	}
}
 8000f4c:	e049      	b.n	8000fe2 <lcd_changeColor+0xea>
	else if (color == 'g') {
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	2b67      	cmp	r3, #103	; 0x67
 8000f52:	d10e      	bne.n	8000f72 <lcd_changeColor+0x7a>
		unsigned char grn[] = {0x00, 0x0ff, 0x00};
 8000f54:	2300      	movs	r3, #0
 8000f56:	753b      	strb	r3, [r7, #20]
 8000f58:	23ff      	movs	r3, #255	; 0xff
 8000f5a:	757b      	strb	r3, [r7, #21]
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	75bb      	strb	r3, [r7, #22]
		HAL_UART_Transmit(&huart, (uint8_t *) grn, 3, 20);
 8000f60:	f107 0114 	add.w	r1, r7, #20
 8000f64:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000f68:	2314      	movs	r3, #20
 8000f6a:	2203      	movs	r2, #3
 8000f6c:	f004 f901 	bl	8005172 <HAL_UART_Transmit>
}
 8000f70:	e037      	b.n	8000fe2 <lcd_changeColor+0xea>
	else if (color == 'b') {
 8000f72:	79fb      	ldrb	r3, [r7, #7]
 8000f74:	2b62      	cmp	r3, #98	; 0x62
 8000f76:	d111      	bne.n	8000f9c <lcd_changeColor+0xa4>
		unsigned char blue[] = {0x00, 0xaf, 0xff};
 8000f78:	4a1f      	ldr	r2, [pc, #124]	; (8000ff8 <lcd_changeColor+0x100>)
 8000f7a:	f107 0310 	add.w	r3, r7, #16
 8000f7e:	6812      	ldr	r2, [r2, #0]
 8000f80:	4611      	mov	r1, r2
 8000f82:	8019      	strh	r1, [r3, #0]
 8000f84:	3302      	adds	r3, #2
 8000f86:	0c12      	lsrs	r2, r2, #16
 8000f88:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart, (uint8_t *) blue, 3, 20);
 8000f8a:	f107 0110 	add.w	r1, r7, #16
 8000f8e:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000f92:	2314      	movs	r3, #20
 8000f94:	2203      	movs	r2, #3
 8000f96:	f004 f8ec 	bl	8005172 <HAL_UART_Transmit>
}
 8000f9a:	e022      	b.n	8000fe2 <lcd_changeColor+0xea>
	else if (color == '0')
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	2b30      	cmp	r3, #48	; 0x30
 8000fa0:	d10e      	bne.n	8000fc0 <lcd_changeColor+0xc8>
		unsigned char off[] = {0x00, 0x00, 0x00};
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	733b      	strb	r3, [r7, #12]
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	737b      	strb	r3, [r7, #13]
 8000faa:	2300      	movs	r3, #0
 8000fac:	73bb      	strb	r3, [r7, #14]
		HAL_UART_Transmit(&huart, (uint8_t *) off, 3, 20);
 8000fae:	f107 010c 	add.w	r1, r7, #12
 8000fb2:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000fb6:	2314      	movs	r3, #20
 8000fb8:	2203      	movs	r2, #3
 8000fba:	f004 f8da 	bl	8005172 <HAL_UART_Transmit>
}
 8000fbe:	e010      	b.n	8000fe2 <lcd_changeColor+0xea>
		unsigned char wht[] = {0xff, 0xff, 0xff};
 8000fc0:	4a0e      	ldr	r2, [pc, #56]	; (8000ffc <lcd_changeColor+0x104>)
 8000fc2:	f107 0308 	add.w	r3, r7, #8
 8000fc6:	6812      	ldr	r2, [r2, #0]
 8000fc8:	4611      	mov	r1, r2
 8000fca:	8019      	strh	r1, [r3, #0]
 8000fcc:	3302      	adds	r3, #2
 8000fce:	0c12      	lsrs	r2, r2, #16
 8000fd0:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart, (uint8_t *) wht, 3, 20);
 8000fd2:	f107 0108 	add.w	r1, r7, #8
 8000fd6:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000fda:	2314      	movs	r3, #20
 8000fdc:	2203      	movs	r2, #3
 8000fde:	f004 f8c8 	bl	8005172 <HAL_UART_Transmit>
}
 8000fe2:	bf00      	nop
 8000fe4:	3724      	adds	r7, #36	; 0x24
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8000fec:	b004      	add	sp, #16
 8000fee:	4770      	bx	lr
 8000ff0:	08007b60 	.word	0x08007b60
 8000ff4:	08007b64 	.word	0x08007b64
 8000ff8:	08007b68 	.word	0x08007b68
 8000ffc:	08007b6c 	.word	0x08007b6c

08001000 <lcd_clear>:
	unsigned char * msg[] = {0x7C, 0x2B, r, g, b};
	HAL_UART_Transmit(&huart, (uint8_t *) msg, 5, 10);
}

void lcd_clear(UART_HandleTypeDef huart)
{
 8001000:	b084      	sub	sp, #16
 8001002:	b580      	push	{r7, lr}
 8001004:	af00      	add	r7, sp, #0
 8001006:	f107 0c08 	add.w	ip, r7, #8
 800100a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_UART_Transmit(&huart, (uint8_t *) "|-", strlen("|-"), 15);
 800100e:	230f      	movs	r3, #15
 8001010:	2202      	movs	r2, #2
 8001012:	4905      	ldr	r1, [pc, #20]	; (8001028 <lcd_clear+0x28>)
 8001014:	f107 0008 	add.w	r0, r7, #8
 8001018:	f004 f8ab 	bl	8005172 <HAL_UART_Transmit>
}
 800101c:	bf00      	nop
 800101e:	46bd      	mov	sp, r7
 8001020:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001024:	b004      	add	sp, #16
 8001026:	4770      	bx	lr
 8001028:	08007b70 	.word	0x08007b70

0800102c <lcd_showMessage>:

void lcd_showMessage(char * msg, UART_HandleTypeDef huart)
{
 800102c:	b084      	sub	sp, #16
 800102e:	b5b0      	push	{r4, r5, r7, lr}
 8001030:	b08e      	sub	sp, #56	; 0x38
 8001032:	af0c      	add	r7, sp, #48	; 0x30
 8001034:	6078      	str	r0, [r7, #4]
 8001036:	f107 001c 	add.w	r0, r7, #28
 800103a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	lcd_clear(huart);
 800103e:	466d      	mov	r5, sp
 8001040:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8001044:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001046:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001048:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800104a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800104c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001050:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001054:	f107 031c 	add.w	r3, r7, #28
 8001058:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800105a:	f7ff ffd1 	bl	8001000 <lcd_clear>
	HAL_UART_Transmit(&huart, (uint8_t *) msg , strlen(msg), 50);
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f7ff f8de 	bl	8000220 <strlen>
 8001064:	4603      	mov	r3, r0
 8001066:	b29a      	uxth	r2, r3
 8001068:	f107 001c 	add.w	r0, r7, #28
 800106c:	2332      	movs	r3, #50	; 0x32
 800106e:	6879      	ldr	r1, [r7, #4]
 8001070:	f004 f87f 	bl	8005172 <HAL_UART_Transmit>
}
 8001074:	bf00      	nop
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800107e:	b004      	add	sp, #16
 8001080:	4770      	bx	lr
	...

08001084 <updateMenuDisplay>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void updateMenuDisplay()
{
 8001084:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001086:	b0df      	sub	sp, #380	; 0x17c
 8001088:	af0e      	add	r7, sp, #56	; 0x38
	char * buf[80];
	sprintf(buf, "#%d\r%s\r\rPush knob to select.", CURRENT_PRESET, presetBank[CURRENT_PRESET - 1]);
 800108a:	4b12      	ldr	r3, [pc, #72]	; (80010d4 <updateMenuDisplay+0x50>)
 800108c:	6819      	ldr	r1, [r3, #0]
 800108e:	4b11      	ldr	r3, [pc, #68]	; (80010d4 <updateMenuDisplay+0x50>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	3b01      	subs	r3, #1
 8001094:	4a10      	ldr	r2, [pc, #64]	; (80010d8 <updateMenuDisplay+0x54>)
 8001096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800109a:	4638      	mov	r0, r7
 800109c:	460a      	mov	r2, r1
 800109e:	490f      	ldr	r1, [pc, #60]	; (80010dc <updateMenuDisplay+0x58>)
 80010a0:	f005 f970 	bl	8006384 <siprintf>
	lcd_showMessage(buf, huart4);
 80010a4:	4e0e      	ldr	r6, [pc, #56]	; (80010e0 <updateMenuDisplay+0x5c>)
 80010a6:	46bc      	mov	ip, r7
 80010a8:	466d      	mov	r5, sp
 80010aa:	f106 040c 	add.w	r4, r6, #12
 80010ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010ba:	6823      	ldr	r3, [r4, #0]
 80010bc:	602b      	str	r3, [r5, #0]
 80010be:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80010c2:	4660      	mov	r0, ip
 80010c4:	f7ff ffb2 	bl	800102c <lcd_showMessage>

}
 80010c8:	bf00      	nop
 80010ca:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010d2:	bf00      	nop
 80010d4:	20000000 	.word	0x20000000
 80010d8:	20000004 	.word	0x20000004
 80010dc:	08007bc0 	.word	0x08007bc0
 80010e0:	20000290 	.word	0x20000290

080010e4 <clockwise_menu_event>:

void clockwise_menu_event()
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
	CURRENT_PRESET++;
 80010e8:	4b07      	ldr	r3, [pc, #28]	; (8001108 <clockwise_menu_event+0x24>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	3301      	adds	r3, #1
 80010ee:	4a06      	ldr	r2, [pc, #24]	; (8001108 <clockwise_menu_event+0x24>)
 80010f0:	6013      	str	r3, [r2, #0]
	if (CURRENT_PRESET > NUM_PRESETS)
 80010f2:	4b05      	ldr	r3, [pc, #20]	; (8001108 <clockwise_menu_event+0x24>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	2b06      	cmp	r3, #6
 80010f8:	dd02      	ble.n	8001100 <clockwise_menu_event+0x1c>
	{
		CURRENT_PRESET = 1;
 80010fa:	4b03      	ldr	r3, [pc, #12]	; (8001108 <clockwise_menu_event+0x24>)
 80010fc:	2201      	movs	r2, #1
 80010fe:	601a      	str	r2, [r3, #0]
	}
	updateMenuDisplay();
 8001100:	f7ff ffc0 	bl	8001084 <updateMenuDisplay>
}
 8001104:	bf00      	nop
 8001106:	bd80      	pop	{r7, pc}
 8001108:	20000000 	.word	0x20000000

0800110c <anticlockwise_menu_event>:

void anticlockwise_menu_event()
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
	CURRENT_PRESET--;
 8001110:	4b07      	ldr	r3, [pc, #28]	; (8001130 <anticlockwise_menu_event+0x24>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	3b01      	subs	r3, #1
 8001116:	4a06      	ldr	r2, [pc, #24]	; (8001130 <anticlockwise_menu_event+0x24>)
 8001118:	6013      	str	r3, [r2, #0]
	if (CURRENT_PRESET < 1)
 800111a:	4b05      	ldr	r3, [pc, #20]	; (8001130 <anticlockwise_menu_event+0x24>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2b00      	cmp	r3, #0
 8001120:	dc02      	bgt.n	8001128 <anticlockwise_menu_event+0x1c>
	{
		CURRENT_PRESET = NUM_PRESETS;
 8001122:	4b03      	ldr	r3, [pc, #12]	; (8001130 <anticlockwise_menu_event+0x24>)
 8001124:	2206      	movs	r2, #6
 8001126:	601a      	str	r2, [r3, #0]
	}
	updateMenuDisplay();
 8001128:	f7ff ffac 	bl	8001084 <updateMenuDisplay>
}
 800112c:	bf00      	nop
 800112e:	bd80      	pop	{r7, pc}
 8001130:	20000000 	.word	0x20000000

08001134 <reset_rtrenc1Flags>:

void reset_rtrenc1Flags()
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
	RTRENC_CCW_EVENT = 0;
 8001138:	4b06      	ldr	r3, [pc, #24]	; (8001154 <reset_rtrenc1Flags+0x20>)
 800113a:	2200      	movs	r2, #0
 800113c:	601a      	str	r2, [r3, #0]
	RTRENC_CW_EVENT = 0;
 800113e:	4b06      	ldr	r3, [pc, #24]	; (8001158 <reset_rtrenc1Flags+0x24>)
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
	RTRENC_PUSHB_EVENT = 0;
 8001144:	4b05      	ldr	r3, [pc, #20]	; (800115c <reset_rtrenc1Flags+0x28>)
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
}
 800114a:	bf00      	nop
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr
 8001154:	2000021c 	.word	0x2000021c
 8001158:	20000220 	.word	0x20000220
 800115c:	20000224 	.word	0x20000224

08001160 <DAC_Test>:

void DAC_Test()
{
 8001160:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001162:	b0e5      	sub	sp, #404	; 0x194
 8001164:	af0e      	add	r7, sp, #56	; 0x38
	lcd_showMessage("Welcome to the\rDAC Test Mode!", huart4);
 8001166:	4e88      	ldr	r6, [pc, #544]	; (8001388 <DAC_Test+0x228>)
 8001168:	466d      	mov	r5, sp
 800116a:	f106 040c 	add.w	r4, r6, #12
 800116e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001170:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001172:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001174:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001176:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001178:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800117a:	6823      	ldr	r3, [r4, #0]
 800117c:	602b      	str	r3, [r5, #0]
 800117e:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001182:	4882      	ldr	r0, [pc, #520]	; (800138c <DAC_Test+0x22c>)
 8001184:	f7ff ff52 	bl	800102c <lcd_showMessage>
	HAL_Delay(1000);
 8001188:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800118c:	f001 fc3c 	bl	8002a08 <HAL_Delay>
	lcd_clear(huart4);
 8001190:	4e7d      	ldr	r6, [pc, #500]	; (8001388 <DAC_Test+0x228>)
 8001192:	466d      	mov	r5, sp
 8001194:	f106 0410 	add.w	r4, r6, #16
 8001198:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800119a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800119c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800119e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011a0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80011a4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80011a8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80011ac:	f7ff ff28 	bl	8001000 <lcd_clear>

	double adjustment = 0.3;
 80011b0:	a46f      	add	r4, pc, #444	; (adr r4, 8001370 <DAC_Test+0x210>)
 80011b2:	e9d4 3400 	ldrd	r3, r4, [r4]
 80011b6:	e9c7 3452 	strd	r3, r4, [r7, #328]	; 0x148

	double dac_vout = 0;
 80011ba:	f04f 0300 	mov.w	r3, #0
 80011be:	f04f 0400 	mov.w	r4, #0
 80011c2:	e9c7 3454 	strd	r3, r4, [r7, #336]	; 0x150
	int dac_write = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
	char * buf[80];
	sprintf(buf, "DAC V_out: %.2fV\r\rRotate knob to\radjust voltage.", dac_vout);
 80011cc:	1d38      	adds	r0, r7, #4
 80011ce:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 80011d2:	496f      	ldr	r1, [pc, #444]	; (8001390 <DAC_Test+0x230>)
 80011d4:	f005 f8d6 	bl	8006384 <siprintf>
	lcd_showMessage(buf, huart4);
 80011d8:	4e6b      	ldr	r6, [pc, #428]	; (8001388 <DAC_Test+0x228>)
 80011da:	f107 0c04 	add.w	ip, r7, #4
 80011de:	466d      	mov	r5, sp
 80011e0:	f106 040c 	add.w	r4, r6, #12
 80011e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011f0:	6823      	ldr	r3, [r4, #0]
 80011f2:	602b      	str	r3, [r5, #0]
 80011f4:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80011f8:	4660      	mov	r0, ip
 80011fa:	f7ff ff17 	bl	800102c <lcd_showMessage>
	while (1)
	{
		if (RTRENC_CW_EVENT)
 80011fe:	4b65      	ldr	r3, [pc, #404]	; (8001394 <DAC_Test+0x234>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d054      	beq.n	80012b0 <DAC_Test+0x150>
		{
			dac_vout += adjustment;
 8001206:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 800120a:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 800120e:	f7ff f865 	bl	80002dc <__adddf3>
 8001212:	4603      	mov	r3, r0
 8001214:	460c      	mov	r4, r1
 8001216:	e9c7 3454 	strd	r3, r4, [r7, #336]	; 0x150
			if (dac_vout > 3.3)
 800121a:	a357      	add	r3, pc, #348	; (adr r3, 8001378 <DAC_Test+0x218>)
 800121c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001220:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 8001224:	f7ff fca0 	bl	8000b68 <__aeabi_dcmpgt>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d004      	beq.n	8001238 <DAC_Test+0xd8>
			{
				dac_vout = 3.3;
 800122e:	a452      	add	r4, pc, #328	; (adr r4, 8001378 <DAC_Test+0x218>)
 8001230:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001234:	e9c7 3454 	strd	r3, r4, [r7, #336]	; 0x150
			}
			sprintf(buf, "DAC V_out: %.2fV\r\rRotate knob to\radjust voltage.", dac_vout);
 8001238:	1d38      	adds	r0, r7, #4
 800123a:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 800123e:	4954      	ldr	r1, [pc, #336]	; (8001390 <DAC_Test+0x230>)
 8001240:	f005 f8a0 	bl	8006384 <siprintf>
			lcd_showMessage(buf, huart4);
 8001244:	4e50      	ldr	r6, [pc, #320]	; (8001388 <DAC_Test+0x228>)
 8001246:	f107 0c04 	add.w	ip, r7, #4
 800124a:	466d      	mov	r5, sp
 800124c:	f106 040c 	add.w	r4, r6, #12
 8001250:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001252:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001254:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001256:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001258:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800125a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800125c:	6823      	ldr	r3, [r4, #0]
 800125e:	602b      	str	r3, [r5, #0]
 8001260:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001264:	4660      	mov	r0, ip
 8001266:	f7ff fee1 	bl	800102c <lcd_showMessage>

			dac_write = (int) (dac_vout / (3.3/4095));
 800126a:	a345      	add	r3, pc, #276	; (adr r3, 8001380 <DAC_Test+0x220>)
 800126c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001270:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 8001274:	f7ff fb12 	bl	800089c <__aeabi_ddiv>
 8001278:	4603      	mov	r3, r0
 800127a:	460c      	mov	r4, r1
 800127c:	4618      	mov	r0, r3
 800127e:	4621      	mov	r1, r4
 8001280:	f7ff fc92 	bl	8000ba8 <__aeabi_d2iz>
 8001284:	4603      	mov	r3, r0
 8001286:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
			if (dac_write == 4096)
 800128a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800128e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001292:	d104      	bne.n	800129e <DAC_Test+0x13e>
				DAC->DHR12R1 = 4095;
 8001294:	4b40      	ldr	r3, [pc, #256]	; (8001398 <DAC_Test+0x238>)
 8001296:	f640 72ff 	movw	r2, #4095	; 0xfff
 800129a:	609a      	str	r2, [r3, #8]
 800129c:	e003      	b.n	80012a6 <DAC_Test+0x146>
			else
				DAC->DHR12R1 = dac_write;
 800129e:	4a3e      	ldr	r2, [pc, #248]	; (8001398 <DAC_Test+0x238>)
 80012a0:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80012a4:	6093      	str	r3, [r2, #8]
			HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80012a6:	2100      	movs	r1, #0
 80012a8:	483c      	ldr	r0, [pc, #240]	; (800139c <DAC_Test+0x23c>)
 80012aa:	f001 fd02 	bl	8002cb2 <HAL_DAC_Start>
 80012ae:	e059      	b.n	8001364 <DAC_Test+0x204>
		}
		else if (RTRENC_CCW_EVENT)
 80012b0:	4b3b      	ldr	r3, [pc, #236]	; (80013a0 <DAC_Test+0x240>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d055      	beq.n	8001364 <DAC_Test+0x204>
		{
			dac_vout -= adjustment;
 80012b8:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 80012bc:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 80012c0:	f7ff f80a 	bl	80002d8 <__aeabi_dsub>
 80012c4:	4603      	mov	r3, r0
 80012c6:	460c      	mov	r4, r1
 80012c8:	e9c7 3454 	strd	r3, r4, [r7, #336]	; 0x150
			if (dac_vout < 0)
 80012cc:	f04f 0200 	mov.w	r2, #0
 80012d0:	f04f 0300 	mov.w	r3, #0
 80012d4:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 80012d8:	f7ff fc28 	bl	8000b2c <__aeabi_dcmplt>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d005      	beq.n	80012ee <DAC_Test+0x18e>
			{
				dac_vout = 0;
 80012e2:	f04f 0300 	mov.w	r3, #0
 80012e6:	f04f 0400 	mov.w	r4, #0
 80012ea:	e9c7 3454 	strd	r3, r4, [r7, #336]	; 0x150
			}
			sprintf(buf, "DAC V_out: %.2fV\r\rRotate knob to\radjust voltage.", dac_vout);
 80012ee:	1d38      	adds	r0, r7, #4
 80012f0:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 80012f4:	4926      	ldr	r1, [pc, #152]	; (8001390 <DAC_Test+0x230>)
 80012f6:	f005 f845 	bl	8006384 <siprintf>
			lcd_showMessage(buf, huart4);
 80012fa:	4e23      	ldr	r6, [pc, #140]	; (8001388 <DAC_Test+0x228>)
 80012fc:	f107 0c04 	add.w	ip, r7, #4
 8001300:	466d      	mov	r5, sp
 8001302:	f106 040c 	add.w	r4, r6, #12
 8001306:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001308:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800130a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800130c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800130e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001310:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001312:	6823      	ldr	r3, [r4, #0]
 8001314:	602b      	str	r3, [r5, #0]
 8001316:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800131a:	4660      	mov	r0, ip
 800131c:	f7ff fe86 	bl	800102c <lcd_showMessage>

			dac_write = (int) (dac_vout / (3.3/4095));
 8001320:	a317      	add	r3, pc, #92	; (adr r3, 8001380 <DAC_Test+0x220>)
 8001322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001326:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 800132a:	f7ff fab7 	bl	800089c <__aeabi_ddiv>
 800132e:	4603      	mov	r3, r0
 8001330:	460c      	mov	r4, r1
 8001332:	4618      	mov	r0, r3
 8001334:	4621      	mov	r1, r4
 8001336:	f7ff fc37 	bl	8000ba8 <__aeabi_d2iz>
 800133a:	4603      	mov	r3, r0
 800133c:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
			if (dac_write == 4096)
 8001340:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8001344:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001348:	d104      	bne.n	8001354 <DAC_Test+0x1f4>
				DAC->DHR12R1 = 4095;
 800134a:	4b13      	ldr	r3, [pc, #76]	; (8001398 <DAC_Test+0x238>)
 800134c:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001350:	609a      	str	r2, [r3, #8]
 8001352:	e003      	b.n	800135c <DAC_Test+0x1fc>
			else
				DAC->DHR12R1 = dac_write;
 8001354:	4a10      	ldr	r2, [pc, #64]	; (8001398 <DAC_Test+0x238>)
 8001356:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800135a:	6093      	str	r3, [r2, #8]
			HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 800135c:	2100      	movs	r1, #0
 800135e:	480f      	ldr	r0, [pc, #60]	; (800139c <DAC_Test+0x23c>)
 8001360:	f001 fca7 	bl	8002cb2 <HAL_DAC_Start>
		}
		reset_rtrenc1Flags();
 8001364:	f7ff fee6 	bl	8001134 <reset_rtrenc1Flags>
		HAL_Delay(150);
 8001368:	2096      	movs	r0, #150	; 0x96
 800136a:	f001 fb4d 	bl	8002a08 <HAL_Delay>
		if (RTRENC_CW_EVENT)
 800136e:	e746      	b.n	80011fe <DAC_Test+0x9e>
 8001370:	33333333 	.word	0x33333333
 8001374:	3fd33333 	.word	0x3fd33333
 8001378:	66666666 	.word	0x66666666
 800137c:	400a6666 	.word	0x400a6666
 8001380:	e734d9b4 	.word	0xe734d9b4
 8001384:	3f4a680c 	.word	0x3f4a680c
 8001388:	20000290 	.word	0x20000290
 800138c:	08007be0 	.word	0x08007be0
 8001390:	08007c00 	.word	0x08007c00
 8001394:	20000220 	.word	0x20000220
 8001398:	40007400 	.word	0x40007400
 800139c:	2000023c 	.word	0x2000023c
 80013a0:	2000021c 	.word	0x2000021c

080013a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013a6:	b08f      	sub	sp, #60	; 0x3c
 80013a8:	af0e      	add	r7, sp, #56	; 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013aa:	f001 fabb 	bl	8002924 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013ae:	f000 f861 	bl	8001474 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013b2:	f000 f9c9 	bl	8001748 <MX_GPIO_Init>
  MX_UART4_Init();
 80013b6:	f000 f99d 	bl	80016f4 <MX_UART4_Init>
  MX_DAC_Init();
 80013ba:	f000 f8c5 	bl	8001548 <MX_DAC_Init>
  MX_TIM1_Init();
 80013be:	f000 f8ed 	bl	800159c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(800);
 80013c2:	f44f 7048 	mov.w	r0, #800	; 0x320
 80013c6:	f001 fb1f 	bl	8002a08 <HAL_Delay>
  lcd_changeColor('w', huart4);
 80013ca:	4e24      	ldr	r6, [pc, #144]	; (800145c <main+0xb8>)
 80013cc:	466d      	mov	r5, sp
 80013ce:	f106 040c 	add.w	r4, r6, #12
 80013d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013de:	6823      	ldr	r3, [r4, #0]
 80013e0:	602b      	str	r3, [r5, #0]
 80013e2:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80013e6:	2077      	movs	r0, #119	; 0x77
 80013e8:	f7ff fd86 	bl	8000ef8 <lcd_changeColor>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lcd_clear(huart4);
 80013ec:	4e1b      	ldr	r6, [pc, #108]	; (800145c <main+0xb8>)
 80013ee:	466d      	mov	r5, sp
 80013f0:	f106 0410 	add.w	r4, r6, #16
 80013f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013fc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001400:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001404:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001408:	f7ff fdfa 	bl	8001000 <lcd_clear>
  updateMenuDisplay();
 800140c:	f7ff fe3a 	bl	8001084 <updateMenuDisplay>
  visInit();
 8001410:	f000 fcae 	bl	8001d70 <visInit>
  while (1)
  {
	  visHandle();
 8001414:	f000 fcd6 	bl	8001dc4 <visHandle>

	  if (DEMO_MODE == 0)
 8001418:	4b11      	ldr	r3, [pc, #68]	; (8001460 <main+0xbc>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d119      	bne.n	8001454 <main+0xb0>
	  	 {

	  		 if (RTRENC_CW_EVENT)
 8001420:	4b10      	ldr	r3, [pc, #64]	; (8001464 <main+0xc0>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d002      	beq.n	800142e <main+0x8a>
	  		 {
	  			 clockwise_menu_event();
 8001428:	f7ff fe5c 	bl	80010e4 <clockwise_menu_event>
 800142c:	e010      	b.n	8001450 <main+0xac>
	  		 }
	  		 else if (RTRENC_CCW_EVENT)
 800142e:	4b0e      	ldr	r3, [pc, #56]	; (8001468 <main+0xc4>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d002      	beq.n	800143c <main+0x98>
	  		 {
	  			 anticlockwise_menu_event();
 8001436:	f7ff fe69 	bl	800110c <anticlockwise_menu_event>
 800143a:	e009      	b.n	8001450 <main+0xac>
	  		 }
	  		 else if (CURRENT_PRESET == 6 && RTRENC_PUSHB_EVENT)
 800143c:	4b0b      	ldr	r3, [pc, #44]	; (800146c <main+0xc8>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2b06      	cmp	r3, #6
 8001442:	d105      	bne.n	8001450 <main+0xac>
 8001444:	4b0a      	ldr	r3, [pc, #40]	; (8001470 <main+0xcc>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <main+0xac>
	  		 {
	  			 DAC_Test();
 800144c:	f7ff fe88 	bl	8001160 <DAC_Test>
	  		 }

	  		 reset_rtrenc1Flags();
 8001450:	f7ff fe70 	bl	8001134 <reset_rtrenc1Flags>
	  	 }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(120);
 8001454:	2078      	movs	r0, #120	; 0x78
 8001456:	f001 fad7 	bl	8002a08 <HAL_Delay>
	  visHandle();
 800145a:	e7db      	b.n	8001414 <main+0x70>
 800145c:	20000290 	.word	0x20000290
 8001460:	20000228 	.word	0x20000228
 8001464:	20000220 	.word	0x20000220
 8001468:	2000021c 	.word	0x2000021c
 800146c:	20000000 	.word	0x20000000
 8001470:	20000224 	.word	0x20000224

08001474 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b094      	sub	sp, #80	; 0x50
 8001478:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800147a:	f107 031c 	add.w	r3, r7, #28
 800147e:	2234      	movs	r2, #52	; 0x34
 8001480:	2100      	movs	r1, #0
 8001482:	4618      	mov	r0, r3
 8001484:	f004 fb1a 	bl	8005abc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001488:	f107 0308 	add.w	r3, r7, #8
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
 8001490:	605a      	str	r2, [r3, #4]
 8001492:	609a      	str	r2, [r3, #8]
 8001494:	60da      	str	r2, [r3, #12]
 8001496:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001498:	2300      	movs	r3, #0
 800149a:	607b      	str	r3, [r7, #4]
 800149c:	4b28      	ldr	r3, [pc, #160]	; (8001540 <SystemClock_Config+0xcc>)
 800149e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a0:	4a27      	ldr	r2, [pc, #156]	; (8001540 <SystemClock_Config+0xcc>)
 80014a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014a6:	6413      	str	r3, [r2, #64]	; 0x40
 80014a8:	4b25      	ldr	r3, [pc, #148]	; (8001540 <SystemClock_Config+0xcc>)
 80014aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b0:	607b      	str	r3, [r7, #4]
 80014b2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014b4:	2300      	movs	r3, #0
 80014b6:	603b      	str	r3, [r7, #0]
 80014b8:	4b22      	ldr	r3, [pc, #136]	; (8001544 <SystemClock_Config+0xd0>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a21      	ldr	r2, [pc, #132]	; (8001544 <SystemClock_Config+0xd0>)
 80014be:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80014c2:	6013      	str	r3, [r2, #0]
 80014c4:	4b1f      	ldr	r3, [pc, #124]	; (8001544 <SystemClock_Config+0xd0>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014cc:	603b      	str	r3, [r7, #0]
 80014ce:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014d0:	2302      	movs	r3, #2
 80014d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014d4:	2301      	movs	r3, #1
 80014d6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014d8:	2310      	movs	r3, #16
 80014da:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014dc:	2302      	movs	r3, #2
 80014de:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014e0:	2300      	movs	r3, #0
 80014e2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80014e4:	2308      	movs	r3, #8
 80014e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 80014e8:	2360      	movs	r3, #96	; 0x60
 80014ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014ec:	2302      	movs	r3, #2
 80014ee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014f0:	2302      	movs	r3, #2
 80014f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014f4:	2302      	movs	r3, #2
 80014f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014f8:	f107 031c 	add.w	r3, r7, #28
 80014fc:	4618      	mov	r0, r3
 80014fe:	f002 fc47 	bl	8003d90 <HAL_RCC_OscConfig>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001508:	f000 f9fe 	bl	8001908 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800150c:	230f      	movs	r3, #15
 800150e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001510:	2302      	movs	r3, #2
 8001512:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001514:	2300      	movs	r3, #0
 8001516:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001518:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800151c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800151e:	2300      	movs	r3, #0
 8001520:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001522:	f107 0308 	add.w	r3, r7, #8
 8001526:	2103      	movs	r1, #3
 8001528:	4618      	mov	r0, r3
 800152a:	f002 fa65 	bl	80039f8 <HAL_RCC_ClockConfig>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001534:	f000 f9e8 	bl	8001908 <Error_Handler>
  }
}
 8001538:	bf00      	nop
 800153a:	3750      	adds	r7, #80	; 0x50
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40023800 	.word	0x40023800
 8001544:	40007000 	.word	0x40007000

08001548 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800154e:	463b      	mov	r3, r7
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001556:	4b0f      	ldr	r3, [pc, #60]	; (8001594 <MX_DAC_Init+0x4c>)
 8001558:	4a0f      	ldr	r2, [pc, #60]	; (8001598 <MX_DAC_Init+0x50>)
 800155a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800155c:	480d      	ldr	r0, [pc, #52]	; (8001594 <MX_DAC_Init+0x4c>)
 800155e:	f001 fb86 	bl	8002c6e <HAL_DAC_Init>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001568:	f000 f9ce 	bl	8001908 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800156c:	2300      	movs	r3, #0
 800156e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001570:	2300      	movs	r3, #0
 8001572:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001574:	463b      	mov	r3, r7
 8001576:	2200      	movs	r2, #0
 8001578:	4619      	mov	r1, r3
 800157a:	4806      	ldr	r0, [pc, #24]	; (8001594 <MX_DAC_Init+0x4c>)
 800157c:	f001 fbff 	bl	8002d7e <HAL_DAC_ConfigChannel>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001586:	f000 f9bf 	bl	8001908 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	2000023c 	.word	0x2000023c
 8001598:	40007400 	.word	0x40007400

0800159c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b096      	sub	sp, #88	; 0x58
 80015a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015a2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	605a      	str	r2, [r3, #4]
 80015ac:	609a      	str	r2, [r3, #8]
 80015ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015b0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015be:	2200      	movs	r2, #0
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	605a      	str	r2, [r3, #4]
 80015c4:	609a      	str	r2, [r3, #8]
 80015c6:	60da      	str	r2, [r3, #12]
 80015c8:	611a      	str	r2, [r3, #16]
 80015ca:	615a      	str	r2, [r3, #20]
 80015cc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015ce:	1d3b      	adds	r3, r7, #4
 80015d0:	2220      	movs	r2, #32
 80015d2:	2100      	movs	r1, #0
 80015d4:	4618      	mov	r0, r3
 80015d6:	f004 fa71 	bl	8005abc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015da:	4b44      	ldr	r3, [pc, #272]	; (80016ec <MX_TIM1_Init+0x150>)
 80015dc:	4a44      	ldr	r2, [pc, #272]	; (80016f0 <MX_TIM1_Init+0x154>)
 80015de:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80015e0:	4b42      	ldr	r3, [pc, #264]	; (80016ec <MX_TIM1_Init+0x150>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015e6:	4b41      	ldr	r3, [pc, #260]	; (80016ec <MX_TIM1_Init+0x150>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80015ec:	4b3f      	ldr	r3, [pc, #252]	; (80016ec <MX_TIM1_Init+0x150>)
 80015ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015f2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f4:	4b3d      	ldr	r3, [pc, #244]	; (80016ec <MX_TIM1_Init+0x150>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015fa:	4b3c      	ldr	r3, [pc, #240]	; (80016ec <MX_TIM1_Init+0x150>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001600:	4b3a      	ldr	r3, [pc, #232]	; (80016ec <MX_TIM1_Init+0x150>)
 8001602:	2200      	movs	r2, #0
 8001604:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001606:	4839      	ldr	r0, [pc, #228]	; (80016ec <MX_TIM1_Init+0x150>)
 8001608:	f002 fe04 	bl	8004214 <HAL_TIM_Base_Init>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001612:	f000 f979 	bl	8001908 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001616:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800161a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800161c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001620:	4619      	mov	r1, r3
 8001622:	4832      	ldr	r0, [pc, #200]	; (80016ec <MX_TIM1_Init+0x150>)
 8001624:	f003 f886 	bl	8004734 <HAL_TIM_ConfigClockSource>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800162e:	f000 f96b 	bl	8001908 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001632:	482e      	ldr	r0, [pc, #184]	; (80016ec <MX_TIM1_Init+0x150>)
 8001634:	f002 fe3d 	bl	80042b2 <HAL_TIM_PWM_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800163e:	f000 f963 	bl	8001908 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001642:	2300      	movs	r3, #0
 8001644:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001646:	2300      	movs	r3, #0
 8001648:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800164a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800164e:	4619      	mov	r1, r3
 8001650:	4826      	ldr	r0, [pc, #152]	; (80016ec <MX_TIM1_Init+0x150>)
 8001652:	f003 fc5f 	bl	8004f14 <HAL_TIMEx_MasterConfigSynchronization>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800165c:	f000 f954 	bl	8001908 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001660:	2360      	movs	r3, #96	; 0x60
 8001662:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001664:	2300      	movs	r3, #0
 8001666:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001668:	2300      	movs	r3, #0
 800166a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800166c:	2300      	movs	r3, #0
 800166e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001670:	2300      	movs	r3, #0
 8001672:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001674:	2300      	movs	r3, #0
 8001676:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001678:	2300      	movs	r3, #0
 800167a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800167c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001680:	2200      	movs	r2, #0
 8001682:	4619      	mov	r1, r3
 8001684:	4819      	ldr	r0, [pc, #100]	; (80016ec <MX_TIM1_Init+0x150>)
 8001686:	f002 ff8f 	bl	80045a8 <HAL_TIM_PWM_ConfigChannel>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001690:	f000 f93a 	bl	8001908 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001694:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001698:	2204      	movs	r2, #4
 800169a:	4619      	mov	r1, r3
 800169c:	4813      	ldr	r0, [pc, #76]	; (80016ec <MX_TIM1_Init+0x150>)
 800169e:	f002 ff83 	bl	80045a8 <HAL_TIM_PWM_ConfigChannel>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80016a8:	f000 f92e 	bl	8001908 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80016ac:	2300      	movs	r3, #0
 80016ae:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016b0:	2300      	movs	r3, #0
 80016b2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016b4:	2300      	movs	r3, #0
 80016b6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016b8:	2300      	movs	r3, #0
 80016ba:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016bc:	2300      	movs	r3, #0
 80016be:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016c4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016c6:	2300      	movs	r3, #0
 80016c8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016ca:	1d3b      	adds	r3, r7, #4
 80016cc:	4619      	mov	r1, r3
 80016ce:	4807      	ldr	r0, [pc, #28]	; (80016ec <MX_TIM1_Init+0x150>)
 80016d0:	f003 fc9c 	bl	800500c <HAL_TIMEx_ConfigBreakDeadTime>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80016da:	f000 f915 	bl	8001908 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80016de:	4803      	ldr	r0, [pc, #12]	; (80016ec <MX_TIM1_Init+0x150>)
 80016e0:	f000 f9a8 	bl	8001a34 <HAL_TIM_MspPostInit>

}
 80016e4:	bf00      	nop
 80016e6:	3758      	adds	r7, #88	; 0x58
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	20000250 	.word	0x20000250
 80016f0:	40010000 	.word	0x40010000

080016f4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80016f8:	4b11      	ldr	r3, [pc, #68]	; (8001740 <MX_UART4_Init+0x4c>)
 80016fa:	4a12      	ldr	r2, [pc, #72]	; (8001744 <MX_UART4_Init+0x50>)
 80016fc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80016fe:	4b10      	ldr	r3, [pc, #64]	; (8001740 <MX_UART4_Init+0x4c>)
 8001700:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001704:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001706:	4b0e      	ldr	r3, [pc, #56]	; (8001740 <MX_UART4_Init+0x4c>)
 8001708:	2200      	movs	r2, #0
 800170a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800170c:	4b0c      	ldr	r3, [pc, #48]	; (8001740 <MX_UART4_Init+0x4c>)
 800170e:	2200      	movs	r2, #0
 8001710:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001712:	4b0b      	ldr	r3, [pc, #44]	; (8001740 <MX_UART4_Init+0x4c>)
 8001714:	2200      	movs	r2, #0
 8001716:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001718:	4b09      	ldr	r3, [pc, #36]	; (8001740 <MX_UART4_Init+0x4c>)
 800171a:	220c      	movs	r2, #12
 800171c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800171e:	4b08      	ldr	r3, [pc, #32]	; (8001740 <MX_UART4_Init+0x4c>)
 8001720:	2200      	movs	r2, #0
 8001722:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001724:	4b06      	ldr	r3, [pc, #24]	; (8001740 <MX_UART4_Init+0x4c>)
 8001726:	2200      	movs	r2, #0
 8001728:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800172a:	4805      	ldr	r0, [pc, #20]	; (8001740 <MX_UART4_Init+0x4c>)
 800172c:	f003 fcd4 	bl	80050d8 <HAL_UART_Init>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001736:	f000 f8e7 	bl	8001908 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	20000290 	.word	0x20000290
 8001744:	40004c00 	.word	0x40004c00

08001748 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b08c      	sub	sp, #48	; 0x30
 800174c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174e:	f107 031c 	add.w	r3, r7, #28
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	605a      	str	r2, [r3, #4]
 8001758:	609a      	str	r2, [r3, #8]
 800175a:	60da      	str	r2, [r3, #12]
 800175c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	61bb      	str	r3, [r7, #24]
 8001762:	4b63      	ldr	r3, [pc, #396]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	4a62      	ldr	r2, [pc, #392]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 8001768:	f043 0304 	orr.w	r3, r3, #4
 800176c:	6313      	str	r3, [r2, #48]	; 0x30
 800176e:	4b60      	ldr	r3, [pc, #384]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	f003 0304 	and.w	r3, r3, #4
 8001776:	61bb      	str	r3, [r7, #24]
 8001778:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	617b      	str	r3, [r7, #20]
 800177e:	4b5c      	ldr	r3, [pc, #368]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001782:	4a5b      	ldr	r2, [pc, #364]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 8001784:	f043 0301 	orr.w	r3, r3, #1
 8001788:	6313      	str	r3, [r2, #48]	; 0x30
 800178a:	4b59      	ldr	r3, [pc, #356]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	617b      	str	r3, [r7, #20]
 8001794:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	613b      	str	r3, [r7, #16]
 800179a:	4b55      	ldr	r3, [pc, #340]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	4a54      	ldr	r2, [pc, #336]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 80017a0:	f043 0302 	orr.w	r3, r3, #2
 80017a4:	6313      	str	r3, [r2, #48]	; 0x30
 80017a6:	4b52      	ldr	r3, [pc, #328]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	613b      	str	r3, [r7, #16]
 80017b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	4b4e      	ldr	r3, [pc, #312]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	4a4d      	ldr	r2, [pc, #308]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 80017bc:	f043 0310 	orr.w	r3, r3, #16
 80017c0:	6313      	str	r3, [r2, #48]	; 0x30
 80017c2:	4b4b      	ldr	r3, [pc, #300]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	f003 0310 	and.w	r3, r3, #16
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	60bb      	str	r3, [r7, #8]
 80017d2:	4b47      	ldr	r3, [pc, #284]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d6:	4a46      	ldr	r2, [pc, #280]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 80017d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017dc:	6313      	str	r3, [r2, #48]	; 0x30
 80017de:	4b44      	ldr	r3, [pc, #272]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017e6:	60bb      	str	r3, [r7, #8]
 80017e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	607b      	str	r3, [r7, #4]
 80017ee:	4b40      	ldr	r3, [pc, #256]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f2:	4a3f      	ldr	r2, [pc, #252]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 80017f4:	f043 0308 	orr.w	r3, r3, #8
 80017f8:	6313      	str	r3, [r2, #48]	; 0x30
 80017fa:	4b3d      	ldr	r3, [pc, #244]	; (80018f0 <MX_GPIO_Init+0x1a8>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	f003 0308 	and.w	r3, r3, #8
 8001802:	607b      	str	r3, [r7, #4]
 8001804:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001806:	2200      	movs	r2, #0
 8001808:	f244 0181 	movw	r1, #16513	; 0x4081
 800180c:	4839      	ldr	r0, [pc, #228]	; (80018f4 <MX_GPIO_Init+0x1ac>)
 800180e:	f002 f8b5 	bl	800397c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001812:	2200      	movs	r2, #0
 8001814:	2140      	movs	r1, #64	; 0x40
 8001816:	4838      	ldr	r0, [pc, #224]	; (80018f8 <MX_GPIO_Init+0x1b0>)
 8001818:	f002 f8b0 	bl	800397c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800181c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001820:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001822:	4b36      	ldr	r3, [pc, #216]	; (80018fc <MX_GPIO_Init+0x1b4>)
 8001824:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800182a:	f107 031c 	add.w	r3, r7, #28
 800182e:	4619      	mov	r1, r3
 8001830:	4833      	ldr	r0, [pc, #204]	; (8001900 <MX_GPIO_Init+0x1b8>)
 8001832:	f001 fef9 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pin : RTRENC_PSH_Pin */
  GPIO_InitStruct.Pin = RTRENC_PSH_Pin;
 8001836:	2308      	movs	r3, #8
 8001838:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800183a:	4b30      	ldr	r3, [pc, #192]	; (80018fc <MX_GPIO_Init+0x1b4>)
 800183c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800183e:	2301      	movs	r3, #1
 8001840:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(RTRENC_PSH_GPIO_Port, &GPIO_InitStruct);
 8001842:	f107 031c 	add.w	r3, r7, #28
 8001846:	4619      	mov	r1, r3
 8001848:	482d      	ldr	r0, [pc, #180]	; (8001900 <MX_GPIO_Init+0x1b8>)
 800184a:	f001 feed 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pins : RTRENC_A_Pin RTRENC_B_Pin */
  GPIO_InitStruct.Pin = RTRENC_A_Pin|RTRENC_B_Pin;
 800184e:	2330      	movs	r3, #48	; 0x30
 8001850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001852:	4b2c      	ldr	r3, [pc, #176]	; (8001904 <MX_GPIO_Init+0x1bc>)
 8001854:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001856:	2301      	movs	r3, #1
 8001858:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800185a:	f107 031c 	add.w	r3, r7, #28
 800185e:	4619      	mov	r1, r3
 8001860:	4827      	ldr	r0, [pc, #156]	; (8001900 <MX_GPIO_Init+0x1b8>)
 8001862:	f001 fee1 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001866:	f244 0381 	movw	r3, #16513	; 0x4081
 800186a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800186c:	2301      	movs	r3, #1
 800186e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001874:	2300      	movs	r3, #0
 8001876:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001878:	f107 031c 	add.w	r3, r7, #28
 800187c:	4619      	mov	r1, r3
 800187e:	481d      	ldr	r0, [pc, #116]	; (80018f4 <MX_GPIO_Init+0x1ac>)
 8001880:	f001 fed2 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001884:	2340      	movs	r3, #64	; 0x40
 8001886:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001888:	2301      	movs	r3, #1
 800188a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188c:	2300      	movs	r3, #0
 800188e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001890:	2300      	movs	r3, #0
 8001892:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001894:	f107 031c 	add.w	r3, r7, #28
 8001898:	4619      	mov	r1, r3
 800189a:	4817      	ldr	r0, [pc, #92]	; (80018f8 <MX_GPIO_Init+0x1b0>)
 800189c:	f001 fec4 	bl	8003628 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80018a0:	2380      	movs	r3, #128	; 0x80
 80018a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018a4:	2300      	movs	r3, #0
 80018a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a8:	2300      	movs	r3, #0
 80018aa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80018ac:	f107 031c 	add.w	r3, r7, #28
 80018b0:	4619      	mov	r1, r3
 80018b2:	4811      	ldr	r0, [pc, #68]	; (80018f8 <MX_GPIO_Init+0x1b0>)
 80018b4:	f001 feb8 	bl	8003628 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80018b8:	2200      	movs	r2, #0
 80018ba:	2100      	movs	r1, #0
 80018bc:	2009      	movs	r0, #9
 80018be:	f001 f9a0 	bl	8002c02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80018c2:	2009      	movs	r0, #9
 80018c4:	f001 f9b9 	bl	8002c3a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80018c8:	2200      	movs	r2, #0
 80018ca:	2100      	movs	r1, #0
 80018cc:	200a      	movs	r0, #10
 80018ce:	f001 f998 	bl	8002c02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80018d2:	200a      	movs	r0, #10
 80018d4:	f001 f9b1 	bl	8002c3a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80018d8:	2200      	movs	r2, #0
 80018da:	2100      	movs	r1, #0
 80018dc:	2017      	movs	r0, #23
 80018de:	f001 f990 	bl	8002c02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80018e2:	2017      	movs	r0, #23
 80018e4:	f001 f9a9 	bl	8002c3a <HAL_NVIC_EnableIRQ>

}
 80018e8:	bf00      	nop
 80018ea:	3730      	adds	r7, #48	; 0x30
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	40023800 	.word	0x40023800
 80018f4:	40020400 	.word	0x40020400
 80018f8:	40021800 	.word	0x40021800
 80018fc:	10110000 	.word	0x10110000
 8001900:	40020800 	.word	0x40020800
 8001904:	10210000 	.word	0x10210000

08001908 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800190c:	bf00      	nop
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
	...

08001918 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	607b      	str	r3, [r7, #4]
 8001922:	4b10      	ldr	r3, [pc, #64]	; (8001964 <HAL_MspInit+0x4c>)
 8001924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001926:	4a0f      	ldr	r2, [pc, #60]	; (8001964 <HAL_MspInit+0x4c>)
 8001928:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800192c:	6453      	str	r3, [r2, #68]	; 0x44
 800192e:	4b0d      	ldr	r3, [pc, #52]	; (8001964 <HAL_MspInit+0x4c>)
 8001930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001932:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001936:	607b      	str	r3, [r7, #4]
 8001938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	603b      	str	r3, [r7, #0]
 800193e:	4b09      	ldr	r3, [pc, #36]	; (8001964 <HAL_MspInit+0x4c>)
 8001940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001942:	4a08      	ldr	r2, [pc, #32]	; (8001964 <HAL_MspInit+0x4c>)
 8001944:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001948:	6413      	str	r3, [r2, #64]	; 0x40
 800194a:	4b06      	ldr	r3, [pc, #24]	; (8001964 <HAL_MspInit+0x4c>)
 800194c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001952:	603b      	str	r3, [r7, #0]
 8001954:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001956:	bf00      	nop
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	40023800 	.word	0x40023800

08001968 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b08a      	sub	sp, #40	; 0x28
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001970:	f107 0314 	add.w	r3, r7, #20
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a17      	ldr	r2, [pc, #92]	; (80019e4 <HAL_DAC_MspInit+0x7c>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d127      	bne.n	80019da <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	613b      	str	r3, [r7, #16]
 800198e:	4b16      	ldr	r3, [pc, #88]	; (80019e8 <HAL_DAC_MspInit+0x80>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001992:	4a15      	ldr	r2, [pc, #84]	; (80019e8 <HAL_DAC_MspInit+0x80>)
 8001994:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001998:	6413      	str	r3, [r2, #64]	; 0x40
 800199a:	4b13      	ldr	r3, [pc, #76]	; (80019e8 <HAL_DAC_MspInit+0x80>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80019a2:	613b      	str	r3, [r7, #16]
 80019a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	60fb      	str	r3, [r7, #12]
 80019aa:	4b0f      	ldr	r3, [pc, #60]	; (80019e8 <HAL_DAC_MspInit+0x80>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	4a0e      	ldr	r2, [pc, #56]	; (80019e8 <HAL_DAC_MspInit+0x80>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	6313      	str	r3, [r2, #48]	; 0x30
 80019b6:	4b0c      	ldr	r3, [pc, #48]	; (80019e8 <HAL_DAC_MspInit+0x80>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80019c2:	2310      	movs	r3, #16
 80019c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019c6:	2303      	movs	r3, #3
 80019c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ca:	2300      	movs	r3, #0
 80019cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ce:	f107 0314 	add.w	r3, r7, #20
 80019d2:	4619      	mov	r1, r3
 80019d4:	4805      	ldr	r0, [pc, #20]	; (80019ec <HAL_DAC_MspInit+0x84>)
 80019d6:	f001 fe27 	bl	8003628 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80019da:	bf00      	nop
 80019dc:	3728      	adds	r7, #40	; 0x28
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40007400 	.word	0x40007400
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40020000 	.word	0x40020000

080019f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a0b      	ldr	r2, [pc, #44]	; (8001a2c <HAL_TIM_Base_MspInit+0x3c>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d10d      	bne.n	8001a1e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	60fb      	str	r3, [r7, #12]
 8001a06:	4b0a      	ldr	r3, [pc, #40]	; (8001a30 <HAL_TIM_Base_MspInit+0x40>)
 8001a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0a:	4a09      	ldr	r2, [pc, #36]	; (8001a30 <HAL_TIM_Base_MspInit+0x40>)
 8001a0c:	f043 0301 	orr.w	r3, r3, #1
 8001a10:	6453      	str	r3, [r2, #68]	; 0x44
 8001a12:	4b07      	ldr	r3, [pc, #28]	; (8001a30 <HAL_TIM_Base_MspInit+0x40>)
 8001a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	60fb      	str	r3, [r7, #12]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001a1e:	bf00      	nop
 8001a20:	3714      	adds	r7, #20
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	40010000 	.word	0x40010000
 8001a30:	40023800 	.word	0x40023800

08001a34 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b088      	sub	sp, #32
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a3c:	f107 030c 	add.w	r3, r7, #12
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	605a      	str	r2, [r3, #4]
 8001a46:	609a      	str	r2, [r3, #8]
 8001a48:	60da      	str	r2, [r3, #12]
 8001a4a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a12      	ldr	r2, [pc, #72]	; (8001a9c <HAL_TIM_MspPostInit+0x68>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d11e      	bne.n	8001a94 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	60bb      	str	r3, [r7, #8]
 8001a5a:	4b11      	ldr	r3, [pc, #68]	; (8001aa0 <HAL_TIM_MspPostInit+0x6c>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5e:	4a10      	ldr	r2, [pc, #64]	; (8001aa0 <HAL_TIM_MspPostInit+0x6c>)
 8001a60:	f043 0310 	orr.w	r3, r3, #16
 8001a64:	6313      	str	r3, [r2, #48]	; 0x30
 8001a66:	4b0e      	ldr	r3, [pc, #56]	; (8001aa0 <HAL_TIM_MspPostInit+0x6c>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	f003 0310 	and.w	r3, r3, #16
 8001a6e:	60bb      	str	r3, [r7, #8]
 8001a70:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001a72:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001a76:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a78:	2302      	movs	r3, #2
 8001a7a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a80:	2300      	movs	r3, #0
 8001a82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a84:	2301      	movs	r3, #1
 8001a86:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a88:	f107 030c 	add.w	r3, r7, #12
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	4805      	ldr	r0, [pc, #20]	; (8001aa4 <HAL_TIM_MspPostInit+0x70>)
 8001a90:	f001 fdca 	bl	8003628 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001a94:	bf00      	nop
 8001a96:	3720      	adds	r7, #32
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40010000 	.word	0x40010000
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	40021000 	.word	0x40021000

08001aa8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b08a      	sub	sp, #40	; 0x28
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	605a      	str	r2, [r3, #4]
 8001aba:	609a      	str	r2, [r3, #8]
 8001abc:	60da      	str	r2, [r3, #12]
 8001abe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a19      	ldr	r2, [pc, #100]	; (8001b2c <HAL_UART_MspInit+0x84>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d12b      	bne.n	8001b22 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	613b      	str	r3, [r7, #16]
 8001ace:	4b18      	ldr	r3, [pc, #96]	; (8001b30 <HAL_UART_MspInit+0x88>)
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad2:	4a17      	ldr	r2, [pc, #92]	; (8001b30 <HAL_UART_MspInit+0x88>)
 8001ad4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001ad8:	6413      	str	r3, [r2, #64]	; 0x40
 8001ada:	4b15      	ldr	r3, [pc, #84]	; (8001b30 <HAL_UART_MspInit+0x88>)
 8001adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ade:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ae2:	613b      	str	r3, [r7, #16]
 8001ae4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60fb      	str	r3, [r7, #12]
 8001aea:	4b11      	ldr	r3, [pc, #68]	; (8001b30 <HAL_UART_MspInit+0x88>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aee:	4a10      	ldr	r2, [pc, #64]	; (8001b30 <HAL_UART_MspInit+0x88>)
 8001af0:	f043 0308 	orr.w	r3, r3, #8
 8001af4:	6313      	str	r3, [r2, #48]	; 0x30
 8001af6:	4b0e      	ldr	r3, [pc, #56]	; (8001b30 <HAL_UART_MspInit+0x88>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afa:	f003 0308 	and.w	r3, r3, #8
 8001afe:	60fb      	str	r3, [r7, #12]
 8001b00:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001b02:	2303      	movs	r3, #3
 8001b04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b06:	2302      	movs	r3, #2
 8001b08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_UART4;
 8001b12:	230b      	movs	r3, #11
 8001b14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b16:	f107 0314 	add.w	r3, r7, #20
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4805      	ldr	r0, [pc, #20]	; (8001b34 <HAL_UART_MspInit+0x8c>)
 8001b1e:	f001 fd83 	bl	8003628 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8001b22:	bf00      	nop
 8001b24:	3728      	adds	r7, #40	; 0x28
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40004c00 	.word	0x40004c00
 8001b30:	40023800 	.word	0x40023800
 8001b34:	40020c00 	.word	0x40020c00

08001b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr

08001b46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b46:	b480      	push	{r7}
 8001b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b4a:	e7fe      	b.n	8001b4a <HardFault_Handler+0x4>

08001b4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b50:	e7fe      	b.n	8001b50 <MemManage_Handler+0x4>

08001b52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b52:	b480      	push	{r7}
 8001b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b56:	e7fe      	b.n	8001b56 <BusFault_Handler+0x4>

08001b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b5c:	e7fe      	b.n	8001b5c <UsageFault_Handler+0x4>

08001b5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b62:	bf00      	nop
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr

08001b7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b7e:	bf00      	nop
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b8c:	f000 ff1c 	bl	80029c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b90:	bf00      	nop
 8001b92:	bd80      	pop	{r7, pc}

08001b94 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	//rotary encoder push button event
		RTRENC_PUSHB_EVENT++;
 8001b98:	4b04      	ldr	r3, [pc, #16]	; (8001bac <EXTI3_IRQHandler+0x18>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	4a03      	ldr	r2, [pc, #12]	; (8001bac <EXTI3_IRQHandler+0x18>)
 8001ba0:	6013      	str	r3, [r2, #0]

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001ba2:	2008      	movs	r0, #8
 8001ba4:	f001 ff04 	bl	80039b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001ba8:	bf00      	nop
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	20000224 	.word	0x20000224

08001bb0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	  if (HAL_GPIO_ReadPin(RTRENC_B_GPIO_Port, RTRENC_B_Pin))
 8001bb4:	2120      	movs	r1, #32
 8001bb6:	4808      	ldr	r0, [pc, #32]	; (8001bd8 <EXTI4_IRQHandler+0x28>)
 8001bb8:	f001 fec8 	bl	800394c <HAL_GPIO_ReadPin>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d004      	beq.n	8001bcc <EXTI4_IRQHandler+0x1c>
	  {
		  RTRENC_CW_EVENT++;
 8001bc2:	4b06      	ldr	r3, [pc, #24]	; (8001bdc <EXTI4_IRQHandler+0x2c>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	4a04      	ldr	r2, [pc, #16]	; (8001bdc <EXTI4_IRQHandler+0x2c>)
 8001bca:	6013      	str	r3, [r2, #0]
	  }

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001bcc:	2010      	movs	r0, #16
 8001bce:	f001 feef 	bl	80039b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001bd2:	bf00      	nop
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40020800 	.word	0x40020800
 8001bdc:	20000220 	.word	0x20000220

08001be0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if (HAL_GPIO_ReadPin(RTRENC_A_GPIO_Port, RTRENC_A_Pin))
 8001be4:	2110      	movs	r1, #16
 8001be6:	4808      	ldr	r0, [pc, #32]	; (8001c08 <EXTI9_5_IRQHandler+0x28>)
 8001be8:	f001 feb0 	bl	800394c <HAL_GPIO_ReadPin>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d004      	beq.n	8001bfc <EXTI9_5_IRQHandler+0x1c>
		{
			RTRENC_CCW_EVENT++;
 8001bf2:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <EXTI9_5_IRQHandler+0x2c>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	4a04      	ldr	r2, [pc, #16]	; (8001c0c <EXTI9_5_IRQHandler+0x2c>)
 8001bfa:	6013      	str	r3, [r2, #0]
		}
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001bfc:	2020      	movs	r0, #32
 8001bfe:	f001 fed7 	bl	80039b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	40020800 	.word	0x40020800
 8001c0c:	2000021c 	.word	0x2000021c

08001c10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b086      	sub	sp, #24
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c18:	4a14      	ldr	r2, [pc, #80]	; (8001c6c <_sbrk+0x5c>)
 8001c1a:	4b15      	ldr	r3, [pc, #84]	; (8001c70 <_sbrk+0x60>)
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c24:	4b13      	ldr	r3, [pc, #76]	; (8001c74 <_sbrk+0x64>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d102      	bne.n	8001c32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c2c:	4b11      	ldr	r3, [pc, #68]	; (8001c74 <_sbrk+0x64>)
 8001c2e:	4a12      	ldr	r2, [pc, #72]	; (8001c78 <_sbrk+0x68>)
 8001c30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c32:	4b10      	ldr	r3, [pc, #64]	; (8001c74 <_sbrk+0x64>)
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4413      	add	r3, r2
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d207      	bcs.n	8001c50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c40:	f003 ff12 	bl	8005a68 <__errno>
 8001c44:	4602      	mov	r2, r0
 8001c46:	230c      	movs	r3, #12
 8001c48:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001c4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c4e:	e009      	b.n	8001c64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c50:	4b08      	ldr	r3, [pc, #32]	; (8001c74 <_sbrk+0x64>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c56:	4b07      	ldr	r3, [pc, #28]	; (8001c74 <_sbrk+0x64>)
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	4a05      	ldr	r2, [pc, #20]	; (8001c74 <_sbrk+0x64>)
 8001c60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c62:	68fb      	ldr	r3, [r7, #12]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3718      	adds	r7, #24
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20050000 	.word	0x20050000
 8001c70:	00000400 	.word	0x00000400
 8001c74:	2000022c 	.word	0x2000022c
 8001c78:	20000558 	.word	0x20000558

08001c7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c80:	4b08      	ldr	r3, [pc, #32]	; (8001ca4 <SystemInit+0x28>)
 8001c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c86:	4a07      	ldr	r2, [pc, #28]	; (8001ca4 <SystemInit+0x28>)
 8001c88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001c90:	4b04      	ldr	r3, [pc, #16]	; (8001ca4 <SystemInit+0x28>)
 8001c92:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c96:	609a      	str	r2, [r3, #8]
#endif
}
 8001c98:	bf00      	nop
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	e000ed00 	.word	0xe000ed00

08001ca8 <visRing>:
		frameBuffer[i*3 + 2] = color >> 16 & 0xFF;
	}
}

void visRing(uint8_t *frameBuffer, uint32_t frameBufferSize, int numLEDs)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b087      	sub	sp, #28
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	60b9      	str	r1, [r7, #8]
 8001cb2:	607a      	str	r2, [r7, #4]
	uint32_t color = newColor(60,0,13);
 8001cb4:	4b1c      	ldr	r3, [pc, #112]	; (8001d28 <visRing+0x80>)
 8001cb6:	613b      	str	r3, [r7, #16]
	for (int i = 0; i < ((frameBufferSize / 3) - (12 - numLEDs)); i++)
 8001cb8:	2300      	movs	r3, #0
 8001cba:	617b      	str	r3, [r7, #20]
 8001cbc:	e022      	b.n	8001d04 <visRing+0x5c>
	{
		frameBuffer[i*3 + 0] = (uint8_t)(color & 0xFF);
 8001cbe:	697a      	ldr	r2, [r7, #20]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	4413      	add	r3, r2
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	4413      	add	r3, r2
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	b2d2      	uxtb	r2, r2
 8001cd0:	701a      	strb	r2, [r3, #0]
		frameBuffer[i*3 + 1] = (uint8_t)(color >> 8 & 0xFF);
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	0a19      	lsrs	r1, r3, #8
 8001cd6:	697a      	ldr	r2, [r7, #20]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	4413      	add	r3, r2
 8001cde:	3301      	adds	r3, #1
 8001ce0:	68fa      	ldr	r2, [r7, #12]
 8001ce2:	4413      	add	r3, r2
 8001ce4:	b2ca      	uxtb	r2, r1
 8001ce6:	701a      	strb	r2, [r3, #0]
		frameBuffer[i*3 + 2] = (uint8_t)(color >> 16 & 0xFF);
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	0c19      	lsrs	r1, r3, #16
 8001cec:	697a      	ldr	r2, [r7, #20]
 8001cee:	4613      	mov	r3, r2
 8001cf0:	005b      	lsls	r3, r3, #1
 8001cf2:	4413      	add	r3, r2
 8001cf4:	3302      	adds	r3, #2
 8001cf6:	68fa      	ldr	r2, [r7, #12]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	b2ca      	uxtb	r2, r1
 8001cfc:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < ((frameBufferSize / 3) - (12 - numLEDs)); i++)
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	3301      	adds	r3, #1
 8001d02:	617b      	str	r3, [r7, #20]
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	4a09      	ldr	r2, [pc, #36]	; (8001d2c <visRing+0x84>)
 8001d08:	fba2 2303 	umull	r2, r3, r2, r3
 8001d0c:	085a      	lsrs	r2, r3, #1
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4413      	add	r3, r2
 8001d12:	f1a3 020c 	sub.w	r2, r3, #12
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d8d0      	bhi.n	8001cbe <visRing+0x16>
	}
}
 8001d1c:	bf00      	nop
 8001d1e:	371c      	adds	r7, #28
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr
 8001d28:	000d003c 	.word	0x000d003c
 8001d2c:	aaaaaaab 	.word	0xaaaaaaab

08001d30 <visHandle2>:
}


// Animate effects
void visHandle2()
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
	static uint32_t timestamp;

	if(HAL_GetTick() - timestamp > 10)
 8001d34:	f000 fe5c 	bl	80029f0 <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	4b0b      	ldr	r3, [pc, #44]	; (8001d68 <visHandle2+0x38>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	2b0a      	cmp	r3, #10
 8001d42:	d90e      	bls.n	8001d62 <visHandle2+0x32>
	{
		timestamp = HAL_GetTick();
 8001d44:	f000 fe54 	bl	80029f0 <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	4b07      	ldr	r3, [pc, #28]	; (8001d68 <visHandle2+0x38>)
 8001d4c:	601a      	str	r2, [r3, #0]
		memset(frameBuffer, 0, sizeof(frameBuffer));
 8001d4e:	2224      	movs	r2, #36	; 0x24
 8001d50:	2100      	movs	r1, #0
 8001d52:	4806      	ldr	r0, [pc, #24]	; (8001d6c <visHandle2+0x3c>)
 8001d54:	f003 feb2 	bl	8005abc <memset>

		// Animate next frame, each effect into each output RGB framebuffer
		//visRainbow(frameBuffer, sizeof(frameBuffer), 15);
		//visDots(frameBuffer, sizeof(frameBuffer), 70, 40);
		visRing(frameBuffer, sizeof(frameBuffer), 10);
 8001d58:	220a      	movs	r2, #10
 8001d5a:	2124      	movs	r1, #36	; 0x24
 8001d5c:	4803      	ldr	r0, [pc, #12]	; (8001d6c <visHandle2+0x3c>)
 8001d5e:	f7ff ffa3 	bl	8001ca8 <visRing>
	}
}
 8001d62:	bf00      	nop
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20000230 	.word	0x20000230
 8001d6c:	20000328 	.word	0x20000328

08001d70 <visInit>:


void visInit()
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0

	// 4 paralel output LED strips needs 18% overhead during TX
	// 8 paralel output LED strips overhead is 8us of 30us period which is 28% - see the debug output PD15/13

	// If you need more parallel LED strips, increase the WS2812_BUFFER_COUNT value
	for( i = 0; i < WS2812_BUFFER_COUNT; i++)
 8001d76:	2300      	movs	r3, #0
 8001d78:	71fb      	strb	r3, [r7, #7]
 8001d7a:	e016      	b.n	8001daa <visInit+0x3a>
	{

		// Set output channel/pin, GPIO_PIN_0 = 0, for GPIO_PIN_5 = 5 - this has to correspond to WS2812B_PINS
		ws2812b.item[i].channel = i;
 8001d7c:	79fb      	ldrb	r3, [r7, #7]
 8001d7e:	4a0f      	ldr	r2, [pc, #60]	; (8001dbc <visInit+0x4c>)
 8001d80:	011b      	lsls	r3, r3, #4
 8001d82:	4413      	add	r3, r2
 8001d84:	330c      	adds	r3, #12
 8001d86:	79fa      	ldrb	r2, [r7, #7]
 8001d88:	701a      	strb	r2, [r3, #0]

		// Every even output line has second frameBuffer2 with different effect
		//if(i % 2 == 0)
		//{
			// Your RGB framebuffer
			ws2812b.item[i].frameBufferPointer = frameBuffer;
 8001d8a:	79fb      	ldrb	r3, [r7, #7]
 8001d8c:	4a0b      	ldr	r2, [pc, #44]	; (8001dbc <visInit+0x4c>)
 8001d8e:	011b      	lsls	r3, r3, #4
 8001d90:	4413      	add	r3, r2
 8001d92:	4a0b      	ldr	r2, [pc, #44]	; (8001dc0 <visInit+0x50>)
 8001d94:	601a      	str	r2, [r3, #0]
			// RAW size of framebuffer
			ws2812b.item[i].frameBufferSize = sizeof(frameBuffer);
 8001d96:	79fb      	ldrb	r3, [r7, #7]
 8001d98:	4a08      	ldr	r2, [pc, #32]	; (8001dbc <visInit+0x4c>)
 8001d9a:	011b      	lsls	r3, r3, #4
 8001d9c:	4413      	add	r3, r2
 8001d9e:	3304      	adds	r3, #4
 8001da0:	2224      	movs	r2, #36	; 0x24
 8001da2:	601a      	str	r2, [r3, #0]
	for( i = 0; i < WS2812_BUFFER_COUNT; i++)
 8001da4:	79fb      	ldrb	r3, [r7, #7]
 8001da6:	3301      	adds	r3, #1
 8001da8:	71fb      	strb	r3, [r7, #7]
 8001daa:	79fb      	ldrb	r3, [r7, #7]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d0e5      	beq.n	8001d7c <visInit+0xc>
		}*/

	}


	ws2812b_init();
 8001db0:	f000 fd6e 	bl	8002890 <ws2812b_init>
}
 8001db4:	bf00      	nop
 8001db6:	3708      	adds	r7, #8
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	2000030c 	.word	0x2000030c
 8001dc0:	20000328 	.word	0x20000328

08001dc4 <visHandle>:


void visHandle()
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0

	if(ws2812b.transferComplete)
 8001dc8:	4b06      	ldr	r3, [pc, #24]	; (8001de4 <visHandle+0x20>)
 8001dca:	7c1b      	ldrb	r3, [r3, #16]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d006      	beq.n	8001dde <visHandle+0x1a>
	{
		// Update your framebuffer here or swap buffers
		visHandle2();
 8001dd0:	f7ff ffae 	bl	8001d30 <visHandle2>

		// Signal that buffer is changed and transfer new data
		ws2812b.startTransfer = 1;
 8001dd4:	4b03      	ldr	r3, [pc, #12]	; (8001de4 <visHandle+0x20>)
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	745a      	strb	r2, [r3, #17]
		ws2812b_handle();
 8001dda:	f000 fd69 	bl	80028b0 <ws2812b_handle>
	}
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	2000030c 	.word	0x2000030c

08001de8 <ws2812b_gpio_init>:
  144,146,148,150,152,154,156,158,160,162,164,167,169,171,173,175,
  177,180,182,184,186,189,191,193,196,198,200,203,205,208,210,213,
  215,218,220,223,225,228,231,233,236,239,241,244,247,249,252,255 };

static void ws2812b_gpio_init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b088      	sub	sp, #32
 8001dec:	af00      	add	r7, sp, #0
	// WS2812B outputs
	WS2812B_GPIO_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	60bb      	str	r3, [r7, #8]
 8001df2:	4b22      	ldr	r3, [pc, #136]	; (8001e7c <ws2812b_gpio_init+0x94>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	4a21      	ldr	r2, [pc, #132]	; (8001e7c <ws2812b_gpio_init+0x94>)
 8001df8:	f043 0304 	orr.w	r3, r3, #4
 8001dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001dfe:	4b1f      	ldr	r3, [pc, #124]	; (8001e7c <ws2812b_gpio_init+0x94>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e02:	f003 0304 	and.w	r3, r3, #4
 8001e06:	60bb      	str	r3, [r7, #8]
 8001e08:	68bb      	ldr	r3, [r7, #8]
	GPIO_InitTypeDef  GPIO_InitStruct;
	GPIO_InitStruct.Pin       = WS2812B_PINS;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 8001e16:	2300      	movs	r3, #0
 8001e18:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(WS2812B_PORT, &GPIO_InitStruct);
 8001e1a:	f107 030c 	add.w	r3, r7, #12
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4817      	ldr	r0, [pc, #92]	; (8001e80 <ws2812b_gpio_init+0x98>)
 8001e22:	f001 fc01 	bl	8003628 <HAL_GPIO_Init>

	// Enable output pins for debuging to see DMA Full and Half transfer interrupts
	#if defined(LED_BLUE_PORT) && defined(LED_ORANGE_PORT)
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	607b      	str	r3, [r7, #4]
 8001e2a:	4b14      	ldr	r3, [pc, #80]	; (8001e7c <ws2812b_gpio_init+0x94>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2e:	4a13      	ldr	r2, [pc, #76]	; (8001e7c <ws2812b_gpio_init+0x94>)
 8001e30:	f043 0308 	orr.w	r3, r3, #8
 8001e34:	6313      	str	r3, [r2, #48]	; 0x30
 8001e36:	4b11      	ldr	r3, [pc, #68]	; (8001e7c <ws2812b_gpio_init+0x94>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3a:	f003 0308 	and.w	r3, r3, #8
 8001e3e:	607b      	str	r3, [r7, #4]
 8001e40:	687b      	ldr	r3, [r7, #4]

		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e42:	2301      	movs	r3, #1
 8001e44:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e46:	2300      	movs	r3, #0
 8001e48:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	61bb      	str	r3, [r7, #24]

		GPIO_InitStruct.Pin = LED_BLUE_PIN;
 8001e4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e52:	60fb      	str	r3, [r7, #12]
		HAL_GPIO_Init(LED_BLUE_PORT, &GPIO_InitStruct);
 8001e54:	f107 030c 	add.w	r3, r7, #12
 8001e58:	4619      	mov	r1, r3
 8001e5a:	480a      	ldr	r0, [pc, #40]	; (8001e84 <ws2812b_gpio_init+0x9c>)
 8001e5c:	f001 fbe4 	bl	8003628 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = LED_ORANGE_PIN;
 8001e60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e64:	60fb      	str	r3, [r7, #12]
		HAL_GPIO_Init(LED_ORANGE_PORT, &GPIO_InitStruct);
 8001e66:	f107 030c 	add.w	r3, r7, #12
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4805      	ldr	r0, [pc, #20]	; (8001e84 <ws2812b_gpio_init+0x9c>)
 8001e6e:	f001 fbdb 	bl	8003628 <HAL_GPIO_Init>
	#endif
}
 8001e72:	bf00      	nop
 8001e74:	3720      	adds	r7, #32
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	40023800 	.word	0x40023800
 8001e80:	40021000 	.word	0x40021000
 8001e84:	40020c00 	.word	0x40020c00

08001e88 <TIM1_init>:

uint32_t tim_period;
uint32_t timer_reset_pulse_period;

static void TIM1_init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
	// TIM2 Periph clock enable
	__HAL_RCC_TIM1_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	607b      	str	r3, [r7, #4]
 8001e92:	4b52      	ldr	r3, [pc, #328]	; (8001fdc <TIM1_init+0x154>)
 8001e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e96:	4a51      	ldr	r2, [pc, #324]	; (8001fdc <TIM1_init+0x154>)
 8001e98:	f043 0301 	orr.w	r3, r3, #1
 8001e9c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e9e:	4b4f      	ldr	r3, [pc, #316]	; (8001fdc <TIM1_init+0x154>)
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea2:	f003 0301 	and.w	r3, r3, #1
 8001ea6:	607b      	str	r3, [r7, #4]
 8001ea8:	687b      	ldr	r3, [r7, #4]

	// This computation of pulse length should work ok,
	// at some slower core speeds it needs some tuning.
	tim_period =  SystemCoreClock / 800000; // 0,125us period (10 times lower the 1,25us period to have fixed math below)
 8001eaa:	4b4d      	ldr	r3, [pc, #308]	; (8001fe0 <TIM1_init+0x158>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	0a1b      	lsrs	r3, r3, #8
 8001eb0:	4a4c      	ldr	r2, [pc, #304]	; (8001fe4 <TIM1_init+0x15c>)
 8001eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb6:	091b      	lsrs	r3, r3, #4
 8001eb8:	4a4b      	ldr	r2, [pc, #300]	; (8001fe8 <TIM1_init+0x160>)
 8001eba:	6013      	str	r3, [r2, #0]
	timer_reset_pulse_period = (SystemCoreClock / (320 * 60)); // 60us just to be sure
 8001ebc:	4b48      	ldr	r3, [pc, #288]	; (8001fe0 <TIM1_init+0x158>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a4a      	ldr	r2, [pc, #296]	; (8001fec <TIM1_init+0x164>)
 8001ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec6:	0adb      	lsrs	r3, r3, #11
 8001ec8:	4a49      	ldr	r2, [pc, #292]	; (8001ff0 <TIM1_init+0x168>)
 8001eca:	6013      	str	r3, [r2, #0]

	uint32_t cc1 = (10 * tim_period) / 36;
 8001ecc:	4b46      	ldr	r3, [pc, #280]	; (8001fe8 <TIM1_init+0x160>)
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	4413      	add	r3, r2
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	461a      	mov	r2, r3
 8001eda:	4b46      	ldr	r3, [pc, #280]	; (8001ff4 <TIM1_init+0x16c>)
 8001edc:	fba3 2302 	umull	r2, r3, r3, r2
 8001ee0:	08db      	lsrs	r3, r3, #3
 8001ee2:	60fb      	str	r3, [r7, #12]
	uint32_t cc2 = (10 * tim_period) / 15;
 8001ee4:	4b40      	ldr	r3, [pc, #256]	; (8001fe8 <TIM1_init+0x160>)
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	4613      	mov	r3, r2
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	4413      	add	r3, r2
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	4b41      	ldr	r3, [pc, #260]	; (8001ff8 <TIM1_init+0x170>)
 8001ef4:	fba3 2302 	umull	r2, r3, r3, r2
 8001ef8:	08db      	lsrs	r3, r3, #3
 8001efa:	60bb      	str	r3, [r7, #8]

	TIM1_handle.Instance = TIM1;
 8001efc:	4b3f      	ldr	r3, [pc, #252]	; (8001ffc <TIM1_init+0x174>)
 8001efe:	4a40      	ldr	r2, [pc, #256]	; (8002000 <TIM1_init+0x178>)
 8001f00:	601a      	str	r2, [r3, #0]

	TIM1_handle.Init.Period            = tim_period;
 8001f02:	4b39      	ldr	r3, [pc, #228]	; (8001fe8 <TIM1_init+0x160>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a3d      	ldr	r2, [pc, #244]	; (8001ffc <TIM1_init+0x174>)
 8001f08:	60d3      	str	r3, [r2, #12]
	TIM1_handle.Init.RepetitionCounter = 0;
 8001f0a:	4b3c      	ldr	r3, [pc, #240]	; (8001ffc <TIM1_init+0x174>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	615a      	str	r2, [r3, #20]
	TIM1_handle.Init.Prescaler         = 0;
 8001f10:	4b3a      	ldr	r3, [pc, #232]	; (8001ffc <TIM1_init+0x174>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	605a      	str	r2, [r3, #4]
	TIM1_handle.Init.ClockDivision     = TIM_CLOCKDIVISION_DIV1;
 8001f16:	4b39      	ldr	r3, [pc, #228]	; (8001ffc <TIM1_init+0x174>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	611a      	str	r2, [r3, #16]
	TIM1_handle.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8001f1c:	4b37      	ldr	r3, [pc, #220]	; (8001ffc <TIM1_init+0x174>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	609a      	str	r2, [r3, #8]
	HAL_TIM_PWM_Init(&TIM1_handle);
 8001f22:	4836      	ldr	r0, [pc, #216]	; (8001ffc <TIM1_init+0x174>)
 8001f24:	f002 f9c5 	bl	80042b2 <HAL_TIM_PWM_Init>

	HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001f28:	2200      	movs	r2, #0
 8001f2a:	2100      	movs	r1, #0
 8001f2c:	2019      	movs	r0, #25
 8001f2e:	f000 fe68 	bl	8002c02 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001f32:	2019      	movs	r0, #25
 8001f34:	f000 fe81 	bl	8002c3a <HAL_NVIC_EnableIRQ>

	tim2OC1.OCMode       = TIM_OCMODE_PWM1;
 8001f38:	4b32      	ldr	r3, [pc, #200]	; (8002004 <TIM1_init+0x17c>)
 8001f3a:	2260      	movs	r2, #96	; 0x60
 8001f3c:	601a      	str	r2, [r3, #0]
	tim2OC1.OCPolarity   = TIM_OCPOLARITY_HIGH;
 8001f3e:	4b31      	ldr	r3, [pc, #196]	; (8002004 <TIM1_init+0x17c>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	609a      	str	r2, [r3, #8]
	tim2OC1.Pulse        = cc1;
 8001f44:	4a2f      	ldr	r2, [pc, #188]	; (8002004 <TIM1_init+0x17c>)
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	6053      	str	r3, [r2, #4]
	tim2OC1.OCNPolarity  = TIM_OCNPOLARITY_HIGH;
 8001f4a:	4b2e      	ldr	r3, [pc, #184]	; (8002004 <TIM1_init+0x17c>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	60da      	str	r2, [r3, #12]
	tim2OC1.OCFastMode   = TIM_OCFAST_DISABLE;
 8001f50:	4b2c      	ldr	r3, [pc, #176]	; (8002004 <TIM1_init+0x17c>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	611a      	str	r2, [r3, #16]
	HAL_TIM_PWM_ConfigChannel(&TIM1_handle, &tim2OC1, TIM_CHANNEL_1);
 8001f56:	2200      	movs	r2, #0
 8001f58:	492a      	ldr	r1, [pc, #168]	; (8002004 <TIM1_init+0x17c>)
 8001f5a:	4828      	ldr	r0, [pc, #160]	; (8001ffc <TIM1_init+0x174>)
 8001f5c:	f002 fb24 	bl	80045a8 <HAL_TIM_PWM_ConfigChannel>

	tim2OC2.OCMode       = TIM_OCMODE_PWM1;
 8001f60:	4b29      	ldr	r3, [pc, #164]	; (8002008 <TIM1_init+0x180>)
 8001f62:	2260      	movs	r2, #96	; 0x60
 8001f64:	601a      	str	r2, [r3, #0]
	tim2OC2.OCPolarity   = TIM_OCPOLARITY_HIGH;
 8001f66:	4b28      	ldr	r3, [pc, #160]	; (8002008 <TIM1_init+0x180>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	609a      	str	r2, [r3, #8]
	tim2OC2.Pulse        = cc2;
 8001f6c:	4a26      	ldr	r2, [pc, #152]	; (8002008 <TIM1_init+0x180>)
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	6053      	str	r3, [r2, #4]
	tim2OC2.OCNPolarity  = TIM_OCNPOLARITY_HIGH;
 8001f72:	4b25      	ldr	r3, [pc, #148]	; (8002008 <TIM1_init+0x180>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	60da      	str	r2, [r3, #12]
	tim2OC2.OCFastMode   = TIM_OCFAST_DISABLE;
 8001f78:	4b23      	ldr	r3, [pc, #140]	; (8002008 <TIM1_init+0x180>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	611a      	str	r2, [r3, #16]
	tim2OC2.OCIdleState  = TIM_OCIDLESTATE_RESET;
 8001f7e:	4b22      	ldr	r3, [pc, #136]	; (8002008 <TIM1_init+0x180>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	615a      	str	r2, [r3, #20]
	tim2OC2.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f84:	4b20      	ldr	r3, [pc, #128]	; (8002008 <TIM1_init+0x180>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	619a      	str	r2, [r3, #24]
	HAL_TIM_PWM_ConfigChannel(&TIM1_handle, &tim2OC2, TIM_CHANNEL_2);
 8001f8a:	2204      	movs	r2, #4
 8001f8c:	491e      	ldr	r1, [pc, #120]	; (8002008 <TIM1_init+0x180>)
 8001f8e:	481b      	ldr	r0, [pc, #108]	; (8001ffc <TIM1_init+0x174>)
 8001f90:	f002 fb0a 	bl	80045a8 <HAL_TIM_PWM_ConfigChannel>


	HAL_TIM_Base_Start(&TIM1_handle);
 8001f94:	4819      	ldr	r0, [pc, #100]	; (8001ffc <TIM1_init+0x174>)
 8001f96:	f002 f968 	bl	800426a <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&TIM1_handle, TIM_CHANNEL_1);
 8001f9a:	2100      	movs	r1, #0
 8001f9c:	4817      	ldr	r0, [pc, #92]	; (8001ffc <TIM1_init+0x174>)
 8001f9e:	f002 f9bd 	bl	800431c <HAL_TIM_PWM_Start>

	__HAL_TIM_DISABLE(&TIM1_handle);
 8001fa2:	4b16      	ldr	r3, [pc, #88]	; (8001ffc <TIM1_init+0x174>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	6a1a      	ldr	r2, [r3, #32]
 8001fa8:	f241 1311 	movw	r3, #4369	; 0x1111
 8001fac:	4013      	ands	r3, r2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d10f      	bne.n	8001fd2 <TIM1_init+0x14a>
 8001fb2:	4b12      	ldr	r3, [pc, #72]	; (8001ffc <TIM1_init+0x174>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	6a1a      	ldr	r2, [r3, #32]
 8001fb8:	f240 4344 	movw	r3, #1092	; 0x444
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d107      	bne.n	8001fd2 <TIM1_init+0x14a>
 8001fc2:	4b0e      	ldr	r3, [pc, #56]	; (8001ffc <TIM1_init+0x174>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	; (8001ffc <TIM1_init+0x174>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f022 0201 	bic.w	r2, r2, #1
 8001fd0:	601a      	str	r2, [r3, #0]

}
 8001fd2:	bf00      	nop
 8001fd4:	3710      	adds	r7, #16
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	2000001c 	.word	0x2000001c
 8001fe4:	014f8b59 	.word	0x014f8b59
 8001fe8:	20000428 	.word	0x20000428
 8001fec:	1b4e81b5 	.word	0x1b4e81b5
 8001ff0:	20000368 	.word	0x20000368
 8001ff4:	38e38e39 	.word	0x38e38e39
 8001ff8:	88888889 	.word	0x88888889
 8001ffc:	200003e8 	.word	0x200003e8
 8002000:	40010000 	.word	0x40010000
 8002004:	200003cc 	.word	0x200003cc
 8002008:	2000034c 	.word	0x2000034c

0800200c <DMA2_init>:

uint32_t dummy;


static void DMA2_init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0

	// TIM2 Update event
	__HAL_RCC_DMA2_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	607b      	str	r3, [r7, #4]
 8002016:	4b65      	ldr	r3, [pc, #404]	; (80021ac <DMA2_init+0x1a0>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	4a64      	ldr	r2, [pc, #400]	; (80021ac <DMA2_init+0x1a0>)
 800201c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002020:	6313      	str	r3, [r2, #48]	; 0x30
 8002022:	4b62      	ldr	r3, [pc, #392]	; (80021ac <DMA2_init+0x1a0>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002026:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800202a:	607b      	str	r3, [r7, #4]
 800202c:	687b      	ldr	r3, [r7, #4]

	dmaUpdate.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800202e:	4b60      	ldr	r3, [pc, #384]	; (80021b0 <DMA2_init+0x1a4>)
 8002030:	2240      	movs	r2, #64	; 0x40
 8002032:	609a      	str	r2, [r3, #8]
	dmaUpdate.Init.PeriphInc = DMA_PINC_DISABLE;
 8002034:	4b5e      	ldr	r3, [pc, #376]	; (80021b0 <DMA2_init+0x1a4>)
 8002036:	2200      	movs	r2, #0
 8002038:	60da      	str	r2, [r3, #12]
	dmaUpdate.Init.MemInc = DMA_MINC_DISABLE;
 800203a:	4b5d      	ldr	r3, [pc, #372]	; (80021b0 <DMA2_init+0x1a4>)
 800203c:	2200      	movs	r2, #0
 800203e:	611a      	str	r2, [r3, #16]
	dmaUpdate.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002040:	4b5b      	ldr	r3, [pc, #364]	; (80021b0 <DMA2_init+0x1a4>)
 8002042:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002046:	615a      	str	r2, [r3, #20]
	dmaUpdate.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002048:	4b59      	ldr	r3, [pc, #356]	; (80021b0 <DMA2_init+0x1a4>)
 800204a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800204e:	619a      	str	r2, [r3, #24]
	dmaUpdate.Init.Mode = DMA_CIRCULAR;
 8002050:	4b57      	ldr	r3, [pc, #348]	; (80021b0 <DMA2_init+0x1a4>)
 8002052:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002056:	61da      	str	r2, [r3, #28]
	dmaUpdate.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002058:	4b55      	ldr	r3, [pc, #340]	; (80021b0 <DMA2_init+0x1a4>)
 800205a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800205e:	621a      	str	r2, [r3, #32]
	dmaUpdate.Init.Channel = DMA_CHANNEL_6;
 8002060:	4b53      	ldr	r3, [pc, #332]	; (80021b0 <DMA2_init+0x1a4>)
 8002062:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8002066:	605a      	str	r2, [r3, #4]

	dmaUpdate.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002068:	4b51      	ldr	r3, [pc, #324]	; (80021b0 <DMA2_init+0x1a4>)
 800206a:	2200      	movs	r2, #0
 800206c:	625a      	str	r2, [r3, #36]	; 0x24
	dmaUpdate.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800206e:	4b50      	ldr	r3, [pc, #320]	; (80021b0 <DMA2_init+0x1a4>)
 8002070:	2203      	movs	r2, #3
 8002072:	629a      	str	r2, [r3, #40]	; 0x28
	dmaUpdate.Init.MemBurst = DMA_MBURST_SINGLE;
 8002074:	4b4e      	ldr	r3, [pc, #312]	; (80021b0 <DMA2_init+0x1a4>)
 8002076:	2200      	movs	r2, #0
 8002078:	62da      	str	r2, [r3, #44]	; 0x2c
	dmaUpdate.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800207a:	4b4d      	ldr	r3, [pc, #308]	; (80021b0 <DMA2_init+0x1a4>)
 800207c:	2200      	movs	r2, #0
 800207e:	631a      	str	r2, [r3, #48]	; 0x30

	dmaUpdate.Instance = DMA2_Stream5;
 8002080:	4b4b      	ldr	r3, [pc, #300]	; (80021b0 <DMA2_init+0x1a4>)
 8002082:	4a4c      	ldr	r2, [pc, #304]	; (80021b4 <DMA2_init+0x1a8>)
 8002084:	601a      	str	r2, [r3, #0]
	//dmaUpdate.XferCpltCallback  = TransferComplete;
	//dmaUpdate.XferErrorCallback = TransferError;

	HAL_DMA_DeInit(&dmaUpdate);
 8002086:	484a      	ldr	r0, [pc, #296]	; (80021b0 <DMA2_init+0x1a4>)
 8002088:	f000 ff74 	bl	8002f74 <HAL_DMA_DeInit>
	HAL_DMA_Init(&dmaUpdate);
 800208c:	4848      	ldr	r0, [pc, #288]	; (80021b0 <DMA2_init+0x1a4>)
 800208e:	f000 fec3 	bl	8002e18 <HAL_DMA_Init>
	//HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
	//HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
	HAL_DMA_Start(&dmaUpdate, (uint32_t)WS2812_IO_High, (uint32_t)(&WS2812B_PORT->BSRR), BUFFER_SIZE);
 8002092:	4949      	ldr	r1, [pc, #292]	; (80021b8 <DMA2_init+0x1ac>)
 8002094:	2330      	movs	r3, #48	; 0x30
 8002096:	4a49      	ldr	r2, [pc, #292]	; (80021bc <DMA2_init+0x1b0>)
 8002098:	4845      	ldr	r0, [pc, #276]	; (80021b0 <DMA2_init+0x1a4>)
 800209a:	f000 ffc9 	bl	8003030 <HAL_DMA_Start>
	//HAL_DMA_Start(&dmaUpdate, (uint32_t)WS2812_IO_High, (uint32_t)&dummy, BUFFER_SIZE);


	// TIM2 CC1 event
	dmaCC1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800209e:	4b48      	ldr	r3, [pc, #288]	; (80021c0 <DMA2_init+0x1b4>)
 80020a0:	2240      	movs	r2, #64	; 0x40
 80020a2:	609a      	str	r2, [r3, #8]
	dmaCC1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020a4:	4b46      	ldr	r3, [pc, #280]	; (80021c0 <DMA2_init+0x1b4>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	60da      	str	r2, [r3, #12]
	dmaCC1.Init.MemInc = DMA_MINC_ENABLE;
 80020aa:	4b45      	ldr	r3, [pc, #276]	; (80021c0 <DMA2_init+0x1b4>)
 80020ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020b0:	611a      	str	r2, [r3, #16]
	dmaCC1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80020b2:	4b43      	ldr	r3, [pc, #268]	; (80021c0 <DMA2_init+0x1b4>)
 80020b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020b8:	615a      	str	r2, [r3, #20]
	dmaCC1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80020ba:	4b41      	ldr	r3, [pc, #260]	; (80021c0 <DMA2_init+0x1b4>)
 80020bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020c0:	619a      	str	r2, [r3, #24]
	dmaCC1.Init.Mode = DMA_CIRCULAR;
 80020c2:	4b3f      	ldr	r3, [pc, #252]	; (80021c0 <DMA2_init+0x1b4>)
 80020c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020c8:	61da      	str	r2, [r3, #28]
	dmaCC1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80020ca:	4b3d      	ldr	r3, [pc, #244]	; (80021c0 <DMA2_init+0x1b4>)
 80020cc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80020d0:	621a      	str	r2, [r3, #32]
	dmaCC1.Init.Channel = DMA_CHANNEL_6;
 80020d2:	4b3b      	ldr	r3, [pc, #236]	; (80021c0 <DMA2_init+0x1b4>)
 80020d4:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 80020d8:	605a      	str	r2, [r3, #4]

	dmaCC1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020da:	4b39      	ldr	r3, [pc, #228]	; (80021c0 <DMA2_init+0x1b4>)
 80020dc:	2200      	movs	r2, #0
 80020de:	625a      	str	r2, [r3, #36]	; 0x24
	dmaCC1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80020e0:	4b37      	ldr	r3, [pc, #220]	; (80021c0 <DMA2_init+0x1b4>)
 80020e2:	2203      	movs	r2, #3
 80020e4:	629a      	str	r2, [r3, #40]	; 0x28
	dmaCC1.Init.MemBurst = DMA_MBURST_SINGLE;
 80020e6:	4b36      	ldr	r3, [pc, #216]	; (80021c0 <DMA2_init+0x1b4>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	62da      	str	r2, [r3, #44]	; 0x2c
	dmaCC1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80020ec:	4b34      	ldr	r3, [pc, #208]	; (80021c0 <DMA2_init+0x1b4>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	631a      	str	r2, [r3, #48]	; 0x30

	dmaCC1.Instance = DMA2_Stream1;
 80020f2:	4b33      	ldr	r3, [pc, #204]	; (80021c0 <DMA2_init+0x1b4>)
 80020f4:	4a33      	ldr	r2, [pc, #204]	; (80021c4 <DMA2_init+0x1b8>)
 80020f6:	601a      	str	r2, [r3, #0]
	//dmaUpdate.XferCpltCallback  = TransferComplete;
	//dmaUpdate.XferErrorCallback = TransferError;
	//dmaUpdate.XferHalfCpltCallback = TransferHalf;
	//HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
	//HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
	HAL_DMA_DeInit(&dmaCC1);
 80020f8:	4831      	ldr	r0, [pc, #196]	; (80021c0 <DMA2_init+0x1b4>)
 80020fa:	f000 ff3b 	bl	8002f74 <HAL_DMA_DeInit>
	HAL_DMA_Init(&dmaCC1);
 80020fe:	4830      	ldr	r0, [pc, #192]	; (80021c0 <DMA2_init+0x1b4>)
 8002100:	f000 fe8a 	bl	8002e18 <HAL_DMA_Init>
	HAL_DMA_Start(&dmaCC1, (uint32_t)ws2812bDmaBitBuffer, (uint32_t)(&WS2812B_PORT->BSRR) + 2, BUFFER_SIZE); //BRR
 8002104:	4930      	ldr	r1, [pc, #192]	; (80021c8 <DMA2_init+0x1bc>)
 8002106:	2330      	movs	r3, #48	; 0x30
 8002108:	4a30      	ldr	r2, [pc, #192]	; (80021cc <DMA2_init+0x1c0>)
 800210a:	482d      	ldr	r0, [pc, #180]	; (80021c0 <DMA2_init+0x1b4>)
 800210c:	f000 ff90 	bl	8003030 <HAL_DMA_Start>
	//HAL_DMA_Start(&dmaCC1, (uint32_t)ws2812bDmaBitBuffer, (uint32_t)&dummy, BUFFER_SIZE); //BRR


	// TIM2 CC2 event
	dmaCC2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002110:	4b2f      	ldr	r3, [pc, #188]	; (80021d0 <DMA2_init+0x1c4>)
 8002112:	2240      	movs	r2, #64	; 0x40
 8002114:	609a      	str	r2, [r3, #8]
	dmaCC2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002116:	4b2e      	ldr	r3, [pc, #184]	; (80021d0 <DMA2_init+0x1c4>)
 8002118:	2200      	movs	r2, #0
 800211a:	60da      	str	r2, [r3, #12]
	dmaCC2.Init.MemInc = DMA_MINC_DISABLE;
 800211c:	4b2c      	ldr	r3, [pc, #176]	; (80021d0 <DMA2_init+0x1c4>)
 800211e:	2200      	movs	r2, #0
 8002120:	611a      	str	r2, [r3, #16]
	dmaCC2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002122:	4b2b      	ldr	r3, [pc, #172]	; (80021d0 <DMA2_init+0x1c4>)
 8002124:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002128:	615a      	str	r2, [r3, #20]
	dmaCC2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800212a:	4b29      	ldr	r3, [pc, #164]	; (80021d0 <DMA2_init+0x1c4>)
 800212c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002130:	619a      	str	r2, [r3, #24]
	dmaCC2.Init.Mode = DMA_CIRCULAR;
 8002132:	4b27      	ldr	r3, [pc, #156]	; (80021d0 <DMA2_init+0x1c4>)
 8002134:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002138:	61da      	str	r2, [r3, #28]
	dmaCC2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800213a:	4b25      	ldr	r3, [pc, #148]	; (80021d0 <DMA2_init+0x1c4>)
 800213c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002140:	621a      	str	r2, [r3, #32]
	dmaCC2.Init.Channel = DMA_CHANNEL_6;
 8002142:	4b23      	ldr	r3, [pc, #140]	; (80021d0 <DMA2_init+0x1c4>)
 8002144:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8002148:	605a      	str	r2, [r3, #4]

	dmaCC2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800214a:	4b21      	ldr	r3, [pc, #132]	; (80021d0 <DMA2_init+0x1c4>)
 800214c:	2200      	movs	r2, #0
 800214e:	625a      	str	r2, [r3, #36]	; 0x24
	dmaCC2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002150:	4b1f      	ldr	r3, [pc, #124]	; (80021d0 <DMA2_init+0x1c4>)
 8002152:	2203      	movs	r2, #3
 8002154:	629a      	str	r2, [r3, #40]	; 0x28
	dmaCC2.Init.MemBurst = DMA_MBURST_SINGLE;
 8002156:	4b1e      	ldr	r3, [pc, #120]	; (80021d0 <DMA2_init+0x1c4>)
 8002158:	2200      	movs	r2, #0
 800215a:	62da      	str	r2, [r3, #44]	; 0x2c
	dmaCC2.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800215c:	4b1c      	ldr	r3, [pc, #112]	; (80021d0 <DMA2_init+0x1c4>)
 800215e:	2200      	movs	r2, #0
 8002160:	631a      	str	r2, [r3, #48]	; 0x30

	dmaCC2.Instance = DMA2_Stream2;
 8002162:	4b1b      	ldr	r3, [pc, #108]	; (80021d0 <DMA2_init+0x1c4>)
 8002164:	4a1b      	ldr	r2, [pc, #108]	; (80021d4 <DMA2_init+0x1c8>)
 8002166:	601a      	str	r2, [r3, #0]

	HAL_DMA_DeInit(&dmaCC2);
 8002168:	4819      	ldr	r0, [pc, #100]	; (80021d0 <DMA2_init+0x1c4>)
 800216a:	f000 ff03 	bl	8002f74 <HAL_DMA_DeInit>

	dmaCC2.XferCpltCallback  = DMA_TransferCompleteHandler;
 800216e:	4b18      	ldr	r3, [pc, #96]	; (80021d0 <DMA2_init+0x1c4>)
 8002170:	4a19      	ldr	r2, [pc, #100]	; (80021d8 <DMA2_init+0x1cc>)
 8002172:	63da      	str	r2, [r3, #60]	; 0x3c
	dmaCC2.XferHalfCpltCallback = DMA_TransferHalfHandler;
 8002174:	4b16      	ldr	r3, [pc, #88]	; (80021d0 <DMA2_init+0x1c4>)
 8002176:	4a19      	ldr	r2, [pc, #100]	; (80021dc <DMA2_init+0x1d0>)
 8002178:	641a      	str	r2, [r3, #64]	; 0x40
	dmaCC2.XferErrorCallback = DMA_TransferError;
 800217a:	4b15      	ldr	r3, [pc, #84]	; (80021d0 <DMA2_init+0x1c4>)
 800217c:	4a18      	ldr	r2, [pc, #96]	; (80021e0 <DMA2_init+0x1d4>)
 800217e:	64da      	str	r2, [r3, #76]	; 0x4c

	HAL_DMA_Init(&dmaCC2);
 8002180:	4813      	ldr	r0, [pc, #76]	; (80021d0 <DMA2_init+0x1c4>)
 8002182:	f000 fe49 	bl	8002e18 <HAL_DMA_Init>
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002186:	2200      	movs	r2, #0
 8002188:	2100      	movs	r1, #0
 800218a:	203a      	movs	r0, #58	; 0x3a
 800218c:	f000 fd39 	bl	8002c02 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002190:	203a      	movs	r0, #58	; 0x3a
 8002192:	f000 fd52 	bl	8002c3a <HAL_NVIC_EnableIRQ>
	HAL_DMA_Start_IT(&dmaCC2, (uint32_t)WS2812_IO_Low, (uint32_t)&WS2812B_PORT->BSRR, BUFFER_SIZE);
 8002196:	4913      	ldr	r1, [pc, #76]	; (80021e4 <DMA2_init+0x1d8>)
 8002198:	2330      	movs	r3, #48	; 0x30
 800219a:	4a08      	ldr	r2, [pc, #32]	; (80021bc <DMA2_init+0x1b0>)
 800219c:	480c      	ldr	r0, [pc, #48]	; (80021d0 <DMA2_init+0x1c4>)
 800219e:	f000 ff82 	bl	80030a6 <HAL_DMA_Start_IT>
	//HAL_DMA_Start_IT(&dmaCC2, (uint32_t)WS2812_IO_Low, (uint32_t)&dummy, BUFFER_SIZE);

	//__HAL_LINKDMA(&Tim2Handle, hdma,  &dmaCC2);

}
 80021a2:	bf00      	nop
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40023800 	.word	0x40023800
 80021b0:	200004f0 	.word	0x200004f0
 80021b4:	40026488 	.word	0x40026488
 80021b8:	20000020 	.word	0x20000020
 80021bc:	40021018 	.word	0x40021018
 80021c0:	2000042c 	.word	0x2000042c
 80021c4:	40026428 	.word	0x40026428
 80021c8:	20000490 	.word	0x20000490
 80021cc:	4002101a 	.word	0x4002101a
 80021d0:	2000036c 	.word	0x2000036c
 80021d4:	40026440 	.word	0x40026440
 80021d8:	080024e1 	.word	0x080024e1
 80021dc:	08002485 	.word	0x08002485
 80021e0:	08002465 	.word	0x08002465
 80021e4:	20000024 	.word	0x20000024

080021e8 <loadNextFramebufferData>:




static void loadNextFramebufferData(WS2812_BufferItem *bItem, uint32_t row)
{
 80021e8:	b590      	push	{r4, r7, lr}
 80021ea:	b089      	sub	sp, #36	; 0x24
 80021ec:	af02      	add	r7, sp, #8
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]

	uint32_t r = bItem->frameBufferPointer[bItem->frameBufferCounter++];
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	1c58      	adds	r0, r3, #1
 80021fc:	6879      	ldr	r1, [r7, #4]
 80021fe:	6088      	str	r0, [r1, #8]
 8002200:	4413      	add	r3, r2
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	617b      	str	r3, [r7, #20]
	uint32_t g = bItem->frameBufferPointer[bItem->frameBufferCounter++];
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	1c58      	adds	r0, r3, #1
 8002210:	6879      	ldr	r1, [r7, #4]
 8002212:	6088      	str	r0, [r1, #8]
 8002214:	4413      	add	r3, r2
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	613b      	str	r3, [r7, #16]
	uint32_t b = bItem->frameBufferPointer[bItem->frameBufferCounter++];
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	1c58      	adds	r0, r3, #1
 8002224:	6879      	ldr	r1, [r7, #4]
 8002226:	6088      	str	r0, [r1, #8]
 8002228:	4413      	add	r3, r2
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	60fb      	str	r3, [r7, #12]

	if(bItem->frameBufferCounter == bItem->frameBufferSize)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	689a      	ldr	r2, [r3, #8]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	429a      	cmp	r2, r3
 8002238:	d102      	bne.n	8002240 <loadNextFramebufferData+0x58>
		bItem->frameBufferCounter = 0;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2200      	movs	r2, #0
 800223e:	609a      	str	r2, [r3, #8]

	ws2812b_set_pixel(bItem->channel, row, r, g, b);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	7b18      	ldrb	r0, [r3, #12]
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	b299      	uxth	r1, r3
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	b2da      	uxtb	r2, r3
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	b2dc      	uxtb	r4, r3
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	b2db      	uxtb	r3, r3
 8002254:	9300      	str	r3, [sp, #0]
 8002256:	4623      	mov	r3, r4
 8002258:	f000 fa34 	bl	80026c4 <ws2812b_set_pixel>
}
 800225c:	bf00      	nop
 800225e:	371c      	adds	r7, #28
 8002260:	46bd      	mov	sp, r7
 8002262:	bd90      	pop	{r4, r7, pc}

08002264 <WS2812_sendbuf>:


// Transmit the framebuffer
static void WS2812_sendbuf()
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
	// transmission complete flag
	ws2812b.transferComplete = 0;
 800226a:	4b72      	ldr	r3, [pc, #456]	; (8002434 <WS2812_sendbuf+0x1d0>)
 800226c:	2200      	movs	r2, #0
 800226e:	741a      	strb	r2, [r3, #16]

	uint32_t i;

	for( i = 0; i < WS2812_BUFFER_COUNT; i++ )
 8002270:	2300      	movs	r3, #0
 8002272:	607b      	str	r3, [r7, #4]
 8002274:	e019      	b.n	80022aa <WS2812_sendbuf+0x46>
	{
		ws2812b.item[i].frameBufferCounter = 0;
 8002276:	4a6f      	ldr	r2, [pc, #444]	; (8002434 <WS2812_sendbuf+0x1d0>)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	011b      	lsls	r3, r3, #4
 800227c:	4413      	add	r3, r2
 800227e:	3308      	adds	r3, #8
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]

		loadNextFramebufferData(&ws2812b.item[i], 0); // ROW 0
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	011b      	lsls	r3, r3, #4
 8002288:	4a6a      	ldr	r2, [pc, #424]	; (8002434 <WS2812_sendbuf+0x1d0>)
 800228a:	4413      	add	r3, r2
 800228c:	2100      	movs	r1, #0
 800228e:	4618      	mov	r0, r3
 8002290:	f7ff ffaa 	bl	80021e8 <loadNextFramebufferData>
		loadNextFramebufferData(&ws2812b.item[i], 1); // ROW 0
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	011b      	lsls	r3, r3, #4
 8002298:	4a66      	ldr	r2, [pc, #408]	; (8002434 <WS2812_sendbuf+0x1d0>)
 800229a:	4413      	add	r3, r2
 800229c:	2101      	movs	r1, #1
 800229e:	4618      	mov	r0, r3
 80022a0:	f7ff ffa2 	bl	80021e8 <loadNextFramebufferData>
	for( i = 0; i < WS2812_BUFFER_COUNT; i++ )
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	3301      	adds	r3, #1
 80022a8:	607b      	str	r3, [r7, #4]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d0e2      	beq.n	8002276 <WS2812_sendbuf+0x12>
	}

	// clear all DMA flags
	__HAL_DMA_CLEAR_FLAG(&dmaUpdate, DMA_FLAG_TCIF1_5 | DMA_FLAG_HTIF1_5 | DMA_FLAG_TEIF1_5);
 80022b0:	4b61      	ldr	r3, [pc, #388]	; (8002438 <WS2812_sendbuf+0x1d4>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	461a      	mov	r2, r3
 80022b6:	4b61      	ldr	r3, [pc, #388]	; (800243c <WS2812_sendbuf+0x1d8>)
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d904      	bls.n	80022c6 <WS2812_sendbuf+0x62>
 80022bc:	4b60      	ldr	r3, [pc, #384]	; (8002440 <WS2812_sendbuf+0x1dc>)
 80022be:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 80022c2:	60da      	str	r2, [r3, #12]
 80022c4:	e019      	b.n	80022fa <WS2812_sendbuf+0x96>
 80022c6:	4b5c      	ldr	r3, [pc, #368]	; (8002438 <WS2812_sendbuf+0x1d4>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	461a      	mov	r2, r3
 80022cc:	4b5d      	ldr	r3, [pc, #372]	; (8002444 <WS2812_sendbuf+0x1e0>)
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d904      	bls.n	80022dc <WS2812_sendbuf+0x78>
 80022d2:	4b5b      	ldr	r3, [pc, #364]	; (8002440 <WS2812_sendbuf+0x1dc>)
 80022d4:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 80022d8:	609a      	str	r2, [r3, #8]
 80022da:	e00e      	b.n	80022fa <WS2812_sendbuf+0x96>
 80022dc:	4b56      	ldr	r3, [pc, #344]	; (8002438 <WS2812_sendbuf+0x1d4>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	461a      	mov	r2, r3
 80022e2:	4b59      	ldr	r3, [pc, #356]	; (8002448 <WS2812_sendbuf+0x1e4>)
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d904      	bls.n	80022f2 <WS2812_sendbuf+0x8e>
 80022e8:	4b58      	ldr	r3, [pc, #352]	; (800244c <WS2812_sendbuf+0x1e8>)
 80022ea:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 80022ee:	60da      	str	r2, [r3, #12]
 80022f0:	e003      	b.n	80022fa <WS2812_sendbuf+0x96>
 80022f2:	4b56      	ldr	r3, [pc, #344]	; (800244c <WS2812_sendbuf+0x1e8>)
 80022f4:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 80022f8:	609a      	str	r2, [r3, #8]
	__HAL_DMA_CLEAR_FLAG(&dmaCC1, DMA_FLAG_TCIF1_5 | DMA_FLAG_HTIF1_5 | DMA_FLAG_TEIF1_5);
 80022fa:	4b55      	ldr	r3, [pc, #340]	; (8002450 <WS2812_sendbuf+0x1ec>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	461a      	mov	r2, r3
 8002300:	4b4e      	ldr	r3, [pc, #312]	; (800243c <WS2812_sendbuf+0x1d8>)
 8002302:	429a      	cmp	r2, r3
 8002304:	d904      	bls.n	8002310 <WS2812_sendbuf+0xac>
 8002306:	4b4e      	ldr	r3, [pc, #312]	; (8002440 <WS2812_sendbuf+0x1dc>)
 8002308:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 800230c:	60da      	str	r2, [r3, #12]
 800230e:	e019      	b.n	8002344 <WS2812_sendbuf+0xe0>
 8002310:	4b4f      	ldr	r3, [pc, #316]	; (8002450 <WS2812_sendbuf+0x1ec>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	461a      	mov	r2, r3
 8002316:	4b4b      	ldr	r3, [pc, #300]	; (8002444 <WS2812_sendbuf+0x1e0>)
 8002318:	429a      	cmp	r2, r3
 800231a:	d904      	bls.n	8002326 <WS2812_sendbuf+0xc2>
 800231c:	4b48      	ldr	r3, [pc, #288]	; (8002440 <WS2812_sendbuf+0x1dc>)
 800231e:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 8002322:	609a      	str	r2, [r3, #8]
 8002324:	e00e      	b.n	8002344 <WS2812_sendbuf+0xe0>
 8002326:	4b4a      	ldr	r3, [pc, #296]	; (8002450 <WS2812_sendbuf+0x1ec>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	461a      	mov	r2, r3
 800232c:	4b46      	ldr	r3, [pc, #280]	; (8002448 <WS2812_sendbuf+0x1e4>)
 800232e:	429a      	cmp	r2, r3
 8002330:	d904      	bls.n	800233c <WS2812_sendbuf+0xd8>
 8002332:	4b46      	ldr	r3, [pc, #280]	; (800244c <WS2812_sendbuf+0x1e8>)
 8002334:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 8002338:	60da      	str	r2, [r3, #12]
 800233a:	e003      	b.n	8002344 <WS2812_sendbuf+0xe0>
 800233c:	4b43      	ldr	r3, [pc, #268]	; (800244c <WS2812_sendbuf+0x1e8>)
 800233e:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 8002342:	609a      	str	r2, [r3, #8]
	__HAL_DMA_CLEAR_FLAG(&dmaCC2, DMA_FLAG_TCIF2_6 | DMA_FLAG_HTIF2_6 | DMA_FLAG_TEIF2_6);
 8002344:	4b43      	ldr	r3, [pc, #268]	; (8002454 <WS2812_sendbuf+0x1f0>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	461a      	mov	r2, r3
 800234a:	4b3c      	ldr	r3, [pc, #240]	; (800243c <WS2812_sendbuf+0x1d8>)
 800234c:	429a      	cmp	r2, r3
 800234e:	d904      	bls.n	800235a <WS2812_sendbuf+0xf6>
 8002350:	4b3b      	ldr	r3, [pc, #236]	; (8002440 <WS2812_sendbuf+0x1dc>)
 8002352:	f44f 1260 	mov.w	r2, #3670016	; 0x380000
 8002356:	60da      	str	r2, [r3, #12]
 8002358:	e019      	b.n	800238e <WS2812_sendbuf+0x12a>
 800235a:	4b3e      	ldr	r3, [pc, #248]	; (8002454 <WS2812_sendbuf+0x1f0>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	461a      	mov	r2, r3
 8002360:	4b38      	ldr	r3, [pc, #224]	; (8002444 <WS2812_sendbuf+0x1e0>)
 8002362:	429a      	cmp	r2, r3
 8002364:	d904      	bls.n	8002370 <WS2812_sendbuf+0x10c>
 8002366:	4b36      	ldr	r3, [pc, #216]	; (8002440 <WS2812_sendbuf+0x1dc>)
 8002368:	f44f 1260 	mov.w	r2, #3670016	; 0x380000
 800236c:	609a      	str	r2, [r3, #8]
 800236e:	e00e      	b.n	800238e <WS2812_sendbuf+0x12a>
 8002370:	4b38      	ldr	r3, [pc, #224]	; (8002454 <WS2812_sendbuf+0x1f0>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	461a      	mov	r2, r3
 8002376:	4b34      	ldr	r3, [pc, #208]	; (8002448 <WS2812_sendbuf+0x1e4>)
 8002378:	429a      	cmp	r2, r3
 800237a:	d904      	bls.n	8002386 <WS2812_sendbuf+0x122>
 800237c:	4b33      	ldr	r3, [pc, #204]	; (800244c <WS2812_sendbuf+0x1e8>)
 800237e:	f44f 1260 	mov.w	r2, #3670016	; 0x380000
 8002382:	60da      	str	r2, [r3, #12]
 8002384:	e003      	b.n	800238e <WS2812_sendbuf+0x12a>
 8002386:	4b31      	ldr	r3, [pc, #196]	; (800244c <WS2812_sendbuf+0x1e8>)
 8002388:	f44f 1260 	mov.w	r2, #3670016	; 0x380000
 800238c:	609a      	str	r2, [r3, #8]



	// configure the number of bytes to be transferred by the DMA controller
	dmaUpdate.Instance->NDTR = BUFFER_SIZE;
 800238e:	4b2a      	ldr	r3, [pc, #168]	; (8002438 <WS2812_sendbuf+0x1d4>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2230      	movs	r2, #48	; 0x30
 8002394:	605a      	str	r2, [r3, #4]
	dmaCC1.Instance->NDTR = BUFFER_SIZE;
 8002396:	4b2e      	ldr	r3, [pc, #184]	; (8002450 <WS2812_sendbuf+0x1ec>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2230      	movs	r2, #48	; 0x30
 800239c:	605a      	str	r2, [r3, #4]
	dmaCC2.Instance->NDTR = BUFFER_SIZE;
 800239e:	4b2d      	ldr	r3, [pc, #180]	; (8002454 <WS2812_sendbuf+0x1f0>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	2230      	movs	r2, #48	; 0x30
 80023a4:	605a      	str	r2, [r3, #4]

	// clear all TIM2 flags
	__HAL_TIM_CLEAR_FLAG(&TIM1_handle, TIM_FLAG_UPDATE | TIM_FLAG_CC1 | TIM_FLAG_CC2 | TIM_FLAG_CC3 | TIM_FLAG_CC4);
 80023a6:	4b2c      	ldr	r3, [pc, #176]	; (8002458 <WS2812_sendbuf+0x1f4>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f06f 021f 	mvn.w	r2, #31
 80023ae:	611a      	str	r2, [r3, #16]

	// enable DMA channels
	__HAL_DMA_ENABLE(&dmaUpdate);
 80023b0:	4b21      	ldr	r3, [pc, #132]	; (8002438 <WS2812_sendbuf+0x1d4>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	4b20      	ldr	r3, [pc, #128]	; (8002438 <WS2812_sendbuf+0x1d4>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f042 0201 	orr.w	r2, r2, #1
 80023be:	601a      	str	r2, [r3, #0]
	__HAL_DMA_ENABLE(&dmaCC1);
 80023c0:	4b23      	ldr	r3, [pc, #140]	; (8002450 <WS2812_sendbuf+0x1ec>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	4b22      	ldr	r3, [pc, #136]	; (8002450 <WS2812_sendbuf+0x1ec>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f042 0201 	orr.w	r2, r2, #1
 80023ce:	601a      	str	r2, [r3, #0]
	__HAL_DMA_ENABLE(&dmaCC2);
 80023d0:	4b20      	ldr	r3, [pc, #128]	; (8002454 <WS2812_sendbuf+0x1f0>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	4b1f      	ldr	r3, [pc, #124]	; (8002454 <WS2812_sendbuf+0x1f0>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f042 0201 	orr.w	r2, r2, #1
 80023de:	601a      	str	r2, [r3, #0]

	// IMPORTANT: enable the TIM2 DMA requests AFTER enabling the DMA channels!
	__HAL_TIM_ENABLE_DMA(&TIM1_handle, TIM_DMA_UPDATE);
 80023e0:	4b1d      	ldr	r3, [pc, #116]	; (8002458 <WS2812_sendbuf+0x1f4>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	68da      	ldr	r2, [r3, #12]
 80023e6:	4b1c      	ldr	r3, [pc, #112]	; (8002458 <WS2812_sendbuf+0x1f4>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023ee:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&TIM1_handle, TIM_DMA_CC1);
 80023f0:	4b19      	ldr	r3, [pc, #100]	; (8002458 <WS2812_sendbuf+0x1f4>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	68da      	ldr	r2, [r3, #12]
 80023f6:	4b18      	ldr	r3, [pc, #96]	; (8002458 <WS2812_sendbuf+0x1f4>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023fe:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&TIM1_handle, TIM_DMA_CC2);
 8002400:	4b15      	ldr	r3, [pc, #84]	; (8002458 <WS2812_sendbuf+0x1f4>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	68da      	ldr	r2, [r3, #12]
 8002406:	4b14      	ldr	r3, [pc, #80]	; (8002458 <WS2812_sendbuf+0x1f4>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800240e:	60da      	str	r2, [r3, #12]

	TIM1->CNT = tim_period-1;
 8002410:	4b12      	ldr	r3, [pc, #72]	; (800245c <WS2812_sendbuf+0x1f8>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a12      	ldr	r2, [pc, #72]	; (8002460 <WS2812_sendbuf+0x1fc>)
 8002416:	3b01      	subs	r3, #1
 8002418:	6253      	str	r3, [r2, #36]	; 0x24

	// start TIM2
	__HAL_TIM_ENABLE(&TIM1_handle);
 800241a:	4b0f      	ldr	r3, [pc, #60]	; (8002458 <WS2812_sendbuf+0x1f4>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	4b0d      	ldr	r3, [pc, #52]	; (8002458 <WS2812_sendbuf+0x1f4>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f042 0201 	orr.w	r2, r2, #1
 8002428:	601a      	str	r2, [r3, #0]
}
 800242a:	bf00      	nop
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	2000030c 	.word	0x2000030c
 8002438:	200004f0 	.word	0x200004f0
 800243c:	40026458 	.word	0x40026458
 8002440:	40026400 	.word	0x40026400
 8002444:	400260b8 	.word	0x400260b8
 8002448:	40026058 	.word	0x40026058
 800244c:	40026000 	.word	0x40026000
 8002450:	2000042c 	.word	0x2000042c
 8002454:	2000036c 	.word	0x2000036c
 8002458:	200003e8 	.word	0x200003e8
 800245c:	20000428 	.word	0x20000428
 8002460:	40010000 	.word	0x40010000

08002464 <DMA_TransferError>:


void DMA_TransferError(DMA_HandleTypeDef *DmaHandle)
{
 8002464:	b480      	push	{r7}
 8002466:	b085      	sub	sp, #20
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
	volatile int i = 0;
 800246c:	2300      	movs	r3, #0
 800246e:	60fb      	str	r3, [r7, #12]
	i++;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	3301      	adds	r3, #1
 8002474:	60fb      	str	r3, [r7, #12]
}
 8002476:	bf00      	nop
 8002478:	3714      	adds	r7, #20
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
	...

08002484 <DMA_TransferHalfHandler>:


void DMA_TransferHalfHandler(DMA_HandleTypeDef *DmaHandle)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af02      	add	r7, sp, #8
 800248a:	6078      	str	r0, [r7, #4]

	// Is this the last LED?
	if(ws2812b.repeatCounter == WS2812B_NUMBER_OF_LEDS)
 800248c:	4b13      	ldr	r3, [pc, #76]	; (80024dc <DMA_TransferHalfHandler+0x58>)
 800248e:	699b      	ldr	r3, [r3, #24]
 8002490:	2b0c      	cmp	r3, #12
 8002492:	d108      	bne.n	80024a6 <DMA_TransferHalfHandler+0x22>
	 {

		// If this is the last pixel, set the next pixel value to zeros, because
		// the DMA would not stop exactly at the last bit.
		ws2812b_set_pixel(0, 0, 0, 0, 0);
 8002494:	2300      	movs	r3, #0
 8002496:	9300      	str	r3, [sp, #0]
 8002498:	2300      	movs	r3, #0
 800249a:	2200      	movs	r2, #0
 800249c:	2100      	movs	r1, #0
 800249e:	2000      	movs	r0, #0
 80024a0:	f000 f910 	bl	80026c4 <ws2812b_set_pixel>
		ws2812b.repeatCounter++;
	}



}
 80024a4:	e015      	b.n	80024d2 <DMA_TransferHalfHandler+0x4e>
		for( i = 0; i < WS2812_BUFFER_COUNT; i++ )
 80024a6:	2300      	movs	r3, #0
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	e00a      	b.n	80024c2 <DMA_TransferHalfHandler+0x3e>
			loadNextFramebufferData(&ws2812b.item[i], 0);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	011b      	lsls	r3, r3, #4
 80024b0:	4a0a      	ldr	r2, [pc, #40]	; (80024dc <DMA_TransferHalfHandler+0x58>)
 80024b2:	4413      	add	r3, r2
 80024b4:	2100      	movs	r1, #0
 80024b6:	4618      	mov	r0, r3
 80024b8:	f7ff fe96 	bl	80021e8 <loadNextFramebufferData>
		for( i = 0; i < WS2812_BUFFER_COUNT; i++ )
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	3301      	adds	r3, #1
 80024c0:	60fb      	str	r3, [r7, #12]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d0f1      	beq.n	80024ac <DMA_TransferHalfHandler+0x28>
		ws2812b.repeatCounter++;
 80024c8:	4b04      	ldr	r3, [pc, #16]	; (80024dc <DMA_TransferHalfHandler+0x58>)
 80024ca:	699b      	ldr	r3, [r3, #24]
 80024cc:	3301      	adds	r3, #1
 80024ce:	4a03      	ldr	r2, [pc, #12]	; (80024dc <DMA_TransferHalfHandler+0x58>)
 80024d0:	6193      	str	r3, [r2, #24]
}
 80024d2:	bf00      	nop
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	2000030c 	.word	0x2000030c

080024e0 <DMA_TransferCompleteHandler>:

void DMA_TransferCompleteHandler(DMA_HandleTypeDef *DmaHandle)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]

	#if defined(LED_ORANGE_PORT)
		LED_ORANGE_PORT->BSRR = LED_ORANGE_PIN;
 80024e8:	4b40      	ldr	r3, [pc, #256]	; (80025ec <DMA_TransferCompleteHandler+0x10c>)
 80024ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024ee:	619a      	str	r2, [r3, #24]
	#endif

	if(ws2812b.repeatCounter == WS2812B_NUMBER_OF_LEDS)
 80024f0:	4b3f      	ldr	r3, [pc, #252]	; (80025f0 <DMA_TransferCompleteHandler+0x110>)
 80024f2:	699b      	ldr	r3, [r3, #24]
 80024f4:	2b0c      	cmp	r3, #12
 80024f6:	d15a      	bne.n	80025ae <DMA_TransferCompleteHandler+0xce>
	{
		// Transfer of all LEDs is done, disable DMA but enable tiemr update IRQ to stop the 50us pulse
		ws2812b.repeatCounter = 0;
 80024f8:	4b3d      	ldr	r3, [pc, #244]	; (80025f0 <DMA_TransferCompleteHandler+0x110>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	619a      	str	r2, [r3, #24]

		// Stop timer
		TIM1->CR1 &= ~TIM_CR1_CEN;
 80024fe:	4b3d      	ldr	r3, [pc, #244]	; (80025f4 <DMA_TransferCompleteHandler+0x114>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a3c      	ldr	r2, [pc, #240]	; (80025f4 <DMA_TransferCompleteHandler+0x114>)
 8002504:	f023 0301 	bic.w	r3, r3, #1
 8002508:	6013      	str	r3, [r2, #0]

		// Disable DMA
		__HAL_DMA_DISABLE(&dmaUpdate);
 800250a:	4b3b      	ldr	r3, [pc, #236]	; (80025f8 <DMA_TransferCompleteHandler+0x118>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	4b39      	ldr	r3, [pc, #228]	; (80025f8 <DMA_TransferCompleteHandler+0x118>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f022 0201 	bic.w	r2, r2, #1
 8002518:	601a      	str	r2, [r3, #0]
		__HAL_DMA_DISABLE(&dmaCC1);
 800251a:	4b38      	ldr	r3, [pc, #224]	; (80025fc <DMA_TransferCompleteHandler+0x11c>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	4b36      	ldr	r3, [pc, #216]	; (80025fc <DMA_TransferCompleteHandler+0x11c>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f022 0201 	bic.w	r2, r2, #1
 8002528:	601a      	str	r2, [r3, #0]
		__HAL_DMA_DISABLE(&dmaCC2);
 800252a:	4b35      	ldr	r3, [pc, #212]	; (8002600 <DMA_TransferCompleteHandler+0x120>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	4b33      	ldr	r3, [pc, #204]	; (8002600 <DMA_TransferCompleteHandler+0x120>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f022 0201 	bic.w	r2, r2, #1
 8002538:	601a      	str	r2, [r3, #0]

		// Disable the DMA requests
		__HAL_TIM_DISABLE_DMA(&TIM1_handle, TIM_DMA_UPDATE);
 800253a:	4b32      	ldr	r3, [pc, #200]	; (8002604 <DMA_TransferCompleteHandler+0x124>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	68da      	ldr	r2, [r3, #12]
 8002540:	4b30      	ldr	r3, [pc, #192]	; (8002604 <DMA_TransferCompleteHandler+0x124>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002548:	60da      	str	r2, [r3, #12]
		__HAL_TIM_DISABLE_DMA(&TIM1_handle, TIM_DMA_CC1);
 800254a:	4b2e      	ldr	r3, [pc, #184]	; (8002604 <DMA_TransferCompleteHandler+0x124>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	68da      	ldr	r2, [r3, #12]
 8002550:	4b2c      	ldr	r3, [pc, #176]	; (8002604 <DMA_TransferCompleteHandler+0x124>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002558:	60da      	str	r2, [r3, #12]
		__HAL_TIM_DISABLE_DMA(&TIM1_handle, TIM_DMA_CC2);
 800255a:	4b2a      	ldr	r3, [pc, #168]	; (8002604 <DMA_TransferCompleteHandler+0x124>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	68da      	ldr	r2, [r3, #12]
 8002560:	4b28      	ldr	r3, [pc, #160]	; (8002604 <DMA_TransferCompleteHandler+0x124>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002568:	60da      	str	r2, [r3, #12]

		// Set 50us period for Treset pulse
		//TIM2->PSC = 1000; // For this long period we need prescaler 1000
		TIM1->ARR = timer_reset_pulse_period;
 800256a:	4a22      	ldr	r2, [pc, #136]	; (80025f4 <DMA_TransferCompleteHandler+0x114>)
 800256c:	4b26      	ldr	r3, [pc, #152]	; (8002608 <DMA_TransferCompleteHandler+0x128>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	62d3      	str	r3, [r2, #44]	; 0x2c
		// Reset the timer
		TIM1->CNT = 0;
 8002572:	4b20      	ldr	r3, [pc, #128]	; (80025f4 <DMA_TransferCompleteHandler+0x114>)
 8002574:	2200      	movs	r2, #0
 8002576:	625a      	str	r2, [r3, #36]	; 0x24

		// Generate an update event to reload the prescaler value immediately
		TIM1->EGR = TIM_EGR_UG;
 8002578:	4b1e      	ldr	r3, [pc, #120]	; (80025f4 <DMA_TransferCompleteHandler+0x114>)
 800257a:	2201      	movs	r2, #1
 800257c:	615a      	str	r2, [r3, #20]
		__HAL_TIM_CLEAR_FLAG(&TIM1_handle, TIM_FLAG_UPDATE);
 800257e:	4b21      	ldr	r3, [pc, #132]	; (8002604 <DMA_TransferCompleteHandler+0x124>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f06f 0201 	mvn.w	r2, #1
 8002586:	611a      	str	r2, [r3, #16]

		// Enable TIM2 Update interrupt for 50us Treset signal
		__HAL_TIM_ENABLE_IT(&TIM1_handle, TIM_IT_UPDATE);
 8002588:	4b1e      	ldr	r3, [pc, #120]	; (8002604 <DMA_TransferCompleteHandler+0x124>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	68da      	ldr	r2, [r3, #12]
 800258e:	4b1d      	ldr	r3, [pc, #116]	; (8002604 <DMA_TransferCompleteHandler+0x124>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f042 0201 	orr.w	r2, r2, #1
 8002596:	60da      	str	r2, [r3, #12]
		// Enable timer
		TIM1->CR1 |= TIM_CR1_CEN;
 8002598:	4b16      	ldr	r3, [pc, #88]	; (80025f4 <DMA_TransferCompleteHandler+0x114>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a15      	ldr	r2, [pc, #84]	; (80025f4 <DMA_TransferCompleteHandler+0x114>)
 800259e:	f043 0301 	orr.w	r3, r3, #1
 80025a2:	6013      	str	r3, [r2, #0]

		// Manually set outputs to low to generate 50us reset impulse
		WS2812B_PORT->BSRR = WS2812_IO_Low[0];
 80025a4:	4a19      	ldr	r2, [pc, #100]	; (800260c <DMA_TransferCompleteHandler+0x12c>)
 80025a6:	4b1a      	ldr	r3, [pc, #104]	; (8002610 <DMA_TransferCompleteHandler+0x130>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	6193      	str	r3, [r2, #24]
 80025ac:	e015      	b.n	80025da <DMA_TransferCompleteHandler+0xfa>
	} else {

		// Load bitbuffer with next RGB LED values
		uint32_t i;
		for( i = 0; i < WS2812_BUFFER_COUNT; i++ )
 80025ae:	2300      	movs	r3, #0
 80025b0:	60fb      	str	r3, [r7, #12]
 80025b2:	e00a      	b.n	80025ca <DMA_TransferCompleteHandler+0xea>
		{
			loadNextFramebufferData(&ws2812b.item[i], 1);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	011b      	lsls	r3, r3, #4
 80025b8:	4a0d      	ldr	r2, [pc, #52]	; (80025f0 <DMA_TransferCompleteHandler+0x110>)
 80025ba:	4413      	add	r3, r2
 80025bc:	2101      	movs	r1, #1
 80025be:	4618      	mov	r0, r3
 80025c0:	f7ff fe12 	bl	80021e8 <loadNextFramebufferData>
		for( i = 0; i < WS2812_BUFFER_COUNT; i++ )
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	3301      	adds	r3, #1
 80025c8:	60fb      	str	r3, [r7, #12]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d0f1      	beq.n	80025b4 <DMA_TransferCompleteHandler+0xd4>
		}

		ws2812b.repeatCounter++;
 80025d0:	4b07      	ldr	r3, [pc, #28]	; (80025f0 <DMA_TransferCompleteHandler+0x110>)
 80025d2:	699b      	ldr	r3, [r3, #24]
 80025d4:	3301      	adds	r3, #1
 80025d6:	4a06      	ldr	r2, [pc, #24]	; (80025f0 <DMA_TransferCompleteHandler+0x110>)
 80025d8:	6193      	str	r3, [r2, #24]
	}



	#if defined(LED_ORANGE_PORT)
		LED_ORANGE_PORT->BSRR = LED_ORANGE_PIN << 16;
 80025da:	4b04      	ldr	r3, [pc, #16]	; (80025ec <DMA_TransferCompleteHandler+0x10c>)
 80025dc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80025e0:	619a      	str	r2, [r3, #24]
	#endif

}
 80025e2:	bf00      	nop
 80025e4:	3710      	adds	r7, #16
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	40020c00 	.word	0x40020c00
 80025f0:	2000030c 	.word	0x2000030c
 80025f4:	40010000 	.word	0x40010000
 80025f8:	200004f0 	.word	0x200004f0
 80025fc:	2000042c 	.word	0x2000042c
 8002600:	2000036c 	.word	0x2000036c
 8002604:	200003e8 	.word	0x200003e8
 8002608:	20000368 	.word	0x20000368
 800260c:	40021000 	.word	0x40021000
 8002610:	20000024 	.word	0x20000024

08002614 <DMA2_Stream2_IRQHandler>:

void DMA2_Stream2_IRQHandler(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0

	#if defined(LED_BLUE_PORT)
		LED_BLUE_PORT->BSRR = LED_BLUE_PIN;
 8002618:	4b06      	ldr	r3, [pc, #24]	; (8002634 <DMA2_Stream2_IRQHandler+0x20>)
 800261a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800261e:	619a      	str	r2, [r3, #24]
	#endif

	// Check the interrupt and clear flag
	  HAL_DMA_IRQHandler(&dmaCC2);
 8002620:	4805      	ldr	r0, [pc, #20]	; (8002638 <DMA2_Stream2_IRQHandler+0x24>)
 8002622:	f000 fd99 	bl	8003158 <HAL_DMA_IRQHandler>

	#if defined(LED_BLUE_PORT)
		LED_BLUE_PORT->BSRR = LED_BLUE_PIN << 16;
 8002626:	4b03      	ldr	r3, [pc, #12]	; (8002634 <DMA2_Stream2_IRQHandler+0x20>)
 8002628:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800262c:	619a      	str	r2, [r3, #24]
	#endif
}
 800262e:	bf00      	nop
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	40020c00 	.word	0x40020c00
 8002638:	2000036c 	.word	0x2000036c

0800263c <TIM1_UP_TIM10_IRQHandler>:

void TIM1_UP_TIM10_IRQHandler(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
	#if defined(LED_ORANGE_PORT)
		LED_ORANGE_PORT->BSRR = LED_ORANGE_PIN;
 8002640:	4b06      	ldr	r3, [pc, #24]	; (800265c <TIM1_UP_TIM10_IRQHandler+0x20>)
 8002642:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002646:	619a      	str	r2, [r3, #24]
	#endif

	HAL_TIM_IRQHandler(&TIM1_handle);
 8002648:	4805      	ldr	r0, [pc, #20]	; (8002660 <TIM1_UP_TIM10_IRQHandler+0x24>)
 800264a:	f001 fea5 	bl	8004398 <HAL_TIM_IRQHandler>

	#if defined(LED_ORANGE_PORT)
		LED_ORANGE_PORT->BSRR = LED_ORANGE_PIN << 16;
 800264e:	4b03      	ldr	r3, [pc, #12]	; (800265c <TIM1_UP_TIM10_IRQHandler+0x20>)
 8002650:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002654:	619a      	str	r2, [r3, #24]
	#endif
}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40020c00 	.word	0x40020c00
 8002660:	200003e8 	.word	0x200003e8

08002664 <HAL_TIM_PeriodElapsedCallback>:

// TIM2 Interrupt Handler gets executed on every TIM2 Update if enabled
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
		__HAL_TIM_DISABLE_IT(&TIM1_handle, TIM_IT_UPDATE);
		// set TransferComplete flag
		ws2812b.transferComplete = 1;
	}*/

    ws2812b.timerPeriodCounter = 0;
 800266c:	4b11      	ldr	r3, [pc, #68]	; (80026b4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800266e:	2200      	movs	r2, #0
 8002670:	615a      	str	r2, [r3, #20]
    TIM1->CR1 = 0; // disable timer
 8002672:	4b11      	ldr	r3, [pc, #68]	; (80026b8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]

    // disable the TIM2 Update IRQ
    __HAL_TIM_DISABLE_IT(&TIM1_handle, TIM_IT_UPDATE);
 8002678:	4b10      	ldr	r3, [pc, #64]	; (80026bc <HAL_TIM_PeriodElapsedCallback+0x58>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	68da      	ldr	r2, [r3, #12]
 800267e:	4b0f      	ldr	r3, [pc, #60]	; (80026bc <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f022 0201 	bic.w	r2, r2, #1
 8002686:	60da      	str	r2, [r3, #12]

    // Set back 1,25us period
    TIM1->ARR = tim_period;
 8002688:	4a0b      	ldr	r2, [pc, #44]	; (80026b8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800268a:	4b0d      	ldr	r3, [pc, #52]	; (80026c0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	62d3      	str	r3, [r2, #44]	; 0x2c

    // Generate an update event to reload the Prescaler value immediatly
    TIM1->EGR = TIM_EGR_UG;
 8002690:	4b09      	ldr	r3, [pc, #36]	; (80026b8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002692:	2201      	movs	r2, #1
 8002694:	615a      	str	r2, [r3, #20]
    __HAL_TIM_CLEAR_FLAG(&TIM1_handle, TIM_FLAG_UPDATE);
 8002696:	4b09      	ldr	r3, [pc, #36]	; (80026bc <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f06f 0201 	mvn.w	r2, #1
 800269e:	611a      	str	r2, [r3, #16]

    // set transfer_complete flag
    ws2812b.transferComplete = 1;
 80026a0:	4b04      	ldr	r3, [pc, #16]	; (80026b4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80026a2:	2201      	movs	r2, #1
 80026a4:	741a      	strb	r2, [r3, #16]

}
 80026a6:	bf00      	nop
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	2000030c 	.word	0x2000030c
 80026b8:	40010000 	.word	0x40010000
 80026bc:	200003e8 	.word	0x200003e8
 80026c0:	20000428 	.word	0x20000428

080026c4 <ws2812b_set_pixel>:



static void ws2812b_set_pixel(uint8_t row, uint16_t column, uint8_t red, uint8_t green, uint8_t blue)
{
 80026c4:	b490      	push	{r4, r7}
 80026c6:	b088      	sub	sp, #32
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	4604      	mov	r4, r0
 80026cc:	4608      	mov	r0, r1
 80026ce:	4611      	mov	r1, r2
 80026d0:	461a      	mov	r2, r3
 80026d2:	4623      	mov	r3, r4
 80026d4:	71fb      	strb	r3, [r7, #7]
 80026d6:	4603      	mov	r3, r0
 80026d8:	80bb      	strh	r3, [r7, #4]
 80026da:	460b      	mov	r3, r1
 80026dc:	71bb      	strb	r3, [r7, #6]
 80026de:	4613      	mov	r3, r2
 80026e0:	70fb      	strb	r3, [r7, #3]

	// Apply gamma
	red = gammaTable[red];
 80026e2:	79bb      	ldrb	r3, [r7, #6]
 80026e4:	4a68      	ldr	r2, [pc, #416]	; (8002888 <ws2812b_set_pixel+0x1c4>)
 80026e6:	5cd3      	ldrb	r3, [r2, r3]
 80026e8:	71bb      	strb	r3, [r7, #6]
	green = gammaTable[green];
 80026ea:	78fb      	ldrb	r3, [r7, #3]
 80026ec:	4a66      	ldr	r2, [pc, #408]	; (8002888 <ws2812b_set_pixel+0x1c4>)
 80026ee:	5cd3      	ldrb	r3, [r2, r3]
 80026f0:	70fb      	strb	r3, [r7, #3]
	blue = gammaTable[blue];
 80026f2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80026f6:	4a64      	ldr	r2, [pc, #400]	; (8002888 <ws2812b_set_pixel+0x1c4>)
 80026f8:	5cd3      	ldrb	r3, [r2, r3]
 80026fa:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28


	uint32_t calcCol = (column*24);
 80026fe:	88ba      	ldrh	r2, [r7, #4]
 8002700:	4613      	mov	r3, r2
 8002702:	005b      	lsls	r3, r3, #1
 8002704:	4413      	add	r3, r2
 8002706:	00db      	lsls	r3, r3, #3
 8002708:	61fb      	str	r3, [r7, #28]
	uint32_t invRed = ~red;
 800270a:	79bb      	ldrb	r3, [r7, #6]
 800270c:	43db      	mvns	r3, r3
 800270e:	61bb      	str	r3, [r7, #24]
	uint32_t invGreen = ~green;
 8002710:	78fb      	ldrb	r3, [r7, #3]
 8002712:	43db      	mvns	r3, r3
 8002714:	617b      	str	r3, [r7, #20]
	uint32_t invBlue = ~blue;
 8002716:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800271a:	43db      	mvns	r3, r3
 800271c:	613b      	str	r3, [r7, #16]
	ws2812bDmaBitBuffer[(calcCol+8+7)] |= (((((invRed)<<7) & 0x80)>>7)<<row);
	ws2812bDmaBitBuffer[(calcCol+16+7)] |= (((((invBlue)<<7) & 0x80)>>7)<<row);
#elif defined(SETPIX_4)

	// Bitband optimizations with pure increments, 5us interrupts
	uint32_t *bitBand = BITBAND_SRAM(&ws2812bDmaBitBuffer[(calcCol)], row);
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	005b      	lsls	r3, r3, #1
 8002722:	4a5a      	ldr	r2, [pc, #360]	; (800288c <ws2812b_set_pixel+0x1c8>)
 8002724:	4413      	add	r3, r2
 8002726:	f103 7388 	add.w	r3, r3, #17825792	; 0x1100000
 800272a:	015b      	lsls	r3, r3, #5
 800272c:	79fa      	ldrb	r2, [r7, #7]
 800272e:	0092      	lsls	r2, r2, #2
 8002730:	4413      	add	r3, r2
 8002732:	60fb      	str	r3, [r7, #12]

	*bitBand =  (invGreen >> 7);
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	09da      	lsrs	r2, r3, #7
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	3340      	adds	r3, #64	; 0x40
 8002740:	60fb      	str	r3, [r7, #12]

	*bitBand = (invGreen >> 6);
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	099a      	lsrs	r2, r3, #6
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	3340      	adds	r3, #64	; 0x40
 800274e:	60fb      	str	r3, [r7, #12]

	*bitBand = (invGreen >> 5);
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	095a      	lsrs	r2, r3, #5
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	3340      	adds	r3, #64	; 0x40
 800275c:	60fb      	str	r3, [r7, #12]

	*bitBand = (invGreen >> 4);
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	091a      	lsrs	r2, r3, #4
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	3340      	adds	r3, #64	; 0x40
 800276a:	60fb      	str	r3, [r7, #12]

	*bitBand = (invGreen >> 3);
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	08da      	lsrs	r2, r3, #3
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	3340      	adds	r3, #64	; 0x40
 8002778:	60fb      	str	r3, [r7, #12]

	*bitBand = (invGreen >> 2);
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	089a      	lsrs	r2, r3, #2
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	3340      	adds	r3, #64	; 0x40
 8002786:	60fb      	str	r3, [r7, #12]

	*bitBand = (invGreen >> 1);
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	085a      	lsrs	r2, r3, #1
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	3340      	adds	r3, #64	; 0x40
 8002794:	60fb      	str	r3, [r7, #12]

	*bitBand = (invGreen >> 0);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	697a      	ldr	r2, [r7, #20]
 800279a:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	3340      	adds	r3, #64	; 0x40
 80027a0:	60fb      	str	r3, [r7, #12]

	// RED
	*bitBand =  (invRed >> 7);
 80027a2:	69bb      	ldr	r3, [r7, #24]
 80027a4:	09da      	lsrs	r2, r3, #7
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	3340      	adds	r3, #64	; 0x40
 80027ae:	60fb      	str	r3, [r7, #12]

	*bitBand = (invRed >> 6);
 80027b0:	69bb      	ldr	r3, [r7, #24]
 80027b2:	099a      	lsrs	r2, r3, #6
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	3340      	adds	r3, #64	; 0x40
 80027bc:	60fb      	str	r3, [r7, #12]

	*bitBand = (invRed >> 5);
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	095a      	lsrs	r2, r3, #5
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	3340      	adds	r3, #64	; 0x40
 80027ca:	60fb      	str	r3, [r7, #12]

	*bitBand = (invRed >> 4);
 80027cc:	69bb      	ldr	r3, [r7, #24]
 80027ce:	091a      	lsrs	r2, r3, #4
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	3340      	adds	r3, #64	; 0x40
 80027d8:	60fb      	str	r3, [r7, #12]

	*bitBand = (invRed >> 3);
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	08da      	lsrs	r2, r3, #3
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	3340      	adds	r3, #64	; 0x40
 80027e6:	60fb      	str	r3, [r7, #12]

	*bitBand = (invRed >> 2);
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	089a      	lsrs	r2, r3, #2
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	3340      	adds	r3, #64	; 0x40
 80027f4:	60fb      	str	r3, [r7, #12]

	*bitBand = (invRed >> 1);
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	085a      	lsrs	r2, r3, #1
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	3340      	adds	r3, #64	; 0x40
 8002802:	60fb      	str	r3, [r7, #12]

	*bitBand = (invRed >> 0);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	3340      	adds	r3, #64	; 0x40
 800280e:	60fb      	str	r3, [r7, #12]

	// BLUE
	*bitBand =  (invBlue >> 7);
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	09da      	lsrs	r2, r3, #7
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	3340      	adds	r3, #64	; 0x40
 800281c:	60fb      	str	r3, [r7, #12]

	*bitBand = (invBlue >> 6);
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	099a      	lsrs	r2, r3, #6
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	3340      	adds	r3, #64	; 0x40
 800282a:	60fb      	str	r3, [r7, #12]

	*bitBand = (invBlue >> 5);
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	095a      	lsrs	r2, r3, #5
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	3340      	adds	r3, #64	; 0x40
 8002838:	60fb      	str	r3, [r7, #12]

	*bitBand = (invBlue >> 4);
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	091a      	lsrs	r2, r3, #4
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	3340      	adds	r3, #64	; 0x40
 8002846:	60fb      	str	r3, [r7, #12]

	*bitBand = (invBlue >> 3);
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	08da      	lsrs	r2, r3, #3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	3340      	adds	r3, #64	; 0x40
 8002854:	60fb      	str	r3, [r7, #12]

	*bitBand = (invBlue >> 2);
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	089a      	lsrs	r2, r3, #2
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	3340      	adds	r3, #64	; 0x40
 8002862:	60fb      	str	r3, [r7, #12]

	*bitBand = (invBlue >> 1);
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	085a      	lsrs	r2, r3, #1
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	3340      	adds	r3, #64	; 0x40
 8002870:	60fb      	str	r3, [r7, #12]

	*bitBand = (invBlue >> 0);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	693a      	ldr	r2, [r7, #16]
 8002876:	601a      	str	r2, [r3, #0]
	bitBand+=16;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	3340      	adds	r3, #64	; 0x40
 800287c:	60fb      	str	r3, [r7, #12]

#endif
}
 800287e:	bf00      	nop
 8002880:	3720      	adds	r7, #32
 8002882:	46bd      	mov	sp, r7
 8002884:	bc90      	pop	{r4, r7}
 8002886:	4770      	bx	lr
 8002888:	08007c4c 	.word	0x08007c4c
 800288c:	20000490 	.word	0x20000490

08002890 <ws2812b_init>:


void ws2812b_init()
{
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0
	ws2812b_gpio_init();
 8002894:	f7ff faa8 	bl	8001de8 <ws2812b_gpio_init>

	/*TIM2_init();
	DMA_init();*/


	DMA2_init();
 8002898:	f7ff fbb8 	bl	800200c <DMA2_init>
	TIM1_init();
 800289c:	f7ff faf4 	bl	8001e88 <TIM1_init>


	// Need to start the first transfer
	ws2812b.transferComplete = 1;
 80028a0:	4b02      	ldr	r3, [pc, #8]	; (80028ac <ws2812b_init+0x1c>)
 80028a2:	2201      	movs	r2, #1
 80028a4:	741a      	strb	r2, [r3, #16]
}
 80028a6:	bf00      	nop
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	2000030c 	.word	0x2000030c

080028b0 <ws2812b_handle>:


void ws2812b_handle()
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
	if(ws2812b.startTransfer) {
 80028b4:	4b05      	ldr	r3, [pc, #20]	; (80028cc <ws2812b_handle+0x1c>)
 80028b6:	7c5b      	ldrb	r3, [r3, #17]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d004      	beq.n	80028c6 <ws2812b_handle+0x16>
		ws2812b.startTransfer = 0;
 80028bc:	4b03      	ldr	r3, [pc, #12]	; (80028cc <ws2812b_handle+0x1c>)
 80028be:	2200      	movs	r2, #0
 80028c0:	745a      	strb	r2, [r3, #17]
		WS2812_sendbuf();
 80028c2:	f7ff fccf 	bl	8002264 <WS2812_sendbuf>
	}

}
 80028c6:	bf00      	nop
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	2000030c 	.word	0x2000030c

080028d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 80028d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002908 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80028d4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80028d6:	e003      	b.n	80028e0 <LoopCopyDataInit>

080028d8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80028d8:	4b0c      	ldr	r3, [pc, #48]	; (800290c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80028da:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80028dc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80028de:	3104      	adds	r1, #4

080028e0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80028e0:	480b      	ldr	r0, [pc, #44]	; (8002910 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80028e2:	4b0c      	ldr	r3, [pc, #48]	; (8002914 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80028e4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80028e6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80028e8:	d3f6      	bcc.n	80028d8 <CopyDataInit>
  ldr  r2, =_sbss
 80028ea:	4a0b      	ldr	r2, [pc, #44]	; (8002918 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80028ec:	e002      	b.n	80028f4 <LoopFillZerobss>

080028ee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 80028ee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80028f0:	f842 3b04 	str.w	r3, [r2], #4

080028f4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80028f4:	4b09      	ldr	r3, [pc, #36]	; (800291c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80028f6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80028f8:	d3f9      	bcc.n	80028ee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80028fa:	f7ff f9bf 	bl	8001c7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028fe:	f003 f8b9 	bl	8005a74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002902:	f7fe fd4f 	bl	80013a4 <main>
  bx  lr    
 8002906:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002908:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 800290c:	08007fc0 	.word	0x08007fc0
  ldr  r0, =_sdata
 8002910:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002914:	20000200 	.word	0x20000200
  ldr  r2, =_sbss
 8002918:	20000200 	.word	0x20000200
  ldr  r3, = _ebss
 800291c:	20000558 	.word	0x20000558

08002920 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002920:	e7fe      	b.n	8002920 <ADC_IRQHandler>
	...

08002924 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002928:	4b0e      	ldr	r3, [pc, #56]	; (8002964 <HAL_Init+0x40>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a0d      	ldr	r2, [pc, #52]	; (8002964 <HAL_Init+0x40>)
 800292e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002932:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002934:	4b0b      	ldr	r3, [pc, #44]	; (8002964 <HAL_Init+0x40>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a0a      	ldr	r2, [pc, #40]	; (8002964 <HAL_Init+0x40>)
 800293a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800293e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002940:	4b08      	ldr	r3, [pc, #32]	; (8002964 <HAL_Init+0x40>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a07      	ldr	r2, [pc, #28]	; (8002964 <HAL_Init+0x40>)
 8002946:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800294a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800294c:	2003      	movs	r0, #3
 800294e:	f000 f94d 	bl	8002bec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002952:	2000      	movs	r0, #0
 8002954:	f000 f808 	bl	8002968 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002958:	f7fe ffde 	bl	8001918 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	40023c00 	.word	0x40023c00

08002968 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002970:	4b12      	ldr	r3, [pc, #72]	; (80029bc <HAL_InitTick+0x54>)
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	4b12      	ldr	r3, [pc, #72]	; (80029c0 <HAL_InitTick+0x58>)
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	4619      	mov	r1, r3
 800297a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800297e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002982:	fbb2 f3f3 	udiv	r3, r2, r3
 8002986:	4618      	mov	r0, r3
 8002988:	f000 f965 	bl	8002c56 <HAL_SYSTICK_Config>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e00e      	b.n	80029b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2b0f      	cmp	r3, #15
 800299a:	d80a      	bhi.n	80029b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800299c:	2200      	movs	r2, #0
 800299e:	6879      	ldr	r1, [r7, #4]
 80029a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80029a4:	f000 f92d 	bl	8002c02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029a8:	4a06      	ldr	r2, [pc, #24]	; (80029c4 <HAL_InitTick+0x5c>)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029ae:	2300      	movs	r3, #0
 80029b0:	e000      	b.n	80029b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3708      	adds	r7, #8
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	2000001c 	.word	0x2000001c
 80029c0:	2000002c 	.word	0x2000002c
 80029c4:	20000028 	.word	0x20000028

080029c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029cc:	4b06      	ldr	r3, [pc, #24]	; (80029e8 <HAL_IncTick+0x20>)
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	461a      	mov	r2, r3
 80029d2:	4b06      	ldr	r3, [pc, #24]	; (80029ec <HAL_IncTick+0x24>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4413      	add	r3, r2
 80029d8:	4a04      	ldr	r2, [pc, #16]	; (80029ec <HAL_IncTick+0x24>)
 80029da:	6013      	str	r3, [r2, #0]
}
 80029dc:	bf00      	nop
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	2000002c 	.word	0x2000002c
 80029ec:	20000550 	.word	0x20000550

080029f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
  return uwTick;
 80029f4:	4b03      	ldr	r3, [pc, #12]	; (8002a04 <HAL_GetTick+0x14>)
 80029f6:	681b      	ldr	r3, [r3, #0]
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	20000550 	.word	0x20000550

08002a08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a10:	f7ff ffee 	bl	80029f0 <HAL_GetTick>
 8002a14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a20:	d005      	beq.n	8002a2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a22:	4b09      	ldr	r3, [pc, #36]	; (8002a48 <HAL_Delay+0x40>)
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	461a      	mov	r2, r3
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a2e:	bf00      	nop
 8002a30:	f7ff ffde 	bl	80029f0 <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	68fa      	ldr	r2, [r7, #12]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d8f7      	bhi.n	8002a30 <HAL_Delay+0x28>
  {
  }
}
 8002a40:	bf00      	nop
 8002a42:	3710      	adds	r7, #16
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	2000002c 	.word	0x2000002c

08002a4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b085      	sub	sp, #20
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f003 0307 	and.w	r3, r3, #7
 8002a5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a5c:	4b0c      	ldr	r3, [pc, #48]	; (8002a90 <__NVIC_SetPriorityGrouping+0x44>)
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a62:	68ba      	ldr	r2, [r7, #8]
 8002a64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a68:	4013      	ands	r3, r2
 8002a6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a7e:	4a04      	ldr	r2, [pc, #16]	; (8002a90 <__NVIC_SetPriorityGrouping+0x44>)
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	60d3      	str	r3, [r2, #12]
}
 8002a84:	bf00      	nop
 8002a86:	3714      	adds	r7, #20
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	e000ed00 	.word	0xe000ed00

08002a94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a98:	4b04      	ldr	r3, [pc, #16]	; (8002aac <__NVIC_GetPriorityGrouping+0x18>)
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	0a1b      	lsrs	r3, r3, #8
 8002a9e:	f003 0307 	and.w	r3, r3, #7
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr
 8002aac:	e000ed00 	.word	0xe000ed00

08002ab0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	db0b      	blt.n	8002ada <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ac2:	79fb      	ldrb	r3, [r7, #7]
 8002ac4:	f003 021f 	and.w	r2, r3, #31
 8002ac8:	4907      	ldr	r1, [pc, #28]	; (8002ae8 <__NVIC_EnableIRQ+0x38>)
 8002aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ace:	095b      	lsrs	r3, r3, #5
 8002ad0:	2001      	movs	r0, #1
 8002ad2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ad6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ada:	bf00      	nop
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	e000e100 	.word	0xe000e100

08002aec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	4603      	mov	r3, r0
 8002af4:	6039      	str	r1, [r7, #0]
 8002af6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	db0a      	blt.n	8002b16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	b2da      	uxtb	r2, r3
 8002b04:	490c      	ldr	r1, [pc, #48]	; (8002b38 <__NVIC_SetPriority+0x4c>)
 8002b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0a:	0112      	lsls	r2, r2, #4
 8002b0c:	b2d2      	uxtb	r2, r2
 8002b0e:	440b      	add	r3, r1
 8002b10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b14:	e00a      	b.n	8002b2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	b2da      	uxtb	r2, r3
 8002b1a:	4908      	ldr	r1, [pc, #32]	; (8002b3c <__NVIC_SetPriority+0x50>)
 8002b1c:	79fb      	ldrb	r3, [r7, #7]
 8002b1e:	f003 030f 	and.w	r3, r3, #15
 8002b22:	3b04      	subs	r3, #4
 8002b24:	0112      	lsls	r2, r2, #4
 8002b26:	b2d2      	uxtb	r2, r2
 8002b28:	440b      	add	r3, r1
 8002b2a:	761a      	strb	r2, [r3, #24]
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	e000e100 	.word	0xe000e100
 8002b3c:	e000ed00 	.word	0xe000ed00

08002b40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b089      	sub	sp, #36	; 0x24
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f003 0307 	and.w	r3, r3, #7
 8002b52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	f1c3 0307 	rsb	r3, r3, #7
 8002b5a:	2b04      	cmp	r3, #4
 8002b5c:	bf28      	it	cs
 8002b5e:	2304      	movcs	r3, #4
 8002b60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	3304      	adds	r3, #4
 8002b66:	2b06      	cmp	r3, #6
 8002b68:	d902      	bls.n	8002b70 <NVIC_EncodePriority+0x30>
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	3b03      	subs	r3, #3
 8002b6e:	e000      	b.n	8002b72 <NVIC_EncodePriority+0x32>
 8002b70:	2300      	movs	r3, #0
 8002b72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7e:	43da      	mvns	r2, r3
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	401a      	ands	r2, r3
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b88:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b92:	43d9      	mvns	r1, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b98:	4313      	orrs	r3, r2
         );
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3724      	adds	r7, #36	; 0x24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
	...

08002ba8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bb8:	d301      	bcc.n	8002bbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e00f      	b.n	8002bde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bbe:	4a0a      	ldr	r2, [pc, #40]	; (8002be8 <SysTick_Config+0x40>)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bc6:	210f      	movs	r1, #15
 8002bc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002bcc:	f7ff ff8e 	bl	8002aec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bd0:	4b05      	ldr	r3, [pc, #20]	; (8002be8 <SysTick_Config+0x40>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bd6:	4b04      	ldr	r3, [pc, #16]	; (8002be8 <SysTick_Config+0x40>)
 8002bd8:	2207      	movs	r2, #7
 8002bda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	e000e010 	.word	0xe000e010

08002bec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f7ff ff29 	bl	8002a4c <__NVIC_SetPriorityGrouping>
}
 8002bfa:	bf00      	nop
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c02:	b580      	push	{r7, lr}
 8002c04:	b086      	sub	sp, #24
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	4603      	mov	r3, r0
 8002c0a:	60b9      	str	r1, [r7, #8]
 8002c0c:	607a      	str	r2, [r7, #4]
 8002c0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c10:	2300      	movs	r3, #0
 8002c12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c14:	f7ff ff3e 	bl	8002a94 <__NVIC_GetPriorityGrouping>
 8002c18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	68b9      	ldr	r1, [r7, #8]
 8002c1e:	6978      	ldr	r0, [r7, #20]
 8002c20:	f7ff ff8e 	bl	8002b40 <NVIC_EncodePriority>
 8002c24:	4602      	mov	r2, r0
 8002c26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c2a:	4611      	mov	r1, r2
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff ff5d 	bl	8002aec <__NVIC_SetPriority>
}
 8002c32:	bf00      	nop
 8002c34:	3718      	adds	r7, #24
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	b082      	sub	sp, #8
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	4603      	mov	r3, r0
 8002c42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7ff ff31 	bl	8002ab0 <__NVIC_EnableIRQ>
}
 8002c4e:	bf00      	nop
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}

08002c56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c56:	b580      	push	{r7, lr}
 8002c58:	b082      	sub	sp, #8
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f7ff ffa2 	bl	8002ba8 <SysTick_Config>
 8002c64:	4603      	mov	r3, r0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8002c6e:	b580      	push	{r7, lr}
 8002c70:	b082      	sub	sp, #8
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d101      	bne.n	8002c80 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e014      	b.n	8002caa <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	791b      	ldrb	r3, [r3, #4]
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d105      	bne.n	8002c96 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f7fe fe69 	bl	8001968 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2202      	movs	r2, #2
 8002c9a:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	b085      	sub	sp, #20
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
 8002cba:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	795b      	ldrb	r3, [r3, #5]
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d101      	bne.n	8002cd0 <HAL_DAC_Start+0x1e>
 8002ccc:	2302      	movs	r3, #2
 8002cce:	e050      	b.n	8002d72 <HAL_DAC_Start+0xc0>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2202      	movs	r2, #2
 8002cda:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	6819      	ldr	r1, [r3, #0]
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	409a      	lsls	r2, r3
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	430a      	orrs	r2, r1
 8002cee:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d11a      	bne.n	8002d2c <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0304 	and.w	r3, r3, #4
 8002d00:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002d0c:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2b04      	cmp	r3, #4
 8002d12:	d127      	bne.n	8002d64 <HAL_DAC_Start+0xb2>
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	2b38      	cmp	r3, #56	; 0x38
 8002d18:	d124      	bne.n	8002d64 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	685a      	ldr	r2, [r3, #4]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f042 0201 	orr.w	r2, r2, #1
 8002d28:	605a      	str	r2, [r3, #4]
 8002d2a:	e01b      	b.n	8002d64 <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d36:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 8002d42:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d4a:	d10b      	bne.n	8002d64 <HAL_DAC_Start+0xb2>
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8002d52:	d107      	bne.n	8002d64 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	685a      	ldr	r2, [r3, #4]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f042 0202 	orr.w	r2, r2, #2
 8002d62:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8002d70:	2300      	movs	r3, #0
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3714      	adds	r7, #20
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr

08002d7e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8002d7e:	b480      	push	{r7}
 8002d80:	b087      	sub	sp, #28
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	60f8      	str	r0, [r7, #12]
 8002d86:	60b9      	str	r1, [r7, #8]
 8002d88:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	617b      	str	r3, [r7, #20]
 8002d8e:	2300      	movs	r3, #0
 8002d90:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	795b      	ldrb	r3, [r3, #5]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d101      	bne.n	8002d9e <HAL_DAC_ConfigChannel+0x20>
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	e036      	b.n	8002e0c <HAL_DAC_ConfigChannel+0x8e>
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2201      	movs	r2, #1
 8002da2:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2202      	movs	r2, #2
 8002da8:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002db2:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	697a      	ldr	r2, [r7, #20]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8002dd0:	693a      	ldr	r2, [r7, #16]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd8:	697a      	ldr	r2, [r7, #20]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	697a      	ldr	r2, [r7, #20]
 8002de4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	6819      	ldr	r1, [r3, #0]
 8002dec:	22c0      	movs	r2, #192	; 0xc0
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	fa02 f303 	lsl.w	r3, r2, r3
 8002df4:	43da      	mvns	r2, r3
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	400a      	ands	r2, r1
 8002dfc:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2201      	movs	r2, #1
 8002e02:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8002e0a:	2300      	movs	r3, #0
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	371c      	adds	r7, #28
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b086      	sub	sp, #24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e20:	2300      	movs	r3, #0
 8002e22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e24:	f7ff fde4 	bl	80029f0 <HAL_GetTick>
 8002e28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d101      	bne.n	8002e34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e099      	b.n	8002f68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2202      	movs	r2, #2
 8002e40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f022 0201 	bic.w	r2, r2, #1
 8002e52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e54:	e00f      	b.n	8002e76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e56:	f7ff fdcb 	bl	80029f0 <HAL_GetTick>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	2b05      	cmp	r3, #5
 8002e62:	d908      	bls.n	8002e76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2220      	movs	r2, #32
 8002e68:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2203      	movs	r2, #3
 8002e6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e078      	b.n	8002f68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0301 	and.w	r3, r3, #1
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d1e8      	bne.n	8002e56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e8c:	697a      	ldr	r2, [r7, #20]
 8002e8e:	4b38      	ldr	r3, [pc, #224]	; (8002f70 <HAL_DMA_Init+0x158>)
 8002e90:	4013      	ands	r3, r2
 8002e92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	685a      	ldr	r2, [r3, #4]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ea2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	691b      	ldr	r3, [r3, #16]
 8002ea8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	699b      	ldr	r3, [r3, #24]
 8002eb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002eba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a1b      	ldr	r3, [r3, #32]
 8002ec0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ec2:	697a      	ldr	r2, [r7, #20]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ecc:	2b04      	cmp	r3, #4
 8002ece:	d107      	bne.n	8002ee0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	697a      	ldr	r2, [r7, #20]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	697a      	ldr	r2, [r7, #20]
 8002ee6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	695b      	ldr	r3, [r3, #20]
 8002eee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	f023 0307 	bic.w	r3, r3, #7
 8002ef6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002efc:	697a      	ldr	r2, [r7, #20]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f06:	2b04      	cmp	r3, #4
 8002f08:	d117      	bne.n	8002f3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f0e:	697a      	ldr	r2, [r7, #20]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d00e      	beq.n	8002f3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f000 fb09 	bl	8003534 <DMA_CheckFifoParam>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d008      	beq.n	8002f3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2240      	movs	r2, #64	; 0x40
 8002f2c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2201      	movs	r2, #1
 8002f32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002f36:	2301      	movs	r3, #1
 8002f38:	e016      	b.n	8002f68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	697a      	ldr	r2, [r7, #20]
 8002f40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f000 fac0 	bl	80034c8 <DMA_CalcBaseAndBitshift>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f50:	223f      	movs	r2, #63	; 0x3f
 8002f52:	409a      	lsls	r2, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2201      	movs	r2, #1
 8002f62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002f66:	2300      	movs	r3, #0
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3718      	adds	r7, #24
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	e010803f 	.word	0xe010803f

08002f74 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d101      	bne.n	8002f86 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e050      	b.n	8003028 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d101      	bne.n	8002f96 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002f92:	2302      	movs	r3, #2
 8002f94:	e048      	b.n	8003028 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f022 0201 	bic.w	r2, r2, #1
 8002fa4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	2200      	movs	r2, #0
 8002fac:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	2221      	movs	r2, #33	; 0x21
 8002fd4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 fa76 	bl	80034c8 <DMA_CalcBaseAndBitshift>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003008:	223f      	movs	r2, #63	; 0x3f
 800300a:	409a      	lsls	r2, r3
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3710      	adds	r7, #16
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b086      	sub	sp, #24
 8003034:	af00      	add	r7, sp, #0
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	60b9      	str	r1, [r7, #8]
 800303a:	607a      	str	r2, [r7, #4]
 800303c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800303e:	2300      	movs	r3, #0
 8003040:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003048:	2b01      	cmp	r3, #1
 800304a:	d101      	bne.n	8003050 <HAL_DMA_Start+0x20>
 800304c:	2302      	movs	r3, #2
 800304e:	e026      	b.n	800309e <HAL_DMA_Start+0x6e>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2201      	movs	r2, #1
 8003054:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800305e:	b2db      	uxtb	r3, r3
 8003060:	2b01      	cmp	r3, #1
 8003062:	d115      	bne.n	8003090 <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2202      	movs	r2, #2
 8003068:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	68b9      	ldr	r1, [r7, #8]
 8003078:	68f8      	ldr	r0, [r7, #12]
 800307a:	f000 f9f7 	bl	800346c <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f042 0201 	orr.w	r2, r2, #1
 800308c:	601a      	str	r2, [r3, #0]
 800308e:	e005      	b.n	800309c <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2200      	movs	r2, #0
 8003094:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003098:	2302      	movs	r3, #2
 800309a:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 800309c:	7dfb      	ldrb	r3, [r7, #23]
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3718      	adds	r7, #24
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}

080030a6 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030a6:	b580      	push	{r7, lr}
 80030a8:	b086      	sub	sp, #24
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	60f8      	str	r0, [r7, #12]
 80030ae:	60b9      	str	r1, [r7, #8]
 80030b0:	607a      	str	r2, [r7, #4]
 80030b2:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030b4:	2300      	movs	r3, #0
 80030b6:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030bc:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d101      	bne.n	80030cc <HAL_DMA_Start_IT+0x26>
 80030c8:	2302      	movs	r3, #2
 80030ca:	e040      	b.n	800314e <HAL_DMA_Start_IT+0xa8>
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d12f      	bne.n	8003140 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2202      	movs	r2, #2
 80030e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2200      	movs	r2, #0
 80030ec:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	68b9      	ldr	r1, [r7, #8]
 80030f4:	68f8      	ldr	r0, [r7, #12]
 80030f6:	f000 f9b9 	bl	800346c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030fe:	223f      	movs	r2, #63	; 0x3f
 8003100:	409a      	lsls	r2, r3
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f042 0216 	orr.w	r2, r2, #22
 8003114:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311a:	2b00      	cmp	r3, #0
 800311c:	d007      	beq.n	800312e <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f042 0208 	orr.w	r2, r2, #8
 800312c:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f042 0201 	orr.w	r2, r2, #1
 800313c:	601a      	str	r2, [r3, #0]
 800313e:	e005      	b.n	800314c <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2200      	movs	r2, #0
 8003144:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003148:	2302      	movs	r3, #2
 800314a:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800314c:	7dfb      	ldrb	r3, [r7, #23]
}
 800314e:	4618      	mov	r0, r3
 8003150:	3718      	adds	r7, #24
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
	...

08003158 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b086      	sub	sp, #24
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003160:	2300      	movs	r3, #0
 8003162:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003164:	4b92      	ldr	r3, [pc, #584]	; (80033b0 <HAL_DMA_IRQHandler+0x258>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a92      	ldr	r2, [pc, #584]	; (80033b4 <HAL_DMA_IRQHandler+0x25c>)
 800316a:	fba2 2303 	umull	r2, r3, r2, r3
 800316e:	0a9b      	lsrs	r3, r3, #10
 8003170:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003176:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003182:	2208      	movs	r2, #8
 8003184:	409a      	lsls	r2, r3
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	4013      	ands	r3, r2
 800318a:	2b00      	cmp	r3, #0
 800318c:	d01a      	beq.n	80031c4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0304 	and.w	r3, r3, #4
 8003198:	2b00      	cmp	r3, #0
 800319a:	d013      	beq.n	80031c4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f022 0204 	bic.w	r2, r2, #4
 80031aa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031b0:	2208      	movs	r2, #8
 80031b2:	409a      	lsls	r2, r3
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031bc:	f043 0201 	orr.w	r2, r3, #1
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031c8:	2201      	movs	r2, #1
 80031ca:	409a      	lsls	r2, r3
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	4013      	ands	r3, r2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d012      	beq.n	80031fa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	695b      	ldr	r3, [r3, #20]
 80031da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d00b      	beq.n	80031fa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031e6:	2201      	movs	r2, #1
 80031e8:	409a      	lsls	r2, r3
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031f2:	f043 0202 	orr.w	r2, r3, #2
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031fe:	2204      	movs	r2, #4
 8003200:	409a      	lsls	r2, r3
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	4013      	ands	r3, r2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d012      	beq.n	8003230 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0302 	and.w	r3, r3, #2
 8003214:	2b00      	cmp	r3, #0
 8003216:	d00b      	beq.n	8003230 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800321c:	2204      	movs	r2, #4
 800321e:	409a      	lsls	r2, r3
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003228:	f043 0204 	orr.w	r2, r3, #4
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003234:	2210      	movs	r2, #16
 8003236:	409a      	lsls	r2, r3
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	4013      	ands	r3, r2
 800323c:	2b00      	cmp	r3, #0
 800323e:	d043      	beq.n	80032c8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0308 	and.w	r3, r3, #8
 800324a:	2b00      	cmp	r3, #0
 800324c:	d03c      	beq.n	80032c8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003252:	2210      	movs	r2, #16
 8003254:	409a      	lsls	r2, r3
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d018      	beq.n	800329a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d108      	bne.n	8003288 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327a:	2b00      	cmp	r3, #0
 800327c:	d024      	beq.n	80032c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	4798      	blx	r3
 8003286:	e01f      	b.n	80032c8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800328c:	2b00      	cmp	r3, #0
 800328e:	d01b      	beq.n	80032c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	4798      	blx	r3
 8003298:	e016      	b.n	80032c8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d107      	bne.n	80032b8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f022 0208 	bic.w	r2, r2, #8
 80032b6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d003      	beq.n	80032c8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032cc:	2220      	movs	r2, #32
 80032ce:	409a      	lsls	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	4013      	ands	r3, r2
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	f000 808e 	beq.w	80033f6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0310 	and.w	r3, r3, #16
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	f000 8086 	beq.w	80033f6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ee:	2220      	movs	r2, #32
 80032f0:	409a      	lsls	r2, r3
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b05      	cmp	r3, #5
 8003300:	d136      	bne.n	8003370 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f022 0216 	bic.w	r2, r2, #22
 8003310:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	695a      	ldr	r2, [r3, #20]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003320:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003326:	2b00      	cmp	r3, #0
 8003328:	d103      	bne.n	8003332 <HAL_DMA_IRQHandler+0x1da>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800332e:	2b00      	cmp	r3, #0
 8003330:	d007      	beq.n	8003342 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f022 0208 	bic.w	r2, r2, #8
 8003340:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003346:	223f      	movs	r2, #63	; 0x3f
 8003348:	409a      	lsls	r2, r3
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003362:	2b00      	cmp	r3, #0
 8003364:	d07d      	beq.n	8003462 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	4798      	blx	r3
        }
        return;
 800336e:	e078      	b.n	8003462 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d01c      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d108      	bne.n	800339e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003390:	2b00      	cmp	r3, #0
 8003392:	d030      	beq.n	80033f6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	4798      	blx	r3
 800339c:	e02b      	b.n	80033f6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d027      	beq.n	80033f6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	4798      	blx	r3
 80033ae:	e022      	b.n	80033f6 <HAL_DMA_IRQHandler+0x29e>
 80033b0:	2000001c 	.word	0x2000001c
 80033b4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d10f      	bne.n	80033e6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 0210 	bic.w	r2, r2, #16
 80033d4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2201      	movs	r2, #1
 80033e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d032      	beq.n	8003464 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003402:	f003 0301 	and.w	r3, r3, #1
 8003406:	2b00      	cmp	r3, #0
 8003408:	d022      	beq.n	8003450 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2205      	movs	r2, #5
 800340e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f022 0201 	bic.w	r2, r2, #1
 8003420:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	3301      	adds	r3, #1
 8003426:	60bb      	str	r3, [r7, #8]
 8003428:	697a      	ldr	r2, [r7, #20]
 800342a:	429a      	cmp	r2, r3
 800342c:	d307      	bcc.n	800343e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0301 	and.w	r3, r3, #1
 8003438:	2b00      	cmp	r3, #0
 800343a:	d1f2      	bne.n	8003422 <HAL_DMA_IRQHandler+0x2ca>
 800343c:	e000      	b.n	8003440 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800343e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003454:	2b00      	cmp	r3, #0
 8003456:	d005      	beq.n	8003464 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	4798      	blx	r3
 8003460:	e000      	b.n	8003464 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003462:	bf00      	nop
    }
  }
}
 8003464:	3718      	adds	r7, #24
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop

0800346c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800346c:	b480      	push	{r7}
 800346e:	b085      	sub	sp, #20
 8003470:	af00      	add	r7, sp, #0
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	607a      	str	r2, [r7, #4]
 8003478:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003488:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	683a      	ldr	r2, [r7, #0]
 8003490:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	2b40      	cmp	r3, #64	; 0x40
 8003498:	d108      	bne.n	80034ac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	68ba      	ldr	r2, [r7, #8]
 80034a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80034aa:	e007      	b.n	80034bc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68ba      	ldr	r2, [r7, #8]
 80034b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	60da      	str	r2, [r3, #12]
}
 80034bc:	bf00      	nop
 80034be:	3714      	adds	r7, #20
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr

080034c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b085      	sub	sp, #20
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	3b10      	subs	r3, #16
 80034d8:	4a14      	ldr	r2, [pc, #80]	; (800352c <DMA_CalcBaseAndBitshift+0x64>)
 80034da:	fba2 2303 	umull	r2, r3, r2, r3
 80034de:	091b      	lsrs	r3, r3, #4
 80034e0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80034e2:	4a13      	ldr	r2, [pc, #76]	; (8003530 <DMA_CalcBaseAndBitshift+0x68>)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	4413      	add	r3, r2
 80034e8:	781b      	ldrb	r3, [r3, #0]
 80034ea:	461a      	mov	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2b03      	cmp	r3, #3
 80034f4:	d909      	bls.n	800350a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80034fe:	f023 0303 	bic.w	r3, r3, #3
 8003502:	1d1a      	adds	r2, r3, #4
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	659a      	str	r2, [r3, #88]	; 0x58
 8003508:	e007      	b.n	800351a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003512:	f023 0303 	bic.w	r3, r3, #3
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800351e:	4618      	mov	r0, r3
 8003520:	3714      	adds	r7, #20
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	aaaaaaab 	.word	0xaaaaaaab
 8003530:	08007d4c 	.word	0x08007d4c

08003534 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003534:	b480      	push	{r7}
 8003536:	b085      	sub	sp, #20
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800353c:	2300      	movs	r3, #0
 800353e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003544:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	699b      	ldr	r3, [r3, #24]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d11f      	bne.n	800358e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	2b03      	cmp	r3, #3
 8003552:	d855      	bhi.n	8003600 <DMA_CheckFifoParam+0xcc>
 8003554:	a201      	add	r2, pc, #4	; (adr r2, 800355c <DMA_CheckFifoParam+0x28>)
 8003556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800355a:	bf00      	nop
 800355c:	0800356d 	.word	0x0800356d
 8003560:	0800357f 	.word	0x0800357f
 8003564:	0800356d 	.word	0x0800356d
 8003568:	08003601 	.word	0x08003601
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003570:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003574:	2b00      	cmp	r3, #0
 8003576:	d045      	beq.n	8003604 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800357c:	e042      	b.n	8003604 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003582:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003586:	d13f      	bne.n	8003608 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800358c:	e03c      	b.n	8003608 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	699b      	ldr	r3, [r3, #24]
 8003592:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003596:	d121      	bne.n	80035dc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	2b03      	cmp	r3, #3
 800359c:	d836      	bhi.n	800360c <DMA_CheckFifoParam+0xd8>
 800359e:	a201      	add	r2, pc, #4	; (adr r2, 80035a4 <DMA_CheckFifoParam+0x70>)
 80035a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035a4:	080035b5 	.word	0x080035b5
 80035a8:	080035bb 	.word	0x080035bb
 80035ac:	080035b5 	.word	0x080035b5
 80035b0:	080035cd 	.word	0x080035cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	73fb      	strb	r3, [r7, #15]
      break;
 80035b8:	e02f      	b.n	800361a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d024      	beq.n	8003610 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035ca:	e021      	b.n	8003610 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80035d4:	d11e      	bne.n	8003614 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80035da:	e01b      	b.n	8003614 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d902      	bls.n	80035e8 <DMA_CheckFifoParam+0xb4>
 80035e2:	2b03      	cmp	r3, #3
 80035e4:	d003      	beq.n	80035ee <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80035e6:	e018      	b.n	800361a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	73fb      	strb	r3, [r7, #15]
      break;
 80035ec:	e015      	b.n	800361a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00e      	beq.n	8003618 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	73fb      	strb	r3, [r7, #15]
      break;
 80035fe:	e00b      	b.n	8003618 <DMA_CheckFifoParam+0xe4>
      break;
 8003600:	bf00      	nop
 8003602:	e00a      	b.n	800361a <DMA_CheckFifoParam+0xe6>
      break;
 8003604:	bf00      	nop
 8003606:	e008      	b.n	800361a <DMA_CheckFifoParam+0xe6>
      break;
 8003608:	bf00      	nop
 800360a:	e006      	b.n	800361a <DMA_CheckFifoParam+0xe6>
      break;
 800360c:	bf00      	nop
 800360e:	e004      	b.n	800361a <DMA_CheckFifoParam+0xe6>
      break;
 8003610:	bf00      	nop
 8003612:	e002      	b.n	800361a <DMA_CheckFifoParam+0xe6>
      break;   
 8003614:	bf00      	nop
 8003616:	e000      	b.n	800361a <DMA_CheckFifoParam+0xe6>
      break;
 8003618:	bf00      	nop
    }
  } 
  
  return status; 
 800361a:	7bfb      	ldrb	r3, [r7, #15]
}
 800361c:	4618      	mov	r0, r3
 800361e:	3714      	adds	r7, #20
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr

08003628 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003628:	b480      	push	{r7}
 800362a:	b089      	sub	sp, #36	; 0x24
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003632:	2300      	movs	r3, #0
 8003634:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003636:	2300      	movs	r3, #0
 8003638:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800363a:	2300      	movs	r3, #0
 800363c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800363e:	2300      	movs	r3, #0
 8003640:	61fb      	str	r3, [r7, #28]
 8003642:	e165      	b.n	8003910 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003644:	2201      	movs	r2, #1
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	fa02 f303 	lsl.w	r3, r2, r3
 800364c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	697a      	ldr	r2, [r7, #20]
 8003654:	4013      	ands	r3, r2
 8003656:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003658:	693a      	ldr	r2, [r7, #16]
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	429a      	cmp	r2, r3
 800365e:	f040 8154 	bne.w	800390a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	2b01      	cmp	r3, #1
 8003668:	d00b      	beq.n	8003682 <HAL_GPIO_Init+0x5a>
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	2b02      	cmp	r3, #2
 8003670:	d007      	beq.n	8003682 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003676:	2b11      	cmp	r3, #17
 8003678:	d003      	beq.n	8003682 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	2b12      	cmp	r3, #18
 8003680:	d130      	bne.n	80036e4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	005b      	lsls	r3, r3, #1
 800368c:	2203      	movs	r2, #3
 800368e:	fa02 f303 	lsl.w	r3, r2, r3
 8003692:	43db      	mvns	r3, r3
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	4013      	ands	r3, r2
 8003698:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	68da      	ldr	r2, [r3, #12]
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	fa02 f303 	lsl.w	r3, r2, r3
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	69ba      	ldr	r2, [r7, #24]
 80036b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036b8:	2201      	movs	r2, #1
 80036ba:	69fb      	ldr	r3, [r7, #28]
 80036bc:	fa02 f303 	lsl.w	r3, r2, r3
 80036c0:	43db      	mvns	r3, r3
 80036c2:	69ba      	ldr	r2, [r7, #24]
 80036c4:	4013      	ands	r3, r2
 80036c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	091b      	lsrs	r3, r3, #4
 80036ce:	f003 0201 	and.w	r2, r3, #1
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	fa02 f303 	lsl.w	r3, r2, r3
 80036d8:	69ba      	ldr	r2, [r7, #24]
 80036da:	4313      	orrs	r3, r2
 80036dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	005b      	lsls	r3, r3, #1
 80036ee:	2203      	movs	r2, #3
 80036f0:	fa02 f303 	lsl.w	r3, r2, r3
 80036f4:	43db      	mvns	r3, r3
 80036f6:	69ba      	ldr	r2, [r7, #24]
 80036f8:	4013      	ands	r3, r2
 80036fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	005b      	lsls	r3, r3, #1
 8003704:	fa02 f303 	lsl.w	r3, r2, r3
 8003708:	69ba      	ldr	r2, [r7, #24]
 800370a:	4313      	orrs	r3, r2
 800370c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	69ba      	ldr	r2, [r7, #24]
 8003712:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	2b02      	cmp	r3, #2
 800371a:	d003      	beq.n	8003724 <HAL_GPIO_Init+0xfc>
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	2b12      	cmp	r3, #18
 8003722:	d123      	bne.n	800376c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	08da      	lsrs	r2, r3, #3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	3208      	adds	r2, #8
 800372c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003730:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	f003 0307 	and.w	r3, r3, #7
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	220f      	movs	r2, #15
 800373c:	fa02 f303 	lsl.w	r3, r2, r3
 8003740:	43db      	mvns	r3, r3
 8003742:	69ba      	ldr	r2, [r7, #24]
 8003744:	4013      	ands	r3, r2
 8003746:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	691a      	ldr	r2, [r3, #16]
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	f003 0307 	and.w	r3, r3, #7
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	fa02 f303 	lsl.w	r3, r2, r3
 8003758:	69ba      	ldr	r2, [r7, #24]
 800375a:	4313      	orrs	r3, r2
 800375c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	08da      	lsrs	r2, r3, #3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	3208      	adds	r2, #8
 8003766:	69b9      	ldr	r1, [r7, #24]
 8003768:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	005b      	lsls	r3, r3, #1
 8003776:	2203      	movs	r2, #3
 8003778:	fa02 f303 	lsl.w	r3, r2, r3
 800377c:	43db      	mvns	r3, r3
 800377e:	69ba      	ldr	r2, [r7, #24]
 8003780:	4013      	ands	r3, r2
 8003782:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f003 0203 	and.w	r2, r3, #3
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	005b      	lsls	r3, r3, #1
 8003790:	fa02 f303 	lsl.w	r3, r2, r3
 8003794:	69ba      	ldr	r2, [r7, #24]
 8003796:	4313      	orrs	r3, r2
 8003798:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	69ba      	ldr	r2, [r7, #24]
 800379e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	f000 80ae 	beq.w	800390a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037ae:	2300      	movs	r3, #0
 80037b0:	60fb      	str	r3, [r7, #12]
 80037b2:	4b5c      	ldr	r3, [pc, #368]	; (8003924 <HAL_GPIO_Init+0x2fc>)
 80037b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037b6:	4a5b      	ldr	r2, [pc, #364]	; (8003924 <HAL_GPIO_Init+0x2fc>)
 80037b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037bc:	6453      	str	r3, [r2, #68]	; 0x44
 80037be:	4b59      	ldr	r3, [pc, #356]	; (8003924 <HAL_GPIO_Init+0x2fc>)
 80037c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037c6:	60fb      	str	r3, [r7, #12]
 80037c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80037ca:	4a57      	ldr	r2, [pc, #348]	; (8003928 <HAL_GPIO_Init+0x300>)
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	089b      	lsrs	r3, r3, #2
 80037d0:	3302      	adds	r3, #2
 80037d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	f003 0303 	and.w	r3, r3, #3
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	220f      	movs	r2, #15
 80037e2:	fa02 f303 	lsl.w	r3, r2, r3
 80037e6:	43db      	mvns	r3, r3
 80037e8:	69ba      	ldr	r2, [r7, #24]
 80037ea:	4013      	ands	r3, r2
 80037ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a4e      	ldr	r2, [pc, #312]	; (800392c <HAL_GPIO_Init+0x304>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d025      	beq.n	8003842 <HAL_GPIO_Init+0x21a>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a4d      	ldr	r2, [pc, #308]	; (8003930 <HAL_GPIO_Init+0x308>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d01f      	beq.n	800383e <HAL_GPIO_Init+0x216>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a4c      	ldr	r2, [pc, #304]	; (8003934 <HAL_GPIO_Init+0x30c>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d019      	beq.n	800383a <HAL_GPIO_Init+0x212>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a4b      	ldr	r2, [pc, #300]	; (8003938 <HAL_GPIO_Init+0x310>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d013      	beq.n	8003836 <HAL_GPIO_Init+0x20e>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a4a      	ldr	r2, [pc, #296]	; (800393c <HAL_GPIO_Init+0x314>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d00d      	beq.n	8003832 <HAL_GPIO_Init+0x20a>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a49      	ldr	r2, [pc, #292]	; (8003940 <HAL_GPIO_Init+0x318>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d007      	beq.n	800382e <HAL_GPIO_Init+0x206>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a48      	ldr	r2, [pc, #288]	; (8003944 <HAL_GPIO_Init+0x31c>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d101      	bne.n	800382a <HAL_GPIO_Init+0x202>
 8003826:	2306      	movs	r3, #6
 8003828:	e00c      	b.n	8003844 <HAL_GPIO_Init+0x21c>
 800382a:	2307      	movs	r3, #7
 800382c:	e00a      	b.n	8003844 <HAL_GPIO_Init+0x21c>
 800382e:	2305      	movs	r3, #5
 8003830:	e008      	b.n	8003844 <HAL_GPIO_Init+0x21c>
 8003832:	2304      	movs	r3, #4
 8003834:	e006      	b.n	8003844 <HAL_GPIO_Init+0x21c>
 8003836:	2303      	movs	r3, #3
 8003838:	e004      	b.n	8003844 <HAL_GPIO_Init+0x21c>
 800383a:	2302      	movs	r3, #2
 800383c:	e002      	b.n	8003844 <HAL_GPIO_Init+0x21c>
 800383e:	2301      	movs	r3, #1
 8003840:	e000      	b.n	8003844 <HAL_GPIO_Init+0x21c>
 8003842:	2300      	movs	r3, #0
 8003844:	69fa      	ldr	r2, [r7, #28]
 8003846:	f002 0203 	and.w	r2, r2, #3
 800384a:	0092      	lsls	r2, r2, #2
 800384c:	4093      	lsls	r3, r2
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	4313      	orrs	r3, r2
 8003852:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003854:	4934      	ldr	r1, [pc, #208]	; (8003928 <HAL_GPIO_Init+0x300>)
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	089b      	lsrs	r3, r3, #2
 800385a:	3302      	adds	r3, #2
 800385c:	69ba      	ldr	r2, [r7, #24]
 800385e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003862:	4b39      	ldr	r3, [pc, #228]	; (8003948 <HAL_GPIO_Init+0x320>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	43db      	mvns	r3, r3
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	4013      	ands	r3, r2
 8003870:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d003      	beq.n	8003886 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800387e:	69ba      	ldr	r2, [r7, #24]
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	4313      	orrs	r3, r2
 8003884:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003886:	4a30      	ldr	r2, [pc, #192]	; (8003948 <HAL_GPIO_Init+0x320>)
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800388c:	4b2e      	ldr	r3, [pc, #184]	; (8003948 <HAL_GPIO_Init+0x320>)
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	43db      	mvns	r3, r3
 8003896:	69ba      	ldr	r2, [r7, #24]
 8003898:	4013      	ands	r3, r2
 800389a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d003      	beq.n	80038b0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80038a8:	69ba      	ldr	r2, [r7, #24]
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80038b0:	4a25      	ldr	r2, [pc, #148]	; (8003948 <HAL_GPIO_Init+0x320>)
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038b6:	4b24      	ldr	r3, [pc, #144]	; (8003948 <HAL_GPIO_Init+0x320>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	43db      	mvns	r3, r3
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	4013      	ands	r3, r2
 80038c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d003      	beq.n	80038da <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80038d2:	69ba      	ldr	r2, [r7, #24]
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038da:	4a1b      	ldr	r2, [pc, #108]	; (8003948 <HAL_GPIO_Init+0x320>)
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038e0:	4b19      	ldr	r3, [pc, #100]	; (8003948 <HAL_GPIO_Init+0x320>)
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	43db      	mvns	r3, r3
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	4013      	ands	r3, r2
 80038ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d003      	beq.n	8003904 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80038fc:	69ba      	ldr	r2, [r7, #24]
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	4313      	orrs	r3, r2
 8003902:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003904:	4a10      	ldr	r2, [pc, #64]	; (8003948 <HAL_GPIO_Init+0x320>)
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	3301      	adds	r3, #1
 800390e:	61fb      	str	r3, [r7, #28]
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	2b0f      	cmp	r3, #15
 8003914:	f67f ae96 	bls.w	8003644 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003918:	bf00      	nop
 800391a:	3724      	adds	r7, #36	; 0x24
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr
 8003924:	40023800 	.word	0x40023800
 8003928:	40013800 	.word	0x40013800
 800392c:	40020000 	.word	0x40020000
 8003930:	40020400 	.word	0x40020400
 8003934:	40020800 	.word	0x40020800
 8003938:	40020c00 	.word	0x40020c00
 800393c:	40021000 	.word	0x40021000
 8003940:	40021400 	.word	0x40021400
 8003944:	40021800 	.word	0x40021800
 8003948:	40013c00 	.word	0x40013c00

0800394c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800394c:	b480      	push	{r7}
 800394e:	b085      	sub	sp, #20
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	460b      	mov	r3, r1
 8003956:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	691a      	ldr	r2, [r3, #16]
 800395c:	887b      	ldrh	r3, [r7, #2]
 800395e:	4013      	ands	r3, r2
 8003960:	2b00      	cmp	r3, #0
 8003962:	d002      	beq.n	800396a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003964:	2301      	movs	r3, #1
 8003966:	73fb      	strb	r3, [r7, #15]
 8003968:	e001      	b.n	800396e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800396a:	2300      	movs	r3, #0
 800396c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800396e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003970:	4618      	mov	r0, r3
 8003972:	3714      	adds	r7, #20
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr

0800397c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	460b      	mov	r3, r1
 8003986:	807b      	strh	r3, [r7, #2]
 8003988:	4613      	mov	r3, r2
 800398a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800398c:	787b      	ldrb	r3, [r7, #1]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d003      	beq.n	800399a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003992:	887a      	ldrh	r2, [r7, #2]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003998:	e003      	b.n	80039a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800399a:	887b      	ldrh	r3, [r7, #2]
 800399c:	041a      	lsls	r2, r3, #16
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	619a      	str	r2, [r3, #24]
}
 80039a2:	bf00      	nop
 80039a4:	370c      	adds	r7, #12
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr
	...

080039b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	4603      	mov	r3, r0
 80039b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80039ba:	4b08      	ldr	r3, [pc, #32]	; (80039dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80039bc:	695a      	ldr	r2, [r3, #20]
 80039be:	88fb      	ldrh	r3, [r7, #6]
 80039c0:	4013      	ands	r3, r2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d006      	beq.n	80039d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80039c6:	4a05      	ldr	r2, [pc, #20]	; (80039dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80039c8:	88fb      	ldrh	r3, [r7, #6]
 80039ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80039cc:	88fb      	ldrh	r3, [r7, #6]
 80039ce:	4618      	mov	r0, r3
 80039d0:	f000 f806 	bl	80039e0 <HAL_GPIO_EXTI_Callback>
  }
}
 80039d4:	bf00      	nop
 80039d6:	3708      	adds	r7, #8
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	40013c00 	.word	0x40013c00

080039e0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	4603      	mov	r3, r0
 80039e8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80039ea:	bf00      	nop
 80039ec:	370c      	adds	r7, #12
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
	...

080039f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d101      	bne.n	8003a0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e0cc      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a0c:	4b68      	ldr	r3, [pc, #416]	; (8003bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 030f 	and.w	r3, r3, #15
 8003a14:	683a      	ldr	r2, [r7, #0]
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d90c      	bls.n	8003a34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a1a:	4b65      	ldr	r3, [pc, #404]	; (8003bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a1c:	683a      	ldr	r2, [r7, #0]
 8003a1e:	b2d2      	uxtb	r2, r2
 8003a20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a22:	4b63      	ldr	r3, [pc, #396]	; (8003bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 030f 	and.w	r3, r3, #15
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d001      	beq.n	8003a34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e0b8      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0302 	and.w	r3, r3, #2
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d020      	beq.n	8003a82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0304 	and.w	r3, r3, #4
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d005      	beq.n	8003a58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a4c:	4b59      	ldr	r3, [pc, #356]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	4a58      	ldr	r2, [pc, #352]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0308 	and.w	r3, r3, #8
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d005      	beq.n	8003a70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a64:	4b53      	ldr	r3, [pc, #332]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	4a52      	ldr	r2, [pc, #328]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003a6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a70:	4b50      	ldr	r3, [pc, #320]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	494d      	ldr	r1, [pc, #308]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d044      	beq.n	8003b18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d107      	bne.n	8003aa6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a96:	4b47      	ldr	r3, [pc, #284]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d119      	bne.n	8003ad6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e07f      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d003      	beq.n	8003ab6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ab2:	2b03      	cmp	r3, #3
 8003ab4:	d107      	bne.n	8003ac6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ab6:	4b3f      	ldr	r3, [pc, #252]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d109      	bne.n	8003ad6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e06f      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ac6:	4b3b      	ldr	r3, [pc, #236]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e067      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ad6:	4b37      	ldr	r3, [pc, #220]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	f023 0203 	bic.w	r2, r3, #3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	4934      	ldr	r1, [pc, #208]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ae8:	f7fe ff82 	bl	80029f0 <HAL_GetTick>
 8003aec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aee:	e00a      	b.n	8003b06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003af0:	f7fe ff7e 	bl	80029f0 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d901      	bls.n	8003b06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e04f      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b06:	4b2b      	ldr	r3, [pc, #172]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	f003 020c 	and.w	r2, r3, #12
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d1eb      	bne.n	8003af0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b18:	4b25      	ldr	r3, [pc, #148]	; (8003bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 030f 	and.w	r3, r3, #15
 8003b20:	683a      	ldr	r2, [r7, #0]
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d20c      	bcs.n	8003b40 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b26:	4b22      	ldr	r3, [pc, #136]	; (8003bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b28:	683a      	ldr	r2, [r7, #0]
 8003b2a:	b2d2      	uxtb	r2, r2
 8003b2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b2e:	4b20      	ldr	r3, [pc, #128]	; (8003bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 030f 	and.w	r3, r3, #15
 8003b36:	683a      	ldr	r2, [r7, #0]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d001      	beq.n	8003b40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e032      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0304 	and.w	r3, r3, #4
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d008      	beq.n	8003b5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b4c:	4b19      	ldr	r3, [pc, #100]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	4916      	ldr	r1, [pc, #88]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0308 	and.w	r3, r3, #8
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d009      	beq.n	8003b7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b6a:	4b12      	ldr	r3, [pc, #72]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	691b      	ldr	r3, [r3, #16]
 8003b76:	00db      	lsls	r3, r3, #3
 8003b78:	490e      	ldr	r1, [pc, #56]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b7e:	f000 f821 	bl	8003bc4 <HAL_RCC_GetSysClockFreq>
 8003b82:	4601      	mov	r1, r0
 8003b84:	4b0b      	ldr	r3, [pc, #44]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	091b      	lsrs	r3, r3, #4
 8003b8a:	f003 030f 	and.w	r3, r3, #15
 8003b8e:	4a0a      	ldr	r2, [pc, #40]	; (8003bb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b90:	5cd3      	ldrb	r3, [r2, r3]
 8003b92:	fa21 f303 	lsr.w	r3, r1, r3
 8003b96:	4a09      	ldr	r2, [pc, #36]	; (8003bbc <HAL_RCC_ClockConfig+0x1c4>)
 8003b98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003b9a:	4b09      	ldr	r3, [pc, #36]	; (8003bc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7fe fee2 	bl	8002968 <HAL_InitTick>

  return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3710      	adds	r7, #16
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	40023c00 	.word	0x40023c00
 8003bb4:	40023800 	.word	0x40023800
 8003bb8:	08007c34 	.word	0x08007c34
 8003bbc:	2000001c 	.word	0x2000001c
 8003bc0:	20000028 	.word	0x20000028

08003bc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bc6:	b085      	sub	sp, #20
 8003bc8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	607b      	str	r3, [r7, #4]
 8003bce:	2300      	movs	r3, #0
 8003bd0:	60fb      	str	r3, [r7, #12]
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bda:	4b50      	ldr	r3, [pc, #320]	; (8003d1c <HAL_RCC_GetSysClockFreq+0x158>)
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	f003 030c 	and.w	r3, r3, #12
 8003be2:	2b04      	cmp	r3, #4
 8003be4:	d007      	beq.n	8003bf6 <HAL_RCC_GetSysClockFreq+0x32>
 8003be6:	2b08      	cmp	r3, #8
 8003be8:	d008      	beq.n	8003bfc <HAL_RCC_GetSysClockFreq+0x38>
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	f040 808d 	bne.w	8003d0a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003bf0:	4b4b      	ldr	r3, [pc, #300]	; (8003d20 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003bf2:	60bb      	str	r3, [r7, #8]
       break;
 8003bf4:	e08c      	b.n	8003d10 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003bf6:	4b4b      	ldr	r3, [pc, #300]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x160>)
 8003bf8:	60bb      	str	r3, [r7, #8]
      break;
 8003bfa:	e089      	b.n	8003d10 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bfc:	4b47      	ldr	r3, [pc, #284]	; (8003d1c <HAL_RCC_GetSysClockFreq+0x158>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c04:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c06:	4b45      	ldr	r3, [pc, #276]	; (8003d1c <HAL_RCC_GetSysClockFreq+0x158>)
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d023      	beq.n	8003c5a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c12:	4b42      	ldr	r3, [pc, #264]	; (8003d1c <HAL_RCC_GetSysClockFreq+0x158>)
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	099b      	lsrs	r3, r3, #6
 8003c18:	f04f 0400 	mov.w	r4, #0
 8003c1c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003c20:	f04f 0200 	mov.w	r2, #0
 8003c24:	ea03 0501 	and.w	r5, r3, r1
 8003c28:	ea04 0602 	and.w	r6, r4, r2
 8003c2c:	4a3d      	ldr	r2, [pc, #244]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x160>)
 8003c2e:	fb02 f106 	mul.w	r1, r2, r6
 8003c32:	2200      	movs	r2, #0
 8003c34:	fb02 f205 	mul.w	r2, r2, r5
 8003c38:	440a      	add	r2, r1
 8003c3a:	493a      	ldr	r1, [pc, #232]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x160>)
 8003c3c:	fba5 0101 	umull	r0, r1, r5, r1
 8003c40:	1853      	adds	r3, r2, r1
 8003c42:	4619      	mov	r1, r3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f04f 0400 	mov.w	r4, #0
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	4623      	mov	r3, r4
 8003c4e:	f7fc ffd3 	bl	8000bf8 <__aeabi_uldivmod>
 8003c52:	4603      	mov	r3, r0
 8003c54:	460c      	mov	r4, r1
 8003c56:	60fb      	str	r3, [r7, #12]
 8003c58:	e049      	b.n	8003cee <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c5a:	4b30      	ldr	r3, [pc, #192]	; (8003d1c <HAL_RCC_GetSysClockFreq+0x158>)
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	099b      	lsrs	r3, r3, #6
 8003c60:	f04f 0400 	mov.w	r4, #0
 8003c64:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003c68:	f04f 0200 	mov.w	r2, #0
 8003c6c:	ea03 0501 	and.w	r5, r3, r1
 8003c70:	ea04 0602 	and.w	r6, r4, r2
 8003c74:	4629      	mov	r1, r5
 8003c76:	4632      	mov	r2, r6
 8003c78:	f04f 0300 	mov.w	r3, #0
 8003c7c:	f04f 0400 	mov.w	r4, #0
 8003c80:	0154      	lsls	r4, r2, #5
 8003c82:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003c86:	014b      	lsls	r3, r1, #5
 8003c88:	4619      	mov	r1, r3
 8003c8a:	4622      	mov	r2, r4
 8003c8c:	1b49      	subs	r1, r1, r5
 8003c8e:	eb62 0206 	sbc.w	r2, r2, r6
 8003c92:	f04f 0300 	mov.w	r3, #0
 8003c96:	f04f 0400 	mov.w	r4, #0
 8003c9a:	0194      	lsls	r4, r2, #6
 8003c9c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003ca0:	018b      	lsls	r3, r1, #6
 8003ca2:	1a5b      	subs	r3, r3, r1
 8003ca4:	eb64 0402 	sbc.w	r4, r4, r2
 8003ca8:	f04f 0100 	mov.w	r1, #0
 8003cac:	f04f 0200 	mov.w	r2, #0
 8003cb0:	00e2      	lsls	r2, r4, #3
 8003cb2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003cb6:	00d9      	lsls	r1, r3, #3
 8003cb8:	460b      	mov	r3, r1
 8003cba:	4614      	mov	r4, r2
 8003cbc:	195b      	adds	r3, r3, r5
 8003cbe:	eb44 0406 	adc.w	r4, r4, r6
 8003cc2:	f04f 0100 	mov.w	r1, #0
 8003cc6:	f04f 0200 	mov.w	r2, #0
 8003cca:	02a2      	lsls	r2, r4, #10
 8003ccc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003cd0:	0299      	lsls	r1, r3, #10
 8003cd2:	460b      	mov	r3, r1
 8003cd4:	4614      	mov	r4, r2
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	4621      	mov	r1, r4
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f04f 0400 	mov.w	r4, #0
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	4623      	mov	r3, r4
 8003ce4:	f7fc ff88 	bl	8000bf8 <__aeabi_uldivmod>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	460c      	mov	r4, r1
 8003cec:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003cee:	4b0b      	ldr	r3, [pc, #44]	; (8003d1c <HAL_RCC_GetSysClockFreq+0x158>)
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	0c1b      	lsrs	r3, r3, #16
 8003cf4:	f003 0303 	and.w	r3, r3, #3
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	005b      	lsls	r3, r3, #1
 8003cfc:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003cfe:	68fa      	ldr	r2, [r7, #12]
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d06:	60bb      	str	r3, [r7, #8]
      break;
 8003d08:	e002      	b.n	8003d10 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d0a:	4b05      	ldr	r3, [pc, #20]	; (8003d20 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003d0c:	60bb      	str	r3, [r7, #8]
      break;
 8003d0e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d10:	68bb      	ldr	r3, [r7, #8]
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3714      	adds	r7, #20
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	40023800 	.word	0x40023800
 8003d20:	00f42400 	.word	0x00f42400
 8003d24:	017d7840 	.word	0x017d7840

08003d28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d2c:	4b03      	ldr	r3, [pc, #12]	; (8003d3c <HAL_RCC_GetHCLKFreq+0x14>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	2000001c 	.word	0x2000001c

08003d40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003d44:	f7ff fff0 	bl	8003d28 <HAL_RCC_GetHCLKFreq>
 8003d48:	4601      	mov	r1, r0
 8003d4a:	4b05      	ldr	r3, [pc, #20]	; (8003d60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	0a9b      	lsrs	r3, r3, #10
 8003d50:	f003 0307 	and.w	r3, r3, #7
 8003d54:	4a03      	ldr	r2, [pc, #12]	; (8003d64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d56:	5cd3      	ldrb	r3, [r2, r3]
 8003d58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	40023800 	.word	0x40023800
 8003d64:	08007c44 	.word	0x08007c44

08003d68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003d6c:	f7ff ffdc 	bl	8003d28 <HAL_RCC_GetHCLKFreq>
 8003d70:	4601      	mov	r1, r0
 8003d72:	4b05      	ldr	r3, [pc, #20]	; (8003d88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	0b5b      	lsrs	r3, r3, #13
 8003d78:	f003 0307 	and.w	r3, r3, #7
 8003d7c:	4a03      	ldr	r2, [pc, #12]	; (8003d8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d7e:	5cd3      	ldrb	r3, [r2, r3]
 8003d80:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	40023800 	.word	0x40023800
 8003d8c:	08007c44 	.word	0x08007c44

08003d90 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b086      	sub	sp, #24
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0301 	and.w	r3, r3, #1
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d075      	beq.n	8003e94 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003da8:	4ba2      	ldr	r3, [pc, #648]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f003 030c 	and.w	r3, r3, #12
 8003db0:	2b04      	cmp	r3, #4
 8003db2:	d00c      	beq.n	8003dce <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003db4:	4b9f      	ldr	r3, [pc, #636]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003dbc:	2b08      	cmp	r3, #8
 8003dbe:	d112      	bne.n	8003de6 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dc0:	4b9c      	ldr	r3, [pc, #624]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dc8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003dcc:	d10b      	bne.n	8003de6 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dce:	4b99      	ldr	r3, [pc, #612]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d05b      	beq.n	8003e92 <HAL_RCC_OscConfig+0x102>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d157      	bne.n	8003e92 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e20b      	b.n	80041fe <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dee:	d106      	bne.n	8003dfe <HAL_RCC_OscConfig+0x6e>
 8003df0:	4b90      	ldr	r3, [pc, #576]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a8f      	ldr	r2, [pc, #572]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003df6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dfa:	6013      	str	r3, [r2, #0]
 8003dfc:	e01d      	b.n	8003e3a <HAL_RCC_OscConfig+0xaa>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e06:	d10c      	bne.n	8003e22 <HAL_RCC_OscConfig+0x92>
 8003e08:	4b8a      	ldr	r3, [pc, #552]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a89      	ldr	r2, [pc, #548]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003e0e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e12:	6013      	str	r3, [r2, #0]
 8003e14:	4b87      	ldr	r3, [pc, #540]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a86      	ldr	r2, [pc, #536]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003e1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e1e:	6013      	str	r3, [r2, #0]
 8003e20:	e00b      	b.n	8003e3a <HAL_RCC_OscConfig+0xaa>
 8003e22:	4b84      	ldr	r3, [pc, #528]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a83      	ldr	r2, [pc, #524]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003e28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e2c:	6013      	str	r3, [r2, #0]
 8003e2e:	4b81      	ldr	r3, [pc, #516]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a80      	ldr	r2, [pc, #512]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003e34:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e38:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d013      	beq.n	8003e6a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e42:	f7fe fdd5 	bl	80029f0 <HAL_GetTick>
 8003e46:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e48:	e008      	b.n	8003e5c <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e4a:	f7fe fdd1 	bl	80029f0 <HAL_GetTick>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	2b64      	cmp	r3, #100	; 0x64
 8003e56:	d901      	bls.n	8003e5c <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8003e58:	2303      	movs	r3, #3
 8003e5a:	e1d0      	b.n	80041fe <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e5c:	4b75      	ldr	r3, [pc, #468]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d0f0      	beq.n	8003e4a <HAL_RCC_OscConfig+0xba>
 8003e68:	e014      	b.n	8003e94 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e6a:	f7fe fdc1 	bl	80029f0 <HAL_GetTick>
 8003e6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e70:	e008      	b.n	8003e84 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e72:	f7fe fdbd 	bl	80029f0 <HAL_GetTick>
 8003e76:	4602      	mov	r2, r0
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	1ad3      	subs	r3, r2, r3
 8003e7c:	2b64      	cmp	r3, #100	; 0x64
 8003e7e:	d901      	bls.n	8003e84 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8003e80:	2303      	movs	r3, #3
 8003e82:	e1bc      	b.n	80041fe <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e84:	4b6b      	ldr	r3, [pc, #428]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d1f0      	bne.n	8003e72 <HAL_RCC_OscConfig+0xe2>
 8003e90:	e000      	b.n	8003e94 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e92:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 0302 	and.w	r3, r3, #2
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d063      	beq.n	8003f68 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003ea0:	4b64      	ldr	r3, [pc, #400]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f003 030c 	and.w	r3, r3, #12
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d00b      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003eac:	4b61      	ldr	r3, [pc, #388]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003eb4:	2b08      	cmp	r3, #8
 8003eb6:	d11c      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003eb8:	4b5e      	ldr	r3, [pc, #376]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d116      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ec4:	4b5b      	ldr	r3, [pc, #364]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0302 	and.w	r3, r3, #2
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d005      	beq.n	8003edc <HAL_RCC_OscConfig+0x14c>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d001      	beq.n	8003edc <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e190      	b.n	80041fe <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003edc:	4b55      	ldr	r3, [pc, #340]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	691b      	ldr	r3, [r3, #16]
 8003ee8:	00db      	lsls	r3, r3, #3
 8003eea:	4952      	ldr	r1, [pc, #328]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003eec:	4313      	orrs	r3, r2
 8003eee:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ef0:	e03a      	b.n	8003f68 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d020      	beq.n	8003f3c <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003efa:	4b4f      	ldr	r3, [pc, #316]	; (8004038 <HAL_RCC_OscConfig+0x2a8>)
 8003efc:	2201      	movs	r2, #1
 8003efe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f00:	f7fe fd76 	bl	80029f0 <HAL_GetTick>
 8003f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f06:	e008      	b.n	8003f1a <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f08:	f7fe fd72 	bl	80029f0 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d901      	bls.n	8003f1a <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e171      	b.n	80041fe <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f1a:	4b46      	ldr	r3, [pc, #280]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0302 	and.w	r3, r3, #2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d0f0      	beq.n	8003f08 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f26:	4b43      	ldr	r3, [pc, #268]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	00db      	lsls	r3, r3, #3
 8003f34:	493f      	ldr	r1, [pc, #252]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003f36:	4313      	orrs	r3, r2
 8003f38:	600b      	str	r3, [r1, #0]
 8003f3a:	e015      	b.n	8003f68 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f3c:	4b3e      	ldr	r3, [pc, #248]	; (8004038 <HAL_RCC_OscConfig+0x2a8>)
 8003f3e:	2200      	movs	r2, #0
 8003f40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f42:	f7fe fd55 	bl	80029f0 <HAL_GetTick>
 8003f46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f48:	e008      	b.n	8003f5c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f4a:	f7fe fd51 	bl	80029f0 <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d901      	bls.n	8003f5c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8003f58:	2303      	movs	r3, #3
 8003f5a:	e150      	b.n	80041fe <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f5c:	4b35      	ldr	r3, [pc, #212]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0302 	and.w	r3, r3, #2
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d1f0      	bne.n	8003f4a <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0308 	and.w	r3, r3, #8
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d030      	beq.n	8003fd6 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	695b      	ldr	r3, [r3, #20]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d016      	beq.n	8003faa <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f7c:	4b2f      	ldr	r3, [pc, #188]	; (800403c <HAL_RCC_OscConfig+0x2ac>)
 8003f7e:	2201      	movs	r2, #1
 8003f80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f82:	f7fe fd35 	bl	80029f0 <HAL_GetTick>
 8003f86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f88:	e008      	b.n	8003f9c <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f8a:	f7fe fd31 	bl	80029f0 <HAL_GetTick>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	1ad3      	subs	r3, r2, r3
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d901      	bls.n	8003f9c <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8003f98:	2303      	movs	r3, #3
 8003f9a:	e130      	b.n	80041fe <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f9c:	4b25      	ldr	r3, [pc, #148]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003f9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fa0:	f003 0302 	and.w	r3, r3, #2
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d0f0      	beq.n	8003f8a <HAL_RCC_OscConfig+0x1fa>
 8003fa8:	e015      	b.n	8003fd6 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003faa:	4b24      	ldr	r3, [pc, #144]	; (800403c <HAL_RCC_OscConfig+0x2ac>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fb0:	f7fe fd1e 	bl	80029f0 <HAL_GetTick>
 8003fb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fb6:	e008      	b.n	8003fca <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fb8:	f7fe fd1a 	bl	80029f0 <HAL_GetTick>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d901      	bls.n	8003fca <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e119      	b.n	80041fe <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fca:	4b1a      	ldr	r3, [pc, #104]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003fcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fce:	f003 0302 	and.w	r3, r3, #2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d1f0      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0304 	and.w	r3, r3, #4
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	f000 809f 	beq.w	8004122 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fe8:	4b12      	ldr	r3, [pc, #72]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d10f      	bne.n	8004014 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	60fb      	str	r3, [r7, #12]
 8003ff8:	4b0e      	ldr	r3, [pc, #56]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffc:	4a0d      	ldr	r2, [pc, #52]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8003ffe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004002:	6413      	str	r3, [r2, #64]	; 0x40
 8004004:	4b0b      	ldr	r3, [pc, #44]	; (8004034 <HAL_RCC_OscConfig+0x2a4>)
 8004006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004008:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800400c:	60fb      	str	r3, [r7, #12]
 800400e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004010:	2301      	movs	r3, #1
 8004012:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004014:	4b0a      	ldr	r3, [pc, #40]	; (8004040 <HAL_RCC_OscConfig+0x2b0>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800401c:	2b00      	cmp	r3, #0
 800401e:	d120      	bne.n	8004062 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004020:	4b07      	ldr	r3, [pc, #28]	; (8004040 <HAL_RCC_OscConfig+0x2b0>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a06      	ldr	r2, [pc, #24]	; (8004040 <HAL_RCC_OscConfig+0x2b0>)
 8004026:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800402a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800402c:	f7fe fce0 	bl	80029f0 <HAL_GetTick>
 8004030:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004032:	e010      	b.n	8004056 <HAL_RCC_OscConfig+0x2c6>
 8004034:	40023800 	.word	0x40023800
 8004038:	42470000 	.word	0x42470000
 800403c:	42470e80 	.word	0x42470e80
 8004040:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004044:	f7fe fcd4 	bl	80029f0 <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	2b02      	cmp	r3, #2
 8004050:	d901      	bls.n	8004056 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e0d3      	b.n	80041fe <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004056:	4b6c      	ldr	r3, [pc, #432]	; (8004208 <HAL_RCC_OscConfig+0x478>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800405e:	2b00      	cmp	r3, #0
 8004060:	d0f0      	beq.n	8004044 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	2b01      	cmp	r3, #1
 8004068:	d106      	bne.n	8004078 <HAL_RCC_OscConfig+0x2e8>
 800406a:	4b68      	ldr	r3, [pc, #416]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 800406c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800406e:	4a67      	ldr	r2, [pc, #412]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 8004070:	f043 0301 	orr.w	r3, r3, #1
 8004074:	6713      	str	r3, [r2, #112]	; 0x70
 8004076:	e01c      	b.n	80040b2 <HAL_RCC_OscConfig+0x322>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	2b05      	cmp	r3, #5
 800407e:	d10c      	bne.n	800409a <HAL_RCC_OscConfig+0x30a>
 8004080:	4b62      	ldr	r3, [pc, #392]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 8004082:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004084:	4a61      	ldr	r2, [pc, #388]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 8004086:	f043 0304 	orr.w	r3, r3, #4
 800408a:	6713      	str	r3, [r2, #112]	; 0x70
 800408c:	4b5f      	ldr	r3, [pc, #380]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 800408e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004090:	4a5e      	ldr	r2, [pc, #376]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 8004092:	f043 0301 	orr.w	r3, r3, #1
 8004096:	6713      	str	r3, [r2, #112]	; 0x70
 8004098:	e00b      	b.n	80040b2 <HAL_RCC_OscConfig+0x322>
 800409a:	4b5c      	ldr	r3, [pc, #368]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 800409c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800409e:	4a5b      	ldr	r2, [pc, #364]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 80040a0:	f023 0301 	bic.w	r3, r3, #1
 80040a4:	6713      	str	r3, [r2, #112]	; 0x70
 80040a6:	4b59      	ldr	r3, [pc, #356]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 80040a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040aa:	4a58      	ldr	r2, [pc, #352]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 80040ac:	f023 0304 	bic.w	r3, r3, #4
 80040b0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d015      	beq.n	80040e6 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ba:	f7fe fc99 	bl	80029f0 <HAL_GetTick>
 80040be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040c0:	e00a      	b.n	80040d8 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040c2:	f7fe fc95 	bl	80029f0 <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d901      	bls.n	80040d8 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e092      	b.n	80041fe <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040d8:	4b4c      	ldr	r3, [pc, #304]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 80040da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040dc:	f003 0302 	and.w	r3, r3, #2
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d0ee      	beq.n	80040c2 <HAL_RCC_OscConfig+0x332>
 80040e4:	e014      	b.n	8004110 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040e6:	f7fe fc83 	bl	80029f0 <HAL_GetTick>
 80040ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040ec:	e00a      	b.n	8004104 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040ee:	f7fe fc7f 	bl	80029f0 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d901      	bls.n	8004104 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	e07c      	b.n	80041fe <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004104:	4b41      	ldr	r3, [pc, #260]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 8004106:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004108:	f003 0302 	and.w	r3, r3, #2
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1ee      	bne.n	80040ee <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004110:	7dfb      	ldrb	r3, [r7, #23]
 8004112:	2b01      	cmp	r3, #1
 8004114:	d105      	bne.n	8004122 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004116:	4b3d      	ldr	r3, [pc, #244]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 8004118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411a:	4a3c      	ldr	r2, [pc, #240]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 800411c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004120:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d068      	beq.n	80041fc <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800412a:	4b38      	ldr	r3, [pc, #224]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f003 030c 	and.w	r3, r3, #12
 8004132:	2b08      	cmp	r3, #8
 8004134:	d060      	beq.n	80041f8 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	699b      	ldr	r3, [r3, #24]
 800413a:	2b02      	cmp	r3, #2
 800413c:	d145      	bne.n	80041ca <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800413e:	4b34      	ldr	r3, [pc, #208]	; (8004210 <HAL_RCC_OscConfig+0x480>)
 8004140:	2200      	movs	r2, #0
 8004142:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004144:	f7fe fc54 	bl	80029f0 <HAL_GetTick>
 8004148:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800414a:	e008      	b.n	800415e <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800414c:	f7fe fc50 	bl	80029f0 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b02      	cmp	r3, #2
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e04f      	b.n	80041fe <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800415e:	4b2b      	ldr	r3, [pc, #172]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d1f0      	bne.n	800414c <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	69da      	ldr	r2, [r3, #28]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a1b      	ldr	r3, [r3, #32]
 8004172:	431a      	orrs	r2, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004178:	019b      	lsls	r3, r3, #6
 800417a:	431a      	orrs	r2, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004180:	085b      	lsrs	r3, r3, #1
 8004182:	3b01      	subs	r3, #1
 8004184:	041b      	lsls	r3, r3, #16
 8004186:	431a      	orrs	r2, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800418c:	061b      	lsls	r3, r3, #24
 800418e:	431a      	orrs	r2, r3
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004194:	071b      	lsls	r3, r3, #28
 8004196:	491d      	ldr	r1, [pc, #116]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 8004198:	4313      	orrs	r3, r2
 800419a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800419c:	4b1c      	ldr	r3, [pc, #112]	; (8004210 <HAL_RCC_OscConfig+0x480>)
 800419e:	2201      	movs	r2, #1
 80041a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041a2:	f7fe fc25 	bl	80029f0 <HAL_GetTick>
 80041a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041a8:	e008      	b.n	80041bc <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041aa:	f7fe fc21 	bl	80029f0 <HAL_GetTick>
 80041ae:	4602      	mov	r2, r0
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	2b02      	cmp	r3, #2
 80041b6:	d901      	bls.n	80041bc <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80041b8:	2303      	movs	r3, #3
 80041ba:	e020      	b.n	80041fe <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041bc:	4b13      	ldr	r3, [pc, #76]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d0f0      	beq.n	80041aa <HAL_RCC_OscConfig+0x41a>
 80041c8:	e018      	b.n	80041fc <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041ca:	4b11      	ldr	r3, [pc, #68]	; (8004210 <HAL_RCC_OscConfig+0x480>)
 80041cc:	2200      	movs	r2, #0
 80041ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d0:	f7fe fc0e 	bl	80029f0 <HAL_GetTick>
 80041d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041d6:	e008      	b.n	80041ea <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041d8:	f7fe fc0a 	bl	80029f0 <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d901      	bls.n	80041ea <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e009      	b.n	80041fe <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041ea:	4b08      	ldr	r3, [pc, #32]	; (800420c <HAL_RCC_OscConfig+0x47c>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d1f0      	bne.n	80041d8 <HAL_RCC_OscConfig+0x448>
 80041f6:	e001      	b.n	80041fc <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e000      	b.n	80041fe <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3718      	adds	r7, #24
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	40007000 	.word	0x40007000
 800420c:	40023800 	.word	0x40023800
 8004210:	42470060 	.word	0x42470060

08004214 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d101      	bne.n	8004226 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e01d      	b.n	8004262 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800422c:	b2db      	uxtb	r3, r3
 800422e:	2b00      	cmp	r3, #0
 8004230:	d106      	bne.n	8004240 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f7fd fbd8 	bl	80019f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2202      	movs	r2, #2
 8004244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	3304      	adds	r3, #4
 8004250:	4619      	mov	r1, r3
 8004252:	4610      	mov	r0, r2
 8004254:	f000 fb4e 	bl	80048f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004260:	2300      	movs	r3, #0
}
 8004262:	4618      	mov	r0, r3
 8004264:	3708      	adds	r7, #8
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}

0800426a <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800426a:	b480      	push	{r7}
 800426c:	b085      	sub	sp, #20
 800426e:	af00      	add	r7, sp, #0
 8004270:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2202      	movs	r2, #2
 8004276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f003 0307 	and.w	r3, r3, #7
 8004284:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2b06      	cmp	r3, #6
 800428a:	d007      	beq.n	800429c <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f042 0201 	orr.w	r2, r2, #1
 800429a:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3714      	adds	r7, #20
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr

080042b2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042b2:	b580      	push	{r7, lr}
 80042b4:	b082      	sub	sp, #8
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d101      	bne.n	80042c4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e01d      	b.n	8004300 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d106      	bne.n	80042de <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 f815 	bl	8004308 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2202      	movs	r2, #2
 80042e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	3304      	adds	r3, #4
 80042ee:	4619      	mov	r1, r3
 80042f0:	4610      	mov	r0, r2
 80042f2:	f000 faff 	bl	80048f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2201      	movs	r2, #1
 80042fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042fe:	2300      	movs	r3, #0
}
 8004300:	4618      	mov	r0, r3
 8004302:	3708      	adds	r7, #8
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}

08004308 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004310:	bf00      	nop
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr

0800431c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2201      	movs	r2, #1
 800432c:	6839      	ldr	r1, [r7, #0]
 800432e:	4618      	mov	r0, r3
 8004330:	f000 fdca 	bl	8004ec8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a15      	ldr	r2, [pc, #84]	; (8004390 <HAL_TIM_PWM_Start+0x74>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d004      	beq.n	8004348 <HAL_TIM_PWM_Start+0x2c>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a14      	ldr	r2, [pc, #80]	; (8004394 <HAL_TIM_PWM_Start+0x78>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d101      	bne.n	800434c <HAL_TIM_PWM_Start+0x30>
 8004348:	2301      	movs	r3, #1
 800434a:	e000      	b.n	800434e <HAL_TIM_PWM_Start+0x32>
 800434c:	2300      	movs	r3, #0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d007      	beq.n	8004362 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004360:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	f003 0307 	and.w	r3, r3, #7
 800436c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2b06      	cmp	r3, #6
 8004372:	d007      	beq.n	8004384 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f042 0201 	orr.w	r2, r2, #1
 8004382:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004384:	2300      	movs	r3, #0
}
 8004386:	4618      	mov	r0, r3
 8004388:	3710      	adds	r7, #16
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	40010000 	.word	0x40010000
 8004394:	40010400 	.word	0x40010400

08004398 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	691b      	ldr	r3, [r3, #16]
 80043a6:	f003 0302 	and.w	r3, r3, #2
 80043aa:	2b02      	cmp	r3, #2
 80043ac:	d122      	bne.n	80043f4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	f003 0302 	and.w	r3, r3, #2
 80043b8:	2b02      	cmp	r3, #2
 80043ba:	d11b      	bne.n	80043f4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f06f 0202 	mvn.w	r2, #2
 80043c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	699b      	ldr	r3, [r3, #24]
 80043d2:	f003 0303 	and.w	r3, r3, #3
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d003      	beq.n	80043e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 fa6b 	bl	80048b6 <HAL_TIM_IC_CaptureCallback>
 80043e0:	e005      	b.n	80043ee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 fa5d 	bl	80048a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f000 fa6e 	bl	80048ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	f003 0304 	and.w	r3, r3, #4
 80043fe:	2b04      	cmp	r3, #4
 8004400:	d122      	bne.n	8004448 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	68db      	ldr	r3, [r3, #12]
 8004408:	f003 0304 	and.w	r3, r3, #4
 800440c:	2b04      	cmp	r3, #4
 800440e:	d11b      	bne.n	8004448 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f06f 0204 	mvn.w	r2, #4
 8004418:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2202      	movs	r2, #2
 800441e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	699b      	ldr	r3, [r3, #24]
 8004426:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800442a:	2b00      	cmp	r3, #0
 800442c:	d003      	beq.n	8004436 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f000 fa41 	bl	80048b6 <HAL_TIM_IC_CaptureCallback>
 8004434:	e005      	b.n	8004442 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f000 fa33 	bl	80048a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f000 fa44 	bl	80048ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	691b      	ldr	r3, [r3, #16]
 800444e:	f003 0308 	and.w	r3, r3, #8
 8004452:	2b08      	cmp	r3, #8
 8004454:	d122      	bne.n	800449c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	f003 0308 	and.w	r3, r3, #8
 8004460:	2b08      	cmp	r3, #8
 8004462:	d11b      	bne.n	800449c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f06f 0208 	mvn.w	r2, #8
 800446c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2204      	movs	r2, #4
 8004472:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	69db      	ldr	r3, [r3, #28]
 800447a:	f003 0303 	and.w	r3, r3, #3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d003      	beq.n	800448a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 fa17 	bl	80048b6 <HAL_TIM_IC_CaptureCallback>
 8004488:	e005      	b.n	8004496 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 fa09 	bl	80048a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f000 fa1a 	bl	80048ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	691b      	ldr	r3, [r3, #16]
 80044a2:	f003 0310 	and.w	r3, r3, #16
 80044a6:	2b10      	cmp	r3, #16
 80044a8:	d122      	bne.n	80044f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	f003 0310 	and.w	r3, r3, #16
 80044b4:	2b10      	cmp	r3, #16
 80044b6:	d11b      	bne.n	80044f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f06f 0210 	mvn.w	r2, #16
 80044c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2208      	movs	r2, #8
 80044c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	69db      	ldr	r3, [r3, #28]
 80044ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d003      	beq.n	80044de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 f9ed 	bl	80048b6 <HAL_TIM_IC_CaptureCallback>
 80044dc:	e005      	b.n	80044ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f000 f9df 	bl	80048a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f000 f9f0 	bl	80048ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	f003 0301 	and.w	r3, r3, #1
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d10e      	bne.n	800451c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	f003 0301 	and.w	r3, r3, #1
 8004508:	2b01      	cmp	r3, #1
 800450a:	d107      	bne.n	800451c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f06f 0201 	mvn.w	r2, #1
 8004514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f7fe f8a4 	bl	8002664 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004526:	2b80      	cmp	r3, #128	; 0x80
 8004528:	d10e      	bne.n	8004548 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004534:	2b80      	cmp	r3, #128	; 0x80
 8004536:	d107      	bne.n	8004548 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004540:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 fdbe 	bl	80050c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004552:	2b40      	cmp	r3, #64	; 0x40
 8004554:	d10e      	bne.n	8004574 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68db      	ldr	r3, [r3, #12]
 800455c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004560:	2b40      	cmp	r3, #64	; 0x40
 8004562:	d107      	bne.n	8004574 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800456c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 f9b5 	bl	80048de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	f003 0320 	and.w	r3, r3, #32
 800457e:	2b20      	cmp	r3, #32
 8004580:	d10e      	bne.n	80045a0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	f003 0320 	and.w	r3, r3, #32
 800458c:	2b20      	cmp	r3, #32
 800458e:	d107      	bne.n	80045a0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f06f 0220 	mvn.w	r2, #32
 8004598:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 fd88 	bl	80050b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045a0:	bf00      	nop
 80045a2:	3708      	adds	r7, #8
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b084      	sub	sp, #16
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d101      	bne.n	80045c2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80045be:	2302      	movs	r3, #2
 80045c0:	e0b4      	b.n	800472c <HAL_TIM_PWM_ConfigChannel+0x184>
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2201      	movs	r2, #1
 80045c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2202      	movs	r2, #2
 80045ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2b0c      	cmp	r3, #12
 80045d6:	f200 809f 	bhi.w	8004718 <HAL_TIM_PWM_ConfigChannel+0x170>
 80045da:	a201      	add	r2, pc, #4	; (adr r2, 80045e0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80045dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045e0:	08004615 	.word	0x08004615
 80045e4:	08004719 	.word	0x08004719
 80045e8:	08004719 	.word	0x08004719
 80045ec:	08004719 	.word	0x08004719
 80045f0:	08004655 	.word	0x08004655
 80045f4:	08004719 	.word	0x08004719
 80045f8:	08004719 	.word	0x08004719
 80045fc:	08004719 	.word	0x08004719
 8004600:	08004697 	.word	0x08004697
 8004604:	08004719 	.word	0x08004719
 8004608:	08004719 	.word	0x08004719
 800460c:	08004719 	.word	0x08004719
 8004610:	080046d7 	.word	0x080046d7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	68b9      	ldr	r1, [r7, #8]
 800461a:	4618      	mov	r0, r3
 800461c:	f000 fa0a 	bl	8004a34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	699a      	ldr	r2, [r3, #24]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f042 0208 	orr.w	r2, r2, #8
 800462e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	699a      	ldr	r2, [r3, #24]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f022 0204 	bic.w	r2, r2, #4
 800463e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	6999      	ldr	r1, [r3, #24]
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	691a      	ldr	r2, [r3, #16]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	430a      	orrs	r2, r1
 8004650:	619a      	str	r2, [r3, #24]
      break;
 8004652:	e062      	b.n	800471a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68b9      	ldr	r1, [r7, #8]
 800465a:	4618      	mov	r0, r3
 800465c:	f000 fa5a 	bl	8004b14 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	699a      	ldr	r2, [r3, #24]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800466e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	699a      	ldr	r2, [r3, #24]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800467e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	6999      	ldr	r1, [r3, #24]
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	021a      	lsls	r2, r3, #8
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	430a      	orrs	r2, r1
 8004692:	619a      	str	r2, [r3, #24]
      break;
 8004694:	e041      	b.n	800471a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	68b9      	ldr	r1, [r7, #8]
 800469c:	4618      	mov	r0, r3
 800469e:	f000 faaf 	bl	8004c00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	69da      	ldr	r2, [r3, #28]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f042 0208 	orr.w	r2, r2, #8
 80046b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	69da      	ldr	r2, [r3, #28]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 0204 	bic.w	r2, r2, #4
 80046c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	69d9      	ldr	r1, [r3, #28]
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	691a      	ldr	r2, [r3, #16]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	430a      	orrs	r2, r1
 80046d2:	61da      	str	r2, [r3, #28]
      break;
 80046d4:	e021      	b.n	800471a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68b9      	ldr	r1, [r7, #8]
 80046dc:	4618      	mov	r0, r3
 80046de:	f000 fb03 	bl	8004ce8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	69da      	ldr	r2, [r3, #28]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	69da      	ldr	r2, [r3, #28]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004700:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	69d9      	ldr	r1, [r3, #28]
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	691b      	ldr	r3, [r3, #16]
 800470c:	021a      	lsls	r2, r3, #8
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	430a      	orrs	r2, r1
 8004714:	61da      	str	r2, [r3, #28]
      break;
 8004716:	e000      	b.n	800471a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8004718:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2201      	movs	r2, #1
 800471e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800472a:	2300      	movs	r3, #0
}
 800472c:	4618      	mov	r0, r3
 800472e:	3710      	adds	r7, #16
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}

08004734 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004744:	2b01      	cmp	r3, #1
 8004746:	d101      	bne.n	800474c <HAL_TIM_ConfigClockSource+0x18>
 8004748:	2302      	movs	r3, #2
 800474a:	e0a6      	b.n	800489a <HAL_TIM_ConfigClockSource+0x166>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2202      	movs	r2, #2
 8004758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800476a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004772:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2b40      	cmp	r3, #64	; 0x40
 8004782:	d067      	beq.n	8004854 <HAL_TIM_ConfigClockSource+0x120>
 8004784:	2b40      	cmp	r3, #64	; 0x40
 8004786:	d80b      	bhi.n	80047a0 <HAL_TIM_ConfigClockSource+0x6c>
 8004788:	2b10      	cmp	r3, #16
 800478a:	d073      	beq.n	8004874 <HAL_TIM_ConfigClockSource+0x140>
 800478c:	2b10      	cmp	r3, #16
 800478e:	d802      	bhi.n	8004796 <HAL_TIM_ConfigClockSource+0x62>
 8004790:	2b00      	cmp	r3, #0
 8004792:	d06f      	beq.n	8004874 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004794:	e078      	b.n	8004888 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004796:	2b20      	cmp	r3, #32
 8004798:	d06c      	beq.n	8004874 <HAL_TIM_ConfigClockSource+0x140>
 800479a:	2b30      	cmp	r3, #48	; 0x30
 800479c:	d06a      	beq.n	8004874 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800479e:	e073      	b.n	8004888 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80047a0:	2b70      	cmp	r3, #112	; 0x70
 80047a2:	d00d      	beq.n	80047c0 <HAL_TIM_ConfigClockSource+0x8c>
 80047a4:	2b70      	cmp	r3, #112	; 0x70
 80047a6:	d804      	bhi.n	80047b2 <HAL_TIM_ConfigClockSource+0x7e>
 80047a8:	2b50      	cmp	r3, #80	; 0x50
 80047aa:	d033      	beq.n	8004814 <HAL_TIM_ConfigClockSource+0xe0>
 80047ac:	2b60      	cmp	r3, #96	; 0x60
 80047ae:	d041      	beq.n	8004834 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80047b0:	e06a      	b.n	8004888 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80047b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047b6:	d066      	beq.n	8004886 <HAL_TIM_ConfigClockSource+0x152>
 80047b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047bc:	d017      	beq.n	80047ee <HAL_TIM_ConfigClockSource+0xba>
      break;
 80047be:	e063      	b.n	8004888 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6818      	ldr	r0, [r3, #0]
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	6899      	ldr	r1, [r3, #8]
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	685a      	ldr	r2, [r3, #4]
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	f000 fb5a 	bl	8004e88 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80047e2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	68fa      	ldr	r2, [r7, #12]
 80047ea:	609a      	str	r2, [r3, #8]
      break;
 80047ec:	e04c      	b.n	8004888 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6818      	ldr	r0, [r3, #0]
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	6899      	ldr	r1, [r3, #8]
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	685a      	ldr	r2, [r3, #4]
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	f000 fb43 	bl	8004e88 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	689a      	ldr	r2, [r3, #8]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004810:	609a      	str	r2, [r3, #8]
      break;
 8004812:	e039      	b.n	8004888 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6818      	ldr	r0, [r3, #0]
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	6859      	ldr	r1, [r3, #4]
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	461a      	mov	r2, r3
 8004822:	f000 fab7 	bl	8004d94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	2150      	movs	r1, #80	; 0x50
 800482c:	4618      	mov	r0, r3
 800482e:	f000 fb10 	bl	8004e52 <TIM_ITRx_SetConfig>
      break;
 8004832:	e029      	b.n	8004888 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6818      	ldr	r0, [r3, #0]
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	6859      	ldr	r1, [r3, #4]
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	461a      	mov	r2, r3
 8004842:	f000 fad6 	bl	8004df2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	2160      	movs	r1, #96	; 0x60
 800484c:	4618      	mov	r0, r3
 800484e:	f000 fb00 	bl	8004e52 <TIM_ITRx_SetConfig>
      break;
 8004852:	e019      	b.n	8004888 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6818      	ldr	r0, [r3, #0]
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	6859      	ldr	r1, [r3, #4]
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	461a      	mov	r2, r3
 8004862:	f000 fa97 	bl	8004d94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	2140      	movs	r1, #64	; 0x40
 800486c:	4618      	mov	r0, r3
 800486e:	f000 faf0 	bl	8004e52 <TIM_ITRx_SetConfig>
      break;
 8004872:	e009      	b.n	8004888 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4619      	mov	r1, r3
 800487e:	4610      	mov	r0, r2
 8004880:	f000 fae7 	bl	8004e52 <TIM_ITRx_SetConfig>
      break;
 8004884:	e000      	b.n	8004888 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004886:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	3710      	adds	r7, #16
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}

080048a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048a2:	b480      	push	{r7}
 80048a4:	b083      	sub	sp, #12
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048aa:	bf00      	nop
 80048ac:	370c      	adds	r7, #12
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr

080048b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048b6:	b480      	push	{r7}
 80048b8:	b083      	sub	sp, #12
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048be:	bf00      	nop
 80048c0:	370c      	adds	r7, #12
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr

080048ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048ca:	b480      	push	{r7}
 80048cc:	b083      	sub	sp, #12
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048d2:	bf00      	nop
 80048d4:	370c      	adds	r7, #12
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr

080048de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048de:	b480      	push	{r7}
 80048e0:	b083      	sub	sp, #12
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048e6:	bf00      	nop
 80048e8:	370c      	adds	r7, #12
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr
	...

080048f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b085      	sub	sp, #20
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a40      	ldr	r2, [pc, #256]	; (8004a08 <TIM_Base_SetConfig+0x114>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d013      	beq.n	8004934 <TIM_Base_SetConfig+0x40>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004912:	d00f      	beq.n	8004934 <TIM_Base_SetConfig+0x40>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a3d      	ldr	r2, [pc, #244]	; (8004a0c <TIM_Base_SetConfig+0x118>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d00b      	beq.n	8004934 <TIM_Base_SetConfig+0x40>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	4a3c      	ldr	r2, [pc, #240]	; (8004a10 <TIM_Base_SetConfig+0x11c>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d007      	beq.n	8004934 <TIM_Base_SetConfig+0x40>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a3b      	ldr	r2, [pc, #236]	; (8004a14 <TIM_Base_SetConfig+0x120>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d003      	beq.n	8004934 <TIM_Base_SetConfig+0x40>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a3a      	ldr	r2, [pc, #232]	; (8004a18 <TIM_Base_SetConfig+0x124>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d108      	bne.n	8004946 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800493a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	68fa      	ldr	r2, [r7, #12]
 8004942:	4313      	orrs	r3, r2
 8004944:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a2f      	ldr	r2, [pc, #188]	; (8004a08 <TIM_Base_SetConfig+0x114>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d02b      	beq.n	80049a6 <TIM_Base_SetConfig+0xb2>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004954:	d027      	beq.n	80049a6 <TIM_Base_SetConfig+0xb2>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a2c      	ldr	r2, [pc, #176]	; (8004a0c <TIM_Base_SetConfig+0x118>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d023      	beq.n	80049a6 <TIM_Base_SetConfig+0xb2>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a2b      	ldr	r2, [pc, #172]	; (8004a10 <TIM_Base_SetConfig+0x11c>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d01f      	beq.n	80049a6 <TIM_Base_SetConfig+0xb2>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a2a      	ldr	r2, [pc, #168]	; (8004a14 <TIM_Base_SetConfig+0x120>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d01b      	beq.n	80049a6 <TIM_Base_SetConfig+0xb2>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a29      	ldr	r2, [pc, #164]	; (8004a18 <TIM_Base_SetConfig+0x124>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d017      	beq.n	80049a6 <TIM_Base_SetConfig+0xb2>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a28      	ldr	r2, [pc, #160]	; (8004a1c <TIM_Base_SetConfig+0x128>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d013      	beq.n	80049a6 <TIM_Base_SetConfig+0xb2>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a27      	ldr	r2, [pc, #156]	; (8004a20 <TIM_Base_SetConfig+0x12c>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d00f      	beq.n	80049a6 <TIM_Base_SetConfig+0xb2>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a26      	ldr	r2, [pc, #152]	; (8004a24 <TIM_Base_SetConfig+0x130>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d00b      	beq.n	80049a6 <TIM_Base_SetConfig+0xb2>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a25      	ldr	r2, [pc, #148]	; (8004a28 <TIM_Base_SetConfig+0x134>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d007      	beq.n	80049a6 <TIM_Base_SetConfig+0xb2>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a24      	ldr	r2, [pc, #144]	; (8004a2c <TIM_Base_SetConfig+0x138>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d003      	beq.n	80049a6 <TIM_Base_SetConfig+0xb2>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a23      	ldr	r2, [pc, #140]	; (8004a30 <TIM_Base_SetConfig+0x13c>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d108      	bne.n	80049b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	68fa      	ldr	r2, [r7, #12]
 80049b4:	4313      	orrs	r3, r2
 80049b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	695b      	ldr	r3, [r3, #20]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	68fa      	ldr	r2, [r7, #12]
 80049ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	689a      	ldr	r2, [r3, #8]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a0a      	ldr	r2, [pc, #40]	; (8004a08 <TIM_Base_SetConfig+0x114>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d003      	beq.n	80049ec <TIM_Base_SetConfig+0xf8>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	4a0c      	ldr	r2, [pc, #48]	; (8004a18 <TIM_Base_SetConfig+0x124>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d103      	bne.n	80049f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	691a      	ldr	r2, [r3, #16]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	615a      	str	r2, [r3, #20]
}
 80049fa:	bf00      	nop
 80049fc:	3714      	adds	r7, #20
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	40010000 	.word	0x40010000
 8004a0c:	40000400 	.word	0x40000400
 8004a10:	40000800 	.word	0x40000800
 8004a14:	40000c00 	.word	0x40000c00
 8004a18:	40010400 	.word	0x40010400
 8004a1c:	40014000 	.word	0x40014000
 8004a20:	40014400 	.word	0x40014400
 8004a24:	40014800 	.word	0x40014800
 8004a28:	40001800 	.word	0x40001800
 8004a2c:	40001c00 	.word	0x40001c00
 8004a30:	40002000 	.word	0x40002000

08004a34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b087      	sub	sp, #28
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6a1b      	ldr	r3, [r3, #32]
 8004a42:	f023 0201 	bic.w	r2, r3, #1
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a1b      	ldr	r3, [r3, #32]
 8004a4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f023 0303 	bic.w	r3, r3, #3
 8004a6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68fa      	ldr	r2, [r7, #12]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	f023 0302 	bic.w	r3, r3, #2
 8004a7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	697a      	ldr	r2, [r7, #20]
 8004a84:	4313      	orrs	r3, r2
 8004a86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a20      	ldr	r2, [pc, #128]	; (8004b0c <TIM_OC1_SetConfig+0xd8>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d003      	beq.n	8004a98 <TIM_OC1_SetConfig+0x64>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a1f      	ldr	r2, [pc, #124]	; (8004b10 <TIM_OC1_SetConfig+0xdc>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d10c      	bne.n	8004ab2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	f023 0308 	bic.w	r3, r3, #8
 8004a9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	697a      	ldr	r2, [r7, #20]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	f023 0304 	bic.w	r3, r3, #4
 8004ab0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a15      	ldr	r2, [pc, #84]	; (8004b0c <TIM_OC1_SetConfig+0xd8>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d003      	beq.n	8004ac2 <TIM_OC1_SetConfig+0x8e>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a14      	ldr	r2, [pc, #80]	; (8004b10 <TIM_OC1_SetConfig+0xdc>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d111      	bne.n	8004ae6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ac8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	695b      	ldr	r3, [r3, #20]
 8004ad6:	693a      	ldr	r2, [r7, #16]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	699b      	ldr	r3, [r3, #24]
 8004ae0:	693a      	ldr	r2, [r7, #16]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	68fa      	ldr	r2, [r7, #12]
 8004af0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	685a      	ldr	r2, [r3, #4]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	697a      	ldr	r2, [r7, #20]
 8004afe:	621a      	str	r2, [r3, #32]
}
 8004b00:	bf00      	nop
 8004b02:	371c      	adds	r7, #28
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr
 8004b0c:	40010000 	.word	0x40010000
 8004b10:	40010400 	.word	0x40010400

08004b14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b087      	sub	sp, #28
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
 8004b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a1b      	ldr	r3, [r3, #32]
 8004b22:	f023 0210 	bic.w	r2, r3, #16
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a1b      	ldr	r3, [r3, #32]
 8004b2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	699b      	ldr	r3, [r3, #24]
 8004b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	021b      	lsls	r3, r3, #8
 8004b52:	68fa      	ldr	r2, [r7, #12]
 8004b54:	4313      	orrs	r3, r2
 8004b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	f023 0320 	bic.w	r3, r3, #32
 8004b5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	011b      	lsls	r3, r3, #4
 8004b66:	697a      	ldr	r2, [r7, #20]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a22      	ldr	r2, [pc, #136]	; (8004bf8 <TIM_OC2_SetConfig+0xe4>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d003      	beq.n	8004b7c <TIM_OC2_SetConfig+0x68>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a21      	ldr	r2, [pc, #132]	; (8004bfc <TIM_OC2_SetConfig+0xe8>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d10d      	bne.n	8004b98 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	011b      	lsls	r3, r3, #4
 8004b8a:	697a      	ldr	r2, [r7, #20]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b96:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	4a17      	ldr	r2, [pc, #92]	; (8004bf8 <TIM_OC2_SetConfig+0xe4>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d003      	beq.n	8004ba8 <TIM_OC2_SetConfig+0x94>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a16      	ldr	r2, [pc, #88]	; (8004bfc <TIM_OC2_SetConfig+0xe8>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d113      	bne.n	8004bd0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004bae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004bb6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	695b      	ldr	r3, [r3, #20]
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	693a      	ldr	r2, [r7, #16]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	699b      	ldr	r3, [r3, #24]
 8004bc8:	009b      	lsls	r3, r3, #2
 8004bca:	693a      	ldr	r2, [r7, #16]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	693a      	ldr	r2, [r7, #16]
 8004bd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	68fa      	ldr	r2, [r7, #12]
 8004bda:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	685a      	ldr	r2, [r3, #4]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	697a      	ldr	r2, [r7, #20]
 8004be8:	621a      	str	r2, [r3, #32]
}
 8004bea:	bf00      	nop
 8004bec:	371c      	adds	r7, #28
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	40010000 	.word	0x40010000
 8004bfc:	40010400 	.word	0x40010400

08004c00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b087      	sub	sp, #28
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6a1b      	ldr	r3, [r3, #32]
 8004c0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6a1b      	ldr	r3, [r3, #32]
 8004c1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	69db      	ldr	r3, [r3, #28]
 8004c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f023 0303 	bic.w	r3, r3, #3
 8004c36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	68fa      	ldr	r2, [r7, #12]
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	021b      	lsls	r3, r3, #8
 8004c50:	697a      	ldr	r2, [r7, #20]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a21      	ldr	r2, [pc, #132]	; (8004ce0 <TIM_OC3_SetConfig+0xe0>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d003      	beq.n	8004c66 <TIM_OC3_SetConfig+0x66>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a20      	ldr	r2, [pc, #128]	; (8004ce4 <TIM_OC3_SetConfig+0xe4>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d10d      	bne.n	8004c82 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	021b      	lsls	r3, r3, #8
 8004c74:	697a      	ldr	r2, [r7, #20]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a16      	ldr	r2, [pc, #88]	; (8004ce0 <TIM_OC3_SetConfig+0xe0>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d003      	beq.n	8004c92 <TIM_OC3_SetConfig+0x92>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a15      	ldr	r2, [pc, #84]	; (8004ce4 <TIM_OC3_SetConfig+0xe4>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d113      	bne.n	8004cba <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ca0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	695b      	ldr	r3, [r3, #20]
 8004ca6:	011b      	lsls	r3, r3, #4
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	699b      	ldr	r3, [r3, #24]
 8004cb2:	011b      	lsls	r3, r3, #4
 8004cb4:	693a      	ldr	r2, [r7, #16]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	693a      	ldr	r2, [r7, #16]
 8004cbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	685a      	ldr	r2, [r3, #4]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	697a      	ldr	r2, [r7, #20]
 8004cd2:	621a      	str	r2, [r3, #32]
}
 8004cd4:	bf00      	nop
 8004cd6:	371c      	adds	r7, #28
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr
 8004ce0:	40010000 	.word	0x40010000
 8004ce4:	40010400 	.word	0x40010400

08004ce8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b087      	sub	sp, #28
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6a1b      	ldr	r3, [r3, #32]
 8004cf6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6a1b      	ldr	r3, [r3, #32]
 8004d02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	69db      	ldr	r3, [r3, #28]
 8004d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	021b      	lsls	r3, r3, #8
 8004d26:	68fa      	ldr	r2, [r7, #12]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	031b      	lsls	r3, r3, #12
 8004d3a:	693a      	ldr	r2, [r7, #16]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a12      	ldr	r2, [pc, #72]	; (8004d8c <TIM_OC4_SetConfig+0xa4>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d003      	beq.n	8004d50 <TIM_OC4_SetConfig+0x68>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	4a11      	ldr	r2, [pc, #68]	; (8004d90 <TIM_OC4_SetConfig+0xa8>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d109      	bne.n	8004d64 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	695b      	ldr	r3, [r3, #20]
 8004d5c:	019b      	lsls	r3, r3, #6
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	697a      	ldr	r2, [r7, #20]
 8004d68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	68fa      	ldr	r2, [r7, #12]
 8004d6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	685a      	ldr	r2, [r3, #4]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	693a      	ldr	r2, [r7, #16]
 8004d7c:	621a      	str	r2, [r3, #32]
}
 8004d7e:	bf00      	nop
 8004d80:	371c      	adds	r7, #28
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	40010000 	.word	0x40010000
 8004d90:	40010400 	.word	0x40010400

08004d94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b087      	sub	sp, #28
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	60f8      	str	r0, [r7, #12]
 8004d9c:	60b9      	str	r1, [r7, #8]
 8004d9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6a1b      	ldr	r3, [r3, #32]
 8004da4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	f023 0201 	bic.w	r2, r3, #1
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	699b      	ldr	r3, [r3, #24]
 8004db6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004dbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	011b      	lsls	r3, r3, #4
 8004dc4:	693a      	ldr	r2, [r7, #16]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	f023 030a 	bic.w	r3, r3, #10
 8004dd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004dd2:	697a      	ldr	r2, [r7, #20]
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	693a      	ldr	r2, [r7, #16]
 8004dde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	621a      	str	r2, [r3, #32]
}
 8004de6:	bf00      	nop
 8004de8:	371c      	adds	r7, #28
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr

08004df2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004df2:	b480      	push	{r7}
 8004df4:	b087      	sub	sp, #28
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	60f8      	str	r0, [r7, #12]
 8004dfa:	60b9      	str	r1, [r7, #8]
 8004dfc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	6a1b      	ldr	r3, [r3, #32]
 8004e02:	f023 0210 	bic.w	r2, r3, #16
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	699b      	ldr	r3, [r3, #24]
 8004e0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6a1b      	ldr	r3, [r3, #32]
 8004e14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	031b      	lsls	r3, r3, #12
 8004e22:	697a      	ldr	r2, [r7, #20]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e2e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	011b      	lsls	r3, r3, #4
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	697a      	ldr	r2, [r7, #20]
 8004e3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	693a      	ldr	r2, [r7, #16]
 8004e44:	621a      	str	r2, [r3, #32]
}
 8004e46:	bf00      	nop
 8004e48:	371c      	adds	r7, #28
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr

08004e52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e52:	b480      	push	{r7}
 8004e54:	b085      	sub	sp, #20
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
 8004e5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e6a:	683a      	ldr	r2, [r7, #0]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	f043 0307 	orr.w	r3, r3, #7
 8004e74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	68fa      	ldr	r2, [r7, #12]
 8004e7a:	609a      	str	r2, [r3, #8]
}
 8004e7c:	bf00      	nop
 8004e7e:	3714      	adds	r7, #20
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b087      	sub	sp, #28
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	60f8      	str	r0, [r7, #12]
 8004e90:	60b9      	str	r1, [r7, #8]
 8004e92:	607a      	str	r2, [r7, #4]
 8004e94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ea2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	021a      	lsls	r2, r3, #8
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	431a      	orrs	r2, r3
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	697a      	ldr	r2, [r7, #20]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	697a      	ldr	r2, [r7, #20]
 8004eba:	609a      	str	r2, [r3, #8]
}
 8004ebc:	bf00      	nop
 8004ebe:	371c      	adds	r7, #28
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec6:	4770      	bx	lr

08004ec8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b087      	sub	sp, #28
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	f003 031f 	and.w	r3, r3, #31
 8004eda:	2201      	movs	r2, #1
 8004edc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6a1a      	ldr	r2, [r3, #32]
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	43db      	mvns	r3, r3
 8004eea:	401a      	ands	r2, r3
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6a1a      	ldr	r2, [r3, #32]
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	f003 031f 	and.w	r3, r3, #31
 8004efa:	6879      	ldr	r1, [r7, #4]
 8004efc:	fa01 f303 	lsl.w	r3, r1, r3
 8004f00:	431a      	orrs	r2, r3
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	621a      	str	r2, [r3, #32]
}
 8004f06:	bf00      	nop
 8004f08:	371c      	adds	r7, #28
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
	...

08004f14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b085      	sub	sp, #20
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
 8004f1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d101      	bne.n	8004f2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f28:	2302      	movs	r3, #2
 8004f2a:	e05a      	b.n	8004fe2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2202      	movs	r2, #2
 8004f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68fa      	ldr	r2, [r7, #12]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a21      	ldr	r2, [pc, #132]	; (8004ff0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d022      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f78:	d01d      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a1d      	ldr	r2, [pc, #116]	; (8004ff4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d018      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a1b      	ldr	r2, [pc, #108]	; (8004ff8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d013      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a1a      	ldr	r2, [pc, #104]	; (8004ffc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d00e      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a18      	ldr	r2, [pc, #96]	; (8005000 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d009      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a17      	ldr	r2, [pc, #92]	; (8005004 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d004      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a15      	ldr	r2, [pc, #84]	; (8005008 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d10c      	bne.n	8004fd0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	68ba      	ldr	r2, [r7, #8]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	68ba      	ldr	r2, [r7, #8]
 8004fce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3714      	adds	r7, #20
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	40010000 	.word	0x40010000
 8004ff4:	40000400 	.word	0x40000400
 8004ff8:	40000800 	.word	0x40000800
 8004ffc:	40000c00 	.word	0x40000c00
 8005000:	40010400 	.word	0x40010400
 8005004:	40014000 	.word	0x40014000
 8005008:	40001800 	.word	0x40001800

0800500c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800500c:	b480      	push	{r7}
 800500e:	b085      	sub	sp, #20
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005016:	2300      	movs	r3, #0
 8005018:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005020:	2b01      	cmp	r3, #1
 8005022:	d101      	bne.n	8005028 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005024:	2302      	movs	r3, #2
 8005026:	e03d      	b.n	80050a4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2201      	movs	r2, #1
 800502c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	4313      	orrs	r3, r2
 800503c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	4313      	orrs	r3, r2
 800504a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	4313      	orrs	r3, r2
 8005058:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4313      	orrs	r3, r2
 8005066:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	691b      	ldr	r3, [r3, #16]
 8005072:	4313      	orrs	r3, r2
 8005074:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	695b      	ldr	r3, [r3, #20]
 8005080:	4313      	orrs	r3, r2
 8005082:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	69db      	ldr	r3, [r3, #28]
 800508e:	4313      	orrs	r3, r2
 8005090:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050a2:	2300      	movs	r3, #0
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3714      	adds	r7, #20
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr

080050b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b083      	sub	sp, #12
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050b8:	bf00      	nop
 80050ba:	370c      	adds	r7, #12
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050cc:	bf00      	nop
 80050ce:	370c      	adds	r7, #12
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b082      	sub	sp, #8
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d101      	bne.n	80050ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e03f      	b.n	800516a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d106      	bne.n	8005104 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f7fc fcd2 	bl	8001aa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2224      	movs	r2, #36	; 0x24
 8005108:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	68da      	ldr	r2, [r3, #12]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800511a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f000 f90b 	bl	8005338 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	691a      	ldr	r2, [r3, #16]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005130:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	695a      	ldr	r2, [r3, #20]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005140:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68da      	ldr	r2, [r3, #12]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005150:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2220      	movs	r2, #32
 800515c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2220      	movs	r2, #32
 8005164:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005168:	2300      	movs	r3, #0
}
 800516a:	4618      	mov	r0, r3
 800516c:	3708      	adds	r7, #8
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}

08005172 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005172:	b580      	push	{r7, lr}
 8005174:	b088      	sub	sp, #32
 8005176:	af02      	add	r7, sp, #8
 8005178:	60f8      	str	r0, [r7, #12]
 800517a:	60b9      	str	r1, [r7, #8]
 800517c:	603b      	str	r3, [r7, #0]
 800517e:	4613      	mov	r3, r2
 8005180:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005182:	2300      	movs	r3, #0
 8005184:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b20      	cmp	r3, #32
 8005190:	f040 8083 	bne.w	800529a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d002      	beq.n	80051a0 <HAL_UART_Transmit+0x2e>
 800519a:	88fb      	ldrh	r3, [r7, #6]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d101      	bne.n	80051a4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e07b      	b.n	800529c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d101      	bne.n	80051b2 <HAL_UART_Transmit+0x40>
 80051ae:	2302      	movs	r3, #2
 80051b0:	e074      	b.n	800529c <HAL_UART_Transmit+0x12a>
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2201      	movs	r2, #1
 80051b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2221      	movs	r2, #33	; 0x21
 80051c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80051c8:	f7fd fc12 	bl	80029f0 <HAL_GetTick>
 80051cc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	88fa      	ldrh	r2, [r7, #6]
 80051d2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	88fa      	ldrh	r2, [r7, #6]
 80051d8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80051e2:	e042      	b.n	800526a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	3b01      	subs	r3, #1
 80051ec:	b29a      	uxth	r2, r3
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051fa:	d122      	bne.n	8005242 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	9300      	str	r3, [sp, #0]
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	2200      	movs	r2, #0
 8005204:	2180      	movs	r1, #128	; 0x80
 8005206:	68f8      	ldr	r0, [r7, #12]
 8005208:	f000 f84c 	bl	80052a4 <UART_WaitOnFlagUntilTimeout>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d001      	beq.n	8005216 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8005212:	2303      	movs	r3, #3
 8005214:	e042      	b.n	800529c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	881b      	ldrh	r3, [r3, #0]
 800521e:	461a      	mov	r2, r3
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005228:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	691b      	ldr	r3, [r3, #16]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d103      	bne.n	800523a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	3302      	adds	r3, #2
 8005236:	60bb      	str	r3, [r7, #8]
 8005238:	e017      	b.n	800526a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	3301      	adds	r3, #1
 800523e:	60bb      	str	r3, [r7, #8]
 8005240:	e013      	b.n	800526a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	9300      	str	r3, [sp, #0]
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	2200      	movs	r2, #0
 800524a:	2180      	movs	r1, #128	; 0x80
 800524c:	68f8      	ldr	r0, [r7, #12]
 800524e:	f000 f829 	bl	80052a4 <UART_WaitOnFlagUntilTimeout>
 8005252:	4603      	mov	r3, r0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d001      	beq.n	800525c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8005258:	2303      	movs	r3, #3
 800525a:	e01f      	b.n	800529c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	1c5a      	adds	r2, r3, #1
 8005260:	60ba      	str	r2, [r7, #8]
 8005262:	781a      	ldrb	r2, [r3, #0]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800526e:	b29b      	uxth	r3, r3
 8005270:	2b00      	cmp	r3, #0
 8005272:	d1b7      	bne.n	80051e4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	9300      	str	r3, [sp, #0]
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	2200      	movs	r2, #0
 800527c:	2140      	movs	r1, #64	; 0x40
 800527e:	68f8      	ldr	r0, [r7, #12]
 8005280:	f000 f810 	bl	80052a4 <UART_WaitOnFlagUntilTimeout>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d001      	beq.n	800528e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800528a:	2303      	movs	r3, #3
 800528c:	e006      	b.n	800529c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2220      	movs	r2, #32
 8005292:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005296:	2300      	movs	r3, #0
 8005298:	e000      	b.n	800529c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800529a:	2302      	movs	r3, #2
  }
}
 800529c:	4618      	mov	r0, r3
 800529e:	3718      	adds	r7, #24
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}

080052a4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b084      	sub	sp, #16
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	603b      	str	r3, [r7, #0]
 80052b0:	4613      	mov	r3, r2
 80052b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052b4:	e02c      	b.n	8005310 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052b6:	69bb      	ldr	r3, [r7, #24]
 80052b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80052bc:	d028      	beq.n	8005310 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80052be:	69bb      	ldr	r3, [r7, #24]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d007      	beq.n	80052d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80052c4:	f7fd fb94 	bl	80029f0 <HAL_GetTick>
 80052c8:	4602      	mov	r2, r0
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	69ba      	ldr	r2, [r7, #24]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d21d      	bcs.n	8005310 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68da      	ldr	r2, [r3, #12]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80052e2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	695a      	ldr	r2, [r3, #20]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f022 0201 	bic.w	r2, r2, #1
 80052f2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2220      	movs	r2, #32
 80052f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2220      	movs	r2, #32
 8005300:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2200      	movs	r2, #0
 8005308:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	e00f      	b.n	8005330 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	4013      	ands	r3, r2
 800531a:	68ba      	ldr	r2, [r7, #8]
 800531c:	429a      	cmp	r2, r3
 800531e:	bf0c      	ite	eq
 8005320:	2301      	moveq	r3, #1
 8005322:	2300      	movne	r3, #0
 8005324:	b2db      	uxtb	r3, r3
 8005326:	461a      	mov	r2, r3
 8005328:	79fb      	ldrb	r3, [r7, #7]
 800532a:	429a      	cmp	r2, r3
 800532c:	d0c3      	beq.n	80052b6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	3710      	adds	r7, #16
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}

08005338 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800533c:	b085      	sub	sp, #20
 800533e:	af00      	add	r7, sp, #0
 8005340:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	691b      	ldr	r3, [r3, #16]
 8005348:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	68da      	ldr	r2, [r3, #12]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	430a      	orrs	r2, r1
 8005356:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	689a      	ldr	r2, [r3, #8]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	691b      	ldr	r3, [r3, #16]
 8005360:	431a      	orrs	r2, r3
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	695b      	ldr	r3, [r3, #20]
 8005366:	431a      	orrs	r2, r3
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	69db      	ldr	r3, [r3, #28]
 800536c:	4313      	orrs	r3, r2
 800536e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800537a:	f023 030c 	bic.w	r3, r3, #12
 800537e:	687a      	ldr	r2, [r7, #4]
 8005380:	6812      	ldr	r2, [r2, #0]
 8005382:	68f9      	ldr	r1, [r7, #12]
 8005384:	430b      	orrs	r3, r1
 8005386:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	695b      	ldr	r3, [r3, #20]
 800538e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	699a      	ldr	r2, [r3, #24]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	430a      	orrs	r2, r1
 800539c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	69db      	ldr	r3, [r3, #28]
 80053a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053a6:	f040 8199 	bne.w	80056dc <UART_SetConfig+0x3a4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4ac6      	ldr	r2, [pc, #792]	; (80056c8 <UART_SetConfig+0x390>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d00f      	beq.n	80053d4 <UART_SetConfig+0x9c>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4ac4      	ldr	r2, [pc, #784]	; (80056cc <UART_SetConfig+0x394>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d00a      	beq.n	80053d4 <UART_SetConfig+0x9c>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4ac3      	ldr	r2, [pc, #780]	; (80056d0 <UART_SetConfig+0x398>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d005      	beq.n	80053d4 <UART_SetConfig+0x9c>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4ac1      	ldr	r2, [pc, #772]	; (80056d4 <UART_SetConfig+0x39c>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	f040 80bd 	bne.w	800554e <UART_SetConfig+0x216>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80053d4:	f7fe fcc8 	bl	8003d68 <HAL_RCC_GetPCLK2Freq>
 80053d8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	461d      	mov	r5, r3
 80053de:	f04f 0600 	mov.w	r6, #0
 80053e2:	46a8      	mov	r8, r5
 80053e4:	46b1      	mov	r9, r6
 80053e6:	eb18 0308 	adds.w	r3, r8, r8
 80053ea:	eb49 0409 	adc.w	r4, r9, r9
 80053ee:	4698      	mov	r8, r3
 80053f0:	46a1      	mov	r9, r4
 80053f2:	eb18 0805 	adds.w	r8, r8, r5
 80053f6:	eb49 0906 	adc.w	r9, r9, r6
 80053fa:	f04f 0100 	mov.w	r1, #0
 80053fe:	f04f 0200 	mov.w	r2, #0
 8005402:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005406:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800540a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800540e:	4688      	mov	r8, r1
 8005410:	4691      	mov	r9, r2
 8005412:	eb18 0005 	adds.w	r0, r8, r5
 8005416:	eb49 0106 	adc.w	r1, r9, r6
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	461d      	mov	r5, r3
 8005420:	f04f 0600 	mov.w	r6, #0
 8005424:	196b      	adds	r3, r5, r5
 8005426:	eb46 0406 	adc.w	r4, r6, r6
 800542a:	461a      	mov	r2, r3
 800542c:	4623      	mov	r3, r4
 800542e:	f7fb fbe3 	bl	8000bf8 <__aeabi_uldivmod>
 8005432:	4603      	mov	r3, r0
 8005434:	460c      	mov	r4, r1
 8005436:	461a      	mov	r2, r3
 8005438:	4ba7      	ldr	r3, [pc, #668]	; (80056d8 <UART_SetConfig+0x3a0>)
 800543a:	fba3 2302 	umull	r2, r3, r3, r2
 800543e:	095b      	lsrs	r3, r3, #5
 8005440:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	461d      	mov	r5, r3
 8005448:	f04f 0600 	mov.w	r6, #0
 800544c:	46a9      	mov	r9, r5
 800544e:	46b2      	mov	sl, r6
 8005450:	eb19 0309 	adds.w	r3, r9, r9
 8005454:	eb4a 040a 	adc.w	r4, sl, sl
 8005458:	4699      	mov	r9, r3
 800545a:	46a2      	mov	sl, r4
 800545c:	eb19 0905 	adds.w	r9, r9, r5
 8005460:	eb4a 0a06 	adc.w	sl, sl, r6
 8005464:	f04f 0100 	mov.w	r1, #0
 8005468:	f04f 0200 	mov.w	r2, #0
 800546c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005470:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005474:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005478:	4689      	mov	r9, r1
 800547a:	4692      	mov	sl, r2
 800547c:	eb19 0005 	adds.w	r0, r9, r5
 8005480:	eb4a 0106 	adc.w	r1, sl, r6
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	461d      	mov	r5, r3
 800548a:	f04f 0600 	mov.w	r6, #0
 800548e:	196b      	adds	r3, r5, r5
 8005490:	eb46 0406 	adc.w	r4, r6, r6
 8005494:	461a      	mov	r2, r3
 8005496:	4623      	mov	r3, r4
 8005498:	f7fb fbae 	bl	8000bf8 <__aeabi_uldivmod>
 800549c:	4603      	mov	r3, r0
 800549e:	460c      	mov	r4, r1
 80054a0:	461a      	mov	r2, r3
 80054a2:	4b8d      	ldr	r3, [pc, #564]	; (80056d8 <UART_SetConfig+0x3a0>)
 80054a4:	fba3 1302 	umull	r1, r3, r3, r2
 80054a8:	095b      	lsrs	r3, r3, #5
 80054aa:	2164      	movs	r1, #100	; 0x64
 80054ac:	fb01 f303 	mul.w	r3, r1, r3
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	00db      	lsls	r3, r3, #3
 80054b4:	3332      	adds	r3, #50	; 0x32
 80054b6:	4a88      	ldr	r2, [pc, #544]	; (80056d8 <UART_SetConfig+0x3a0>)
 80054b8:	fba2 2303 	umull	r2, r3, r2, r3
 80054bc:	095b      	lsrs	r3, r3, #5
 80054be:	005b      	lsls	r3, r3, #1
 80054c0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80054c4:	4498      	add	r8, r3
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	461d      	mov	r5, r3
 80054ca:	f04f 0600 	mov.w	r6, #0
 80054ce:	46a9      	mov	r9, r5
 80054d0:	46b2      	mov	sl, r6
 80054d2:	eb19 0309 	adds.w	r3, r9, r9
 80054d6:	eb4a 040a 	adc.w	r4, sl, sl
 80054da:	4699      	mov	r9, r3
 80054dc:	46a2      	mov	sl, r4
 80054de:	eb19 0905 	adds.w	r9, r9, r5
 80054e2:	eb4a 0a06 	adc.w	sl, sl, r6
 80054e6:	f04f 0100 	mov.w	r1, #0
 80054ea:	f04f 0200 	mov.w	r2, #0
 80054ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80054f2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80054f6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80054fa:	4689      	mov	r9, r1
 80054fc:	4692      	mov	sl, r2
 80054fe:	eb19 0005 	adds.w	r0, r9, r5
 8005502:	eb4a 0106 	adc.w	r1, sl, r6
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	461d      	mov	r5, r3
 800550c:	f04f 0600 	mov.w	r6, #0
 8005510:	196b      	adds	r3, r5, r5
 8005512:	eb46 0406 	adc.w	r4, r6, r6
 8005516:	461a      	mov	r2, r3
 8005518:	4623      	mov	r3, r4
 800551a:	f7fb fb6d 	bl	8000bf8 <__aeabi_uldivmod>
 800551e:	4603      	mov	r3, r0
 8005520:	460c      	mov	r4, r1
 8005522:	461a      	mov	r2, r3
 8005524:	4b6c      	ldr	r3, [pc, #432]	; (80056d8 <UART_SetConfig+0x3a0>)
 8005526:	fba3 1302 	umull	r1, r3, r3, r2
 800552a:	095b      	lsrs	r3, r3, #5
 800552c:	2164      	movs	r1, #100	; 0x64
 800552e:	fb01 f303 	mul.w	r3, r1, r3
 8005532:	1ad3      	subs	r3, r2, r3
 8005534:	00db      	lsls	r3, r3, #3
 8005536:	3332      	adds	r3, #50	; 0x32
 8005538:	4a67      	ldr	r2, [pc, #412]	; (80056d8 <UART_SetConfig+0x3a0>)
 800553a:	fba2 2303 	umull	r2, r3, r2, r3
 800553e:	095b      	lsrs	r3, r3, #5
 8005540:	f003 0207 	and.w	r2, r3, #7
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4442      	add	r2, r8
 800554a:	609a      	str	r2, [r3, #8]
 800554c:	e27d      	b.n	8005a4a <UART_SetConfig+0x712>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800554e:	f7fe fbf7 	bl	8003d40 <HAL_RCC_GetPCLK1Freq>
 8005552:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	461d      	mov	r5, r3
 8005558:	f04f 0600 	mov.w	r6, #0
 800555c:	46a8      	mov	r8, r5
 800555e:	46b1      	mov	r9, r6
 8005560:	eb18 0308 	adds.w	r3, r8, r8
 8005564:	eb49 0409 	adc.w	r4, r9, r9
 8005568:	4698      	mov	r8, r3
 800556a:	46a1      	mov	r9, r4
 800556c:	eb18 0805 	adds.w	r8, r8, r5
 8005570:	eb49 0906 	adc.w	r9, r9, r6
 8005574:	f04f 0100 	mov.w	r1, #0
 8005578:	f04f 0200 	mov.w	r2, #0
 800557c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005580:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005584:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005588:	4688      	mov	r8, r1
 800558a:	4691      	mov	r9, r2
 800558c:	eb18 0005 	adds.w	r0, r8, r5
 8005590:	eb49 0106 	adc.w	r1, r9, r6
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	461d      	mov	r5, r3
 800559a:	f04f 0600 	mov.w	r6, #0
 800559e:	196b      	adds	r3, r5, r5
 80055a0:	eb46 0406 	adc.w	r4, r6, r6
 80055a4:	461a      	mov	r2, r3
 80055a6:	4623      	mov	r3, r4
 80055a8:	f7fb fb26 	bl	8000bf8 <__aeabi_uldivmod>
 80055ac:	4603      	mov	r3, r0
 80055ae:	460c      	mov	r4, r1
 80055b0:	461a      	mov	r2, r3
 80055b2:	4b49      	ldr	r3, [pc, #292]	; (80056d8 <UART_SetConfig+0x3a0>)
 80055b4:	fba3 2302 	umull	r2, r3, r3, r2
 80055b8:	095b      	lsrs	r3, r3, #5
 80055ba:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	461d      	mov	r5, r3
 80055c2:	f04f 0600 	mov.w	r6, #0
 80055c6:	46a9      	mov	r9, r5
 80055c8:	46b2      	mov	sl, r6
 80055ca:	eb19 0309 	adds.w	r3, r9, r9
 80055ce:	eb4a 040a 	adc.w	r4, sl, sl
 80055d2:	4699      	mov	r9, r3
 80055d4:	46a2      	mov	sl, r4
 80055d6:	eb19 0905 	adds.w	r9, r9, r5
 80055da:	eb4a 0a06 	adc.w	sl, sl, r6
 80055de:	f04f 0100 	mov.w	r1, #0
 80055e2:	f04f 0200 	mov.w	r2, #0
 80055e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80055ea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80055ee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80055f2:	4689      	mov	r9, r1
 80055f4:	4692      	mov	sl, r2
 80055f6:	eb19 0005 	adds.w	r0, r9, r5
 80055fa:	eb4a 0106 	adc.w	r1, sl, r6
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	461d      	mov	r5, r3
 8005604:	f04f 0600 	mov.w	r6, #0
 8005608:	196b      	adds	r3, r5, r5
 800560a:	eb46 0406 	adc.w	r4, r6, r6
 800560e:	461a      	mov	r2, r3
 8005610:	4623      	mov	r3, r4
 8005612:	f7fb faf1 	bl	8000bf8 <__aeabi_uldivmod>
 8005616:	4603      	mov	r3, r0
 8005618:	460c      	mov	r4, r1
 800561a:	461a      	mov	r2, r3
 800561c:	4b2e      	ldr	r3, [pc, #184]	; (80056d8 <UART_SetConfig+0x3a0>)
 800561e:	fba3 1302 	umull	r1, r3, r3, r2
 8005622:	095b      	lsrs	r3, r3, #5
 8005624:	2164      	movs	r1, #100	; 0x64
 8005626:	fb01 f303 	mul.w	r3, r1, r3
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	00db      	lsls	r3, r3, #3
 800562e:	3332      	adds	r3, #50	; 0x32
 8005630:	4a29      	ldr	r2, [pc, #164]	; (80056d8 <UART_SetConfig+0x3a0>)
 8005632:	fba2 2303 	umull	r2, r3, r2, r3
 8005636:	095b      	lsrs	r3, r3, #5
 8005638:	005b      	lsls	r3, r3, #1
 800563a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800563e:	4498      	add	r8, r3
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	461d      	mov	r5, r3
 8005644:	f04f 0600 	mov.w	r6, #0
 8005648:	46a9      	mov	r9, r5
 800564a:	46b2      	mov	sl, r6
 800564c:	eb19 0309 	adds.w	r3, r9, r9
 8005650:	eb4a 040a 	adc.w	r4, sl, sl
 8005654:	4699      	mov	r9, r3
 8005656:	46a2      	mov	sl, r4
 8005658:	eb19 0905 	adds.w	r9, r9, r5
 800565c:	eb4a 0a06 	adc.w	sl, sl, r6
 8005660:	f04f 0100 	mov.w	r1, #0
 8005664:	f04f 0200 	mov.w	r2, #0
 8005668:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800566c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005670:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005674:	4689      	mov	r9, r1
 8005676:	4692      	mov	sl, r2
 8005678:	eb19 0005 	adds.w	r0, r9, r5
 800567c:	eb4a 0106 	adc.w	r1, sl, r6
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	461d      	mov	r5, r3
 8005686:	f04f 0600 	mov.w	r6, #0
 800568a:	196b      	adds	r3, r5, r5
 800568c:	eb46 0406 	adc.w	r4, r6, r6
 8005690:	461a      	mov	r2, r3
 8005692:	4623      	mov	r3, r4
 8005694:	f7fb fab0 	bl	8000bf8 <__aeabi_uldivmod>
 8005698:	4603      	mov	r3, r0
 800569a:	460c      	mov	r4, r1
 800569c:	461a      	mov	r2, r3
 800569e:	4b0e      	ldr	r3, [pc, #56]	; (80056d8 <UART_SetConfig+0x3a0>)
 80056a0:	fba3 1302 	umull	r1, r3, r3, r2
 80056a4:	095b      	lsrs	r3, r3, #5
 80056a6:	2164      	movs	r1, #100	; 0x64
 80056a8:	fb01 f303 	mul.w	r3, r1, r3
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	00db      	lsls	r3, r3, #3
 80056b0:	3332      	adds	r3, #50	; 0x32
 80056b2:	4a09      	ldr	r2, [pc, #36]	; (80056d8 <UART_SetConfig+0x3a0>)
 80056b4:	fba2 2303 	umull	r2, r3, r2, r3
 80056b8:	095b      	lsrs	r3, r3, #5
 80056ba:	f003 0207 	and.w	r2, r3, #7
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4442      	add	r2, r8
 80056c4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80056c6:	e1c0      	b.n	8005a4a <UART_SetConfig+0x712>
 80056c8:	40011000 	.word	0x40011000
 80056cc:	40011400 	.word	0x40011400
 80056d0:	40011800 	.word	0x40011800
 80056d4:	40011c00 	.word	0x40011c00
 80056d8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4adc      	ldr	r2, [pc, #880]	; (8005a54 <UART_SetConfig+0x71c>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d00f      	beq.n	8005706 <UART_SetConfig+0x3ce>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4adb      	ldr	r2, [pc, #876]	; (8005a58 <UART_SetConfig+0x720>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d00a      	beq.n	8005706 <UART_SetConfig+0x3ce>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4ad9      	ldr	r2, [pc, #868]	; (8005a5c <UART_SetConfig+0x724>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d005      	beq.n	8005706 <UART_SetConfig+0x3ce>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4ad8      	ldr	r2, [pc, #864]	; (8005a60 <UART_SetConfig+0x728>)
 8005700:	4293      	cmp	r3, r2
 8005702:	f040 80d1 	bne.w	80058a8 <UART_SetConfig+0x570>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005706:	f7fe fb2f 	bl	8003d68 <HAL_RCC_GetPCLK2Freq>
 800570a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	469a      	mov	sl, r3
 8005710:	f04f 0b00 	mov.w	fp, #0
 8005714:	46d0      	mov	r8, sl
 8005716:	46d9      	mov	r9, fp
 8005718:	eb18 0308 	adds.w	r3, r8, r8
 800571c:	eb49 0409 	adc.w	r4, r9, r9
 8005720:	4698      	mov	r8, r3
 8005722:	46a1      	mov	r9, r4
 8005724:	eb18 080a 	adds.w	r8, r8, sl
 8005728:	eb49 090b 	adc.w	r9, r9, fp
 800572c:	f04f 0100 	mov.w	r1, #0
 8005730:	f04f 0200 	mov.w	r2, #0
 8005734:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005738:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800573c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005740:	4688      	mov	r8, r1
 8005742:	4691      	mov	r9, r2
 8005744:	eb1a 0508 	adds.w	r5, sl, r8
 8005748:	eb4b 0609 	adc.w	r6, fp, r9
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	4619      	mov	r1, r3
 8005752:	f04f 0200 	mov.w	r2, #0
 8005756:	f04f 0300 	mov.w	r3, #0
 800575a:	f04f 0400 	mov.w	r4, #0
 800575e:	0094      	lsls	r4, r2, #2
 8005760:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005764:	008b      	lsls	r3, r1, #2
 8005766:	461a      	mov	r2, r3
 8005768:	4623      	mov	r3, r4
 800576a:	4628      	mov	r0, r5
 800576c:	4631      	mov	r1, r6
 800576e:	f7fb fa43 	bl	8000bf8 <__aeabi_uldivmod>
 8005772:	4603      	mov	r3, r0
 8005774:	460c      	mov	r4, r1
 8005776:	461a      	mov	r2, r3
 8005778:	4bba      	ldr	r3, [pc, #744]	; (8005a64 <UART_SetConfig+0x72c>)
 800577a:	fba3 2302 	umull	r2, r3, r3, r2
 800577e:	095b      	lsrs	r3, r3, #5
 8005780:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	469b      	mov	fp, r3
 8005788:	f04f 0c00 	mov.w	ip, #0
 800578c:	46d9      	mov	r9, fp
 800578e:	46e2      	mov	sl, ip
 8005790:	eb19 0309 	adds.w	r3, r9, r9
 8005794:	eb4a 040a 	adc.w	r4, sl, sl
 8005798:	4699      	mov	r9, r3
 800579a:	46a2      	mov	sl, r4
 800579c:	eb19 090b 	adds.w	r9, r9, fp
 80057a0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80057a4:	f04f 0100 	mov.w	r1, #0
 80057a8:	f04f 0200 	mov.w	r2, #0
 80057ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80057b0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80057b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80057b8:	4689      	mov	r9, r1
 80057ba:	4692      	mov	sl, r2
 80057bc:	eb1b 0509 	adds.w	r5, fp, r9
 80057c0:	eb4c 060a 	adc.w	r6, ip, sl
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	4619      	mov	r1, r3
 80057ca:	f04f 0200 	mov.w	r2, #0
 80057ce:	f04f 0300 	mov.w	r3, #0
 80057d2:	f04f 0400 	mov.w	r4, #0
 80057d6:	0094      	lsls	r4, r2, #2
 80057d8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80057dc:	008b      	lsls	r3, r1, #2
 80057de:	461a      	mov	r2, r3
 80057e0:	4623      	mov	r3, r4
 80057e2:	4628      	mov	r0, r5
 80057e4:	4631      	mov	r1, r6
 80057e6:	f7fb fa07 	bl	8000bf8 <__aeabi_uldivmod>
 80057ea:	4603      	mov	r3, r0
 80057ec:	460c      	mov	r4, r1
 80057ee:	461a      	mov	r2, r3
 80057f0:	4b9c      	ldr	r3, [pc, #624]	; (8005a64 <UART_SetConfig+0x72c>)
 80057f2:	fba3 1302 	umull	r1, r3, r3, r2
 80057f6:	095b      	lsrs	r3, r3, #5
 80057f8:	2164      	movs	r1, #100	; 0x64
 80057fa:	fb01 f303 	mul.w	r3, r1, r3
 80057fe:	1ad3      	subs	r3, r2, r3
 8005800:	011b      	lsls	r3, r3, #4
 8005802:	3332      	adds	r3, #50	; 0x32
 8005804:	4a97      	ldr	r2, [pc, #604]	; (8005a64 <UART_SetConfig+0x72c>)
 8005806:	fba2 2303 	umull	r2, r3, r2, r3
 800580a:	095b      	lsrs	r3, r3, #5
 800580c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005810:	4498      	add	r8, r3
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	469b      	mov	fp, r3
 8005816:	f04f 0c00 	mov.w	ip, #0
 800581a:	46d9      	mov	r9, fp
 800581c:	46e2      	mov	sl, ip
 800581e:	eb19 0309 	adds.w	r3, r9, r9
 8005822:	eb4a 040a 	adc.w	r4, sl, sl
 8005826:	4699      	mov	r9, r3
 8005828:	46a2      	mov	sl, r4
 800582a:	eb19 090b 	adds.w	r9, r9, fp
 800582e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005832:	f04f 0100 	mov.w	r1, #0
 8005836:	f04f 0200 	mov.w	r2, #0
 800583a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800583e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005842:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005846:	4689      	mov	r9, r1
 8005848:	4692      	mov	sl, r2
 800584a:	eb1b 0509 	adds.w	r5, fp, r9
 800584e:	eb4c 060a 	adc.w	r6, ip, sl
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	4619      	mov	r1, r3
 8005858:	f04f 0200 	mov.w	r2, #0
 800585c:	f04f 0300 	mov.w	r3, #0
 8005860:	f04f 0400 	mov.w	r4, #0
 8005864:	0094      	lsls	r4, r2, #2
 8005866:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800586a:	008b      	lsls	r3, r1, #2
 800586c:	461a      	mov	r2, r3
 800586e:	4623      	mov	r3, r4
 8005870:	4628      	mov	r0, r5
 8005872:	4631      	mov	r1, r6
 8005874:	f7fb f9c0 	bl	8000bf8 <__aeabi_uldivmod>
 8005878:	4603      	mov	r3, r0
 800587a:	460c      	mov	r4, r1
 800587c:	461a      	mov	r2, r3
 800587e:	4b79      	ldr	r3, [pc, #484]	; (8005a64 <UART_SetConfig+0x72c>)
 8005880:	fba3 1302 	umull	r1, r3, r3, r2
 8005884:	095b      	lsrs	r3, r3, #5
 8005886:	2164      	movs	r1, #100	; 0x64
 8005888:	fb01 f303 	mul.w	r3, r1, r3
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	011b      	lsls	r3, r3, #4
 8005890:	3332      	adds	r3, #50	; 0x32
 8005892:	4a74      	ldr	r2, [pc, #464]	; (8005a64 <UART_SetConfig+0x72c>)
 8005894:	fba2 2303 	umull	r2, r3, r2, r3
 8005898:	095b      	lsrs	r3, r3, #5
 800589a:	f003 020f 	and.w	r2, r3, #15
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4442      	add	r2, r8
 80058a4:	609a      	str	r2, [r3, #8]
 80058a6:	e0d0      	b.n	8005a4a <UART_SetConfig+0x712>
      pclk = HAL_RCC_GetPCLK1Freq();
 80058a8:	f7fe fa4a 	bl	8003d40 <HAL_RCC_GetPCLK1Freq>
 80058ac:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	469a      	mov	sl, r3
 80058b2:	f04f 0b00 	mov.w	fp, #0
 80058b6:	46d0      	mov	r8, sl
 80058b8:	46d9      	mov	r9, fp
 80058ba:	eb18 0308 	adds.w	r3, r8, r8
 80058be:	eb49 0409 	adc.w	r4, r9, r9
 80058c2:	4698      	mov	r8, r3
 80058c4:	46a1      	mov	r9, r4
 80058c6:	eb18 080a 	adds.w	r8, r8, sl
 80058ca:	eb49 090b 	adc.w	r9, r9, fp
 80058ce:	f04f 0100 	mov.w	r1, #0
 80058d2:	f04f 0200 	mov.w	r2, #0
 80058d6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80058da:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80058de:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80058e2:	4688      	mov	r8, r1
 80058e4:	4691      	mov	r9, r2
 80058e6:	eb1a 0508 	adds.w	r5, sl, r8
 80058ea:	eb4b 0609 	adc.w	r6, fp, r9
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	4619      	mov	r1, r3
 80058f4:	f04f 0200 	mov.w	r2, #0
 80058f8:	f04f 0300 	mov.w	r3, #0
 80058fc:	f04f 0400 	mov.w	r4, #0
 8005900:	0094      	lsls	r4, r2, #2
 8005902:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005906:	008b      	lsls	r3, r1, #2
 8005908:	461a      	mov	r2, r3
 800590a:	4623      	mov	r3, r4
 800590c:	4628      	mov	r0, r5
 800590e:	4631      	mov	r1, r6
 8005910:	f7fb f972 	bl	8000bf8 <__aeabi_uldivmod>
 8005914:	4603      	mov	r3, r0
 8005916:	460c      	mov	r4, r1
 8005918:	461a      	mov	r2, r3
 800591a:	4b52      	ldr	r3, [pc, #328]	; (8005a64 <UART_SetConfig+0x72c>)
 800591c:	fba3 2302 	umull	r2, r3, r3, r2
 8005920:	095b      	lsrs	r3, r3, #5
 8005922:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	469b      	mov	fp, r3
 800592a:	f04f 0c00 	mov.w	ip, #0
 800592e:	46d9      	mov	r9, fp
 8005930:	46e2      	mov	sl, ip
 8005932:	eb19 0309 	adds.w	r3, r9, r9
 8005936:	eb4a 040a 	adc.w	r4, sl, sl
 800593a:	4699      	mov	r9, r3
 800593c:	46a2      	mov	sl, r4
 800593e:	eb19 090b 	adds.w	r9, r9, fp
 8005942:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005946:	f04f 0100 	mov.w	r1, #0
 800594a:	f04f 0200 	mov.w	r2, #0
 800594e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005952:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005956:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800595a:	4689      	mov	r9, r1
 800595c:	4692      	mov	sl, r2
 800595e:	eb1b 0509 	adds.w	r5, fp, r9
 8005962:	eb4c 060a 	adc.w	r6, ip, sl
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	4619      	mov	r1, r3
 800596c:	f04f 0200 	mov.w	r2, #0
 8005970:	f04f 0300 	mov.w	r3, #0
 8005974:	f04f 0400 	mov.w	r4, #0
 8005978:	0094      	lsls	r4, r2, #2
 800597a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800597e:	008b      	lsls	r3, r1, #2
 8005980:	461a      	mov	r2, r3
 8005982:	4623      	mov	r3, r4
 8005984:	4628      	mov	r0, r5
 8005986:	4631      	mov	r1, r6
 8005988:	f7fb f936 	bl	8000bf8 <__aeabi_uldivmod>
 800598c:	4603      	mov	r3, r0
 800598e:	460c      	mov	r4, r1
 8005990:	461a      	mov	r2, r3
 8005992:	4b34      	ldr	r3, [pc, #208]	; (8005a64 <UART_SetConfig+0x72c>)
 8005994:	fba3 1302 	umull	r1, r3, r3, r2
 8005998:	095b      	lsrs	r3, r3, #5
 800599a:	2164      	movs	r1, #100	; 0x64
 800599c:	fb01 f303 	mul.w	r3, r1, r3
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	011b      	lsls	r3, r3, #4
 80059a4:	3332      	adds	r3, #50	; 0x32
 80059a6:	4a2f      	ldr	r2, [pc, #188]	; (8005a64 <UART_SetConfig+0x72c>)
 80059a8:	fba2 2303 	umull	r2, r3, r2, r3
 80059ac:	095b      	lsrs	r3, r3, #5
 80059ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80059b2:	4498      	add	r8, r3
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	469b      	mov	fp, r3
 80059b8:	f04f 0c00 	mov.w	ip, #0
 80059bc:	46d9      	mov	r9, fp
 80059be:	46e2      	mov	sl, ip
 80059c0:	eb19 0309 	adds.w	r3, r9, r9
 80059c4:	eb4a 040a 	adc.w	r4, sl, sl
 80059c8:	4699      	mov	r9, r3
 80059ca:	46a2      	mov	sl, r4
 80059cc:	eb19 090b 	adds.w	r9, r9, fp
 80059d0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80059d4:	f04f 0100 	mov.w	r1, #0
 80059d8:	f04f 0200 	mov.w	r2, #0
 80059dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80059e0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80059e4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80059e8:	4689      	mov	r9, r1
 80059ea:	4692      	mov	sl, r2
 80059ec:	eb1b 0509 	adds.w	r5, fp, r9
 80059f0:	eb4c 060a 	adc.w	r6, ip, sl
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	4619      	mov	r1, r3
 80059fa:	f04f 0200 	mov.w	r2, #0
 80059fe:	f04f 0300 	mov.w	r3, #0
 8005a02:	f04f 0400 	mov.w	r4, #0
 8005a06:	0094      	lsls	r4, r2, #2
 8005a08:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005a0c:	008b      	lsls	r3, r1, #2
 8005a0e:	461a      	mov	r2, r3
 8005a10:	4623      	mov	r3, r4
 8005a12:	4628      	mov	r0, r5
 8005a14:	4631      	mov	r1, r6
 8005a16:	f7fb f8ef 	bl	8000bf8 <__aeabi_uldivmod>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	460c      	mov	r4, r1
 8005a1e:	461a      	mov	r2, r3
 8005a20:	4b10      	ldr	r3, [pc, #64]	; (8005a64 <UART_SetConfig+0x72c>)
 8005a22:	fba3 1302 	umull	r1, r3, r3, r2
 8005a26:	095b      	lsrs	r3, r3, #5
 8005a28:	2164      	movs	r1, #100	; 0x64
 8005a2a:	fb01 f303 	mul.w	r3, r1, r3
 8005a2e:	1ad3      	subs	r3, r2, r3
 8005a30:	011b      	lsls	r3, r3, #4
 8005a32:	3332      	adds	r3, #50	; 0x32
 8005a34:	4a0b      	ldr	r2, [pc, #44]	; (8005a64 <UART_SetConfig+0x72c>)
 8005a36:	fba2 2303 	umull	r2, r3, r2, r3
 8005a3a:	095b      	lsrs	r3, r3, #5
 8005a3c:	f003 020f 	and.w	r2, r3, #15
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4442      	add	r2, r8
 8005a46:	609a      	str	r2, [r3, #8]
}
 8005a48:	e7ff      	b.n	8005a4a <UART_SetConfig+0x712>
 8005a4a:	bf00      	nop
 8005a4c:	3714      	adds	r7, #20
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a54:	40011000 	.word	0x40011000
 8005a58:	40011400 	.word	0x40011400
 8005a5c:	40011800 	.word	0x40011800
 8005a60:	40011c00 	.word	0x40011c00
 8005a64:	51eb851f 	.word	0x51eb851f

08005a68 <__errno>:
 8005a68:	4b01      	ldr	r3, [pc, #4]	; (8005a70 <__errno+0x8>)
 8005a6a:	6818      	ldr	r0, [r3, #0]
 8005a6c:	4770      	bx	lr
 8005a6e:	bf00      	nop
 8005a70:	20000030 	.word	0x20000030

08005a74 <__libc_init_array>:
 8005a74:	b570      	push	{r4, r5, r6, lr}
 8005a76:	4e0d      	ldr	r6, [pc, #52]	; (8005aac <__libc_init_array+0x38>)
 8005a78:	4c0d      	ldr	r4, [pc, #52]	; (8005ab0 <__libc_init_array+0x3c>)
 8005a7a:	1ba4      	subs	r4, r4, r6
 8005a7c:	10a4      	asrs	r4, r4, #2
 8005a7e:	2500      	movs	r5, #0
 8005a80:	42a5      	cmp	r5, r4
 8005a82:	d109      	bne.n	8005a98 <__libc_init_array+0x24>
 8005a84:	4e0b      	ldr	r6, [pc, #44]	; (8005ab4 <__libc_init_array+0x40>)
 8005a86:	4c0c      	ldr	r4, [pc, #48]	; (8005ab8 <__libc_init_array+0x44>)
 8005a88:	f002 f85e 	bl	8007b48 <_init>
 8005a8c:	1ba4      	subs	r4, r4, r6
 8005a8e:	10a4      	asrs	r4, r4, #2
 8005a90:	2500      	movs	r5, #0
 8005a92:	42a5      	cmp	r5, r4
 8005a94:	d105      	bne.n	8005aa2 <__libc_init_array+0x2e>
 8005a96:	bd70      	pop	{r4, r5, r6, pc}
 8005a98:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005a9c:	4798      	blx	r3
 8005a9e:	3501      	adds	r5, #1
 8005aa0:	e7ee      	b.n	8005a80 <__libc_init_array+0xc>
 8005aa2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005aa6:	4798      	blx	r3
 8005aa8:	3501      	adds	r5, #1
 8005aaa:	e7f2      	b.n	8005a92 <__libc_init_array+0x1e>
 8005aac:	08007fb8 	.word	0x08007fb8
 8005ab0:	08007fb8 	.word	0x08007fb8
 8005ab4:	08007fb8 	.word	0x08007fb8
 8005ab8:	08007fbc 	.word	0x08007fbc

08005abc <memset>:
 8005abc:	4402      	add	r2, r0
 8005abe:	4603      	mov	r3, r0
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d100      	bne.n	8005ac6 <memset+0xa>
 8005ac4:	4770      	bx	lr
 8005ac6:	f803 1b01 	strb.w	r1, [r3], #1
 8005aca:	e7f9      	b.n	8005ac0 <memset+0x4>

08005acc <__cvt>:
 8005acc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ad0:	ec55 4b10 	vmov	r4, r5, d0
 8005ad4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005ad6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005ada:	2d00      	cmp	r5, #0
 8005adc:	460e      	mov	r6, r1
 8005ade:	4691      	mov	r9, r2
 8005ae0:	4619      	mov	r1, r3
 8005ae2:	bfb8      	it	lt
 8005ae4:	4622      	movlt	r2, r4
 8005ae6:	462b      	mov	r3, r5
 8005ae8:	f027 0720 	bic.w	r7, r7, #32
 8005aec:	bfbb      	ittet	lt
 8005aee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005af2:	461d      	movlt	r5, r3
 8005af4:	2300      	movge	r3, #0
 8005af6:	232d      	movlt	r3, #45	; 0x2d
 8005af8:	bfb8      	it	lt
 8005afa:	4614      	movlt	r4, r2
 8005afc:	2f46      	cmp	r7, #70	; 0x46
 8005afe:	700b      	strb	r3, [r1, #0]
 8005b00:	d004      	beq.n	8005b0c <__cvt+0x40>
 8005b02:	2f45      	cmp	r7, #69	; 0x45
 8005b04:	d100      	bne.n	8005b08 <__cvt+0x3c>
 8005b06:	3601      	adds	r6, #1
 8005b08:	2102      	movs	r1, #2
 8005b0a:	e000      	b.n	8005b0e <__cvt+0x42>
 8005b0c:	2103      	movs	r1, #3
 8005b0e:	ab03      	add	r3, sp, #12
 8005b10:	9301      	str	r3, [sp, #4]
 8005b12:	ab02      	add	r3, sp, #8
 8005b14:	9300      	str	r3, [sp, #0]
 8005b16:	4632      	mov	r2, r6
 8005b18:	4653      	mov	r3, sl
 8005b1a:	ec45 4b10 	vmov	d0, r4, r5
 8005b1e:	f000 fcdf 	bl	80064e0 <_dtoa_r>
 8005b22:	2f47      	cmp	r7, #71	; 0x47
 8005b24:	4680      	mov	r8, r0
 8005b26:	d102      	bne.n	8005b2e <__cvt+0x62>
 8005b28:	f019 0f01 	tst.w	r9, #1
 8005b2c:	d026      	beq.n	8005b7c <__cvt+0xb0>
 8005b2e:	2f46      	cmp	r7, #70	; 0x46
 8005b30:	eb08 0906 	add.w	r9, r8, r6
 8005b34:	d111      	bne.n	8005b5a <__cvt+0x8e>
 8005b36:	f898 3000 	ldrb.w	r3, [r8]
 8005b3a:	2b30      	cmp	r3, #48	; 0x30
 8005b3c:	d10a      	bne.n	8005b54 <__cvt+0x88>
 8005b3e:	2200      	movs	r2, #0
 8005b40:	2300      	movs	r3, #0
 8005b42:	4620      	mov	r0, r4
 8005b44:	4629      	mov	r1, r5
 8005b46:	f7fa ffe7 	bl	8000b18 <__aeabi_dcmpeq>
 8005b4a:	b918      	cbnz	r0, 8005b54 <__cvt+0x88>
 8005b4c:	f1c6 0601 	rsb	r6, r6, #1
 8005b50:	f8ca 6000 	str.w	r6, [sl]
 8005b54:	f8da 3000 	ldr.w	r3, [sl]
 8005b58:	4499      	add	r9, r3
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	4620      	mov	r0, r4
 8005b60:	4629      	mov	r1, r5
 8005b62:	f7fa ffd9 	bl	8000b18 <__aeabi_dcmpeq>
 8005b66:	b938      	cbnz	r0, 8005b78 <__cvt+0xac>
 8005b68:	2230      	movs	r2, #48	; 0x30
 8005b6a:	9b03      	ldr	r3, [sp, #12]
 8005b6c:	454b      	cmp	r3, r9
 8005b6e:	d205      	bcs.n	8005b7c <__cvt+0xb0>
 8005b70:	1c59      	adds	r1, r3, #1
 8005b72:	9103      	str	r1, [sp, #12]
 8005b74:	701a      	strb	r2, [r3, #0]
 8005b76:	e7f8      	b.n	8005b6a <__cvt+0x9e>
 8005b78:	f8cd 900c 	str.w	r9, [sp, #12]
 8005b7c:	9b03      	ldr	r3, [sp, #12]
 8005b7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005b80:	eba3 0308 	sub.w	r3, r3, r8
 8005b84:	4640      	mov	r0, r8
 8005b86:	6013      	str	r3, [r2, #0]
 8005b88:	b004      	add	sp, #16
 8005b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005b8e <__exponent>:
 8005b8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b90:	2900      	cmp	r1, #0
 8005b92:	4604      	mov	r4, r0
 8005b94:	bfba      	itte	lt
 8005b96:	4249      	neglt	r1, r1
 8005b98:	232d      	movlt	r3, #45	; 0x2d
 8005b9a:	232b      	movge	r3, #43	; 0x2b
 8005b9c:	2909      	cmp	r1, #9
 8005b9e:	f804 2b02 	strb.w	r2, [r4], #2
 8005ba2:	7043      	strb	r3, [r0, #1]
 8005ba4:	dd20      	ble.n	8005be8 <__exponent+0x5a>
 8005ba6:	f10d 0307 	add.w	r3, sp, #7
 8005baa:	461f      	mov	r7, r3
 8005bac:	260a      	movs	r6, #10
 8005bae:	fb91 f5f6 	sdiv	r5, r1, r6
 8005bb2:	fb06 1115 	mls	r1, r6, r5, r1
 8005bb6:	3130      	adds	r1, #48	; 0x30
 8005bb8:	2d09      	cmp	r5, #9
 8005bba:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005bbe:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8005bc2:	4629      	mov	r1, r5
 8005bc4:	dc09      	bgt.n	8005bda <__exponent+0x4c>
 8005bc6:	3130      	adds	r1, #48	; 0x30
 8005bc8:	3b02      	subs	r3, #2
 8005bca:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005bce:	42bb      	cmp	r3, r7
 8005bd0:	4622      	mov	r2, r4
 8005bd2:	d304      	bcc.n	8005bde <__exponent+0x50>
 8005bd4:	1a10      	subs	r0, r2, r0
 8005bd6:	b003      	add	sp, #12
 8005bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005bda:	4613      	mov	r3, r2
 8005bdc:	e7e7      	b.n	8005bae <__exponent+0x20>
 8005bde:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005be2:	f804 2b01 	strb.w	r2, [r4], #1
 8005be6:	e7f2      	b.n	8005bce <__exponent+0x40>
 8005be8:	2330      	movs	r3, #48	; 0x30
 8005bea:	4419      	add	r1, r3
 8005bec:	7083      	strb	r3, [r0, #2]
 8005bee:	1d02      	adds	r2, r0, #4
 8005bf0:	70c1      	strb	r1, [r0, #3]
 8005bf2:	e7ef      	b.n	8005bd4 <__exponent+0x46>

08005bf4 <_printf_float>:
 8005bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bf8:	b08d      	sub	sp, #52	; 0x34
 8005bfa:	460c      	mov	r4, r1
 8005bfc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8005c00:	4616      	mov	r6, r2
 8005c02:	461f      	mov	r7, r3
 8005c04:	4605      	mov	r5, r0
 8005c06:	f001 fa23 	bl	8007050 <_localeconv_r>
 8005c0a:	6803      	ldr	r3, [r0, #0]
 8005c0c:	9304      	str	r3, [sp, #16]
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f7fa fb06 	bl	8000220 <strlen>
 8005c14:	2300      	movs	r3, #0
 8005c16:	930a      	str	r3, [sp, #40]	; 0x28
 8005c18:	f8d8 3000 	ldr.w	r3, [r8]
 8005c1c:	9005      	str	r0, [sp, #20]
 8005c1e:	3307      	adds	r3, #7
 8005c20:	f023 0307 	bic.w	r3, r3, #7
 8005c24:	f103 0208 	add.w	r2, r3, #8
 8005c28:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005c2c:	f8d4 b000 	ldr.w	fp, [r4]
 8005c30:	f8c8 2000 	str.w	r2, [r8]
 8005c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c38:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005c3c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005c40:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005c44:	9307      	str	r3, [sp, #28]
 8005c46:	f8cd 8018 	str.w	r8, [sp, #24]
 8005c4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c4e:	4ba7      	ldr	r3, [pc, #668]	; (8005eec <_printf_float+0x2f8>)
 8005c50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c54:	f7fa ff92 	bl	8000b7c <__aeabi_dcmpun>
 8005c58:	bb70      	cbnz	r0, 8005cb8 <_printf_float+0xc4>
 8005c5a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c5e:	4ba3      	ldr	r3, [pc, #652]	; (8005eec <_printf_float+0x2f8>)
 8005c60:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c64:	f7fa ff6c 	bl	8000b40 <__aeabi_dcmple>
 8005c68:	bb30      	cbnz	r0, 8005cb8 <_printf_float+0xc4>
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	4640      	mov	r0, r8
 8005c70:	4649      	mov	r1, r9
 8005c72:	f7fa ff5b 	bl	8000b2c <__aeabi_dcmplt>
 8005c76:	b110      	cbz	r0, 8005c7e <_printf_float+0x8a>
 8005c78:	232d      	movs	r3, #45	; 0x2d
 8005c7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c7e:	4a9c      	ldr	r2, [pc, #624]	; (8005ef0 <_printf_float+0x2fc>)
 8005c80:	4b9c      	ldr	r3, [pc, #624]	; (8005ef4 <_printf_float+0x300>)
 8005c82:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005c86:	bf8c      	ite	hi
 8005c88:	4690      	movhi	r8, r2
 8005c8a:	4698      	movls	r8, r3
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	f02b 0204 	bic.w	r2, fp, #4
 8005c92:	6123      	str	r3, [r4, #16]
 8005c94:	6022      	str	r2, [r4, #0]
 8005c96:	f04f 0900 	mov.w	r9, #0
 8005c9a:	9700      	str	r7, [sp, #0]
 8005c9c:	4633      	mov	r3, r6
 8005c9e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005ca0:	4621      	mov	r1, r4
 8005ca2:	4628      	mov	r0, r5
 8005ca4:	f000 f9e6 	bl	8006074 <_printf_common>
 8005ca8:	3001      	adds	r0, #1
 8005caa:	f040 808d 	bne.w	8005dc8 <_printf_float+0x1d4>
 8005cae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005cb2:	b00d      	add	sp, #52	; 0x34
 8005cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cb8:	4642      	mov	r2, r8
 8005cba:	464b      	mov	r3, r9
 8005cbc:	4640      	mov	r0, r8
 8005cbe:	4649      	mov	r1, r9
 8005cc0:	f7fa ff5c 	bl	8000b7c <__aeabi_dcmpun>
 8005cc4:	b110      	cbz	r0, 8005ccc <_printf_float+0xd8>
 8005cc6:	4a8c      	ldr	r2, [pc, #560]	; (8005ef8 <_printf_float+0x304>)
 8005cc8:	4b8c      	ldr	r3, [pc, #560]	; (8005efc <_printf_float+0x308>)
 8005cca:	e7da      	b.n	8005c82 <_printf_float+0x8e>
 8005ccc:	6861      	ldr	r1, [r4, #4]
 8005cce:	1c4b      	adds	r3, r1, #1
 8005cd0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005cd4:	a80a      	add	r0, sp, #40	; 0x28
 8005cd6:	d13e      	bne.n	8005d56 <_printf_float+0x162>
 8005cd8:	2306      	movs	r3, #6
 8005cda:	6063      	str	r3, [r4, #4]
 8005cdc:	2300      	movs	r3, #0
 8005cde:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005ce2:	ab09      	add	r3, sp, #36	; 0x24
 8005ce4:	9300      	str	r3, [sp, #0]
 8005ce6:	ec49 8b10 	vmov	d0, r8, r9
 8005cea:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005cee:	6022      	str	r2, [r4, #0]
 8005cf0:	f8cd a004 	str.w	sl, [sp, #4]
 8005cf4:	6861      	ldr	r1, [r4, #4]
 8005cf6:	4628      	mov	r0, r5
 8005cf8:	f7ff fee8 	bl	8005acc <__cvt>
 8005cfc:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8005d00:	2b47      	cmp	r3, #71	; 0x47
 8005d02:	4680      	mov	r8, r0
 8005d04:	d109      	bne.n	8005d1a <_printf_float+0x126>
 8005d06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d08:	1cd8      	adds	r0, r3, #3
 8005d0a:	db02      	blt.n	8005d12 <_printf_float+0x11e>
 8005d0c:	6862      	ldr	r2, [r4, #4]
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	dd47      	ble.n	8005da2 <_printf_float+0x1ae>
 8005d12:	f1aa 0a02 	sub.w	sl, sl, #2
 8005d16:	fa5f fa8a 	uxtb.w	sl, sl
 8005d1a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005d1e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d20:	d824      	bhi.n	8005d6c <_printf_float+0x178>
 8005d22:	3901      	subs	r1, #1
 8005d24:	4652      	mov	r2, sl
 8005d26:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005d2a:	9109      	str	r1, [sp, #36]	; 0x24
 8005d2c:	f7ff ff2f 	bl	8005b8e <__exponent>
 8005d30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d32:	1813      	adds	r3, r2, r0
 8005d34:	2a01      	cmp	r2, #1
 8005d36:	4681      	mov	r9, r0
 8005d38:	6123      	str	r3, [r4, #16]
 8005d3a:	dc02      	bgt.n	8005d42 <_printf_float+0x14e>
 8005d3c:	6822      	ldr	r2, [r4, #0]
 8005d3e:	07d1      	lsls	r1, r2, #31
 8005d40:	d501      	bpl.n	8005d46 <_printf_float+0x152>
 8005d42:	3301      	adds	r3, #1
 8005d44:	6123      	str	r3, [r4, #16]
 8005d46:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d0a5      	beq.n	8005c9a <_printf_float+0xa6>
 8005d4e:	232d      	movs	r3, #45	; 0x2d
 8005d50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d54:	e7a1      	b.n	8005c9a <_printf_float+0xa6>
 8005d56:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8005d5a:	f000 8177 	beq.w	800604c <_printf_float+0x458>
 8005d5e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005d62:	d1bb      	bne.n	8005cdc <_printf_float+0xe8>
 8005d64:	2900      	cmp	r1, #0
 8005d66:	d1b9      	bne.n	8005cdc <_printf_float+0xe8>
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e7b6      	b.n	8005cda <_printf_float+0xe6>
 8005d6c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8005d70:	d119      	bne.n	8005da6 <_printf_float+0x1b2>
 8005d72:	2900      	cmp	r1, #0
 8005d74:	6863      	ldr	r3, [r4, #4]
 8005d76:	dd0c      	ble.n	8005d92 <_printf_float+0x19e>
 8005d78:	6121      	str	r1, [r4, #16]
 8005d7a:	b913      	cbnz	r3, 8005d82 <_printf_float+0x18e>
 8005d7c:	6822      	ldr	r2, [r4, #0]
 8005d7e:	07d2      	lsls	r2, r2, #31
 8005d80:	d502      	bpl.n	8005d88 <_printf_float+0x194>
 8005d82:	3301      	adds	r3, #1
 8005d84:	440b      	add	r3, r1
 8005d86:	6123      	str	r3, [r4, #16]
 8005d88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d8a:	65a3      	str	r3, [r4, #88]	; 0x58
 8005d8c:	f04f 0900 	mov.w	r9, #0
 8005d90:	e7d9      	b.n	8005d46 <_printf_float+0x152>
 8005d92:	b913      	cbnz	r3, 8005d9a <_printf_float+0x1a6>
 8005d94:	6822      	ldr	r2, [r4, #0]
 8005d96:	07d0      	lsls	r0, r2, #31
 8005d98:	d501      	bpl.n	8005d9e <_printf_float+0x1aa>
 8005d9a:	3302      	adds	r3, #2
 8005d9c:	e7f3      	b.n	8005d86 <_printf_float+0x192>
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e7f1      	b.n	8005d86 <_printf_float+0x192>
 8005da2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8005da6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005daa:	4293      	cmp	r3, r2
 8005dac:	db05      	blt.n	8005dba <_printf_float+0x1c6>
 8005dae:	6822      	ldr	r2, [r4, #0]
 8005db0:	6123      	str	r3, [r4, #16]
 8005db2:	07d1      	lsls	r1, r2, #31
 8005db4:	d5e8      	bpl.n	8005d88 <_printf_float+0x194>
 8005db6:	3301      	adds	r3, #1
 8005db8:	e7e5      	b.n	8005d86 <_printf_float+0x192>
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	bfd4      	ite	le
 8005dbe:	f1c3 0302 	rsble	r3, r3, #2
 8005dc2:	2301      	movgt	r3, #1
 8005dc4:	4413      	add	r3, r2
 8005dc6:	e7de      	b.n	8005d86 <_printf_float+0x192>
 8005dc8:	6823      	ldr	r3, [r4, #0]
 8005dca:	055a      	lsls	r2, r3, #21
 8005dcc:	d407      	bmi.n	8005dde <_printf_float+0x1ea>
 8005dce:	6923      	ldr	r3, [r4, #16]
 8005dd0:	4642      	mov	r2, r8
 8005dd2:	4631      	mov	r1, r6
 8005dd4:	4628      	mov	r0, r5
 8005dd6:	47b8      	blx	r7
 8005dd8:	3001      	adds	r0, #1
 8005dda:	d12b      	bne.n	8005e34 <_printf_float+0x240>
 8005ddc:	e767      	b.n	8005cae <_printf_float+0xba>
 8005dde:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005de2:	f240 80dc 	bls.w	8005f9e <_printf_float+0x3aa>
 8005de6:	2200      	movs	r2, #0
 8005de8:	2300      	movs	r3, #0
 8005dea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005dee:	f7fa fe93 	bl	8000b18 <__aeabi_dcmpeq>
 8005df2:	2800      	cmp	r0, #0
 8005df4:	d033      	beq.n	8005e5e <_printf_float+0x26a>
 8005df6:	2301      	movs	r3, #1
 8005df8:	4a41      	ldr	r2, [pc, #260]	; (8005f00 <_printf_float+0x30c>)
 8005dfa:	4631      	mov	r1, r6
 8005dfc:	4628      	mov	r0, r5
 8005dfe:	47b8      	blx	r7
 8005e00:	3001      	adds	r0, #1
 8005e02:	f43f af54 	beq.w	8005cae <_printf_float+0xba>
 8005e06:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	db02      	blt.n	8005e14 <_printf_float+0x220>
 8005e0e:	6823      	ldr	r3, [r4, #0]
 8005e10:	07d8      	lsls	r0, r3, #31
 8005e12:	d50f      	bpl.n	8005e34 <_printf_float+0x240>
 8005e14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e18:	4631      	mov	r1, r6
 8005e1a:	4628      	mov	r0, r5
 8005e1c:	47b8      	blx	r7
 8005e1e:	3001      	adds	r0, #1
 8005e20:	f43f af45 	beq.w	8005cae <_printf_float+0xba>
 8005e24:	f04f 0800 	mov.w	r8, #0
 8005e28:	f104 091a 	add.w	r9, r4, #26
 8005e2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e2e:	3b01      	subs	r3, #1
 8005e30:	4543      	cmp	r3, r8
 8005e32:	dc09      	bgt.n	8005e48 <_printf_float+0x254>
 8005e34:	6823      	ldr	r3, [r4, #0]
 8005e36:	079b      	lsls	r3, r3, #30
 8005e38:	f100 8103 	bmi.w	8006042 <_printf_float+0x44e>
 8005e3c:	68e0      	ldr	r0, [r4, #12]
 8005e3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e40:	4298      	cmp	r0, r3
 8005e42:	bfb8      	it	lt
 8005e44:	4618      	movlt	r0, r3
 8005e46:	e734      	b.n	8005cb2 <_printf_float+0xbe>
 8005e48:	2301      	movs	r3, #1
 8005e4a:	464a      	mov	r2, r9
 8005e4c:	4631      	mov	r1, r6
 8005e4e:	4628      	mov	r0, r5
 8005e50:	47b8      	blx	r7
 8005e52:	3001      	adds	r0, #1
 8005e54:	f43f af2b 	beq.w	8005cae <_printf_float+0xba>
 8005e58:	f108 0801 	add.w	r8, r8, #1
 8005e5c:	e7e6      	b.n	8005e2c <_printf_float+0x238>
 8005e5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	dc2b      	bgt.n	8005ebc <_printf_float+0x2c8>
 8005e64:	2301      	movs	r3, #1
 8005e66:	4a26      	ldr	r2, [pc, #152]	; (8005f00 <_printf_float+0x30c>)
 8005e68:	4631      	mov	r1, r6
 8005e6a:	4628      	mov	r0, r5
 8005e6c:	47b8      	blx	r7
 8005e6e:	3001      	adds	r0, #1
 8005e70:	f43f af1d 	beq.w	8005cae <_printf_float+0xba>
 8005e74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e76:	b923      	cbnz	r3, 8005e82 <_printf_float+0x28e>
 8005e78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e7a:	b913      	cbnz	r3, 8005e82 <_printf_float+0x28e>
 8005e7c:	6823      	ldr	r3, [r4, #0]
 8005e7e:	07d9      	lsls	r1, r3, #31
 8005e80:	d5d8      	bpl.n	8005e34 <_printf_float+0x240>
 8005e82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e86:	4631      	mov	r1, r6
 8005e88:	4628      	mov	r0, r5
 8005e8a:	47b8      	blx	r7
 8005e8c:	3001      	adds	r0, #1
 8005e8e:	f43f af0e 	beq.w	8005cae <_printf_float+0xba>
 8005e92:	f04f 0900 	mov.w	r9, #0
 8005e96:	f104 0a1a 	add.w	sl, r4, #26
 8005e9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e9c:	425b      	negs	r3, r3
 8005e9e:	454b      	cmp	r3, r9
 8005ea0:	dc01      	bgt.n	8005ea6 <_printf_float+0x2b2>
 8005ea2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ea4:	e794      	b.n	8005dd0 <_printf_float+0x1dc>
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	4652      	mov	r2, sl
 8005eaa:	4631      	mov	r1, r6
 8005eac:	4628      	mov	r0, r5
 8005eae:	47b8      	blx	r7
 8005eb0:	3001      	adds	r0, #1
 8005eb2:	f43f aefc 	beq.w	8005cae <_printf_float+0xba>
 8005eb6:	f109 0901 	add.w	r9, r9, #1
 8005eba:	e7ee      	b.n	8005e9a <_printf_float+0x2a6>
 8005ebc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ebe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	bfa8      	it	ge
 8005ec4:	461a      	movge	r2, r3
 8005ec6:	2a00      	cmp	r2, #0
 8005ec8:	4691      	mov	r9, r2
 8005eca:	dd07      	ble.n	8005edc <_printf_float+0x2e8>
 8005ecc:	4613      	mov	r3, r2
 8005ece:	4631      	mov	r1, r6
 8005ed0:	4642      	mov	r2, r8
 8005ed2:	4628      	mov	r0, r5
 8005ed4:	47b8      	blx	r7
 8005ed6:	3001      	adds	r0, #1
 8005ed8:	f43f aee9 	beq.w	8005cae <_printf_float+0xba>
 8005edc:	f104 031a 	add.w	r3, r4, #26
 8005ee0:	f04f 0b00 	mov.w	fp, #0
 8005ee4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ee8:	9306      	str	r3, [sp, #24]
 8005eea:	e015      	b.n	8005f18 <_printf_float+0x324>
 8005eec:	7fefffff 	.word	0x7fefffff
 8005ef0:	08007d58 	.word	0x08007d58
 8005ef4:	08007d54 	.word	0x08007d54
 8005ef8:	08007d60 	.word	0x08007d60
 8005efc:	08007d5c 	.word	0x08007d5c
 8005f00:	08007d64 	.word	0x08007d64
 8005f04:	2301      	movs	r3, #1
 8005f06:	9a06      	ldr	r2, [sp, #24]
 8005f08:	4631      	mov	r1, r6
 8005f0a:	4628      	mov	r0, r5
 8005f0c:	47b8      	blx	r7
 8005f0e:	3001      	adds	r0, #1
 8005f10:	f43f aecd 	beq.w	8005cae <_printf_float+0xba>
 8005f14:	f10b 0b01 	add.w	fp, fp, #1
 8005f18:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005f1c:	ebaa 0309 	sub.w	r3, sl, r9
 8005f20:	455b      	cmp	r3, fp
 8005f22:	dcef      	bgt.n	8005f04 <_printf_float+0x310>
 8005f24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	44d0      	add	r8, sl
 8005f2c:	db15      	blt.n	8005f5a <_printf_float+0x366>
 8005f2e:	6823      	ldr	r3, [r4, #0]
 8005f30:	07da      	lsls	r2, r3, #31
 8005f32:	d412      	bmi.n	8005f5a <_printf_float+0x366>
 8005f34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f36:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f38:	eba3 020a 	sub.w	r2, r3, sl
 8005f3c:	eba3 0a01 	sub.w	sl, r3, r1
 8005f40:	4592      	cmp	sl, r2
 8005f42:	bfa8      	it	ge
 8005f44:	4692      	movge	sl, r2
 8005f46:	f1ba 0f00 	cmp.w	sl, #0
 8005f4a:	dc0e      	bgt.n	8005f6a <_printf_float+0x376>
 8005f4c:	f04f 0800 	mov.w	r8, #0
 8005f50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005f54:	f104 091a 	add.w	r9, r4, #26
 8005f58:	e019      	b.n	8005f8e <_printf_float+0x39a>
 8005f5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f5e:	4631      	mov	r1, r6
 8005f60:	4628      	mov	r0, r5
 8005f62:	47b8      	blx	r7
 8005f64:	3001      	adds	r0, #1
 8005f66:	d1e5      	bne.n	8005f34 <_printf_float+0x340>
 8005f68:	e6a1      	b.n	8005cae <_printf_float+0xba>
 8005f6a:	4653      	mov	r3, sl
 8005f6c:	4642      	mov	r2, r8
 8005f6e:	4631      	mov	r1, r6
 8005f70:	4628      	mov	r0, r5
 8005f72:	47b8      	blx	r7
 8005f74:	3001      	adds	r0, #1
 8005f76:	d1e9      	bne.n	8005f4c <_printf_float+0x358>
 8005f78:	e699      	b.n	8005cae <_printf_float+0xba>
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	464a      	mov	r2, r9
 8005f7e:	4631      	mov	r1, r6
 8005f80:	4628      	mov	r0, r5
 8005f82:	47b8      	blx	r7
 8005f84:	3001      	adds	r0, #1
 8005f86:	f43f ae92 	beq.w	8005cae <_printf_float+0xba>
 8005f8a:	f108 0801 	add.w	r8, r8, #1
 8005f8e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f92:	1a9b      	subs	r3, r3, r2
 8005f94:	eba3 030a 	sub.w	r3, r3, sl
 8005f98:	4543      	cmp	r3, r8
 8005f9a:	dcee      	bgt.n	8005f7a <_printf_float+0x386>
 8005f9c:	e74a      	b.n	8005e34 <_printf_float+0x240>
 8005f9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005fa0:	2a01      	cmp	r2, #1
 8005fa2:	dc01      	bgt.n	8005fa8 <_printf_float+0x3b4>
 8005fa4:	07db      	lsls	r3, r3, #31
 8005fa6:	d53a      	bpl.n	800601e <_printf_float+0x42a>
 8005fa8:	2301      	movs	r3, #1
 8005faa:	4642      	mov	r2, r8
 8005fac:	4631      	mov	r1, r6
 8005fae:	4628      	mov	r0, r5
 8005fb0:	47b8      	blx	r7
 8005fb2:	3001      	adds	r0, #1
 8005fb4:	f43f ae7b 	beq.w	8005cae <_printf_float+0xba>
 8005fb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fbc:	4631      	mov	r1, r6
 8005fbe:	4628      	mov	r0, r5
 8005fc0:	47b8      	blx	r7
 8005fc2:	3001      	adds	r0, #1
 8005fc4:	f108 0801 	add.w	r8, r8, #1
 8005fc8:	f43f ae71 	beq.w	8005cae <_printf_float+0xba>
 8005fcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8005fd4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005fd8:	2300      	movs	r3, #0
 8005fda:	f7fa fd9d 	bl	8000b18 <__aeabi_dcmpeq>
 8005fde:	b9c8      	cbnz	r0, 8006014 <_printf_float+0x420>
 8005fe0:	4653      	mov	r3, sl
 8005fe2:	4642      	mov	r2, r8
 8005fe4:	4631      	mov	r1, r6
 8005fe6:	4628      	mov	r0, r5
 8005fe8:	47b8      	blx	r7
 8005fea:	3001      	adds	r0, #1
 8005fec:	d10e      	bne.n	800600c <_printf_float+0x418>
 8005fee:	e65e      	b.n	8005cae <_printf_float+0xba>
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	4652      	mov	r2, sl
 8005ff4:	4631      	mov	r1, r6
 8005ff6:	4628      	mov	r0, r5
 8005ff8:	47b8      	blx	r7
 8005ffa:	3001      	adds	r0, #1
 8005ffc:	f43f ae57 	beq.w	8005cae <_printf_float+0xba>
 8006000:	f108 0801 	add.w	r8, r8, #1
 8006004:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006006:	3b01      	subs	r3, #1
 8006008:	4543      	cmp	r3, r8
 800600a:	dcf1      	bgt.n	8005ff0 <_printf_float+0x3fc>
 800600c:	464b      	mov	r3, r9
 800600e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006012:	e6de      	b.n	8005dd2 <_printf_float+0x1de>
 8006014:	f04f 0800 	mov.w	r8, #0
 8006018:	f104 0a1a 	add.w	sl, r4, #26
 800601c:	e7f2      	b.n	8006004 <_printf_float+0x410>
 800601e:	2301      	movs	r3, #1
 8006020:	e7df      	b.n	8005fe2 <_printf_float+0x3ee>
 8006022:	2301      	movs	r3, #1
 8006024:	464a      	mov	r2, r9
 8006026:	4631      	mov	r1, r6
 8006028:	4628      	mov	r0, r5
 800602a:	47b8      	blx	r7
 800602c:	3001      	adds	r0, #1
 800602e:	f43f ae3e 	beq.w	8005cae <_printf_float+0xba>
 8006032:	f108 0801 	add.w	r8, r8, #1
 8006036:	68e3      	ldr	r3, [r4, #12]
 8006038:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800603a:	1a9b      	subs	r3, r3, r2
 800603c:	4543      	cmp	r3, r8
 800603e:	dcf0      	bgt.n	8006022 <_printf_float+0x42e>
 8006040:	e6fc      	b.n	8005e3c <_printf_float+0x248>
 8006042:	f04f 0800 	mov.w	r8, #0
 8006046:	f104 0919 	add.w	r9, r4, #25
 800604a:	e7f4      	b.n	8006036 <_printf_float+0x442>
 800604c:	2900      	cmp	r1, #0
 800604e:	f43f ae8b 	beq.w	8005d68 <_printf_float+0x174>
 8006052:	2300      	movs	r3, #0
 8006054:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006058:	ab09      	add	r3, sp, #36	; 0x24
 800605a:	9300      	str	r3, [sp, #0]
 800605c:	ec49 8b10 	vmov	d0, r8, r9
 8006060:	6022      	str	r2, [r4, #0]
 8006062:	f8cd a004 	str.w	sl, [sp, #4]
 8006066:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800606a:	4628      	mov	r0, r5
 800606c:	f7ff fd2e 	bl	8005acc <__cvt>
 8006070:	4680      	mov	r8, r0
 8006072:	e648      	b.n	8005d06 <_printf_float+0x112>

08006074 <_printf_common>:
 8006074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006078:	4691      	mov	r9, r2
 800607a:	461f      	mov	r7, r3
 800607c:	688a      	ldr	r2, [r1, #8]
 800607e:	690b      	ldr	r3, [r1, #16]
 8006080:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006084:	4293      	cmp	r3, r2
 8006086:	bfb8      	it	lt
 8006088:	4613      	movlt	r3, r2
 800608a:	f8c9 3000 	str.w	r3, [r9]
 800608e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006092:	4606      	mov	r6, r0
 8006094:	460c      	mov	r4, r1
 8006096:	b112      	cbz	r2, 800609e <_printf_common+0x2a>
 8006098:	3301      	adds	r3, #1
 800609a:	f8c9 3000 	str.w	r3, [r9]
 800609e:	6823      	ldr	r3, [r4, #0]
 80060a0:	0699      	lsls	r1, r3, #26
 80060a2:	bf42      	ittt	mi
 80060a4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80060a8:	3302      	addmi	r3, #2
 80060aa:	f8c9 3000 	strmi.w	r3, [r9]
 80060ae:	6825      	ldr	r5, [r4, #0]
 80060b0:	f015 0506 	ands.w	r5, r5, #6
 80060b4:	d107      	bne.n	80060c6 <_printf_common+0x52>
 80060b6:	f104 0a19 	add.w	sl, r4, #25
 80060ba:	68e3      	ldr	r3, [r4, #12]
 80060bc:	f8d9 2000 	ldr.w	r2, [r9]
 80060c0:	1a9b      	subs	r3, r3, r2
 80060c2:	42ab      	cmp	r3, r5
 80060c4:	dc28      	bgt.n	8006118 <_printf_common+0xa4>
 80060c6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80060ca:	6822      	ldr	r2, [r4, #0]
 80060cc:	3300      	adds	r3, #0
 80060ce:	bf18      	it	ne
 80060d0:	2301      	movne	r3, #1
 80060d2:	0692      	lsls	r2, r2, #26
 80060d4:	d42d      	bmi.n	8006132 <_printf_common+0xbe>
 80060d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060da:	4639      	mov	r1, r7
 80060dc:	4630      	mov	r0, r6
 80060de:	47c0      	blx	r8
 80060e0:	3001      	adds	r0, #1
 80060e2:	d020      	beq.n	8006126 <_printf_common+0xb2>
 80060e4:	6823      	ldr	r3, [r4, #0]
 80060e6:	68e5      	ldr	r5, [r4, #12]
 80060e8:	f8d9 2000 	ldr.w	r2, [r9]
 80060ec:	f003 0306 	and.w	r3, r3, #6
 80060f0:	2b04      	cmp	r3, #4
 80060f2:	bf08      	it	eq
 80060f4:	1aad      	subeq	r5, r5, r2
 80060f6:	68a3      	ldr	r3, [r4, #8]
 80060f8:	6922      	ldr	r2, [r4, #16]
 80060fa:	bf0c      	ite	eq
 80060fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006100:	2500      	movne	r5, #0
 8006102:	4293      	cmp	r3, r2
 8006104:	bfc4      	itt	gt
 8006106:	1a9b      	subgt	r3, r3, r2
 8006108:	18ed      	addgt	r5, r5, r3
 800610a:	f04f 0900 	mov.w	r9, #0
 800610e:	341a      	adds	r4, #26
 8006110:	454d      	cmp	r5, r9
 8006112:	d11a      	bne.n	800614a <_printf_common+0xd6>
 8006114:	2000      	movs	r0, #0
 8006116:	e008      	b.n	800612a <_printf_common+0xb6>
 8006118:	2301      	movs	r3, #1
 800611a:	4652      	mov	r2, sl
 800611c:	4639      	mov	r1, r7
 800611e:	4630      	mov	r0, r6
 8006120:	47c0      	blx	r8
 8006122:	3001      	adds	r0, #1
 8006124:	d103      	bne.n	800612e <_printf_common+0xba>
 8006126:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800612a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800612e:	3501      	adds	r5, #1
 8006130:	e7c3      	b.n	80060ba <_printf_common+0x46>
 8006132:	18e1      	adds	r1, r4, r3
 8006134:	1c5a      	adds	r2, r3, #1
 8006136:	2030      	movs	r0, #48	; 0x30
 8006138:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800613c:	4422      	add	r2, r4
 800613e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006142:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006146:	3302      	adds	r3, #2
 8006148:	e7c5      	b.n	80060d6 <_printf_common+0x62>
 800614a:	2301      	movs	r3, #1
 800614c:	4622      	mov	r2, r4
 800614e:	4639      	mov	r1, r7
 8006150:	4630      	mov	r0, r6
 8006152:	47c0      	blx	r8
 8006154:	3001      	adds	r0, #1
 8006156:	d0e6      	beq.n	8006126 <_printf_common+0xb2>
 8006158:	f109 0901 	add.w	r9, r9, #1
 800615c:	e7d8      	b.n	8006110 <_printf_common+0x9c>
	...

08006160 <_printf_i>:
 8006160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006164:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006168:	460c      	mov	r4, r1
 800616a:	7e09      	ldrb	r1, [r1, #24]
 800616c:	b085      	sub	sp, #20
 800616e:	296e      	cmp	r1, #110	; 0x6e
 8006170:	4617      	mov	r7, r2
 8006172:	4606      	mov	r6, r0
 8006174:	4698      	mov	r8, r3
 8006176:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006178:	f000 80b3 	beq.w	80062e2 <_printf_i+0x182>
 800617c:	d822      	bhi.n	80061c4 <_printf_i+0x64>
 800617e:	2963      	cmp	r1, #99	; 0x63
 8006180:	d036      	beq.n	80061f0 <_printf_i+0x90>
 8006182:	d80a      	bhi.n	800619a <_printf_i+0x3a>
 8006184:	2900      	cmp	r1, #0
 8006186:	f000 80b9 	beq.w	80062fc <_printf_i+0x19c>
 800618a:	2958      	cmp	r1, #88	; 0x58
 800618c:	f000 8083 	beq.w	8006296 <_printf_i+0x136>
 8006190:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006194:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006198:	e032      	b.n	8006200 <_printf_i+0xa0>
 800619a:	2964      	cmp	r1, #100	; 0x64
 800619c:	d001      	beq.n	80061a2 <_printf_i+0x42>
 800619e:	2969      	cmp	r1, #105	; 0x69
 80061a0:	d1f6      	bne.n	8006190 <_printf_i+0x30>
 80061a2:	6820      	ldr	r0, [r4, #0]
 80061a4:	6813      	ldr	r3, [r2, #0]
 80061a6:	0605      	lsls	r5, r0, #24
 80061a8:	f103 0104 	add.w	r1, r3, #4
 80061ac:	d52a      	bpl.n	8006204 <_printf_i+0xa4>
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	6011      	str	r1, [r2, #0]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	da03      	bge.n	80061be <_printf_i+0x5e>
 80061b6:	222d      	movs	r2, #45	; 0x2d
 80061b8:	425b      	negs	r3, r3
 80061ba:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80061be:	486f      	ldr	r0, [pc, #444]	; (800637c <_printf_i+0x21c>)
 80061c0:	220a      	movs	r2, #10
 80061c2:	e039      	b.n	8006238 <_printf_i+0xd8>
 80061c4:	2973      	cmp	r1, #115	; 0x73
 80061c6:	f000 809d 	beq.w	8006304 <_printf_i+0x1a4>
 80061ca:	d808      	bhi.n	80061de <_printf_i+0x7e>
 80061cc:	296f      	cmp	r1, #111	; 0x6f
 80061ce:	d020      	beq.n	8006212 <_printf_i+0xb2>
 80061d0:	2970      	cmp	r1, #112	; 0x70
 80061d2:	d1dd      	bne.n	8006190 <_printf_i+0x30>
 80061d4:	6823      	ldr	r3, [r4, #0]
 80061d6:	f043 0320 	orr.w	r3, r3, #32
 80061da:	6023      	str	r3, [r4, #0]
 80061dc:	e003      	b.n	80061e6 <_printf_i+0x86>
 80061de:	2975      	cmp	r1, #117	; 0x75
 80061e0:	d017      	beq.n	8006212 <_printf_i+0xb2>
 80061e2:	2978      	cmp	r1, #120	; 0x78
 80061e4:	d1d4      	bne.n	8006190 <_printf_i+0x30>
 80061e6:	2378      	movs	r3, #120	; 0x78
 80061e8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80061ec:	4864      	ldr	r0, [pc, #400]	; (8006380 <_printf_i+0x220>)
 80061ee:	e055      	b.n	800629c <_printf_i+0x13c>
 80061f0:	6813      	ldr	r3, [r2, #0]
 80061f2:	1d19      	adds	r1, r3, #4
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	6011      	str	r1, [r2, #0]
 80061f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80061fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006200:	2301      	movs	r3, #1
 8006202:	e08c      	b.n	800631e <_printf_i+0x1be>
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	6011      	str	r1, [r2, #0]
 8006208:	f010 0f40 	tst.w	r0, #64	; 0x40
 800620c:	bf18      	it	ne
 800620e:	b21b      	sxthne	r3, r3
 8006210:	e7cf      	b.n	80061b2 <_printf_i+0x52>
 8006212:	6813      	ldr	r3, [r2, #0]
 8006214:	6825      	ldr	r5, [r4, #0]
 8006216:	1d18      	adds	r0, r3, #4
 8006218:	6010      	str	r0, [r2, #0]
 800621a:	0628      	lsls	r0, r5, #24
 800621c:	d501      	bpl.n	8006222 <_printf_i+0xc2>
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	e002      	b.n	8006228 <_printf_i+0xc8>
 8006222:	0668      	lsls	r0, r5, #25
 8006224:	d5fb      	bpl.n	800621e <_printf_i+0xbe>
 8006226:	881b      	ldrh	r3, [r3, #0]
 8006228:	4854      	ldr	r0, [pc, #336]	; (800637c <_printf_i+0x21c>)
 800622a:	296f      	cmp	r1, #111	; 0x6f
 800622c:	bf14      	ite	ne
 800622e:	220a      	movne	r2, #10
 8006230:	2208      	moveq	r2, #8
 8006232:	2100      	movs	r1, #0
 8006234:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006238:	6865      	ldr	r5, [r4, #4]
 800623a:	60a5      	str	r5, [r4, #8]
 800623c:	2d00      	cmp	r5, #0
 800623e:	f2c0 8095 	blt.w	800636c <_printf_i+0x20c>
 8006242:	6821      	ldr	r1, [r4, #0]
 8006244:	f021 0104 	bic.w	r1, r1, #4
 8006248:	6021      	str	r1, [r4, #0]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d13d      	bne.n	80062ca <_printf_i+0x16a>
 800624e:	2d00      	cmp	r5, #0
 8006250:	f040 808e 	bne.w	8006370 <_printf_i+0x210>
 8006254:	4665      	mov	r5, ip
 8006256:	2a08      	cmp	r2, #8
 8006258:	d10b      	bne.n	8006272 <_printf_i+0x112>
 800625a:	6823      	ldr	r3, [r4, #0]
 800625c:	07db      	lsls	r3, r3, #31
 800625e:	d508      	bpl.n	8006272 <_printf_i+0x112>
 8006260:	6923      	ldr	r3, [r4, #16]
 8006262:	6862      	ldr	r2, [r4, #4]
 8006264:	429a      	cmp	r2, r3
 8006266:	bfde      	ittt	le
 8006268:	2330      	movle	r3, #48	; 0x30
 800626a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800626e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006272:	ebac 0305 	sub.w	r3, ip, r5
 8006276:	6123      	str	r3, [r4, #16]
 8006278:	f8cd 8000 	str.w	r8, [sp]
 800627c:	463b      	mov	r3, r7
 800627e:	aa03      	add	r2, sp, #12
 8006280:	4621      	mov	r1, r4
 8006282:	4630      	mov	r0, r6
 8006284:	f7ff fef6 	bl	8006074 <_printf_common>
 8006288:	3001      	adds	r0, #1
 800628a:	d14d      	bne.n	8006328 <_printf_i+0x1c8>
 800628c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006290:	b005      	add	sp, #20
 8006292:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006296:	4839      	ldr	r0, [pc, #228]	; (800637c <_printf_i+0x21c>)
 8006298:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800629c:	6813      	ldr	r3, [r2, #0]
 800629e:	6821      	ldr	r1, [r4, #0]
 80062a0:	1d1d      	adds	r5, r3, #4
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	6015      	str	r5, [r2, #0]
 80062a6:	060a      	lsls	r2, r1, #24
 80062a8:	d50b      	bpl.n	80062c2 <_printf_i+0x162>
 80062aa:	07ca      	lsls	r2, r1, #31
 80062ac:	bf44      	itt	mi
 80062ae:	f041 0120 	orrmi.w	r1, r1, #32
 80062b2:	6021      	strmi	r1, [r4, #0]
 80062b4:	b91b      	cbnz	r3, 80062be <_printf_i+0x15e>
 80062b6:	6822      	ldr	r2, [r4, #0]
 80062b8:	f022 0220 	bic.w	r2, r2, #32
 80062bc:	6022      	str	r2, [r4, #0]
 80062be:	2210      	movs	r2, #16
 80062c0:	e7b7      	b.n	8006232 <_printf_i+0xd2>
 80062c2:	064d      	lsls	r5, r1, #25
 80062c4:	bf48      	it	mi
 80062c6:	b29b      	uxthmi	r3, r3
 80062c8:	e7ef      	b.n	80062aa <_printf_i+0x14a>
 80062ca:	4665      	mov	r5, ip
 80062cc:	fbb3 f1f2 	udiv	r1, r3, r2
 80062d0:	fb02 3311 	mls	r3, r2, r1, r3
 80062d4:	5cc3      	ldrb	r3, [r0, r3]
 80062d6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80062da:	460b      	mov	r3, r1
 80062dc:	2900      	cmp	r1, #0
 80062de:	d1f5      	bne.n	80062cc <_printf_i+0x16c>
 80062e0:	e7b9      	b.n	8006256 <_printf_i+0xf6>
 80062e2:	6813      	ldr	r3, [r2, #0]
 80062e4:	6825      	ldr	r5, [r4, #0]
 80062e6:	6961      	ldr	r1, [r4, #20]
 80062e8:	1d18      	adds	r0, r3, #4
 80062ea:	6010      	str	r0, [r2, #0]
 80062ec:	0628      	lsls	r0, r5, #24
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	d501      	bpl.n	80062f6 <_printf_i+0x196>
 80062f2:	6019      	str	r1, [r3, #0]
 80062f4:	e002      	b.n	80062fc <_printf_i+0x19c>
 80062f6:	066a      	lsls	r2, r5, #25
 80062f8:	d5fb      	bpl.n	80062f2 <_printf_i+0x192>
 80062fa:	8019      	strh	r1, [r3, #0]
 80062fc:	2300      	movs	r3, #0
 80062fe:	6123      	str	r3, [r4, #16]
 8006300:	4665      	mov	r5, ip
 8006302:	e7b9      	b.n	8006278 <_printf_i+0x118>
 8006304:	6813      	ldr	r3, [r2, #0]
 8006306:	1d19      	adds	r1, r3, #4
 8006308:	6011      	str	r1, [r2, #0]
 800630a:	681d      	ldr	r5, [r3, #0]
 800630c:	6862      	ldr	r2, [r4, #4]
 800630e:	2100      	movs	r1, #0
 8006310:	4628      	mov	r0, r5
 8006312:	f7f9 ff8d 	bl	8000230 <memchr>
 8006316:	b108      	cbz	r0, 800631c <_printf_i+0x1bc>
 8006318:	1b40      	subs	r0, r0, r5
 800631a:	6060      	str	r0, [r4, #4]
 800631c:	6863      	ldr	r3, [r4, #4]
 800631e:	6123      	str	r3, [r4, #16]
 8006320:	2300      	movs	r3, #0
 8006322:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006326:	e7a7      	b.n	8006278 <_printf_i+0x118>
 8006328:	6923      	ldr	r3, [r4, #16]
 800632a:	462a      	mov	r2, r5
 800632c:	4639      	mov	r1, r7
 800632e:	4630      	mov	r0, r6
 8006330:	47c0      	blx	r8
 8006332:	3001      	adds	r0, #1
 8006334:	d0aa      	beq.n	800628c <_printf_i+0x12c>
 8006336:	6823      	ldr	r3, [r4, #0]
 8006338:	079b      	lsls	r3, r3, #30
 800633a:	d413      	bmi.n	8006364 <_printf_i+0x204>
 800633c:	68e0      	ldr	r0, [r4, #12]
 800633e:	9b03      	ldr	r3, [sp, #12]
 8006340:	4298      	cmp	r0, r3
 8006342:	bfb8      	it	lt
 8006344:	4618      	movlt	r0, r3
 8006346:	e7a3      	b.n	8006290 <_printf_i+0x130>
 8006348:	2301      	movs	r3, #1
 800634a:	464a      	mov	r2, r9
 800634c:	4639      	mov	r1, r7
 800634e:	4630      	mov	r0, r6
 8006350:	47c0      	blx	r8
 8006352:	3001      	adds	r0, #1
 8006354:	d09a      	beq.n	800628c <_printf_i+0x12c>
 8006356:	3501      	adds	r5, #1
 8006358:	68e3      	ldr	r3, [r4, #12]
 800635a:	9a03      	ldr	r2, [sp, #12]
 800635c:	1a9b      	subs	r3, r3, r2
 800635e:	42ab      	cmp	r3, r5
 8006360:	dcf2      	bgt.n	8006348 <_printf_i+0x1e8>
 8006362:	e7eb      	b.n	800633c <_printf_i+0x1dc>
 8006364:	2500      	movs	r5, #0
 8006366:	f104 0919 	add.w	r9, r4, #25
 800636a:	e7f5      	b.n	8006358 <_printf_i+0x1f8>
 800636c:	2b00      	cmp	r3, #0
 800636e:	d1ac      	bne.n	80062ca <_printf_i+0x16a>
 8006370:	7803      	ldrb	r3, [r0, #0]
 8006372:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006376:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800637a:	e76c      	b.n	8006256 <_printf_i+0xf6>
 800637c:	08007d66 	.word	0x08007d66
 8006380:	08007d77 	.word	0x08007d77

08006384 <siprintf>:
 8006384:	b40e      	push	{r1, r2, r3}
 8006386:	b500      	push	{lr}
 8006388:	b09c      	sub	sp, #112	; 0x70
 800638a:	ab1d      	add	r3, sp, #116	; 0x74
 800638c:	9002      	str	r0, [sp, #8]
 800638e:	9006      	str	r0, [sp, #24]
 8006390:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006394:	4809      	ldr	r0, [pc, #36]	; (80063bc <siprintf+0x38>)
 8006396:	9107      	str	r1, [sp, #28]
 8006398:	9104      	str	r1, [sp, #16]
 800639a:	4909      	ldr	r1, [pc, #36]	; (80063c0 <siprintf+0x3c>)
 800639c:	f853 2b04 	ldr.w	r2, [r3], #4
 80063a0:	9105      	str	r1, [sp, #20]
 80063a2:	6800      	ldr	r0, [r0, #0]
 80063a4:	9301      	str	r3, [sp, #4]
 80063a6:	a902      	add	r1, sp, #8
 80063a8:	f001 fa5e 	bl	8007868 <_svfiprintf_r>
 80063ac:	9b02      	ldr	r3, [sp, #8]
 80063ae:	2200      	movs	r2, #0
 80063b0:	701a      	strb	r2, [r3, #0]
 80063b2:	b01c      	add	sp, #112	; 0x70
 80063b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80063b8:	b003      	add	sp, #12
 80063ba:	4770      	bx	lr
 80063bc:	20000030 	.word	0x20000030
 80063c0:	ffff0208 	.word	0xffff0208

080063c4 <quorem>:
 80063c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063c8:	6903      	ldr	r3, [r0, #16]
 80063ca:	690c      	ldr	r4, [r1, #16]
 80063cc:	42a3      	cmp	r3, r4
 80063ce:	4680      	mov	r8, r0
 80063d0:	f2c0 8082 	blt.w	80064d8 <quorem+0x114>
 80063d4:	3c01      	subs	r4, #1
 80063d6:	f101 0714 	add.w	r7, r1, #20
 80063da:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80063de:	f100 0614 	add.w	r6, r0, #20
 80063e2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80063e6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80063ea:	eb06 030c 	add.w	r3, r6, ip
 80063ee:	3501      	adds	r5, #1
 80063f0:	eb07 090c 	add.w	r9, r7, ip
 80063f4:	9301      	str	r3, [sp, #4]
 80063f6:	fbb0 f5f5 	udiv	r5, r0, r5
 80063fa:	b395      	cbz	r5, 8006462 <quorem+0x9e>
 80063fc:	f04f 0a00 	mov.w	sl, #0
 8006400:	4638      	mov	r0, r7
 8006402:	46b6      	mov	lr, r6
 8006404:	46d3      	mov	fp, sl
 8006406:	f850 2b04 	ldr.w	r2, [r0], #4
 800640a:	b293      	uxth	r3, r2
 800640c:	fb05 a303 	mla	r3, r5, r3, sl
 8006410:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006414:	b29b      	uxth	r3, r3
 8006416:	ebab 0303 	sub.w	r3, fp, r3
 800641a:	0c12      	lsrs	r2, r2, #16
 800641c:	f8de b000 	ldr.w	fp, [lr]
 8006420:	fb05 a202 	mla	r2, r5, r2, sl
 8006424:	fa13 f38b 	uxtah	r3, r3, fp
 8006428:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800642c:	fa1f fb82 	uxth.w	fp, r2
 8006430:	f8de 2000 	ldr.w	r2, [lr]
 8006434:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006438:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800643c:	b29b      	uxth	r3, r3
 800643e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006442:	4581      	cmp	r9, r0
 8006444:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006448:	f84e 3b04 	str.w	r3, [lr], #4
 800644c:	d2db      	bcs.n	8006406 <quorem+0x42>
 800644e:	f856 300c 	ldr.w	r3, [r6, ip]
 8006452:	b933      	cbnz	r3, 8006462 <quorem+0x9e>
 8006454:	9b01      	ldr	r3, [sp, #4]
 8006456:	3b04      	subs	r3, #4
 8006458:	429e      	cmp	r6, r3
 800645a:	461a      	mov	r2, r3
 800645c:	d330      	bcc.n	80064c0 <quorem+0xfc>
 800645e:	f8c8 4010 	str.w	r4, [r8, #16]
 8006462:	4640      	mov	r0, r8
 8006464:	f001 f82a 	bl	80074bc <__mcmp>
 8006468:	2800      	cmp	r0, #0
 800646a:	db25      	blt.n	80064b8 <quorem+0xf4>
 800646c:	3501      	adds	r5, #1
 800646e:	4630      	mov	r0, r6
 8006470:	f04f 0c00 	mov.w	ip, #0
 8006474:	f857 2b04 	ldr.w	r2, [r7], #4
 8006478:	f8d0 e000 	ldr.w	lr, [r0]
 800647c:	b293      	uxth	r3, r2
 800647e:	ebac 0303 	sub.w	r3, ip, r3
 8006482:	0c12      	lsrs	r2, r2, #16
 8006484:	fa13 f38e 	uxtah	r3, r3, lr
 8006488:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800648c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006490:	b29b      	uxth	r3, r3
 8006492:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006496:	45b9      	cmp	r9, r7
 8006498:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800649c:	f840 3b04 	str.w	r3, [r0], #4
 80064a0:	d2e8      	bcs.n	8006474 <quorem+0xb0>
 80064a2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80064a6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80064aa:	b92a      	cbnz	r2, 80064b8 <quorem+0xf4>
 80064ac:	3b04      	subs	r3, #4
 80064ae:	429e      	cmp	r6, r3
 80064b0:	461a      	mov	r2, r3
 80064b2:	d30b      	bcc.n	80064cc <quorem+0x108>
 80064b4:	f8c8 4010 	str.w	r4, [r8, #16]
 80064b8:	4628      	mov	r0, r5
 80064ba:	b003      	add	sp, #12
 80064bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064c0:	6812      	ldr	r2, [r2, #0]
 80064c2:	3b04      	subs	r3, #4
 80064c4:	2a00      	cmp	r2, #0
 80064c6:	d1ca      	bne.n	800645e <quorem+0x9a>
 80064c8:	3c01      	subs	r4, #1
 80064ca:	e7c5      	b.n	8006458 <quorem+0x94>
 80064cc:	6812      	ldr	r2, [r2, #0]
 80064ce:	3b04      	subs	r3, #4
 80064d0:	2a00      	cmp	r2, #0
 80064d2:	d1ef      	bne.n	80064b4 <quorem+0xf0>
 80064d4:	3c01      	subs	r4, #1
 80064d6:	e7ea      	b.n	80064ae <quorem+0xea>
 80064d8:	2000      	movs	r0, #0
 80064da:	e7ee      	b.n	80064ba <quorem+0xf6>
 80064dc:	0000      	movs	r0, r0
	...

080064e0 <_dtoa_r>:
 80064e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064e4:	ec57 6b10 	vmov	r6, r7, d0
 80064e8:	b097      	sub	sp, #92	; 0x5c
 80064ea:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80064ec:	9106      	str	r1, [sp, #24]
 80064ee:	4604      	mov	r4, r0
 80064f0:	920b      	str	r2, [sp, #44]	; 0x2c
 80064f2:	9312      	str	r3, [sp, #72]	; 0x48
 80064f4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80064f8:	e9cd 6700 	strd	r6, r7, [sp]
 80064fc:	b93d      	cbnz	r5, 800650e <_dtoa_r+0x2e>
 80064fe:	2010      	movs	r0, #16
 8006500:	f000 fdb4 	bl	800706c <malloc>
 8006504:	6260      	str	r0, [r4, #36]	; 0x24
 8006506:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800650a:	6005      	str	r5, [r0, #0]
 800650c:	60c5      	str	r5, [r0, #12]
 800650e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006510:	6819      	ldr	r1, [r3, #0]
 8006512:	b151      	cbz	r1, 800652a <_dtoa_r+0x4a>
 8006514:	685a      	ldr	r2, [r3, #4]
 8006516:	604a      	str	r2, [r1, #4]
 8006518:	2301      	movs	r3, #1
 800651a:	4093      	lsls	r3, r2
 800651c:	608b      	str	r3, [r1, #8]
 800651e:	4620      	mov	r0, r4
 8006520:	f000 fdeb 	bl	80070fa <_Bfree>
 8006524:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006526:	2200      	movs	r2, #0
 8006528:	601a      	str	r2, [r3, #0]
 800652a:	1e3b      	subs	r3, r7, #0
 800652c:	bfbb      	ittet	lt
 800652e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006532:	9301      	strlt	r3, [sp, #4]
 8006534:	2300      	movge	r3, #0
 8006536:	2201      	movlt	r2, #1
 8006538:	bfac      	ite	ge
 800653a:	f8c8 3000 	strge.w	r3, [r8]
 800653e:	f8c8 2000 	strlt.w	r2, [r8]
 8006542:	4baf      	ldr	r3, [pc, #700]	; (8006800 <_dtoa_r+0x320>)
 8006544:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006548:	ea33 0308 	bics.w	r3, r3, r8
 800654c:	d114      	bne.n	8006578 <_dtoa_r+0x98>
 800654e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006550:	f242 730f 	movw	r3, #9999	; 0x270f
 8006554:	6013      	str	r3, [r2, #0]
 8006556:	9b00      	ldr	r3, [sp, #0]
 8006558:	b923      	cbnz	r3, 8006564 <_dtoa_r+0x84>
 800655a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800655e:	2800      	cmp	r0, #0
 8006560:	f000 8542 	beq.w	8006fe8 <_dtoa_r+0xb08>
 8006564:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006566:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8006814 <_dtoa_r+0x334>
 800656a:	2b00      	cmp	r3, #0
 800656c:	f000 8544 	beq.w	8006ff8 <_dtoa_r+0xb18>
 8006570:	f10b 0303 	add.w	r3, fp, #3
 8006574:	f000 bd3e 	b.w	8006ff4 <_dtoa_r+0xb14>
 8006578:	e9dd 6700 	ldrd	r6, r7, [sp]
 800657c:	2200      	movs	r2, #0
 800657e:	2300      	movs	r3, #0
 8006580:	4630      	mov	r0, r6
 8006582:	4639      	mov	r1, r7
 8006584:	f7fa fac8 	bl	8000b18 <__aeabi_dcmpeq>
 8006588:	4681      	mov	r9, r0
 800658a:	b168      	cbz	r0, 80065a8 <_dtoa_r+0xc8>
 800658c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800658e:	2301      	movs	r3, #1
 8006590:	6013      	str	r3, [r2, #0]
 8006592:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006594:	2b00      	cmp	r3, #0
 8006596:	f000 8524 	beq.w	8006fe2 <_dtoa_r+0xb02>
 800659a:	4b9a      	ldr	r3, [pc, #616]	; (8006804 <_dtoa_r+0x324>)
 800659c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800659e:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 80065a2:	6013      	str	r3, [r2, #0]
 80065a4:	f000 bd28 	b.w	8006ff8 <_dtoa_r+0xb18>
 80065a8:	aa14      	add	r2, sp, #80	; 0x50
 80065aa:	a915      	add	r1, sp, #84	; 0x54
 80065ac:	ec47 6b10 	vmov	d0, r6, r7
 80065b0:	4620      	mov	r0, r4
 80065b2:	f000 fffa 	bl	80075aa <__d2b>
 80065b6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80065ba:	9004      	str	r0, [sp, #16]
 80065bc:	2d00      	cmp	r5, #0
 80065be:	d07c      	beq.n	80066ba <_dtoa_r+0x1da>
 80065c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80065c4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80065c8:	46b2      	mov	sl, r6
 80065ca:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80065ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80065d2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80065d6:	2200      	movs	r2, #0
 80065d8:	4b8b      	ldr	r3, [pc, #556]	; (8006808 <_dtoa_r+0x328>)
 80065da:	4650      	mov	r0, sl
 80065dc:	4659      	mov	r1, fp
 80065de:	f7f9 fe7b 	bl	80002d8 <__aeabi_dsub>
 80065e2:	a381      	add	r3, pc, #516	; (adr r3, 80067e8 <_dtoa_r+0x308>)
 80065e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e8:	f7fa f82e 	bl	8000648 <__aeabi_dmul>
 80065ec:	a380      	add	r3, pc, #512	; (adr r3, 80067f0 <_dtoa_r+0x310>)
 80065ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065f2:	f7f9 fe73 	bl	80002dc <__adddf3>
 80065f6:	4606      	mov	r6, r0
 80065f8:	4628      	mov	r0, r5
 80065fa:	460f      	mov	r7, r1
 80065fc:	f7f9 ffba 	bl	8000574 <__aeabi_i2d>
 8006600:	a37d      	add	r3, pc, #500	; (adr r3, 80067f8 <_dtoa_r+0x318>)
 8006602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006606:	f7fa f81f 	bl	8000648 <__aeabi_dmul>
 800660a:	4602      	mov	r2, r0
 800660c:	460b      	mov	r3, r1
 800660e:	4630      	mov	r0, r6
 8006610:	4639      	mov	r1, r7
 8006612:	f7f9 fe63 	bl	80002dc <__adddf3>
 8006616:	4606      	mov	r6, r0
 8006618:	460f      	mov	r7, r1
 800661a:	f7fa fac5 	bl	8000ba8 <__aeabi_d2iz>
 800661e:	2200      	movs	r2, #0
 8006620:	4682      	mov	sl, r0
 8006622:	2300      	movs	r3, #0
 8006624:	4630      	mov	r0, r6
 8006626:	4639      	mov	r1, r7
 8006628:	f7fa fa80 	bl	8000b2c <__aeabi_dcmplt>
 800662c:	b148      	cbz	r0, 8006642 <_dtoa_r+0x162>
 800662e:	4650      	mov	r0, sl
 8006630:	f7f9 ffa0 	bl	8000574 <__aeabi_i2d>
 8006634:	4632      	mov	r2, r6
 8006636:	463b      	mov	r3, r7
 8006638:	f7fa fa6e 	bl	8000b18 <__aeabi_dcmpeq>
 800663c:	b908      	cbnz	r0, 8006642 <_dtoa_r+0x162>
 800663e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006642:	f1ba 0f16 	cmp.w	sl, #22
 8006646:	d859      	bhi.n	80066fc <_dtoa_r+0x21c>
 8006648:	4970      	ldr	r1, [pc, #448]	; (800680c <_dtoa_r+0x32c>)
 800664a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800664e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006652:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006656:	f7fa fa87 	bl	8000b68 <__aeabi_dcmpgt>
 800665a:	2800      	cmp	r0, #0
 800665c:	d050      	beq.n	8006700 <_dtoa_r+0x220>
 800665e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006662:	2300      	movs	r3, #0
 8006664:	930f      	str	r3, [sp, #60]	; 0x3c
 8006666:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006668:	1b5d      	subs	r5, r3, r5
 800666a:	f1b5 0801 	subs.w	r8, r5, #1
 800666e:	bf49      	itett	mi
 8006670:	f1c5 0301 	rsbmi	r3, r5, #1
 8006674:	2300      	movpl	r3, #0
 8006676:	9305      	strmi	r3, [sp, #20]
 8006678:	f04f 0800 	movmi.w	r8, #0
 800667c:	bf58      	it	pl
 800667e:	9305      	strpl	r3, [sp, #20]
 8006680:	f1ba 0f00 	cmp.w	sl, #0
 8006684:	db3e      	blt.n	8006704 <_dtoa_r+0x224>
 8006686:	2300      	movs	r3, #0
 8006688:	44d0      	add	r8, sl
 800668a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800668e:	9307      	str	r3, [sp, #28]
 8006690:	9b06      	ldr	r3, [sp, #24]
 8006692:	2b09      	cmp	r3, #9
 8006694:	f200 8090 	bhi.w	80067b8 <_dtoa_r+0x2d8>
 8006698:	2b05      	cmp	r3, #5
 800669a:	bfc4      	itt	gt
 800669c:	3b04      	subgt	r3, #4
 800669e:	9306      	strgt	r3, [sp, #24]
 80066a0:	9b06      	ldr	r3, [sp, #24]
 80066a2:	f1a3 0302 	sub.w	r3, r3, #2
 80066a6:	bfcc      	ite	gt
 80066a8:	2500      	movgt	r5, #0
 80066aa:	2501      	movle	r5, #1
 80066ac:	2b03      	cmp	r3, #3
 80066ae:	f200 808f 	bhi.w	80067d0 <_dtoa_r+0x2f0>
 80066b2:	e8df f003 	tbb	[pc, r3]
 80066b6:	7f7d      	.short	0x7f7d
 80066b8:	7131      	.short	0x7131
 80066ba:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80066be:	441d      	add	r5, r3
 80066c0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80066c4:	2820      	cmp	r0, #32
 80066c6:	dd13      	ble.n	80066f0 <_dtoa_r+0x210>
 80066c8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80066cc:	9b00      	ldr	r3, [sp, #0]
 80066ce:	fa08 f800 	lsl.w	r8, r8, r0
 80066d2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80066d6:	fa23 f000 	lsr.w	r0, r3, r0
 80066da:	ea48 0000 	orr.w	r0, r8, r0
 80066de:	f7f9 ff39 	bl	8000554 <__aeabi_ui2d>
 80066e2:	2301      	movs	r3, #1
 80066e4:	4682      	mov	sl, r0
 80066e6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80066ea:	3d01      	subs	r5, #1
 80066ec:	9313      	str	r3, [sp, #76]	; 0x4c
 80066ee:	e772      	b.n	80065d6 <_dtoa_r+0xf6>
 80066f0:	9b00      	ldr	r3, [sp, #0]
 80066f2:	f1c0 0020 	rsb	r0, r0, #32
 80066f6:	fa03 f000 	lsl.w	r0, r3, r0
 80066fa:	e7f0      	b.n	80066de <_dtoa_r+0x1fe>
 80066fc:	2301      	movs	r3, #1
 80066fe:	e7b1      	b.n	8006664 <_dtoa_r+0x184>
 8006700:	900f      	str	r0, [sp, #60]	; 0x3c
 8006702:	e7b0      	b.n	8006666 <_dtoa_r+0x186>
 8006704:	9b05      	ldr	r3, [sp, #20]
 8006706:	eba3 030a 	sub.w	r3, r3, sl
 800670a:	9305      	str	r3, [sp, #20]
 800670c:	f1ca 0300 	rsb	r3, sl, #0
 8006710:	9307      	str	r3, [sp, #28]
 8006712:	2300      	movs	r3, #0
 8006714:	930e      	str	r3, [sp, #56]	; 0x38
 8006716:	e7bb      	b.n	8006690 <_dtoa_r+0x1b0>
 8006718:	2301      	movs	r3, #1
 800671a:	930a      	str	r3, [sp, #40]	; 0x28
 800671c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800671e:	2b00      	cmp	r3, #0
 8006720:	dd59      	ble.n	80067d6 <_dtoa_r+0x2f6>
 8006722:	9302      	str	r3, [sp, #8]
 8006724:	4699      	mov	r9, r3
 8006726:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006728:	2200      	movs	r2, #0
 800672a:	6072      	str	r2, [r6, #4]
 800672c:	2204      	movs	r2, #4
 800672e:	f102 0014 	add.w	r0, r2, #20
 8006732:	4298      	cmp	r0, r3
 8006734:	6871      	ldr	r1, [r6, #4]
 8006736:	d953      	bls.n	80067e0 <_dtoa_r+0x300>
 8006738:	4620      	mov	r0, r4
 800673a:	f000 fcaa 	bl	8007092 <_Balloc>
 800673e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006740:	6030      	str	r0, [r6, #0]
 8006742:	f1b9 0f0e 	cmp.w	r9, #14
 8006746:	f8d3 b000 	ldr.w	fp, [r3]
 800674a:	f200 80e6 	bhi.w	800691a <_dtoa_r+0x43a>
 800674e:	2d00      	cmp	r5, #0
 8006750:	f000 80e3 	beq.w	800691a <_dtoa_r+0x43a>
 8006754:	ed9d 7b00 	vldr	d7, [sp]
 8006758:	f1ba 0f00 	cmp.w	sl, #0
 800675c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8006760:	dd74      	ble.n	800684c <_dtoa_r+0x36c>
 8006762:	4a2a      	ldr	r2, [pc, #168]	; (800680c <_dtoa_r+0x32c>)
 8006764:	f00a 030f 	and.w	r3, sl, #15
 8006768:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800676c:	ed93 7b00 	vldr	d7, [r3]
 8006770:	ea4f 162a 	mov.w	r6, sl, asr #4
 8006774:	06f0      	lsls	r0, r6, #27
 8006776:	ed8d 7b08 	vstr	d7, [sp, #32]
 800677a:	d565      	bpl.n	8006848 <_dtoa_r+0x368>
 800677c:	4b24      	ldr	r3, [pc, #144]	; (8006810 <_dtoa_r+0x330>)
 800677e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006782:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006786:	f7fa f889 	bl	800089c <__aeabi_ddiv>
 800678a:	e9cd 0100 	strd	r0, r1, [sp]
 800678e:	f006 060f 	and.w	r6, r6, #15
 8006792:	2503      	movs	r5, #3
 8006794:	4f1e      	ldr	r7, [pc, #120]	; (8006810 <_dtoa_r+0x330>)
 8006796:	e04c      	b.n	8006832 <_dtoa_r+0x352>
 8006798:	2301      	movs	r3, #1
 800679a:	930a      	str	r3, [sp, #40]	; 0x28
 800679c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800679e:	4453      	add	r3, sl
 80067a0:	f103 0901 	add.w	r9, r3, #1
 80067a4:	9302      	str	r3, [sp, #8]
 80067a6:	464b      	mov	r3, r9
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	bfb8      	it	lt
 80067ac:	2301      	movlt	r3, #1
 80067ae:	e7ba      	b.n	8006726 <_dtoa_r+0x246>
 80067b0:	2300      	movs	r3, #0
 80067b2:	e7b2      	b.n	800671a <_dtoa_r+0x23a>
 80067b4:	2300      	movs	r3, #0
 80067b6:	e7f0      	b.n	800679a <_dtoa_r+0x2ba>
 80067b8:	2501      	movs	r5, #1
 80067ba:	2300      	movs	r3, #0
 80067bc:	9306      	str	r3, [sp, #24]
 80067be:	950a      	str	r5, [sp, #40]	; 0x28
 80067c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80067c4:	9302      	str	r3, [sp, #8]
 80067c6:	4699      	mov	r9, r3
 80067c8:	2200      	movs	r2, #0
 80067ca:	2312      	movs	r3, #18
 80067cc:	920b      	str	r2, [sp, #44]	; 0x2c
 80067ce:	e7aa      	b.n	8006726 <_dtoa_r+0x246>
 80067d0:	2301      	movs	r3, #1
 80067d2:	930a      	str	r3, [sp, #40]	; 0x28
 80067d4:	e7f4      	b.n	80067c0 <_dtoa_r+0x2e0>
 80067d6:	2301      	movs	r3, #1
 80067d8:	9302      	str	r3, [sp, #8]
 80067da:	4699      	mov	r9, r3
 80067dc:	461a      	mov	r2, r3
 80067de:	e7f5      	b.n	80067cc <_dtoa_r+0x2ec>
 80067e0:	3101      	adds	r1, #1
 80067e2:	6071      	str	r1, [r6, #4]
 80067e4:	0052      	lsls	r2, r2, #1
 80067e6:	e7a2      	b.n	800672e <_dtoa_r+0x24e>
 80067e8:	636f4361 	.word	0x636f4361
 80067ec:	3fd287a7 	.word	0x3fd287a7
 80067f0:	8b60c8b3 	.word	0x8b60c8b3
 80067f4:	3fc68a28 	.word	0x3fc68a28
 80067f8:	509f79fb 	.word	0x509f79fb
 80067fc:	3fd34413 	.word	0x3fd34413
 8006800:	7ff00000 	.word	0x7ff00000
 8006804:	08007d65 	.word	0x08007d65
 8006808:	3ff80000 	.word	0x3ff80000
 800680c:	08007dc0 	.word	0x08007dc0
 8006810:	08007d98 	.word	0x08007d98
 8006814:	08007d91 	.word	0x08007d91
 8006818:	07f1      	lsls	r1, r6, #31
 800681a:	d508      	bpl.n	800682e <_dtoa_r+0x34e>
 800681c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006820:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006824:	f7f9 ff10 	bl	8000648 <__aeabi_dmul>
 8006828:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800682c:	3501      	adds	r5, #1
 800682e:	1076      	asrs	r6, r6, #1
 8006830:	3708      	adds	r7, #8
 8006832:	2e00      	cmp	r6, #0
 8006834:	d1f0      	bne.n	8006818 <_dtoa_r+0x338>
 8006836:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800683a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800683e:	f7fa f82d 	bl	800089c <__aeabi_ddiv>
 8006842:	e9cd 0100 	strd	r0, r1, [sp]
 8006846:	e01a      	b.n	800687e <_dtoa_r+0x39e>
 8006848:	2502      	movs	r5, #2
 800684a:	e7a3      	b.n	8006794 <_dtoa_r+0x2b4>
 800684c:	f000 80a0 	beq.w	8006990 <_dtoa_r+0x4b0>
 8006850:	f1ca 0600 	rsb	r6, sl, #0
 8006854:	4b9f      	ldr	r3, [pc, #636]	; (8006ad4 <_dtoa_r+0x5f4>)
 8006856:	4fa0      	ldr	r7, [pc, #640]	; (8006ad8 <_dtoa_r+0x5f8>)
 8006858:	f006 020f 	and.w	r2, r6, #15
 800685c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006864:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006868:	f7f9 feee 	bl	8000648 <__aeabi_dmul>
 800686c:	e9cd 0100 	strd	r0, r1, [sp]
 8006870:	1136      	asrs	r6, r6, #4
 8006872:	2300      	movs	r3, #0
 8006874:	2502      	movs	r5, #2
 8006876:	2e00      	cmp	r6, #0
 8006878:	d17f      	bne.n	800697a <_dtoa_r+0x49a>
 800687a:	2b00      	cmp	r3, #0
 800687c:	d1e1      	bne.n	8006842 <_dtoa_r+0x362>
 800687e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006880:	2b00      	cmp	r3, #0
 8006882:	f000 8087 	beq.w	8006994 <_dtoa_r+0x4b4>
 8006886:	e9dd 6700 	ldrd	r6, r7, [sp]
 800688a:	2200      	movs	r2, #0
 800688c:	4b93      	ldr	r3, [pc, #588]	; (8006adc <_dtoa_r+0x5fc>)
 800688e:	4630      	mov	r0, r6
 8006890:	4639      	mov	r1, r7
 8006892:	f7fa f94b 	bl	8000b2c <__aeabi_dcmplt>
 8006896:	2800      	cmp	r0, #0
 8006898:	d07c      	beq.n	8006994 <_dtoa_r+0x4b4>
 800689a:	f1b9 0f00 	cmp.w	r9, #0
 800689e:	d079      	beq.n	8006994 <_dtoa_r+0x4b4>
 80068a0:	9b02      	ldr	r3, [sp, #8]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	dd35      	ble.n	8006912 <_dtoa_r+0x432>
 80068a6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80068aa:	9308      	str	r3, [sp, #32]
 80068ac:	4639      	mov	r1, r7
 80068ae:	2200      	movs	r2, #0
 80068b0:	4b8b      	ldr	r3, [pc, #556]	; (8006ae0 <_dtoa_r+0x600>)
 80068b2:	4630      	mov	r0, r6
 80068b4:	f7f9 fec8 	bl	8000648 <__aeabi_dmul>
 80068b8:	e9cd 0100 	strd	r0, r1, [sp]
 80068bc:	9f02      	ldr	r7, [sp, #8]
 80068be:	3501      	adds	r5, #1
 80068c0:	4628      	mov	r0, r5
 80068c2:	f7f9 fe57 	bl	8000574 <__aeabi_i2d>
 80068c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80068ca:	f7f9 febd 	bl	8000648 <__aeabi_dmul>
 80068ce:	2200      	movs	r2, #0
 80068d0:	4b84      	ldr	r3, [pc, #528]	; (8006ae4 <_dtoa_r+0x604>)
 80068d2:	f7f9 fd03 	bl	80002dc <__adddf3>
 80068d6:	4605      	mov	r5, r0
 80068d8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80068dc:	2f00      	cmp	r7, #0
 80068de:	d15d      	bne.n	800699c <_dtoa_r+0x4bc>
 80068e0:	2200      	movs	r2, #0
 80068e2:	4b81      	ldr	r3, [pc, #516]	; (8006ae8 <_dtoa_r+0x608>)
 80068e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80068e8:	f7f9 fcf6 	bl	80002d8 <__aeabi_dsub>
 80068ec:	462a      	mov	r2, r5
 80068ee:	4633      	mov	r3, r6
 80068f0:	e9cd 0100 	strd	r0, r1, [sp]
 80068f4:	f7fa f938 	bl	8000b68 <__aeabi_dcmpgt>
 80068f8:	2800      	cmp	r0, #0
 80068fa:	f040 8288 	bne.w	8006e0e <_dtoa_r+0x92e>
 80068fe:	462a      	mov	r2, r5
 8006900:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006904:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006908:	f7fa f910 	bl	8000b2c <__aeabi_dcmplt>
 800690c:	2800      	cmp	r0, #0
 800690e:	f040 827c 	bne.w	8006e0a <_dtoa_r+0x92a>
 8006912:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006916:	e9cd 2300 	strd	r2, r3, [sp]
 800691a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800691c:	2b00      	cmp	r3, #0
 800691e:	f2c0 8150 	blt.w	8006bc2 <_dtoa_r+0x6e2>
 8006922:	f1ba 0f0e 	cmp.w	sl, #14
 8006926:	f300 814c 	bgt.w	8006bc2 <_dtoa_r+0x6e2>
 800692a:	4b6a      	ldr	r3, [pc, #424]	; (8006ad4 <_dtoa_r+0x5f4>)
 800692c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006930:	ed93 7b00 	vldr	d7, [r3]
 8006934:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006936:	2b00      	cmp	r3, #0
 8006938:	ed8d 7b02 	vstr	d7, [sp, #8]
 800693c:	f280 80d8 	bge.w	8006af0 <_dtoa_r+0x610>
 8006940:	f1b9 0f00 	cmp.w	r9, #0
 8006944:	f300 80d4 	bgt.w	8006af0 <_dtoa_r+0x610>
 8006948:	f040 825e 	bne.w	8006e08 <_dtoa_r+0x928>
 800694c:	2200      	movs	r2, #0
 800694e:	4b66      	ldr	r3, [pc, #408]	; (8006ae8 <_dtoa_r+0x608>)
 8006950:	ec51 0b17 	vmov	r0, r1, d7
 8006954:	f7f9 fe78 	bl	8000648 <__aeabi_dmul>
 8006958:	e9dd 2300 	ldrd	r2, r3, [sp]
 800695c:	f7fa f8fa 	bl	8000b54 <__aeabi_dcmpge>
 8006960:	464f      	mov	r7, r9
 8006962:	464e      	mov	r6, r9
 8006964:	2800      	cmp	r0, #0
 8006966:	f040 8234 	bne.w	8006dd2 <_dtoa_r+0x8f2>
 800696a:	2331      	movs	r3, #49	; 0x31
 800696c:	f10b 0501 	add.w	r5, fp, #1
 8006970:	f88b 3000 	strb.w	r3, [fp]
 8006974:	f10a 0a01 	add.w	sl, sl, #1
 8006978:	e22f      	b.n	8006dda <_dtoa_r+0x8fa>
 800697a:	07f2      	lsls	r2, r6, #31
 800697c:	d505      	bpl.n	800698a <_dtoa_r+0x4aa>
 800697e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006982:	f7f9 fe61 	bl	8000648 <__aeabi_dmul>
 8006986:	3501      	adds	r5, #1
 8006988:	2301      	movs	r3, #1
 800698a:	1076      	asrs	r6, r6, #1
 800698c:	3708      	adds	r7, #8
 800698e:	e772      	b.n	8006876 <_dtoa_r+0x396>
 8006990:	2502      	movs	r5, #2
 8006992:	e774      	b.n	800687e <_dtoa_r+0x39e>
 8006994:	f8cd a020 	str.w	sl, [sp, #32]
 8006998:	464f      	mov	r7, r9
 800699a:	e791      	b.n	80068c0 <_dtoa_r+0x3e0>
 800699c:	4b4d      	ldr	r3, [pc, #308]	; (8006ad4 <_dtoa_r+0x5f4>)
 800699e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80069a2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80069a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d047      	beq.n	8006a3c <_dtoa_r+0x55c>
 80069ac:	4602      	mov	r2, r0
 80069ae:	460b      	mov	r3, r1
 80069b0:	2000      	movs	r0, #0
 80069b2:	494e      	ldr	r1, [pc, #312]	; (8006aec <_dtoa_r+0x60c>)
 80069b4:	f7f9 ff72 	bl	800089c <__aeabi_ddiv>
 80069b8:	462a      	mov	r2, r5
 80069ba:	4633      	mov	r3, r6
 80069bc:	f7f9 fc8c 	bl	80002d8 <__aeabi_dsub>
 80069c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80069c4:	465d      	mov	r5, fp
 80069c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80069ca:	f7fa f8ed 	bl	8000ba8 <__aeabi_d2iz>
 80069ce:	4606      	mov	r6, r0
 80069d0:	f7f9 fdd0 	bl	8000574 <__aeabi_i2d>
 80069d4:	4602      	mov	r2, r0
 80069d6:	460b      	mov	r3, r1
 80069d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80069dc:	f7f9 fc7c 	bl	80002d8 <__aeabi_dsub>
 80069e0:	3630      	adds	r6, #48	; 0x30
 80069e2:	f805 6b01 	strb.w	r6, [r5], #1
 80069e6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80069ea:	e9cd 0100 	strd	r0, r1, [sp]
 80069ee:	f7fa f89d 	bl	8000b2c <__aeabi_dcmplt>
 80069f2:	2800      	cmp	r0, #0
 80069f4:	d163      	bne.n	8006abe <_dtoa_r+0x5de>
 80069f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069fa:	2000      	movs	r0, #0
 80069fc:	4937      	ldr	r1, [pc, #220]	; (8006adc <_dtoa_r+0x5fc>)
 80069fe:	f7f9 fc6b 	bl	80002d8 <__aeabi_dsub>
 8006a02:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006a06:	f7fa f891 	bl	8000b2c <__aeabi_dcmplt>
 8006a0a:	2800      	cmp	r0, #0
 8006a0c:	f040 80b7 	bne.w	8006b7e <_dtoa_r+0x69e>
 8006a10:	eba5 030b 	sub.w	r3, r5, fp
 8006a14:	429f      	cmp	r7, r3
 8006a16:	f77f af7c 	ble.w	8006912 <_dtoa_r+0x432>
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	4b30      	ldr	r3, [pc, #192]	; (8006ae0 <_dtoa_r+0x600>)
 8006a1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006a22:	f7f9 fe11 	bl	8000648 <__aeabi_dmul>
 8006a26:	2200      	movs	r2, #0
 8006a28:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006a2c:	4b2c      	ldr	r3, [pc, #176]	; (8006ae0 <_dtoa_r+0x600>)
 8006a2e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a32:	f7f9 fe09 	bl	8000648 <__aeabi_dmul>
 8006a36:	e9cd 0100 	strd	r0, r1, [sp]
 8006a3a:	e7c4      	b.n	80069c6 <_dtoa_r+0x4e6>
 8006a3c:	462a      	mov	r2, r5
 8006a3e:	4633      	mov	r3, r6
 8006a40:	f7f9 fe02 	bl	8000648 <__aeabi_dmul>
 8006a44:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006a48:	eb0b 0507 	add.w	r5, fp, r7
 8006a4c:	465e      	mov	r6, fp
 8006a4e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a52:	f7fa f8a9 	bl	8000ba8 <__aeabi_d2iz>
 8006a56:	4607      	mov	r7, r0
 8006a58:	f7f9 fd8c 	bl	8000574 <__aeabi_i2d>
 8006a5c:	3730      	adds	r7, #48	; 0x30
 8006a5e:	4602      	mov	r2, r0
 8006a60:	460b      	mov	r3, r1
 8006a62:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a66:	f7f9 fc37 	bl	80002d8 <__aeabi_dsub>
 8006a6a:	f806 7b01 	strb.w	r7, [r6], #1
 8006a6e:	42ae      	cmp	r6, r5
 8006a70:	e9cd 0100 	strd	r0, r1, [sp]
 8006a74:	f04f 0200 	mov.w	r2, #0
 8006a78:	d126      	bne.n	8006ac8 <_dtoa_r+0x5e8>
 8006a7a:	4b1c      	ldr	r3, [pc, #112]	; (8006aec <_dtoa_r+0x60c>)
 8006a7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006a80:	f7f9 fc2c 	bl	80002dc <__adddf3>
 8006a84:	4602      	mov	r2, r0
 8006a86:	460b      	mov	r3, r1
 8006a88:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a8c:	f7fa f86c 	bl	8000b68 <__aeabi_dcmpgt>
 8006a90:	2800      	cmp	r0, #0
 8006a92:	d174      	bne.n	8006b7e <_dtoa_r+0x69e>
 8006a94:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006a98:	2000      	movs	r0, #0
 8006a9a:	4914      	ldr	r1, [pc, #80]	; (8006aec <_dtoa_r+0x60c>)
 8006a9c:	f7f9 fc1c 	bl	80002d8 <__aeabi_dsub>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	460b      	mov	r3, r1
 8006aa4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006aa8:	f7fa f840 	bl	8000b2c <__aeabi_dcmplt>
 8006aac:	2800      	cmp	r0, #0
 8006aae:	f43f af30 	beq.w	8006912 <_dtoa_r+0x432>
 8006ab2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006ab6:	2b30      	cmp	r3, #48	; 0x30
 8006ab8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8006abc:	d002      	beq.n	8006ac4 <_dtoa_r+0x5e4>
 8006abe:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006ac2:	e04a      	b.n	8006b5a <_dtoa_r+0x67a>
 8006ac4:	4615      	mov	r5, r2
 8006ac6:	e7f4      	b.n	8006ab2 <_dtoa_r+0x5d2>
 8006ac8:	4b05      	ldr	r3, [pc, #20]	; (8006ae0 <_dtoa_r+0x600>)
 8006aca:	f7f9 fdbd 	bl	8000648 <__aeabi_dmul>
 8006ace:	e9cd 0100 	strd	r0, r1, [sp]
 8006ad2:	e7bc      	b.n	8006a4e <_dtoa_r+0x56e>
 8006ad4:	08007dc0 	.word	0x08007dc0
 8006ad8:	08007d98 	.word	0x08007d98
 8006adc:	3ff00000 	.word	0x3ff00000
 8006ae0:	40240000 	.word	0x40240000
 8006ae4:	401c0000 	.word	0x401c0000
 8006ae8:	40140000 	.word	0x40140000
 8006aec:	3fe00000 	.word	0x3fe00000
 8006af0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006af4:	465d      	mov	r5, fp
 8006af6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006afa:	4630      	mov	r0, r6
 8006afc:	4639      	mov	r1, r7
 8006afe:	f7f9 fecd 	bl	800089c <__aeabi_ddiv>
 8006b02:	f7fa f851 	bl	8000ba8 <__aeabi_d2iz>
 8006b06:	4680      	mov	r8, r0
 8006b08:	f7f9 fd34 	bl	8000574 <__aeabi_i2d>
 8006b0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006b10:	f7f9 fd9a 	bl	8000648 <__aeabi_dmul>
 8006b14:	4602      	mov	r2, r0
 8006b16:	460b      	mov	r3, r1
 8006b18:	4630      	mov	r0, r6
 8006b1a:	4639      	mov	r1, r7
 8006b1c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8006b20:	f7f9 fbda 	bl	80002d8 <__aeabi_dsub>
 8006b24:	f805 6b01 	strb.w	r6, [r5], #1
 8006b28:	eba5 060b 	sub.w	r6, r5, fp
 8006b2c:	45b1      	cmp	r9, r6
 8006b2e:	4602      	mov	r2, r0
 8006b30:	460b      	mov	r3, r1
 8006b32:	d139      	bne.n	8006ba8 <_dtoa_r+0x6c8>
 8006b34:	f7f9 fbd2 	bl	80002dc <__adddf3>
 8006b38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006b3c:	4606      	mov	r6, r0
 8006b3e:	460f      	mov	r7, r1
 8006b40:	f7fa f812 	bl	8000b68 <__aeabi_dcmpgt>
 8006b44:	b9c8      	cbnz	r0, 8006b7a <_dtoa_r+0x69a>
 8006b46:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006b4a:	4630      	mov	r0, r6
 8006b4c:	4639      	mov	r1, r7
 8006b4e:	f7f9 ffe3 	bl	8000b18 <__aeabi_dcmpeq>
 8006b52:	b110      	cbz	r0, 8006b5a <_dtoa_r+0x67a>
 8006b54:	f018 0f01 	tst.w	r8, #1
 8006b58:	d10f      	bne.n	8006b7a <_dtoa_r+0x69a>
 8006b5a:	9904      	ldr	r1, [sp, #16]
 8006b5c:	4620      	mov	r0, r4
 8006b5e:	f000 facc 	bl	80070fa <_Bfree>
 8006b62:	2300      	movs	r3, #0
 8006b64:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006b66:	702b      	strb	r3, [r5, #0]
 8006b68:	f10a 0301 	add.w	r3, sl, #1
 8006b6c:	6013      	str	r3, [r2, #0]
 8006b6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	f000 8241 	beq.w	8006ff8 <_dtoa_r+0xb18>
 8006b76:	601d      	str	r5, [r3, #0]
 8006b78:	e23e      	b.n	8006ff8 <_dtoa_r+0xb18>
 8006b7a:	f8cd a020 	str.w	sl, [sp, #32]
 8006b7e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006b82:	2a39      	cmp	r2, #57	; 0x39
 8006b84:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8006b88:	d108      	bne.n	8006b9c <_dtoa_r+0x6bc>
 8006b8a:	459b      	cmp	fp, r3
 8006b8c:	d10a      	bne.n	8006ba4 <_dtoa_r+0x6c4>
 8006b8e:	9b08      	ldr	r3, [sp, #32]
 8006b90:	3301      	adds	r3, #1
 8006b92:	9308      	str	r3, [sp, #32]
 8006b94:	2330      	movs	r3, #48	; 0x30
 8006b96:	f88b 3000 	strb.w	r3, [fp]
 8006b9a:	465b      	mov	r3, fp
 8006b9c:	781a      	ldrb	r2, [r3, #0]
 8006b9e:	3201      	adds	r2, #1
 8006ba0:	701a      	strb	r2, [r3, #0]
 8006ba2:	e78c      	b.n	8006abe <_dtoa_r+0x5de>
 8006ba4:	461d      	mov	r5, r3
 8006ba6:	e7ea      	b.n	8006b7e <_dtoa_r+0x69e>
 8006ba8:	2200      	movs	r2, #0
 8006baa:	4b9b      	ldr	r3, [pc, #620]	; (8006e18 <_dtoa_r+0x938>)
 8006bac:	f7f9 fd4c 	bl	8000648 <__aeabi_dmul>
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	4606      	mov	r6, r0
 8006bb6:	460f      	mov	r7, r1
 8006bb8:	f7f9 ffae 	bl	8000b18 <__aeabi_dcmpeq>
 8006bbc:	2800      	cmp	r0, #0
 8006bbe:	d09a      	beq.n	8006af6 <_dtoa_r+0x616>
 8006bc0:	e7cb      	b.n	8006b5a <_dtoa_r+0x67a>
 8006bc2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006bc4:	2a00      	cmp	r2, #0
 8006bc6:	f000 808b 	beq.w	8006ce0 <_dtoa_r+0x800>
 8006bca:	9a06      	ldr	r2, [sp, #24]
 8006bcc:	2a01      	cmp	r2, #1
 8006bce:	dc6e      	bgt.n	8006cae <_dtoa_r+0x7ce>
 8006bd0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006bd2:	2a00      	cmp	r2, #0
 8006bd4:	d067      	beq.n	8006ca6 <_dtoa_r+0x7c6>
 8006bd6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006bda:	9f07      	ldr	r7, [sp, #28]
 8006bdc:	9d05      	ldr	r5, [sp, #20]
 8006bde:	9a05      	ldr	r2, [sp, #20]
 8006be0:	2101      	movs	r1, #1
 8006be2:	441a      	add	r2, r3
 8006be4:	4620      	mov	r0, r4
 8006be6:	9205      	str	r2, [sp, #20]
 8006be8:	4498      	add	r8, r3
 8006bea:	f000 fb26 	bl	800723a <__i2b>
 8006bee:	4606      	mov	r6, r0
 8006bf0:	2d00      	cmp	r5, #0
 8006bf2:	dd0c      	ble.n	8006c0e <_dtoa_r+0x72e>
 8006bf4:	f1b8 0f00 	cmp.w	r8, #0
 8006bf8:	dd09      	ble.n	8006c0e <_dtoa_r+0x72e>
 8006bfa:	4545      	cmp	r5, r8
 8006bfc:	9a05      	ldr	r2, [sp, #20]
 8006bfe:	462b      	mov	r3, r5
 8006c00:	bfa8      	it	ge
 8006c02:	4643      	movge	r3, r8
 8006c04:	1ad2      	subs	r2, r2, r3
 8006c06:	9205      	str	r2, [sp, #20]
 8006c08:	1aed      	subs	r5, r5, r3
 8006c0a:	eba8 0803 	sub.w	r8, r8, r3
 8006c0e:	9b07      	ldr	r3, [sp, #28]
 8006c10:	b1eb      	cbz	r3, 8006c4e <_dtoa_r+0x76e>
 8006c12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d067      	beq.n	8006ce8 <_dtoa_r+0x808>
 8006c18:	b18f      	cbz	r7, 8006c3e <_dtoa_r+0x75e>
 8006c1a:	4631      	mov	r1, r6
 8006c1c:	463a      	mov	r2, r7
 8006c1e:	4620      	mov	r0, r4
 8006c20:	f000 fbaa 	bl	8007378 <__pow5mult>
 8006c24:	9a04      	ldr	r2, [sp, #16]
 8006c26:	4601      	mov	r1, r0
 8006c28:	4606      	mov	r6, r0
 8006c2a:	4620      	mov	r0, r4
 8006c2c:	f000 fb0e 	bl	800724c <__multiply>
 8006c30:	9904      	ldr	r1, [sp, #16]
 8006c32:	9008      	str	r0, [sp, #32]
 8006c34:	4620      	mov	r0, r4
 8006c36:	f000 fa60 	bl	80070fa <_Bfree>
 8006c3a:	9b08      	ldr	r3, [sp, #32]
 8006c3c:	9304      	str	r3, [sp, #16]
 8006c3e:	9b07      	ldr	r3, [sp, #28]
 8006c40:	1bda      	subs	r2, r3, r7
 8006c42:	d004      	beq.n	8006c4e <_dtoa_r+0x76e>
 8006c44:	9904      	ldr	r1, [sp, #16]
 8006c46:	4620      	mov	r0, r4
 8006c48:	f000 fb96 	bl	8007378 <__pow5mult>
 8006c4c:	9004      	str	r0, [sp, #16]
 8006c4e:	2101      	movs	r1, #1
 8006c50:	4620      	mov	r0, r4
 8006c52:	f000 faf2 	bl	800723a <__i2b>
 8006c56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c58:	4607      	mov	r7, r0
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	f000 81d0 	beq.w	8007000 <_dtoa_r+0xb20>
 8006c60:	461a      	mov	r2, r3
 8006c62:	4601      	mov	r1, r0
 8006c64:	4620      	mov	r0, r4
 8006c66:	f000 fb87 	bl	8007378 <__pow5mult>
 8006c6a:	9b06      	ldr	r3, [sp, #24]
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	4607      	mov	r7, r0
 8006c70:	dc40      	bgt.n	8006cf4 <_dtoa_r+0x814>
 8006c72:	9b00      	ldr	r3, [sp, #0]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d139      	bne.n	8006cec <_dtoa_r+0x80c>
 8006c78:	9b01      	ldr	r3, [sp, #4]
 8006c7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d136      	bne.n	8006cf0 <_dtoa_r+0x810>
 8006c82:	9b01      	ldr	r3, [sp, #4]
 8006c84:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006c88:	0d1b      	lsrs	r3, r3, #20
 8006c8a:	051b      	lsls	r3, r3, #20
 8006c8c:	b12b      	cbz	r3, 8006c9a <_dtoa_r+0x7ba>
 8006c8e:	9b05      	ldr	r3, [sp, #20]
 8006c90:	3301      	adds	r3, #1
 8006c92:	9305      	str	r3, [sp, #20]
 8006c94:	f108 0801 	add.w	r8, r8, #1
 8006c98:	2301      	movs	r3, #1
 8006c9a:	9307      	str	r3, [sp, #28]
 8006c9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d12a      	bne.n	8006cf8 <_dtoa_r+0x818>
 8006ca2:	2001      	movs	r0, #1
 8006ca4:	e030      	b.n	8006d08 <_dtoa_r+0x828>
 8006ca6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006ca8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006cac:	e795      	b.n	8006bda <_dtoa_r+0x6fa>
 8006cae:	9b07      	ldr	r3, [sp, #28]
 8006cb0:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 8006cb4:	42bb      	cmp	r3, r7
 8006cb6:	bfbf      	itttt	lt
 8006cb8:	9b07      	ldrlt	r3, [sp, #28]
 8006cba:	9707      	strlt	r7, [sp, #28]
 8006cbc:	1afa      	sublt	r2, r7, r3
 8006cbe:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006cc0:	bfbb      	ittet	lt
 8006cc2:	189b      	addlt	r3, r3, r2
 8006cc4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006cc6:	1bdf      	subge	r7, r3, r7
 8006cc8:	2700      	movlt	r7, #0
 8006cca:	f1b9 0f00 	cmp.w	r9, #0
 8006cce:	bfb5      	itete	lt
 8006cd0:	9b05      	ldrlt	r3, [sp, #20]
 8006cd2:	9d05      	ldrge	r5, [sp, #20]
 8006cd4:	eba3 0509 	sublt.w	r5, r3, r9
 8006cd8:	464b      	movge	r3, r9
 8006cda:	bfb8      	it	lt
 8006cdc:	2300      	movlt	r3, #0
 8006cde:	e77e      	b.n	8006bde <_dtoa_r+0x6fe>
 8006ce0:	9f07      	ldr	r7, [sp, #28]
 8006ce2:	9d05      	ldr	r5, [sp, #20]
 8006ce4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006ce6:	e783      	b.n	8006bf0 <_dtoa_r+0x710>
 8006ce8:	9a07      	ldr	r2, [sp, #28]
 8006cea:	e7ab      	b.n	8006c44 <_dtoa_r+0x764>
 8006cec:	2300      	movs	r3, #0
 8006cee:	e7d4      	b.n	8006c9a <_dtoa_r+0x7ba>
 8006cf0:	9b00      	ldr	r3, [sp, #0]
 8006cf2:	e7d2      	b.n	8006c9a <_dtoa_r+0x7ba>
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	9307      	str	r3, [sp, #28]
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8006cfe:	6918      	ldr	r0, [r3, #16]
 8006d00:	f000 fa4d 	bl	800719e <__hi0bits>
 8006d04:	f1c0 0020 	rsb	r0, r0, #32
 8006d08:	4440      	add	r0, r8
 8006d0a:	f010 001f 	ands.w	r0, r0, #31
 8006d0e:	d047      	beq.n	8006da0 <_dtoa_r+0x8c0>
 8006d10:	f1c0 0320 	rsb	r3, r0, #32
 8006d14:	2b04      	cmp	r3, #4
 8006d16:	dd3b      	ble.n	8006d90 <_dtoa_r+0x8b0>
 8006d18:	9b05      	ldr	r3, [sp, #20]
 8006d1a:	f1c0 001c 	rsb	r0, r0, #28
 8006d1e:	4403      	add	r3, r0
 8006d20:	9305      	str	r3, [sp, #20]
 8006d22:	4405      	add	r5, r0
 8006d24:	4480      	add	r8, r0
 8006d26:	9b05      	ldr	r3, [sp, #20]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	dd05      	ble.n	8006d38 <_dtoa_r+0x858>
 8006d2c:	461a      	mov	r2, r3
 8006d2e:	9904      	ldr	r1, [sp, #16]
 8006d30:	4620      	mov	r0, r4
 8006d32:	f000 fb6f 	bl	8007414 <__lshift>
 8006d36:	9004      	str	r0, [sp, #16]
 8006d38:	f1b8 0f00 	cmp.w	r8, #0
 8006d3c:	dd05      	ble.n	8006d4a <_dtoa_r+0x86a>
 8006d3e:	4639      	mov	r1, r7
 8006d40:	4642      	mov	r2, r8
 8006d42:	4620      	mov	r0, r4
 8006d44:	f000 fb66 	bl	8007414 <__lshift>
 8006d48:	4607      	mov	r7, r0
 8006d4a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d4c:	b353      	cbz	r3, 8006da4 <_dtoa_r+0x8c4>
 8006d4e:	4639      	mov	r1, r7
 8006d50:	9804      	ldr	r0, [sp, #16]
 8006d52:	f000 fbb3 	bl	80074bc <__mcmp>
 8006d56:	2800      	cmp	r0, #0
 8006d58:	da24      	bge.n	8006da4 <_dtoa_r+0x8c4>
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	220a      	movs	r2, #10
 8006d5e:	9904      	ldr	r1, [sp, #16]
 8006d60:	4620      	mov	r0, r4
 8006d62:	f000 f9e1 	bl	8007128 <__multadd>
 8006d66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d68:	9004      	str	r0, [sp, #16]
 8006d6a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	f000 814d 	beq.w	800700e <_dtoa_r+0xb2e>
 8006d74:	2300      	movs	r3, #0
 8006d76:	4631      	mov	r1, r6
 8006d78:	220a      	movs	r2, #10
 8006d7a:	4620      	mov	r0, r4
 8006d7c:	f000 f9d4 	bl	8007128 <__multadd>
 8006d80:	9b02      	ldr	r3, [sp, #8]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	4606      	mov	r6, r0
 8006d86:	dc4f      	bgt.n	8006e28 <_dtoa_r+0x948>
 8006d88:	9b06      	ldr	r3, [sp, #24]
 8006d8a:	2b02      	cmp	r3, #2
 8006d8c:	dd4c      	ble.n	8006e28 <_dtoa_r+0x948>
 8006d8e:	e011      	b.n	8006db4 <_dtoa_r+0x8d4>
 8006d90:	d0c9      	beq.n	8006d26 <_dtoa_r+0x846>
 8006d92:	9a05      	ldr	r2, [sp, #20]
 8006d94:	331c      	adds	r3, #28
 8006d96:	441a      	add	r2, r3
 8006d98:	9205      	str	r2, [sp, #20]
 8006d9a:	441d      	add	r5, r3
 8006d9c:	4498      	add	r8, r3
 8006d9e:	e7c2      	b.n	8006d26 <_dtoa_r+0x846>
 8006da0:	4603      	mov	r3, r0
 8006da2:	e7f6      	b.n	8006d92 <_dtoa_r+0x8b2>
 8006da4:	f1b9 0f00 	cmp.w	r9, #0
 8006da8:	dc38      	bgt.n	8006e1c <_dtoa_r+0x93c>
 8006daa:	9b06      	ldr	r3, [sp, #24]
 8006dac:	2b02      	cmp	r3, #2
 8006dae:	dd35      	ble.n	8006e1c <_dtoa_r+0x93c>
 8006db0:	f8cd 9008 	str.w	r9, [sp, #8]
 8006db4:	9b02      	ldr	r3, [sp, #8]
 8006db6:	b963      	cbnz	r3, 8006dd2 <_dtoa_r+0x8f2>
 8006db8:	4639      	mov	r1, r7
 8006dba:	2205      	movs	r2, #5
 8006dbc:	4620      	mov	r0, r4
 8006dbe:	f000 f9b3 	bl	8007128 <__multadd>
 8006dc2:	4601      	mov	r1, r0
 8006dc4:	4607      	mov	r7, r0
 8006dc6:	9804      	ldr	r0, [sp, #16]
 8006dc8:	f000 fb78 	bl	80074bc <__mcmp>
 8006dcc:	2800      	cmp	r0, #0
 8006dce:	f73f adcc 	bgt.w	800696a <_dtoa_r+0x48a>
 8006dd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dd4:	465d      	mov	r5, fp
 8006dd6:	ea6f 0a03 	mvn.w	sl, r3
 8006dda:	f04f 0900 	mov.w	r9, #0
 8006dde:	4639      	mov	r1, r7
 8006de0:	4620      	mov	r0, r4
 8006de2:	f000 f98a 	bl	80070fa <_Bfree>
 8006de6:	2e00      	cmp	r6, #0
 8006de8:	f43f aeb7 	beq.w	8006b5a <_dtoa_r+0x67a>
 8006dec:	f1b9 0f00 	cmp.w	r9, #0
 8006df0:	d005      	beq.n	8006dfe <_dtoa_r+0x91e>
 8006df2:	45b1      	cmp	r9, r6
 8006df4:	d003      	beq.n	8006dfe <_dtoa_r+0x91e>
 8006df6:	4649      	mov	r1, r9
 8006df8:	4620      	mov	r0, r4
 8006dfa:	f000 f97e 	bl	80070fa <_Bfree>
 8006dfe:	4631      	mov	r1, r6
 8006e00:	4620      	mov	r0, r4
 8006e02:	f000 f97a 	bl	80070fa <_Bfree>
 8006e06:	e6a8      	b.n	8006b5a <_dtoa_r+0x67a>
 8006e08:	2700      	movs	r7, #0
 8006e0a:	463e      	mov	r6, r7
 8006e0c:	e7e1      	b.n	8006dd2 <_dtoa_r+0x8f2>
 8006e0e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006e12:	463e      	mov	r6, r7
 8006e14:	e5a9      	b.n	800696a <_dtoa_r+0x48a>
 8006e16:	bf00      	nop
 8006e18:	40240000 	.word	0x40240000
 8006e1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e1e:	f8cd 9008 	str.w	r9, [sp, #8]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	f000 80fa 	beq.w	800701c <_dtoa_r+0xb3c>
 8006e28:	2d00      	cmp	r5, #0
 8006e2a:	dd05      	ble.n	8006e38 <_dtoa_r+0x958>
 8006e2c:	4631      	mov	r1, r6
 8006e2e:	462a      	mov	r2, r5
 8006e30:	4620      	mov	r0, r4
 8006e32:	f000 faef 	bl	8007414 <__lshift>
 8006e36:	4606      	mov	r6, r0
 8006e38:	9b07      	ldr	r3, [sp, #28]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d04c      	beq.n	8006ed8 <_dtoa_r+0x9f8>
 8006e3e:	6871      	ldr	r1, [r6, #4]
 8006e40:	4620      	mov	r0, r4
 8006e42:	f000 f926 	bl	8007092 <_Balloc>
 8006e46:	6932      	ldr	r2, [r6, #16]
 8006e48:	3202      	adds	r2, #2
 8006e4a:	4605      	mov	r5, r0
 8006e4c:	0092      	lsls	r2, r2, #2
 8006e4e:	f106 010c 	add.w	r1, r6, #12
 8006e52:	300c      	adds	r0, #12
 8006e54:	f000 f912 	bl	800707c <memcpy>
 8006e58:	2201      	movs	r2, #1
 8006e5a:	4629      	mov	r1, r5
 8006e5c:	4620      	mov	r0, r4
 8006e5e:	f000 fad9 	bl	8007414 <__lshift>
 8006e62:	9b00      	ldr	r3, [sp, #0]
 8006e64:	f8cd b014 	str.w	fp, [sp, #20]
 8006e68:	f003 0301 	and.w	r3, r3, #1
 8006e6c:	46b1      	mov	r9, r6
 8006e6e:	9307      	str	r3, [sp, #28]
 8006e70:	4606      	mov	r6, r0
 8006e72:	4639      	mov	r1, r7
 8006e74:	9804      	ldr	r0, [sp, #16]
 8006e76:	f7ff faa5 	bl	80063c4 <quorem>
 8006e7a:	4649      	mov	r1, r9
 8006e7c:	4605      	mov	r5, r0
 8006e7e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006e82:	9804      	ldr	r0, [sp, #16]
 8006e84:	f000 fb1a 	bl	80074bc <__mcmp>
 8006e88:	4632      	mov	r2, r6
 8006e8a:	9000      	str	r0, [sp, #0]
 8006e8c:	4639      	mov	r1, r7
 8006e8e:	4620      	mov	r0, r4
 8006e90:	f000 fb2e 	bl	80074f0 <__mdiff>
 8006e94:	68c3      	ldr	r3, [r0, #12]
 8006e96:	4602      	mov	r2, r0
 8006e98:	bb03      	cbnz	r3, 8006edc <_dtoa_r+0x9fc>
 8006e9a:	4601      	mov	r1, r0
 8006e9c:	9008      	str	r0, [sp, #32]
 8006e9e:	9804      	ldr	r0, [sp, #16]
 8006ea0:	f000 fb0c 	bl	80074bc <__mcmp>
 8006ea4:	9a08      	ldr	r2, [sp, #32]
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	4611      	mov	r1, r2
 8006eaa:	4620      	mov	r0, r4
 8006eac:	9308      	str	r3, [sp, #32]
 8006eae:	f000 f924 	bl	80070fa <_Bfree>
 8006eb2:	9b08      	ldr	r3, [sp, #32]
 8006eb4:	b9a3      	cbnz	r3, 8006ee0 <_dtoa_r+0xa00>
 8006eb6:	9a06      	ldr	r2, [sp, #24]
 8006eb8:	b992      	cbnz	r2, 8006ee0 <_dtoa_r+0xa00>
 8006eba:	9a07      	ldr	r2, [sp, #28]
 8006ebc:	b982      	cbnz	r2, 8006ee0 <_dtoa_r+0xa00>
 8006ebe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006ec2:	d029      	beq.n	8006f18 <_dtoa_r+0xa38>
 8006ec4:	9b00      	ldr	r3, [sp, #0]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	dd01      	ble.n	8006ece <_dtoa_r+0x9ee>
 8006eca:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8006ece:	9b05      	ldr	r3, [sp, #20]
 8006ed0:	1c5d      	adds	r5, r3, #1
 8006ed2:	f883 8000 	strb.w	r8, [r3]
 8006ed6:	e782      	b.n	8006dde <_dtoa_r+0x8fe>
 8006ed8:	4630      	mov	r0, r6
 8006eda:	e7c2      	b.n	8006e62 <_dtoa_r+0x982>
 8006edc:	2301      	movs	r3, #1
 8006ede:	e7e3      	b.n	8006ea8 <_dtoa_r+0x9c8>
 8006ee0:	9a00      	ldr	r2, [sp, #0]
 8006ee2:	2a00      	cmp	r2, #0
 8006ee4:	db04      	blt.n	8006ef0 <_dtoa_r+0xa10>
 8006ee6:	d125      	bne.n	8006f34 <_dtoa_r+0xa54>
 8006ee8:	9a06      	ldr	r2, [sp, #24]
 8006eea:	bb1a      	cbnz	r2, 8006f34 <_dtoa_r+0xa54>
 8006eec:	9a07      	ldr	r2, [sp, #28]
 8006eee:	bb0a      	cbnz	r2, 8006f34 <_dtoa_r+0xa54>
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	ddec      	ble.n	8006ece <_dtoa_r+0x9ee>
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	9904      	ldr	r1, [sp, #16]
 8006ef8:	4620      	mov	r0, r4
 8006efa:	f000 fa8b 	bl	8007414 <__lshift>
 8006efe:	4639      	mov	r1, r7
 8006f00:	9004      	str	r0, [sp, #16]
 8006f02:	f000 fadb 	bl	80074bc <__mcmp>
 8006f06:	2800      	cmp	r0, #0
 8006f08:	dc03      	bgt.n	8006f12 <_dtoa_r+0xa32>
 8006f0a:	d1e0      	bne.n	8006ece <_dtoa_r+0x9ee>
 8006f0c:	f018 0f01 	tst.w	r8, #1
 8006f10:	d0dd      	beq.n	8006ece <_dtoa_r+0x9ee>
 8006f12:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006f16:	d1d8      	bne.n	8006eca <_dtoa_r+0x9ea>
 8006f18:	9b05      	ldr	r3, [sp, #20]
 8006f1a:	9a05      	ldr	r2, [sp, #20]
 8006f1c:	1c5d      	adds	r5, r3, #1
 8006f1e:	2339      	movs	r3, #57	; 0x39
 8006f20:	7013      	strb	r3, [r2, #0]
 8006f22:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006f26:	2b39      	cmp	r3, #57	; 0x39
 8006f28:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8006f2c:	d04f      	beq.n	8006fce <_dtoa_r+0xaee>
 8006f2e:	3301      	adds	r3, #1
 8006f30:	7013      	strb	r3, [r2, #0]
 8006f32:	e754      	b.n	8006dde <_dtoa_r+0x8fe>
 8006f34:	9a05      	ldr	r2, [sp, #20]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	f102 0501 	add.w	r5, r2, #1
 8006f3c:	dd06      	ble.n	8006f4c <_dtoa_r+0xa6c>
 8006f3e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006f42:	d0e9      	beq.n	8006f18 <_dtoa_r+0xa38>
 8006f44:	f108 0801 	add.w	r8, r8, #1
 8006f48:	9b05      	ldr	r3, [sp, #20]
 8006f4a:	e7c2      	b.n	8006ed2 <_dtoa_r+0x9f2>
 8006f4c:	9a02      	ldr	r2, [sp, #8]
 8006f4e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006f52:	eba5 030b 	sub.w	r3, r5, fp
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d021      	beq.n	8006f9e <_dtoa_r+0xabe>
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	220a      	movs	r2, #10
 8006f5e:	9904      	ldr	r1, [sp, #16]
 8006f60:	4620      	mov	r0, r4
 8006f62:	f000 f8e1 	bl	8007128 <__multadd>
 8006f66:	45b1      	cmp	r9, r6
 8006f68:	9004      	str	r0, [sp, #16]
 8006f6a:	f04f 0300 	mov.w	r3, #0
 8006f6e:	f04f 020a 	mov.w	r2, #10
 8006f72:	4649      	mov	r1, r9
 8006f74:	4620      	mov	r0, r4
 8006f76:	d105      	bne.n	8006f84 <_dtoa_r+0xaa4>
 8006f78:	f000 f8d6 	bl	8007128 <__multadd>
 8006f7c:	4681      	mov	r9, r0
 8006f7e:	4606      	mov	r6, r0
 8006f80:	9505      	str	r5, [sp, #20]
 8006f82:	e776      	b.n	8006e72 <_dtoa_r+0x992>
 8006f84:	f000 f8d0 	bl	8007128 <__multadd>
 8006f88:	4631      	mov	r1, r6
 8006f8a:	4681      	mov	r9, r0
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	220a      	movs	r2, #10
 8006f90:	4620      	mov	r0, r4
 8006f92:	f000 f8c9 	bl	8007128 <__multadd>
 8006f96:	4606      	mov	r6, r0
 8006f98:	e7f2      	b.n	8006f80 <_dtoa_r+0xaa0>
 8006f9a:	f04f 0900 	mov.w	r9, #0
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	9904      	ldr	r1, [sp, #16]
 8006fa2:	4620      	mov	r0, r4
 8006fa4:	f000 fa36 	bl	8007414 <__lshift>
 8006fa8:	4639      	mov	r1, r7
 8006faa:	9004      	str	r0, [sp, #16]
 8006fac:	f000 fa86 	bl	80074bc <__mcmp>
 8006fb0:	2800      	cmp	r0, #0
 8006fb2:	dcb6      	bgt.n	8006f22 <_dtoa_r+0xa42>
 8006fb4:	d102      	bne.n	8006fbc <_dtoa_r+0xadc>
 8006fb6:	f018 0f01 	tst.w	r8, #1
 8006fba:	d1b2      	bne.n	8006f22 <_dtoa_r+0xa42>
 8006fbc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006fc0:	2b30      	cmp	r3, #48	; 0x30
 8006fc2:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8006fc6:	f47f af0a 	bne.w	8006dde <_dtoa_r+0x8fe>
 8006fca:	4615      	mov	r5, r2
 8006fcc:	e7f6      	b.n	8006fbc <_dtoa_r+0xadc>
 8006fce:	4593      	cmp	fp, r2
 8006fd0:	d105      	bne.n	8006fde <_dtoa_r+0xafe>
 8006fd2:	2331      	movs	r3, #49	; 0x31
 8006fd4:	f10a 0a01 	add.w	sl, sl, #1
 8006fd8:	f88b 3000 	strb.w	r3, [fp]
 8006fdc:	e6ff      	b.n	8006dde <_dtoa_r+0x8fe>
 8006fde:	4615      	mov	r5, r2
 8006fe0:	e79f      	b.n	8006f22 <_dtoa_r+0xa42>
 8006fe2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007048 <_dtoa_r+0xb68>
 8006fe6:	e007      	b.n	8006ff8 <_dtoa_r+0xb18>
 8006fe8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fea:	f8df b060 	ldr.w	fp, [pc, #96]	; 800704c <_dtoa_r+0xb6c>
 8006fee:	b11b      	cbz	r3, 8006ff8 <_dtoa_r+0xb18>
 8006ff0:	f10b 0308 	add.w	r3, fp, #8
 8006ff4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006ff6:	6013      	str	r3, [r2, #0]
 8006ff8:	4658      	mov	r0, fp
 8006ffa:	b017      	add	sp, #92	; 0x5c
 8006ffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007000:	9b06      	ldr	r3, [sp, #24]
 8007002:	2b01      	cmp	r3, #1
 8007004:	f77f ae35 	ble.w	8006c72 <_dtoa_r+0x792>
 8007008:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800700a:	9307      	str	r3, [sp, #28]
 800700c:	e649      	b.n	8006ca2 <_dtoa_r+0x7c2>
 800700e:	9b02      	ldr	r3, [sp, #8]
 8007010:	2b00      	cmp	r3, #0
 8007012:	dc03      	bgt.n	800701c <_dtoa_r+0xb3c>
 8007014:	9b06      	ldr	r3, [sp, #24]
 8007016:	2b02      	cmp	r3, #2
 8007018:	f73f aecc 	bgt.w	8006db4 <_dtoa_r+0x8d4>
 800701c:	465d      	mov	r5, fp
 800701e:	4639      	mov	r1, r7
 8007020:	9804      	ldr	r0, [sp, #16]
 8007022:	f7ff f9cf 	bl	80063c4 <quorem>
 8007026:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800702a:	f805 8b01 	strb.w	r8, [r5], #1
 800702e:	9a02      	ldr	r2, [sp, #8]
 8007030:	eba5 030b 	sub.w	r3, r5, fp
 8007034:	429a      	cmp	r2, r3
 8007036:	ddb0      	ble.n	8006f9a <_dtoa_r+0xaba>
 8007038:	2300      	movs	r3, #0
 800703a:	220a      	movs	r2, #10
 800703c:	9904      	ldr	r1, [sp, #16]
 800703e:	4620      	mov	r0, r4
 8007040:	f000 f872 	bl	8007128 <__multadd>
 8007044:	9004      	str	r0, [sp, #16]
 8007046:	e7ea      	b.n	800701e <_dtoa_r+0xb3e>
 8007048:	08007d64 	.word	0x08007d64
 800704c:	08007d88 	.word	0x08007d88

08007050 <_localeconv_r>:
 8007050:	4b04      	ldr	r3, [pc, #16]	; (8007064 <_localeconv_r+0x14>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	6a18      	ldr	r0, [r3, #32]
 8007056:	4b04      	ldr	r3, [pc, #16]	; (8007068 <_localeconv_r+0x18>)
 8007058:	2800      	cmp	r0, #0
 800705a:	bf08      	it	eq
 800705c:	4618      	moveq	r0, r3
 800705e:	30f0      	adds	r0, #240	; 0xf0
 8007060:	4770      	bx	lr
 8007062:	bf00      	nop
 8007064:	20000030 	.word	0x20000030
 8007068:	20000094 	.word	0x20000094

0800706c <malloc>:
 800706c:	4b02      	ldr	r3, [pc, #8]	; (8007078 <malloc+0xc>)
 800706e:	4601      	mov	r1, r0
 8007070:	6818      	ldr	r0, [r3, #0]
 8007072:	f000 bb45 	b.w	8007700 <_malloc_r>
 8007076:	bf00      	nop
 8007078:	20000030 	.word	0x20000030

0800707c <memcpy>:
 800707c:	b510      	push	{r4, lr}
 800707e:	1e43      	subs	r3, r0, #1
 8007080:	440a      	add	r2, r1
 8007082:	4291      	cmp	r1, r2
 8007084:	d100      	bne.n	8007088 <memcpy+0xc>
 8007086:	bd10      	pop	{r4, pc}
 8007088:	f811 4b01 	ldrb.w	r4, [r1], #1
 800708c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007090:	e7f7      	b.n	8007082 <memcpy+0x6>

08007092 <_Balloc>:
 8007092:	b570      	push	{r4, r5, r6, lr}
 8007094:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007096:	4604      	mov	r4, r0
 8007098:	460e      	mov	r6, r1
 800709a:	b93d      	cbnz	r5, 80070ac <_Balloc+0x1a>
 800709c:	2010      	movs	r0, #16
 800709e:	f7ff ffe5 	bl	800706c <malloc>
 80070a2:	6260      	str	r0, [r4, #36]	; 0x24
 80070a4:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80070a8:	6005      	str	r5, [r0, #0]
 80070aa:	60c5      	str	r5, [r0, #12]
 80070ac:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80070ae:	68eb      	ldr	r3, [r5, #12]
 80070b0:	b183      	cbz	r3, 80070d4 <_Balloc+0x42>
 80070b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070b4:	68db      	ldr	r3, [r3, #12]
 80070b6:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80070ba:	b9b8      	cbnz	r0, 80070ec <_Balloc+0x5a>
 80070bc:	2101      	movs	r1, #1
 80070be:	fa01 f506 	lsl.w	r5, r1, r6
 80070c2:	1d6a      	adds	r2, r5, #5
 80070c4:	0092      	lsls	r2, r2, #2
 80070c6:	4620      	mov	r0, r4
 80070c8:	f000 fabe 	bl	8007648 <_calloc_r>
 80070cc:	b160      	cbz	r0, 80070e8 <_Balloc+0x56>
 80070ce:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80070d2:	e00e      	b.n	80070f2 <_Balloc+0x60>
 80070d4:	2221      	movs	r2, #33	; 0x21
 80070d6:	2104      	movs	r1, #4
 80070d8:	4620      	mov	r0, r4
 80070da:	f000 fab5 	bl	8007648 <_calloc_r>
 80070de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070e0:	60e8      	str	r0, [r5, #12]
 80070e2:	68db      	ldr	r3, [r3, #12]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d1e4      	bne.n	80070b2 <_Balloc+0x20>
 80070e8:	2000      	movs	r0, #0
 80070ea:	bd70      	pop	{r4, r5, r6, pc}
 80070ec:	6802      	ldr	r2, [r0, #0]
 80070ee:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80070f2:	2300      	movs	r3, #0
 80070f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80070f8:	e7f7      	b.n	80070ea <_Balloc+0x58>

080070fa <_Bfree>:
 80070fa:	b570      	push	{r4, r5, r6, lr}
 80070fc:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80070fe:	4606      	mov	r6, r0
 8007100:	460d      	mov	r5, r1
 8007102:	b93c      	cbnz	r4, 8007114 <_Bfree+0x1a>
 8007104:	2010      	movs	r0, #16
 8007106:	f7ff ffb1 	bl	800706c <malloc>
 800710a:	6270      	str	r0, [r6, #36]	; 0x24
 800710c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007110:	6004      	str	r4, [r0, #0]
 8007112:	60c4      	str	r4, [r0, #12]
 8007114:	b13d      	cbz	r5, 8007126 <_Bfree+0x2c>
 8007116:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007118:	686a      	ldr	r2, [r5, #4]
 800711a:	68db      	ldr	r3, [r3, #12]
 800711c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007120:	6029      	str	r1, [r5, #0]
 8007122:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007126:	bd70      	pop	{r4, r5, r6, pc}

08007128 <__multadd>:
 8007128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800712c:	690d      	ldr	r5, [r1, #16]
 800712e:	461f      	mov	r7, r3
 8007130:	4606      	mov	r6, r0
 8007132:	460c      	mov	r4, r1
 8007134:	f101 0c14 	add.w	ip, r1, #20
 8007138:	2300      	movs	r3, #0
 800713a:	f8dc 0000 	ldr.w	r0, [ip]
 800713e:	b281      	uxth	r1, r0
 8007140:	fb02 7101 	mla	r1, r2, r1, r7
 8007144:	0c0f      	lsrs	r7, r1, #16
 8007146:	0c00      	lsrs	r0, r0, #16
 8007148:	fb02 7000 	mla	r0, r2, r0, r7
 800714c:	b289      	uxth	r1, r1
 800714e:	3301      	adds	r3, #1
 8007150:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007154:	429d      	cmp	r5, r3
 8007156:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800715a:	f84c 1b04 	str.w	r1, [ip], #4
 800715e:	dcec      	bgt.n	800713a <__multadd+0x12>
 8007160:	b1d7      	cbz	r7, 8007198 <__multadd+0x70>
 8007162:	68a3      	ldr	r3, [r4, #8]
 8007164:	42ab      	cmp	r3, r5
 8007166:	dc12      	bgt.n	800718e <__multadd+0x66>
 8007168:	6861      	ldr	r1, [r4, #4]
 800716a:	4630      	mov	r0, r6
 800716c:	3101      	adds	r1, #1
 800716e:	f7ff ff90 	bl	8007092 <_Balloc>
 8007172:	6922      	ldr	r2, [r4, #16]
 8007174:	3202      	adds	r2, #2
 8007176:	f104 010c 	add.w	r1, r4, #12
 800717a:	4680      	mov	r8, r0
 800717c:	0092      	lsls	r2, r2, #2
 800717e:	300c      	adds	r0, #12
 8007180:	f7ff ff7c 	bl	800707c <memcpy>
 8007184:	4621      	mov	r1, r4
 8007186:	4630      	mov	r0, r6
 8007188:	f7ff ffb7 	bl	80070fa <_Bfree>
 800718c:	4644      	mov	r4, r8
 800718e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007192:	3501      	adds	r5, #1
 8007194:	615f      	str	r7, [r3, #20]
 8007196:	6125      	str	r5, [r4, #16]
 8007198:	4620      	mov	r0, r4
 800719a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800719e <__hi0bits>:
 800719e:	0c02      	lsrs	r2, r0, #16
 80071a0:	0412      	lsls	r2, r2, #16
 80071a2:	4603      	mov	r3, r0
 80071a4:	b9b2      	cbnz	r2, 80071d4 <__hi0bits+0x36>
 80071a6:	0403      	lsls	r3, r0, #16
 80071a8:	2010      	movs	r0, #16
 80071aa:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80071ae:	bf04      	itt	eq
 80071b0:	021b      	lsleq	r3, r3, #8
 80071b2:	3008      	addeq	r0, #8
 80071b4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80071b8:	bf04      	itt	eq
 80071ba:	011b      	lsleq	r3, r3, #4
 80071bc:	3004      	addeq	r0, #4
 80071be:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80071c2:	bf04      	itt	eq
 80071c4:	009b      	lsleq	r3, r3, #2
 80071c6:	3002      	addeq	r0, #2
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	db06      	blt.n	80071da <__hi0bits+0x3c>
 80071cc:	005b      	lsls	r3, r3, #1
 80071ce:	d503      	bpl.n	80071d8 <__hi0bits+0x3a>
 80071d0:	3001      	adds	r0, #1
 80071d2:	4770      	bx	lr
 80071d4:	2000      	movs	r0, #0
 80071d6:	e7e8      	b.n	80071aa <__hi0bits+0xc>
 80071d8:	2020      	movs	r0, #32
 80071da:	4770      	bx	lr

080071dc <__lo0bits>:
 80071dc:	6803      	ldr	r3, [r0, #0]
 80071de:	f013 0207 	ands.w	r2, r3, #7
 80071e2:	4601      	mov	r1, r0
 80071e4:	d00b      	beq.n	80071fe <__lo0bits+0x22>
 80071e6:	07da      	lsls	r2, r3, #31
 80071e8:	d423      	bmi.n	8007232 <__lo0bits+0x56>
 80071ea:	0798      	lsls	r0, r3, #30
 80071ec:	bf49      	itett	mi
 80071ee:	085b      	lsrmi	r3, r3, #1
 80071f0:	089b      	lsrpl	r3, r3, #2
 80071f2:	2001      	movmi	r0, #1
 80071f4:	600b      	strmi	r3, [r1, #0]
 80071f6:	bf5c      	itt	pl
 80071f8:	600b      	strpl	r3, [r1, #0]
 80071fa:	2002      	movpl	r0, #2
 80071fc:	4770      	bx	lr
 80071fe:	b298      	uxth	r0, r3
 8007200:	b9a8      	cbnz	r0, 800722e <__lo0bits+0x52>
 8007202:	0c1b      	lsrs	r3, r3, #16
 8007204:	2010      	movs	r0, #16
 8007206:	f013 0fff 	tst.w	r3, #255	; 0xff
 800720a:	bf04      	itt	eq
 800720c:	0a1b      	lsreq	r3, r3, #8
 800720e:	3008      	addeq	r0, #8
 8007210:	071a      	lsls	r2, r3, #28
 8007212:	bf04      	itt	eq
 8007214:	091b      	lsreq	r3, r3, #4
 8007216:	3004      	addeq	r0, #4
 8007218:	079a      	lsls	r2, r3, #30
 800721a:	bf04      	itt	eq
 800721c:	089b      	lsreq	r3, r3, #2
 800721e:	3002      	addeq	r0, #2
 8007220:	07da      	lsls	r2, r3, #31
 8007222:	d402      	bmi.n	800722a <__lo0bits+0x4e>
 8007224:	085b      	lsrs	r3, r3, #1
 8007226:	d006      	beq.n	8007236 <__lo0bits+0x5a>
 8007228:	3001      	adds	r0, #1
 800722a:	600b      	str	r3, [r1, #0]
 800722c:	4770      	bx	lr
 800722e:	4610      	mov	r0, r2
 8007230:	e7e9      	b.n	8007206 <__lo0bits+0x2a>
 8007232:	2000      	movs	r0, #0
 8007234:	4770      	bx	lr
 8007236:	2020      	movs	r0, #32
 8007238:	4770      	bx	lr

0800723a <__i2b>:
 800723a:	b510      	push	{r4, lr}
 800723c:	460c      	mov	r4, r1
 800723e:	2101      	movs	r1, #1
 8007240:	f7ff ff27 	bl	8007092 <_Balloc>
 8007244:	2201      	movs	r2, #1
 8007246:	6144      	str	r4, [r0, #20]
 8007248:	6102      	str	r2, [r0, #16]
 800724a:	bd10      	pop	{r4, pc}

0800724c <__multiply>:
 800724c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007250:	4614      	mov	r4, r2
 8007252:	690a      	ldr	r2, [r1, #16]
 8007254:	6923      	ldr	r3, [r4, #16]
 8007256:	429a      	cmp	r2, r3
 8007258:	bfb8      	it	lt
 800725a:	460b      	movlt	r3, r1
 800725c:	4688      	mov	r8, r1
 800725e:	bfbc      	itt	lt
 8007260:	46a0      	movlt	r8, r4
 8007262:	461c      	movlt	r4, r3
 8007264:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007268:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800726c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007270:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007274:	eb07 0609 	add.w	r6, r7, r9
 8007278:	42b3      	cmp	r3, r6
 800727a:	bfb8      	it	lt
 800727c:	3101      	addlt	r1, #1
 800727e:	f7ff ff08 	bl	8007092 <_Balloc>
 8007282:	f100 0514 	add.w	r5, r0, #20
 8007286:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800728a:	462b      	mov	r3, r5
 800728c:	2200      	movs	r2, #0
 800728e:	4573      	cmp	r3, lr
 8007290:	d316      	bcc.n	80072c0 <__multiply+0x74>
 8007292:	f104 0214 	add.w	r2, r4, #20
 8007296:	f108 0114 	add.w	r1, r8, #20
 800729a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800729e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80072a2:	9300      	str	r3, [sp, #0]
 80072a4:	9b00      	ldr	r3, [sp, #0]
 80072a6:	9201      	str	r2, [sp, #4]
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d80c      	bhi.n	80072c6 <__multiply+0x7a>
 80072ac:	2e00      	cmp	r6, #0
 80072ae:	dd03      	ble.n	80072b8 <__multiply+0x6c>
 80072b0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d05d      	beq.n	8007374 <__multiply+0x128>
 80072b8:	6106      	str	r6, [r0, #16]
 80072ba:	b003      	add	sp, #12
 80072bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072c0:	f843 2b04 	str.w	r2, [r3], #4
 80072c4:	e7e3      	b.n	800728e <__multiply+0x42>
 80072c6:	f8b2 b000 	ldrh.w	fp, [r2]
 80072ca:	f1bb 0f00 	cmp.w	fp, #0
 80072ce:	d023      	beq.n	8007318 <__multiply+0xcc>
 80072d0:	4689      	mov	r9, r1
 80072d2:	46ac      	mov	ip, r5
 80072d4:	f04f 0800 	mov.w	r8, #0
 80072d8:	f859 4b04 	ldr.w	r4, [r9], #4
 80072dc:	f8dc a000 	ldr.w	sl, [ip]
 80072e0:	b2a3      	uxth	r3, r4
 80072e2:	fa1f fa8a 	uxth.w	sl, sl
 80072e6:	fb0b a303 	mla	r3, fp, r3, sl
 80072ea:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80072ee:	f8dc 4000 	ldr.w	r4, [ip]
 80072f2:	4443      	add	r3, r8
 80072f4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80072f8:	fb0b 840a 	mla	r4, fp, sl, r8
 80072fc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007300:	46e2      	mov	sl, ip
 8007302:	b29b      	uxth	r3, r3
 8007304:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007308:	454f      	cmp	r7, r9
 800730a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800730e:	f84a 3b04 	str.w	r3, [sl], #4
 8007312:	d82b      	bhi.n	800736c <__multiply+0x120>
 8007314:	f8cc 8004 	str.w	r8, [ip, #4]
 8007318:	9b01      	ldr	r3, [sp, #4]
 800731a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800731e:	3204      	adds	r2, #4
 8007320:	f1ba 0f00 	cmp.w	sl, #0
 8007324:	d020      	beq.n	8007368 <__multiply+0x11c>
 8007326:	682b      	ldr	r3, [r5, #0]
 8007328:	4689      	mov	r9, r1
 800732a:	46a8      	mov	r8, r5
 800732c:	f04f 0b00 	mov.w	fp, #0
 8007330:	f8b9 c000 	ldrh.w	ip, [r9]
 8007334:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007338:	fb0a 440c 	mla	r4, sl, ip, r4
 800733c:	445c      	add	r4, fp
 800733e:	46c4      	mov	ip, r8
 8007340:	b29b      	uxth	r3, r3
 8007342:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007346:	f84c 3b04 	str.w	r3, [ip], #4
 800734a:	f859 3b04 	ldr.w	r3, [r9], #4
 800734e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007352:	0c1b      	lsrs	r3, r3, #16
 8007354:	fb0a b303 	mla	r3, sl, r3, fp
 8007358:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800735c:	454f      	cmp	r7, r9
 800735e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007362:	d805      	bhi.n	8007370 <__multiply+0x124>
 8007364:	f8c8 3004 	str.w	r3, [r8, #4]
 8007368:	3504      	adds	r5, #4
 800736a:	e79b      	b.n	80072a4 <__multiply+0x58>
 800736c:	46d4      	mov	ip, sl
 800736e:	e7b3      	b.n	80072d8 <__multiply+0x8c>
 8007370:	46e0      	mov	r8, ip
 8007372:	e7dd      	b.n	8007330 <__multiply+0xe4>
 8007374:	3e01      	subs	r6, #1
 8007376:	e799      	b.n	80072ac <__multiply+0x60>

08007378 <__pow5mult>:
 8007378:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800737c:	4615      	mov	r5, r2
 800737e:	f012 0203 	ands.w	r2, r2, #3
 8007382:	4606      	mov	r6, r0
 8007384:	460f      	mov	r7, r1
 8007386:	d007      	beq.n	8007398 <__pow5mult+0x20>
 8007388:	3a01      	subs	r2, #1
 800738a:	4c21      	ldr	r4, [pc, #132]	; (8007410 <__pow5mult+0x98>)
 800738c:	2300      	movs	r3, #0
 800738e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007392:	f7ff fec9 	bl	8007128 <__multadd>
 8007396:	4607      	mov	r7, r0
 8007398:	10ad      	asrs	r5, r5, #2
 800739a:	d035      	beq.n	8007408 <__pow5mult+0x90>
 800739c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800739e:	b93c      	cbnz	r4, 80073b0 <__pow5mult+0x38>
 80073a0:	2010      	movs	r0, #16
 80073a2:	f7ff fe63 	bl	800706c <malloc>
 80073a6:	6270      	str	r0, [r6, #36]	; 0x24
 80073a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80073ac:	6004      	str	r4, [r0, #0]
 80073ae:	60c4      	str	r4, [r0, #12]
 80073b0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80073b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80073b8:	b94c      	cbnz	r4, 80073ce <__pow5mult+0x56>
 80073ba:	f240 2171 	movw	r1, #625	; 0x271
 80073be:	4630      	mov	r0, r6
 80073c0:	f7ff ff3b 	bl	800723a <__i2b>
 80073c4:	2300      	movs	r3, #0
 80073c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80073ca:	4604      	mov	r4, r0
 80073cc:	6003      	str	r3, [r0, #0]
 80073ce:	f04f 0800 	mov.w	r8, #0
 80073d2:	07eb      	lsls	r3, r5, #31
 80073d4:	d50a      	bpl.n	80073ec <__pow5mult+0x74>
 80073d6:	4639      	mov	r1, r7
 80073d8:	4622      	mov	r2, r4
 80073da:	4630      	mov	r0, r6
 80073dc:	f7ff ff36 	bl	800724c <__multiply>
 80073e0:	4639      	mov	r1, r7
 80073e2:	4681      	mov	r9, r0
 80073e4:	4630      	mov	r0, r6
 80073e6:	f7ff fe88 	bl	80070fa <_Bfree>
 80073ea:	464f      	mov	r7, r9
 80073ec:	106d      	asrs	r5, r5, #1
 80073ee:	d00b      	beq.n	8007408 <__pow5mult+0x90>
 80073f0:	6820      	ldr	r0, [r4, #0]
 80073f2:	b938      	cbnz	r0, 8007404 <__pow5mult+0x8c>
 80073f4:	4622      	mov	r2, r4
 80073f6:	4621      	mov	r1, r4
 80073f8:	4630      	mov	r0, r6
 80073fa:	f7ff ff27 	bl	800724c <__multiply>
 80073fe:	6020      	str	r0, [r4, #0]
 8007400:	f8c0 8000 	str.w	r8, [r0]
 8007404:	4604      	mov	r4, r0
 8007406:	e7e4      	b.n	80073d2 <__pow5mult+0x5a>
 8007408:	4638      	mov	r0, r7
 800740a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800740e:	bf00      	nop
 8007410:	08007e88 	.word	0x08007e88

08007414 <__lshift>:
 8007414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007418:	460c      	mov	r4, r1
 800741a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800741e:	6923      	ldr	r3, [r4, #16]
 8007420:	6849      	ldr	r1, [r1, #4]
 8007422:	eb0a 0903 	add.w	r9, sl, r3
 8007426:	68a3      	ldr	r3, [r4, #8]
 8007428:	4607      	mov	r7, r0
 800742a:	4616      	mov	r6, r2
 800742c:	f109 0501 	add.w	r5, r9, #1
 8007430:	42ab      	cmp	r3, r5
 8007432:	db32      	blt.n	800749a <__lshift+0x86>
 8007434:	4638      	mov	r0, r7
 8007436:	f7ff fe2c 	bl	8007092 <_Balloc>
 800743a:	2300      	movs	r3, #0
 800743c:	4680      	mov	r8, r0
 800743e:	f100 0114 	add.w	r1, r0, #20
 8007442:	461a      	mov	r2, r3
 8007444:	4553      	cmp	r3, sl
 8007446:	db2b      	blt.n	80074a0 <__lshift+0x8c>
 8007448:	6920      	ldr	r0, [r4, #16]
 800744a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800744e:	f104 0314 	add.w	r3, r4, #20
 8007452:	f016 021f 	ands.w	r2, r6, #31
 8007456:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800745a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800745e:	d025      	beq.n	80074ac <__lshift+0x98>
 8007460:	f1c2 0e20 	rsb	lr, r2, #32
 8007464:	2000      	movs	r0, #0
 8007466:	681e      	ldr	r6, [r3, #0]
 8007468:	468a      	mov	sl, r1
 800746a:	4096      	lsls	r6, r2
 800746c:	4330      	orrs	r0, r6
 800746e:	f84a 0b04 	str.w	r0, [sl], #4
 8007472:	f853 0b04 	ldr.w	r0, [r3], #4
 8007476:	459c      	cmp	ip, r3
 8007478:	fa20 f00e 	lsr.w	r0, r0, lr
 800747c:	d814      	bhi.n	80074a8 <__lshift+0x94>
 800747e:	6048      	str	r0, [r1, #4]
 8007480:	b108      	cbz	r0, 8007486 <__lshift+0x72>
 8007482:	f109 0502 	add.w	r5, r9, #2
 8007486:	3d01      	subs	r5, #1
 8007488:	4638      	mov	r0, r7
 800748a:	f8c8 5010 	str.w	r5, [r8, #16]
 800748e:	4621      	mov	r1, r4
 8007490:	f7ff fe33 	bl	80070fa <_Bfree>
 8007494:	4640      	mov	r0, r8
 8007496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800749a:	3101      	adds	r1, #1
 800749c:	005b      	lsls	r3, r3, #1
 800749e:	e7c7      	b.n	8007430 <__lshift+0x1c>
 80074a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80074a4:	3301      	adds	r3, #1
 80074a6:	e7cd      	b.n	8007444 <__lshift+0x30>
 80074a8:	4651      	mov	r1, sl
 80074aa:	e7dc      	b.n	8007466 <__lshift+0x52>
 80074ac:	3904      	subs	r1, #4
 80074ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80074b2:	f841 2f04 	str.w	r2, [r1, #4]!
 80074b6:	459c      	cmp	ip, r3
 80074b8:	d8f9      	bhi.n	80074ae <__lshift+0x9a>
 80074ba:	e7e4      	b.n	8007486 <__lshift+0x72>

080074bc <__mcmp>:
 80074bc:	6903      	ldr	r3, [r0, #16]
 80074be:	690a      	ldr	r2, [r1, #16]
 80074c0:	1a9b      	subs	r3, r3, r2
 80074c2:	b530      	push	{r4, r5, lr}
 80074c4:	d10c      	bne.n	80074e0 <__mcmp+0x24>
 80074c6:	0092      	lsls	r2, r2, #2
 80074c8:	3014      	adds	r0, #20
 80074ca:	3114      	adds	r1, #20
 80074cc:	1884      	adds	r4, r0, r2
 80074ce:	4411      	add	r1, r2
 80074d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80074d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80074d8:	4295      	cmp	r5, r2
 80074da:	d003      	beq.n	80074e4 <__mcmp+0x28>
 80074dc:	d305      	bcc.n	80074ea <__mcmp+0x2e>
 80074de:	2301      	movs	r3, #1
 80074e0:	4618      	mov	r0, r3
 80074e2:	bd30      	pop	{r4, r5, pc}
 80074e4:	42a0      	cmp	r0, r4
 80074e6:	d3f3      	bcc.n	80074d0 <__mcmp+0x14>
 80074e8:	e7fa      	b.n	80074e0 <__mcmp+0x24>
 80074ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80074ee:	e7f7      	b.n	80074e0 <__mcmp+0x24>

080074f0 <__mdiff>:
 80074f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074f4:	460d      	mov	r5, r1
 80074f6:	4607      	mov	r7, r0
 80074f8:	4611      	mov	r1, r2
 80074fa:	4628      	mov	r0, r5
 80074fc:	4614      	mov	r4, r2
 80074fe:	f7ff ffdd 	bl	80074bc <__mcmp>
 8007502:	1e06      	subs	r6, r0, #0
 8007504:	d108      	bne.n	8007518 <__mdiff+0x28>
 8007506:	4631      	mov	r1, r6
 8007508:	4638      	mov	r0, r7
 800750a:	f7ff fdc2 	bl	8007092 <_Balloc>
 800750e:	2301      	movs	r3, #1
 8007510:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007518:	bfa4      	itt	ge
 800751a:	4623      	movge	r3, r4
 800751c:	462c      	movge	r4, r5
 800751e:	4638      	mov	r0, r7
 8007520:	6861      	ldr	r1, [r4, #4]
 8007522:	bfa6      	itte	ge
 8007524:	461d      	movge	r5, r3
 8007526:	2600      	movge	r6, #0
 8007528:	2601      	movlt	r6, #1
 800752a:	f7ff fdb2 	bl	8007092 <_Balloc>
 800752e:	692b      	ldr	r3, [r5, #16]
 8007530:	60c6      	str	r6, [r0, #12]
 8007532:	6926      	ldr	r6, [r4, #16]
 8007534:	f105 0914 	add.w	r9, r5, #20
 8007538:	f104 0214 	add.w	r2, r4, #20
 800753c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007540:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007544:	f100 0514 	add.w	r5, r0, #20
 8007548:	f04f 0e00 	mov.w	lr, #0
 800754c:	f852 ab04 	ldr.w	sl, [r2], #4
 8007550:	f859 4b04 	ldr.w	r4, [r9], #4
 8007554:	fa1e f18a 	uxtah	r1, lr, sl
 8007558:	b2a3      	uxth	r3, r4
 800755a:	1ac9      	subs	r1, r1, r3
 800755c:	0c23      	lsrs	r3, r4, #16
 800755e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007562:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007566:	b289      	uxth	r1, r1
 8007568:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800756c:	45c8      	cmp	r8, r9
 800756e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007572:	4694      	mov	ip, r2
 8007574:	f845 3b04 	str.w	r3, [r5], #4
 8007578:	d8e8      	bhi.n	800754c <__mdiff+0x5c>
 800757a:	45bc      	cmp	ip, r7
 800757c:	d304      	bcc.n	8007588 <__mdiff+0x98>
 800757e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007582:	b183      	cbz	r3, 80075a6 <__mdiff+0xb6>
 8007584:	6106      	str	r6, [r0, #16]
 8007586:	e7c5      	b.n	8007514 <__mdiff+0x24>
 8007588:	f85c 1b04 	ldr.w	r1, [ip], #4
 800758c:	fa1e f381 	uxtah	r3, lr, r1
 8007590:	141a      	asrs	r2, r3, #16
 8007592:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007596:	b29b      	uxth	r3, r3
 8007598:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800759c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80075a0:	f845 3b04 	str.w	r3, [r5], #4
 80075a4:	e7e9      	b.n	800757a <__mdiff+0x8a>
 80075a6:	3e01      	subs	r6, #1
 80075a8:	e7e9      	b.n	800757e <__mdiff+0x8e>

080075aa <__d2b>:
 80075aa:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80075ae:	460e      	mov	r6, r1
 80075b0:	2101      	movs	r1, #1
 80075b2:	ec59 8b10 	vmov	r8, r9, d0
 80075b6:	4615      	mov	r5, r2
 80075b8:	f7ff fd6b 	bl	8007092 <_Balloc>
 80075bc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80075c0:	4607      	mov	r7, r0
 80075c2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80075c6:	bb34      	cbnz	r4, 8007616 <__d2b+0x6c>
 80075c8:	9301      	str	r3, [sp, #4]
 80075ca:	f1b8 0300 	subs.w	r3, r8, #0
 80075ce:	d027      	beq.n	8007620 <__d2b+0x76>
 80075d0:	a802      	add	r0, sp, #8
 80075d2:	f840 3d08 	str.w	r3, [r0, #-8]!
 80075d6:	f7ff fe01 	bl	80071dc <__lo0bits>
 80075da:	9900      	ldr	r1, [sp, #0]
 80075dc:	b1f0      	cbz	r0, 800761c <__d2b+0x72>
 80075de:	9a01      	ldr	r2, [sp, #4]
 80075e0:	f1c0 0320 	rsb	r3, r0, #32
 80075e4:	fa02 f303 	lsl.w	r3, r2, r3
 80075e8:	430b      	orrs	r3, r1
 80075ea:	40c2      	lsrs	r2, r0
 80075ec:	617b      	str	r3, [r7, #20]
 80075ee:	9201      	str	r2, [sp, #4]
 80075f0:	9b01      	ldr	r3, [sp, #4]
 80075f2:	61bb      	str	r3, [r7, #24]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	bf14      	ite	ne
 80075f8:	2102      	movne	r1, #2
 80075fa:	2101      	moveq	r1, #1
 80075fc:	6139      	str	r1, [r7, #16]
 80075fe:	b1c4      	cbz	r4, 8007632 <__d2b+0x88>
 8007600:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007604:	4404      	add	r4, r0
 8007606:	6034      	str	r4, [r6, #0]
 8007608:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800760c:	6028      	str	r0, [r5, #0]
 800760e:	4638      	mov	r0, r7
 8007610:	b003      	add	sp, #12
 8007612:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007616:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800761a:	e7d5      	b.n	80075c8 <__d2b+0x1e>
 800761c:	6179      	str	r1, [r7, #20]
 800761e:	e7e7      	b.n	80075f0 <__d2b+0x46>
 8007620:	a801      	add	r0, sp, #4
 8007622:	f7ff fddb 	bl	80071dc <__lo0bits>
 8007626:	9b01      	ldr	r3, [sp, #4]
 8007628:	617b      	str	r3, [r7, #20]
 800762a:	2101      	movs	r1, #1
 800762c:	6139      	str	r1, [r7, #16]
 800762e:	3020      	adds	r0, #32
 8007630:	e7e5      	b.n	80075fe <__d2b+0x54>
 8007632:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007636:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800763a:	6030      	str	r0, [r6, #0]
 800763c:	6918      	ldr	r0, [r3, #16]
 800763e:	f7ff fdae 	bl	800719e <__hi0bits>
 8007642:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007646:	e7e1      	b.n	800760c <__d2b+0x62>

08007648 <_calloc_r>:
 8007648:	b538      	push	{r3, r4, r5, lr}
 800764a:	fb02 f401 	mul.w	r4, r2, r1
 800764e:	4621      	mov	r1, r4
 8007650:	f000 f856 	bl	8007700 <_malloc_r>
 8007654:	4605      	mov	r5, r0
 8007656:	b118      	cbz	r0, 8007660 <_calloc_r+0x18>
 8007658:	4622      	mov	r2, r4
 800765a:	2100      	movs	r1, #0
 800765c:	f7fe fa2e 	bl	8005abc <memset>
 8007660:	4628      	mov	r0, r5
 8007662:	bd38      	pop	{r3, r4, r5, pc}

08007664 <_free_r>:
 8007664:	b538      	push	{r3, r4, r5, lr}
 8007666:	4605      	mov	r5, r0
 8007668:	2900      	cmp	r1, #0
 800766a:	d045      	beq.n	80076f8 <_free_r+0x94>
 800766c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007670:	1f0c      	subs	r4, r1, #4
 8007672:	2b00      	cmp	r3, #0
 8007674:	bfb8      	it	lt
 8007676:	18e4      	addlt	r4, r4, r3
 8007678:	f000 fa29 	bl	8007ace <__malloc_lock>
 800767c:	4a1f      	ldr	r2, [pc, #124]	; (80076fc <_free_r+0x98>)
 800767e:	6813      	ldr	r3, [r2, #0]
 8007680:	4610      	mov	r0, r2
 8007682:	b933      	cbnz	r3, 8007692 <_free_r+0x2e>
 8007684:	6063      	str	r3, [r4, #4]
 8007686:	6014      	str	r4, [r2, #0]
 8007688:	4628      	mov	r0, r5
 800768a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800768e:	f000 ba1f 	b.w	8007ad0 <__malloc_unlock>
 8007692:	42a3      	cmp	r3, r4
 8007694:	d90c      	bls.n	80076b0 <_free_r+0x4c>
 8007696:	6821      	ldr	r1, [r4, #0]
 8007698:	1862      	adds	r2, r4, r1
 800769a:	4293      	cmp	r3, r2
 800769c:	bf04      	itt	eq
 800769e:	681a      	ldreq	r2, [r3, #0]
 80076a0:	685b      	ldreq	r3, [r3, #4]
 80076a2:	6063      	str	r3, [r4, #4]
 80076a4:	bf04      	itt	eq
 80076a6:	1852      	addeq	r2, r2, r1
 80076a8:	6022      	streq	r2, [r4, #0]
 80076aa:	6004      	str	r4, [r0, #0]
 80076ac:	e7ec      	b.n	8007688 <_free_r+0x24>
 80076ae:	4613      	mov	r3, r2
 80076b0:	685a      	ldr	r2, [r3, #4]
 80076b2:	b10a      	cbz	r2, 80076b8 <_free_r+0x54>
 80076b4:	42a2      	cmp	r2, r4
 80076b6:	d9fa      	bls.n	80076ae <_free_r+0x4a>
 80076b8:	6819      	ldr	r1, [r3, #0]
 80076ba:	1858      	adds	r0, r3, r1
 80076bc:	42a0      	cmp	r0, r4
 80076be:	d10b      	bne.n	80076d8 <_free_r+0x74>
 80076c0:	6820      	ldr	r0, [r4, #0]
 80076c2:	4401      	add	r1, r0
 80076c4:	1858      	adds	r0, r3, r1
 80076c6:	4282      	cmp	r2, r0
 80076c8:	6019      	str	r1, [r3, #0]
 80076ca:	d1dd      	bne.n	8007688 <_free_r+0x24>
 80076cc:	6810      	ldr	r0, [r2, #0]
 80076ce:	6852      	ldr	r2, [r2, #4]
 80076d0:	605a      	str	r2, [r3, #4]
 80076d2:	4401      	add	r1, r0
 80076d4:	6019      	str	r1, [r3, #0]
 80076d6:	e7d7      	b.n	8007688 <_free_r+0x24>
 80076d8:	d902      	bls.n	80076e0 <_free_r+0x7c>
 80076da:	230c      	movs	r3, #12
 80076dc:	602b      	str	r3, [r5, #0]
 80076de:	e7d3      	b.n	8007688 <_free_r+0x24>
 80076e0:	6820      	ldr	r0, [r4, #0]
 80076e2:	1821      	adds	r1, r4, r0
 80076e4:	428a      	cmp	r2, r1
 80076e6:	bf04      	itt	eq
 80076e8:	6811      	ldreq	r1, [r2, #0]
 80076ea:	6852      	ldreq	r2, [r2, #4]
 80076ec:	6062      	str	r2, [r4, #4]
 80076ee:	bf04      	itt	eq
 80076f0:	1809      	addeq	r1, r1, r0
 80076f2:	6021      	streq	r1, [r4, #0]
 80076f4:	605c      	str	r4, [r3, #4]
 80076f6:	e7c7      	b.n	8007688 <_free_r+0x24>
 80076f8:	bd38      	pop	{r3, r4, r5, pc}
 80076fa:	bf00      	nop
 80076fc:	20000234 	.word	0x20000234

08007700 <_malloc_r>:
 8007700:	b570      	push	{r4, r5, r6, lr}
 8007702:	1ccd      	adds	r5, r1, #3
 8007704:	f025 0503 	bic.w	r5, r5, #3
 8007708:	3508      	adds	r5, #8
 800770a:	2d0c      	cmp	r5, #12
 800770c:	bf38      	it	cc
 800770e:	250c      	movcc	r5, #12
 8007710:	2d00      	cmp	r5, #0
 8007712:	4606      	mov	r6, r0
 8007714:	db01      	blt.n	800771a <_malloc_r+0x1a>
 8007716:	42a9      	cmp	r1, r5
 8007718:	d903      	bls.n	8007722 <_malloc_r+0x22>
 800771a:	230c      	movs	r3, #12
 800771c:	6033      	str	r3, [r6, #0]
 800771e:	2000      	movs	r0, #0
 8007720:	bd70      	pop	{r4, r5, r6, pc}
 8007722:	f000 f9d4 	bl	8007ace <__malloc_lock>
 8007726:	4a21      	ldr	r2, [pc, #132]	; (80077ac <_malloc_r+0xac>)
 8007728:	6814      	ldr	r4, [r2, #0]
 800772a:	4621      	mov	r1, r4
 800772c:	b991      	cbnz	r1, 8007754 <_malloc_r+0x54>
 800772e:	4c20      	ldr	r4, [pc, #128]	; (80077b0 <_malloc_r+0xb0>)
 8007730:	6823      	ldr	r3, [r4, #0]
 8007732:	b91b      	cbnz	r3, 800773c <_malloc_r+0x3c>
 8007734:	4630      	mov	r0, r6
 8007736:	f000 f98f 	bl	8007a58 <_sbrk_r>
 800773a:	6020      	str	r0, [r4, #0]
 800773c:	4629      	mov	r1, r5
 800773e:	4630      	mov	r0, r6
 8007740:	f000 f98a 	bl	8007a58 <_sbrk_r>
 8007744:	1c43      	adds	r3, r0, #1
 8007746:	d124      	bne.n	8007792 <_malloc_r+0x92>
 8007748:	230c      	movs	r3, #12
 800774a:	6033      	str	r3, [r6, #0]
 800774c:	4630      	mov	r0, r6
 800774e:	f000 f9bf 	bl	8007ad0 <__malloc_unlock>
 8007752:	e7e4      	b.n	800771e <_malloc_r+0x1e>
 8007754:	680b      	ldr	r3, [r1, #0]
 8007756:	1b5b      	subs	r3, r3, r5
 8007758:	d418      	bmi.n	800778c <_malloc_r+0x8c>
 800775a:	2b0b      	cmp	r3, #11
 800775c:	d90f      	bls.n	800777e <_malloc_r+0x7e>
 800775e:	600b      	str	r3, [r1, #0]
 8007760:	50cd      	str	r5, [r1, r3]
 8007762:	18cc      	adds	r4, r1, r3
 8007764:	4630      	mov	r0, r6
 8007766:	f000 f9b3 	bl	8007ad0 <__malloc_unlock>
 800776a:	f104 000b 	add.w	r0, r4, #11
 800776e:	1d23      	adds	r3, r4, #4
 8007770:	f020 0007 	bic.w	r0, r0, #7
 8007774:	1ac3      	subs	r3, r0, r3
 8007776:	d0d3      	beq.n	8007720 <_malloc_r+0x20>
 8007778:	425a      	negs	r2, r3
 800777a:	50e2      	str	r2, [r4, r3]
 800777c:	e7d0      	b.n	8007720 <_malloc_r+0x20>
 800777e:	428c      	cmp	r4, r1
 8007780:	684b      	ldr	r3, [r1, #4]
 8007782:	bf16      	itet	ne
 8007784:	6063      	strne	r3, [r4, #4]
 8007786:	6013      	streq	r3, [r2, #0]
 8007788:	460c      	movne	r4, r1
 800778a:	e7eb      	b.n	8007764 <_malloc_r+0x64>
 800778c:	460c      	mov	r4, r1
 800778e:	6849      	ldr	r1, [r1, #4]
 8007790:	e7cc      	b.n	800772c <_malloc_r+0x2c>
 8007792:	1cc4      	adds	r4, r0, #3
 8007794:	f024 0403 	bic.w	r4, r4, #3
 8007798:	42a0      	cmp	r0, r4
 800779a:	d005      	beq.n	80077a8 <_malloc_r+0xa8>
 800779c:	1a21      	subs	r1, r4, r0
 800779e:	4630      	mov	r0, r6
 80077a0:	f000 f95a 	bl	8007a58 <_sbrk_r>
 80077a4:	3001      	adds	r0, #1
 80077a6:	d0cf      	beq.n	8007748 <_malloc_r+0x48>
 80077a8:	6025      	str	r5, [r4, #0]
 80077aa:	e7db      	b.n	8007764 <_malloc_r+0x64>
 80077ac:	20000234 	.word	0x20000234
 80077b0:	20000238 	.word	0x20000238

080077b4 <__ssputs_r>:
 80077b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077b8:	688e      	ldr	r6, [r1, #8]
 80077ba:	429e      	cmp	r6, r3
 80077bc:	4682      	mov	sl, r0
 80077be:	460c      	mov	r4, r1
 80077c0:	4690      	mov	r8, r2
 80077c2:	4699      	mov	r9, r3
 80077c4:	d837      	bhi.n	8007836 <__ssputs_r+0x82>
 80077c6:	898a      	ldrh	r2, [r1, #12]
 80077c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80077cc:	d031      	beq.n	8007832 <__ssputs_r+0x7e>
 80077ce:	6825      	ldr	r5, [r4, #0]
 80077d0:	6909      	ldr	r1, [r1, #16]
 80077d2:	1a6f      	subs	r7, r5, r1
 80077d4:	6965      	ldr	r5, [r4, #20]
 80077d6:	2302      	movs	r3, #2
 80077d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077dc:	fb95 f5f3 	sdiv	r5, r5, r3
 80077e0:	f109 0301 	add.w	r3, r9, #1
 80077e4:	443b      	add	r3, r7
 80077e6:	429d      	cmp	r5, r3
 80077e8:	bf38      	it	cc
 80077ea:	461d      	movcc	r5, r3
 80077ec:	0553      	lsls	r3, r2, #21
 80077ee:	d530      	bpl.n	8007852 <__ssputs_r+0x9e>
 80077f0:	4629      	mov	r1, r5
 80077f2:	f7ff ff85 	bl	8007700 <_malloc_r>
 80077f6:	4606      	mov	r6, r0
 80077f8:	b950      	cbnz	r0, 8007810 <__ssputs_r+0x5c>
 80077fa:	230c      	movs	r3, #12
 80077fc:	f8ca 3000 	str.w	r3, [sl]
 8007800:	89a3      	ldrh	r3, [r4, #12]
 8007802:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007806:	81a3      	strh	r3, [r4, #12]
 8007808:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800780c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007810:	463a      	mov	r2, r7
 8007812:	6921      	ldr	r1, [r4, #16]
 8007814:	f7ff fc32 	bl	800707c <memcpy>
 8007818:	89a3      	ldrh	r3, [r4, #12]
 800781a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800781e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007822:	81a3      	strh	r3, [r4, #12]
 8007824:	6126      	str	r6, [r4, #16]
 8007826:	6165      	str	r5, [r4, #20]
 8007828:	443e      	add	r6, r7
 800782a:	1bed      	subs	r5, r5, r7
 800782c:	6026      	str	r6, [r4, #0]
 800782e:	60a5      	str	r5, [r4, #8]
 8007830:	464e      	mov	r6, r9
 8007832:	454e      	cmp	r6, r9
 8007834:	d900      	bls.n	8007838 <__ssputs_r+0x84>
 8007836:	464e      	mov	r6, r9
 8007838:	4632      	mov	r2, r6
 800783a:	4641      	mov	r1, r8
 800783c:	6820      	ldr	r0, [r4, #0]
 800783e:	f000 f92d 	bl	8007a9c <memmove>
 8007842:	68a3      	ldr	r3, [r4, #8]
 8007844:	1b9b      	subs	r3, r3, r6
 8007846:	60a3      	str	r3, [r4, #8]
 8007848:	6823      	ldr	r3, [r4, #0]
 800784a:	441e      	add	r6, r3
 800784c:	6026      	str	r6, [r4, #0]
 800784e:	2000      	movs	r0, #0
 8007850:	e7dc      	b.n	800780c <__ssputs_r+0x58>
 8007852:	462a      	mov	r2, r5
 8007854:	f000 f93d 	bl	8007ad2 <_realloc_r>
 8007858:	4606      	mov	r6, r0
 800785a:	2800      	cmp	r0, #0
 800785c:	d1e2      	bne.n	8007824 <__ssputs_r+0x70>
 800785e:	6921      	ldr	r1, [r4, #16]
 8007860:	4650      	mov	r0, sl
 8007862:	f7ff feff 	bl	8007664 <_free_r>
 8007866:	e7c8      	b.n	80077fa <__ssputs_r+0x46>

08007868 <_svfiprintf_r>:
 8007868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800786c:	461d      	mov	r5, r3
 800786e:	898b      	ldrh	r3, [r1, #12]
 8007870:	061f      	lsls	r7, r3, #24
 8007872:	b09d      	sub	sp, #116	; 0x74
 8007874:	4680      	mov	r8, r0
 8007876:	460c      	mov	r4, r1
 8007878:	4616      	mov	r6, r2
 800787a:	d50f      	bpl.n	800789c <_svfiprintf_r+0x34>
 800787c:	690b      	ldr	r3, [r1, #16]
 800787e:	b96b      	cbnz	r3, 800789c <_svfiprintf_r+0x34>
 8007880:	2140      	movs	r1, #64	; 0x40
 8007882:	f7ff ff3d 	bl	8007700 <_malloc_r>
 8007886:	6020      	str	r0, [r4, #0]
 8007888:	6120      	str	r0, [r4, #16]
 800788a:	b928      	cbnz	r0, 8007898 <_svfiprintf_r+0x30>
 800788c:	230c      	movs	r3, #12
 800788e:	f8c8 3000 	str.w	r3, [r8]
 8007892:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007896:	e0c8      	b.n	8007a2a <_svfiprintf_r+0x1c2>
 8007898:	2340      	movs	r3, #64	; 0x40
 800789a:	6163      	str	r3, [r4, #20]
 800789c:	2300      	movs	r3, #0
 800789e:	9309      	str	r3, [sp, #36]	; 0x24
 80078a0:	2320      	movs	r3, #32
 80078a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80078a6:	2330      	movs	r3, #48	; 0x30
 80078a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80078ac:	9503      	str	r5, [sp, #12]
 80078ae:	f04f 0b01 	mov.w	fp, #1
 80078b2:	4637      	mov	r7, r6
 80078b4:	463d      	mov	r5, r7
 80078b6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80078ba:	b10b      	cbz	r3, 80078c0 <_svfiprintf_r+0x58>
 80078bc:	2b25      	cmp	r3, #37	; 0x25
 80078be:	d13e      	bne.n	800793e <_svfiprintf_r+0xd6>
 80078c0:	ebb7 0a06 	subs.w	sl, r7, r6
 80078c4:	d00b      	beq.n	80078de <_svfiprintf_r+0x76>
 80078c6:	4653      	mov	r3, sl
 80078c8:	4632      	mov	r2, r6
 80078ca:	4621      	mov	r1, r4
 80078cc:	4640      	mov	r0, r8
 80078ce:	f7ff ff71 	bl	80077b4 <__ssputs_r>
 80078d2:	3001      	adds	r0, #1
 80078d4:	f000 80a4 	beq.w	8007a20 <_svfiprintf_r+0x1b8>
 80078d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078da:	4453      	add	r3, sl
 80078dc:	9309      	str	r3, [sp, #36]	; 0x24
 80078de:	783b      	ldrb	r3, [r7, #0]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	f000 809d 	beq.w	8007a20 <_svfiprintf_r+0x1b8>
 80078e6:	2300      	movs	r3, #0
 80078e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80078ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078f0:	9304      	str	r3, [sp, #16]
 80078f2:	9307      	str	r3, [sp, #28]
 80078f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80078f8:	931a      	str	r3, [sp, #104]	; 0x68
 80078fa:	462f      	mov	r7, r5
 80078fc:	2205      	movs	r2, #5
 80078fe:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007902:	4850      	ldr	r0, [pc, #320]	; (8007a44 <_svfiprintf_r+0x1dc>)
 8007904:	f7f8 fc94 	bl	8000230 <memchr>
 8007908:	9b04      	ldr	r3, [sp, #16]
 800790a:	b9d0      	cbnz	r0, 8007942 <_svfiprintf_r+0xda>
 800790c:	06d9      	lsls	r1, r3, #27
 800790e:	bf44      	itt	mi
 8007910:	2220      	movmi	r2, #32
 8007912:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007916:	071a      	lsls	r2, r3, #28
 8007918:	bf44      	itt	mi
 800791a:	222b      	movmi	r2, #43	; 0x2b
 800791c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007920:	782a      	ldrb	r2, [r5, #0]
 8007922:	2a2a      	cmp	r2, #42	; 0x2a
 8007924:	d015      	beq.n	8007952 <_svfiprintf_r+0xea>
 8007926:	9a07      	ldr	r2, [sp, #28]
 8007928:	462f      	mov	r7, r5
 800792a:	2000      	movs	r0, #0
 800792c:	250a      	movs	r5, #10
 800792e:	4639      	mov	r1, r7
 8007930:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007934:	3b30      	subs	r3, #48	; 0x30
 8007936:	2b09      	cmp	r3, #9
 8007938:	d94d      	bls.n	80079d6 <_svfiprintf_r+0x16e>
 800793a:	b1b8      	cbz	r0, 800796c <_svfiprintf_r+0x104>
 800793c:	e00f      	b.n	800795e <_svfiprintf_r+0xf6>
 800793e:	462f      	mov	r7, r5
 8007940:	e7b8      	b.n	80078b4 <_svfiprintf_r+0x4c>
 8007942:	4a40      	ldr	r2, [pc, #256]	; (8007a44 <_svfiprintf_r+0x1dc>)
 8007944:	1a80      	subs	r0, r0, r2
 8007946:	fa0b f000 	lsl.w	r0, fp, r0
 800794a:	4318      	orrs	r0, r3
 800794c:	9004      	str	r0, [sp, #16]
 800794e:	463d      	mov	r5, r7
 8007950:	e7d3      	b.n	80078fa <_svfiprintf_r+0x92>
 8007952:	9a03      	ldr	r2, [sp, #12]
 8007954:	1d11      	adds	r1, r2, #4
 8007956:	6812      	ldr	r2, [r2, #0]
 8007958:	9103      	str	r1, [sp, #12]
 800795a:	2a00      	cmp	r2, #0
 800795c:	db01      	blt.n	8007962 <_svfiprintf_r+0xfa>
 800795e:	9207      	str	r2, [sp, #28]
 8007960:	e004      	b.n	800796c <_svfiprintf_r+0x104>
 8007962:	4252      	negs	r2, r2
 8007964:	f043 0302 	orr.w	r3, r3, #2
 8007968:	9207      	str	r2, [sp, #28]
 800796a:	9304      	str	r3, [sp, #16]
 800796c:	783b      	ldrb	r3, [r7, #0]
 800796e:	2b2e      	cmp	r3, #46	; 0x2e
 8007970:	d10c      	bne.n	800798c <_svfiprintf_r+0x124>
 8007972:	787b      	ldrb	r3, [r7, #1]
 8007974:	2b2a      	cmp	r3, #42	; 0x2a
 8007976:	d133      	bne.n	80079e0 <_svfiprintf_r+0x178>
 8007978:	9b03      	ldr	r3, [sp, #12]
 800797a:	1d1a      	adds	r2, r3, #4
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	9203      	str	r2, [sp, #12]
 8007980:	2b00      	cmp	r3, #0
 8007982:	bfb8      	it	lt
 8007984:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007988:	3702      	adds	r7, #2
 800798a:	9305      	str	r3, [sp, #20]
 800798c:	4d2e      	ldr	r5, [pc, #184]	; (8007a48 <_svfiprintf_r+0x1e0>)
 800798e:	7839      	ldrb	r1, [r7, #0]
 8007990:	2203      	movs	r2, #3
 8007992:	4628      	mov	r0, r5
 8007994:	f7f8 fc4c 	bl	8000230 <memchr>
 8007998:	b138      	cbz	r0, 80079aa <_svfiprintf_r+0x142>
 800799a:	2340      	movs	r3, #64	; 0x40
 800799c:	1b40      	subs	r0, r0, r5
 800799e:	fa03 f000 	lsl.w	r0, r3, r0
 80079a2:	9b04      	ldr	r3, [sp, #16]
 80079a4:	4303      	orrs	r3, r0
 80079a6:	3701      	adds	r7, #1
 80079a8:	9304      	str	r3, [sp, #16]
 80079aa:	7839      	ldrb	r1, [r7, #0]
 80079ac:	4827      	ldr	r0, [pc, #156]	; (8007a4c <_svfiprintf_r+0x1e4>)
 80079ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80079b2:	2206      	movs	r2, #6
 80079b4:	1c7e      	adds	r6, r7, #1
 80079b6:	f7f8 fc3b 	bl	8000230 <memchr>
 80079ba:	2800      	cmp	r0, #0
 80079bc:	d038      	beq.n	8007a30 <_svfiprintf_r+0x1c8>
 80079be:	4b24      	ldr	r3, [pc, #144]	; (8007a50 <_svfiprintf_r+0x1e8>)
 80079c0:	bb13      	cbnz	r3, 8007a08 <_svfiprintf_r+0x1a0>
 80079c2:	9b03      	ldr	r3, [sp, #12]
 80079c4:	3307      	adds	r3, #7
 80079c6:	f023 0307 	bic.w	r3, r3, #7
 80079ca:	3308      	adds	r3, #8
 80079cc:	9303      	str	r3, [sp, #12]
 80079ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079d0:	444b      	add	r3, r9
 80079d2:	9309      	str	r3, [sp, #36]	; 0x24
 80079d4:	e76d      	b.n	80078b2 <_svfiprintf_r+0x4a>
 80079d6:	fb05 3202 	mla	r2, r5, r2, r3
 80079da:	2001      	movs	r0, #1
 80079dc:	460f      	mov	r7, r1
 80079de:	e7a6      	b.n	800792e <_svfiprintf_r+0xc6>
 80079e0:	2300      	movs	r3, #0
 80079e2:	3701      	adds	r7, #1
 80079e4:	9305      	str	r3, [sp, #20]
 80079e6:	4619      	mov	r1, r3
 80079e8:	250a      	movs	r5, #10
 80079ea:	4638      	mov	r0, r7
 80079ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079f0:	3a30      	subs	r2, #48	; 0x30
 80079f2:	2a09      	cmp	r2, #9
 80079f4:	d903      	bls.n	80079fe <_svfiprintf_r+0x196>
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d0c8      	beq.n	800798c <_svfiprintf_r+0x124>
 80079fa:	9105      	str	r1, [sp, #20]
 80079fc:	e7c6      	b.n	800798c <_svfiprintf_r+0x124>
 80079fe:	fb05 2101 	mla	r1, r5, r1, r2
 8007a02:	2301      	movs	r3, #1
 8007a04:	4607      	mov	r7, r0
 8007a06:	e7f0      	b.n	80079ea <_svfiprintf_r+0x182>
 8007a08:	ab03      	add	r3, sp, #12
 8007a0a:	9300      	str	r3, [sp, #0]
 8007a0c:	4622      	mov	r2, r4
 8007a0e:	4b11      	ldr	r3, [pc, #68]	; (8007a54 <_svfiprintf_r+0x1ec>)
 8007a10:	a904      	add	r1, sp, #16
 8007a12:	4640      	mov	r0, r8
 8007a14:	f7fe f8ee 	bl	8005bf4 <_printf_float>
 8007a18:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007a1c:	4681      	mov	r9, r0
 8007a1e:	d1d6      	bne.n	80079ce <_svfiprintf_r+0x166>
 8007a20:	89a3      	ldrh	r3, [r4, #12]
 8007a22:	065b      	lsls	r3, r3, #25
 8007a24:	f53f af35 	bmi.w	8007892 <_svfiprintf_r+0x2a>
 8007a28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a2a:	b01d      	add	sp, #116	; 0x74
 8007a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a30:	ab03      	add	r3, sp, #12
 8007a32:	9300      	str	r3, [sp, #0]
 8007a34:	4622      	mov	r2, r4
 8007a36:	4b07      	ldr	r3, [pc, #28]	; (8007a54 <_svfiprintf_r+0x1ec>)
 8007a38:	a904      	add	r1, sp, #16
 8007a3a:	4640      	mov	r0, r8
 8007a3c:	f7fe fb90 	bl	8006160 <_printf_i>
 8007a40:	e7ea      	b.n	8007a18 <_svfiprintf_r+0x1b0>
 8007a42:	bf00      	nop
 8007a44:	08007e94 	.word	0x08007e94
 8007a48:	08007e9a 	.word	0x08007e9a
 8007a4c:	08007e9e 	.word	0x08007e9e
 8007a50:	08005bf5 	.word	0x08005bf5
 8007a54:	080077b5 	.word	0x080077b5

08007a58 <_sbrk_r>:
 8007a58:	b538      	push	{r3, r4, r5, lr}
 8007a5a:	4c06      	ldr	r4, [pc, #24]	; (8007a74 <_sbrk_r+0x1c>)
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	4605      	mov	r5, r0
 8007a60:	4608      	mov	r0, r1
 8007a62:	6023      	str	r3, [r4, #0]
 8007a64:	f7fa f8d4 	bl	8001c10 <_sbrk>
 8007a68:	1c43      	adds	r3, r0, #1
 8007a6a:	d102      	bne.n	8007a72 <_sbrk_r+0x1a>
 8007a6c:	6823      	ldr	r3, [r4, #0]
 8007a6e:	b103      	cbz	r3, 8007a72 <_sbrk_r+0x1a>
 8007a70:	602b      	str	r3, [r5, #0]
 8007a72:	bd38      	pop	{r3, r4, r5, pc}
 8007a74:	20000554 	.word	0x20000554

08007a78 <__ascii_mbtowc>:
 8007a78:	b082      	sub	sp, #8
 8007a7a:	b901      	cbnz	r1, 8007a7e <__ascii_mbtowc+0x6>
 8007a7c:	a901      	add	r1, sp, #4
 8007a7e:	b142      	cbz	r2, 8007a92 <__ascii_mbtowc+0x1a>
 8007a80:	b14b      	cbz	r3, 8007a96 <__ascii_mbtowc+0x1e>
 8007a82:	7813      	ldrb	r3, [r2, #0]
 8007a84:	600b      	str	r3, [r1, #0]
 8007a86:	7812      	ldrb	r2, [r2, #0]
 8007a88:	1c10      	adds	r0, r2, #0
 8007a8a:	bf18      	it	ne
 8007a8c:	2001      	movne	r0, #1
 8007a8e:	b002      	add	sp, #8
 8007a90:	4770      	bx	lr
 8007a92:	4610      	mov	r0, r2
 8007a94:	e7fb      	b.n	8007a8e <__ascii_mbtowc+0x16>
 8007a96:	f06f 0001 	mvn.w	r0, #1
 8007a9a:	e7f8      	b.n	8007a8e <__ascii_mbtowc+0x16>

08007a9c <memmove>:
 8007a9c:	4288      	cmp	r0, r1
 8007a9e:	b510      	push	{r4, lr}
 8007aa0:	eb01 0302 	add.w	r3, r1, r2
 8007aa4:	d807      	bhi.n	8007ab6 <memmove+0x1a>
 8007aa6:	1e42      	subs	r2, r0, #1
 8007aa8:	4299      	cmp	r1, r3
 8007aaa:	d00a      	beq.n	8007ac2 <memmove+0x26>
 8007aac:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ab0:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007ab4:	e7f8      	b.n	8007aa8 <memmove+0xc>
 8007ab6:	4283      	cmp	r3, r0
 8007ab8:	d9f5      	bls.n	8007aa6 <memmove+0xa>
 8007aba:	1881      	adds	r1, r0, r2
 8007abc:	1ad2      	subs	r2, r2, r3
 8007abe:	42d3      	cmn	r3, r2
 8007ac0:	d100      	bne.n	8007ac4 <memmove+0x28>
 8007ac2:	bd10      	pop	{r4, pc}
 8007ac4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ac8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007acc:	e7f7      	b.n	8007abe <memmove+0x22>

08007ace <__malloc_lock>:
 8007ace:	4770      	bx	lr

08007ad0 <__malloc_unlock>:
 8007ad0:	4770      	bx	lr

08007ad2 <_realloc_r>:
 8007ad2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ad4:	4607      	mov	r7, r0
 8007ad6:	4614      	mov	r4, r2
 8007ad8:	460e      	mov	r6, r1
 8007ada:	b921      	cbnz	r1, 8007ae6 <_realloc_r+0x14>
 8007adc:	4611      	mov	r1, r2
 8007ade:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007ae2:	f7ff be0d 	b.w	8007700 <_malloc_r>
 8007ae6:	b922      	cbnz	r2, 8007af2 <_realloc_r+0x20>
 8007ae8:	f7ff fdbc 	bl	8007664 <_free_r>
 8007aec:	4625      	mov	r5, r4
 8007aee:	4628      	mov	r0, r5
 8007af0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007af2:	f000 f821 	bl	8007b38 <_malloc_usable_size_r>
 8007af6:	42a0      	cmp	r0, r4
 8007af8:	d20f      	bcs.n	8007b1a <_realloc_r+0x48>
 8007afa:	4621      	mov	r1, r4
 8007afc:	4638      	mov	r0, r7
 8007afe:	f7ff fdff 	bl	8007700 <_malloc_r>
 8007b02:	4605      	mov	r5, r0
 8007b04:	2800      	cmp	r0, #0
 8007b06:	d0f2      	beq.n	8007aee <_realloc_r+0x1c>
 8007b08:	4631      	mov	r1, r6
 8007b0a:	4622      	mov	r2, r4
 8007b0c:	f7ff fab6 	bl	800707c <memcpy>
 8007b10:	4631      	mov	r1, r6
 8007b12:	4638      	mov	r0, r7
 8007b14:	f7ff fda6 	bl	8007664 <_free_r>
 8007b18:	e7e9      	b.n	8007aee <_realloc_r+0x1c>
 8007b1a:	4635      	mov	r5, r6
 8007b1c:	e7e7      	b.n	8007aee <_realloc_r+0x1c>

08007b1e <__ascii_wctomb>:
 8007b1e:	b149      	cbz	r1, 8007b34 <__ascii_wctomb+0x16>
 8007b20:	2aff      	cmp	r2, #255	; 0xff
 8007b22:	bf85      	ittet	hi
 8007b24:	238a      	movhi	r3, #138	; 0x8a
 8007b26:	6003      	strhi	r3, [r0, #0]
 8007b28:	700a      	strbls	r2, [r1, #0]
 8007b2a:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007b2e:	bf98      	it	ls
 8007b30:	2001      	movls	r0, #1
 8007b32:	4770      	bx	lr
 8007b34:	4608      	mov	r0, r1
 8007b36:	4770      	bx	lr

08007b38 <_malloc_usable_size_r>:
 8007b38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b3c:	1f18      	subs	r0, r3, #4
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	bfbc      	itt	lt
 8007b42:	580b      	ldrlt	r3, [r1, r0]
 8007b44:	18c0      	addlt	r0, r0, r3
 8007b46:	4770      	bx	lr

08007b48 <_init>:
 8007b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b4a:	bf00      	nop
 8007b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b4e:	bc08      	pop	{r3}
 8007b50:	469e      	mov	lr, r3
 8007b52:	4770      	bx	lr

08007b54 <_fini>:
 8007b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b56:	bf00      	nop
 8007b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b5a:	bc08      	pop	{r3}
 8007b5c:	469e      	mov	lr, r3
 8007b5e:	4770      	bx	lr
