//
// Generated by Bluespec Compiler, version 2024.01 (build ae2a2fc6)
//
// On Fri Apr  4 18:23:35 IST 2025
//
//
// Ports:
// Name                         I/O  size props
// master_d_awvalid               O     1 reg
// master_d_awaddr                O    32 reg
// master_d_awprot                O     3 reg
// master_d_awsize                O     2 reg
// master_d_wvalid                O     1 reg
// master_d_wdata                 O    32 reg
// master_d_wstrb                 O     4 reg
// master_d_bready                O     1 reg
// master_d_arvalid               O     1 reg
// master_d_araddr                O    32 reg
// master_d_arprot                O     3 reg
// master_d_arsize                O     2 reg
// master_d_rready                O     1 reg
// master_i_awvalid               O     1 reg
// master_i_awaddr                O    32 reg
// master_i_awprot                O     3 reg
// master_i_awsize                O     2 reg
// master_i_wvalid                O     1 reg
// master_i_wdata                 O    32 reg
// master_i_wstrb                 O     4 reg
// master_i_bready                O     1 reg
// master_i_arvalid               O     1 reg
// master_i_araddr                O    32 reg
// master_i_arprot                O     3 reg
// master_i_arsize                O     2 reg
// master_i_rready                O     1 reg
// RDY_sb_clint_msip_put          O     1 const
// RDY_sb_clint_mtip_put          O     1 const
// RDY_sb_clint_mtime_put         O     1 const
// RDY_sb_ext_interrupt_put       O     1 const
// io_dump_get                    O   103 reg
// RDY_io_dump_get                O     1 reg
// resetpc                        I    32
// CLK                            I     1 clock
// RST_N                          I     1 reset
// master_d_m_awready_awready     I     1
// master_d_m_wready_wready       I     1
// master_d_m_bvalid_bvalid       I     1
// master_d_m_bvalid_bresp        I     2 reg
// master_d_m_arready_arready     I     1
// master_d_m_rvalid_rvalid       I     1
// master_d_m_rvalid_rresp        I     2 reg
// master_d_m_rvalid_rdata        I    32 reg
// master_i_m_awready_awready     I     1
// master_i_m_wready_wready       I     1
// master_i_m_bvalid_bvalid       I     1
// master_i_m_bvalid_bresp        I     2 reg
// master_i_m_arready_arready     I     1
// master_i_m_rvalid_rvalid       I     1
// master_i_m_rvalid_rresp        I     2 reg
// master_i_m_rvalid_rdata        I    32 reg
// sb_clint_msip_put              I     1 reg
// sb_clint_mtip_put              I     1 reg
// sb_clint_mtime_put             I    64 reg
// sb_ext_interrupt_put           I     1 reg
// EN_sb_clint_msip_put           I     1
// EN_sb_clint_mtip_put           I     1
// EN_sb_clint_mtime_put          I     1
// EN_sb_ext_interrupt_put        I     1
// EN_io_dump_get                 I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkeclass_axi4lite(resetpc,
			 CLK,
			 RST_N,

			 master_d_awvalid,

			 master_d_awaddr,

			 master_d_awprot,

			 master_d_awsize,

			 master_d_m_awready_awready,

			 master_d_wvalid,

			 master_d_wdata,

			 master_d_wstrb,

			 master_d_m_wready_wready,

			 master_d_m_bvalid_bvalid,
			 master_d_m_bvalid_bresp,

			 master_d_bready,

			 master_d_arvalid,

			 master_d_araddr,

			 master_d_arprot,

			 master_d_arsize,

			 master_d_m_arready_arready,

			 master_d_m_rvalid_rvalid,
			 master_d_m_rvalid_rresp,
			 master_d_m_rvalid_rdata,

			 master_d_rready,

			 master_i_awvalid,

			 master_i_awaddr,

			 master_i_awprot,

			 master_i_awsize,

			 master_i_m_awready_awready,

			 master_i_wvalid,

			 master_i_wdata,

			 master_i_wstrb,

			 master_i_m_wready_wready,

			 master_i_m_bvalid_bvalid,
			 master_i_m_bvalid_bresp,

			 master_i_bready,

			 master_i_arvalid,

			 master_i_araddr,

			 master_i_arprot,

			 master_i_arsize,

			 master_i_m_arready_arready,

			 master_i_m_rvalid_rvalid,
			 master_i_m_rvalid_rresp,
			 master_i_m_rvalid_rdata,

			 master_i_rready,

			 sb_clint_msip_put,
			 EN_sb_clint_msip_put,
			 RDY_sb_clint_msip_put,

			 sb_clint_mtip_put,
			 EN_sb_clint_mtip_put,
			 RDY_sb_clint_mtip_put,

			 sb_clint_mtime_put,
			 EN_sb_clint_mtime_put,
			 RDY_sb_clint_mtime_put,

			 sb_ext_interrupt_put,
			 EN_sb_ext_interrupt_put,
			 RDY_sb_ext_interrupt_put,

			 EN_io_dump_get,
			 io_dump_get,
			 RDY_io_dump_get);
  input  [31 : 0] resetpc;
  input  CLK;
  input  RST_N;

  // value method master_d_m_awvalid
  output master_d_awvalid;

  // value method master_d_m_awaddr
  output [31 : 0] master_d_awaddr;

  // value method master_d_m_awuser

  // value method master_d_m_awprot
  output [2 : 0] master_d_awprot;

  // value method master_d_m_awsize
  output [1 : 0] master_d_awsize;

  // action method master_d_m_awready
  input  master_d_m_awready_awready;

  // value method master_d_m_wvalid
  output master_d_wvalid;

  // value method master_d_m_wdata
  output [31 : 0] master_d_wdata;

  // value method master_d_m_wstrb
  output [3 : 0] master_d_wstrb;

  // action method master_d_m_wready
  input  master_d_m_wready_wready;

  // action method master_d_m_bvalid
  input  master_d_m_bvalid_bvalid;
  input  [1 : 0] master_d_m_bvalid_bresp;

  // value method master_d_m_bready
  output master_d_bready;

  // value method master_d_m_arvalid
  output master_d_arvalid;

  // value method master_d_m_araddr
  output [31 : 0] master_d_araddr;

  // value method master_d_m_aruser

  // value method master_d_m_arprot
  output [2 : 0] master_d_arprot;

  // value method master_d_m_arsize
  output [1 : 0] master_d_arsize;

  // action method master_d_m_arready
  input  master_d_m_arready_arready;

  // action method master_d_m_rvalid
  input  master_d_m_rvalid_rvalid;
  input  [1 : 0] master_d_m_rvalid_rresp;
  input  [31 : 0] master_d_m_rvalid_rdata;

  // value method master_d_m_rready
  output master_d_rready;

  // value method master_i_m_awvalid
  output master_i_awvalid;

  // value method master_i_m_awaddr
  output [31 : 0] master_i_awaddr;

  // value method master_i_m_awuser

  // value method master_i_m_awprot
  output [2 : 0] master_i_awprot;

  // value method master_i_m_awsize
  output [1 : 0] master_i_awsize;

  // action method master_i_m_awready
  input  master_i_m_awready_awready;

  // value method master_i_m_wvalid
  output master_i_wvalid;

  // value method master_i_m_wdata
  output [31 : 0] master_i_wdata;

  // value method master_i_m_wstrb
  output [3 : 0] master_i_wstrb;

  // action method master_i_m_wready
  input  master_i_m_wready_wready;

  // action method master_i_m_bvalid
  input  master_i_m_bvalid_bvalid;
  input  [1 : 0] master_i_m_bvalid_bresp;

  // value method master_i_m_bready
  output master_i_bready;

  // value method master_i_m_arvalid
  output master_i_arvalid;

  // value method master_i_m_araddr
  output [31 : 0] master_i_araddr;

  // value method master_i_m_aruser

  // value method master_i_m_arprot
  output [2 : 0] master_i_arprot;

  // value method master_i_m_arsize
  output [1 : 0] master_i_arsize;

  // action method master_i_m_arready
  input  master_i_m_arready_arready;

  // action method master_i_m_rvalid
  input  master_i_m_rvalid_rvalid;
  input  [1 : 0] master_i_m_rvalid_rresp;
  input  [31 : 0] master_i_m_rvalid_rdata;

  // value method master_i_m_rready
  output master_i_rready;

  // action method sb_clint_msip_put
  input  sb_clint_msip_put;
  input  EN_sb_clint_msip_put;
  output RDY_sb_clint_msip_put;

  // action method sb_clint_mtip_put
  input  sb_clint_mtip_put;
  input  EN_sb_clint_mtip_put;
  output RDY_sb_clint_mtip_put;

  // action method sb_clint_mtime_put
  input  [63 : 0] sb_clint_mtime_put;
  input  EN_sb_clint_mtime_put;
  output RDY_sb_clint_mtime_put;

  // action method sb_ext_interrupt_put
  input  sb_ext_interrupt_put;
  input  EN_sb_ext_interrupt_put;
  output RDY_sb_ext_interrupt_put;

  // actionvalue method io_dump_get
  input  EN_io_dump_get;
  output [102 : 0] io_dump_get;
  output RDY_io_dump_get;

  // signals for module outputs
  wire [102 : 0] io_dump_get;
  wire [31 : 0] master_d_araddr,
		master_d_awaddr,
		master_d_wdata,
		master_i_araddr,
		master_i_awaddr,
		master_i_wdata;
  wire [3 : 0] master_d_wstrb, master_i_wstrb;
  wire [2 : 0] master_d_arprot,
	       master_d_awprot,
	       master_i_arprot,
	       master_i_awprot;
  wire [1 : 0] master_d_arsize,
	       master_d_awsize,
	       master_i_arsize,
	       master_i_awsize;
  wire RDY_io_dump_get,
       RDY_sb_clint_msip_put,
       RDY_sb_clint_mtime_put,
       RDY_sb_clint_mtip_put,
       RDY_sb_ext_interrupt_put,
       master_d_arvalid,
       master_d_awvalid,
       master_d_bready,
       master_d_rready,
       master_d_wvalid,
       master_i_arvalid,
       master_i_awvalid,
       master_i_bready,
       master_i_rready,
       master_i_wvalid;

  // register rg_wEpoch
  reg rg_wEpoch;
  wire rg_wEpoch_D_IN, rg_wEpoch_EN;

  // ports of submodule fetch_xactor_f_rd_addr
  wire [36 : 0] fetch_xactor_f_rd_addr_D_IN, fetch_xactor_f_rd_addr_D_OUT;
  wire fetch_xactor_f_rd_addr_CLR,
       fetch_xactor_f_rd_addr_DEQ,
       fetch_xactor_f_rd_addr_EMPTY_N,
       fetch_xactor_f_rd_addr_ENQ,
       fetch_xactor_f_rd_addr_FULL_N;

  // ports of submodule fetch_xactor_f_rd_data
  wire [33 : 0] fetch_xactor_f_rd_data_D_IN, fetch_xactor_f_rd_data_D_OUT;
  wire fetch_xactor_f_rd_data_CLR,
       fetch_xactor_f_rd_data_DEQ,
       fetch_xactor_f_rd_data_EMPTY_N,
       fetch_xactor_f_rd_data_ENQ,
       fetch_xactor_f_rd_data_FULL_N;

  // ports of submodule fetch_xactor_f_wr_addr
  wire [36 : 0] fetch_xactor_f_wr_addr_D_IN, fetch_xactor_f_wr_addr_D_OUT;
  wire fetch_xactor_f_wr_addr_CLR,
       fetch_xactor_f_wr_addr_DEQ,
       fetch_xactor_f_wr_addr_EMPTY_N,
       fetch_xactor_f_wr_addr_ENQ;

  // ports of submodule fetch_xactor_f_wr_data
  wire [35 : 0] fetch_xactor_f_wr_data_D_IN, fetch_xactor_f_wr_data_D_OUT;
  wire fetch_xactor_f_wr_data_CLR,
       fetch_xactor_f_wr_data_DEQ,
       fetch_xactor_f_wr_data_EMPTY_N,
       fetch_xactor_f_wr_data_ENQ;

  // ports of submodule fetch_xactor_f_wr_resp
  wire [1 : 0] fetch_xactor_f_wr_resp_D_IN;
  wire fetch_xactor_f_wr_resp_CLR,
       fetch_xactor_f_wr_resp_DEQ,
       fetch_xactor_f_wr_resp_ENQ,
       fetch_xactor_f_wr_resp_FULL_N;

  // ports of submodule ff_inst_access_fault
  wire ff_inst_access_fault_CLR,
       ff_inst_access_fault_DEQ,
       ff_inst_access_fault_D_IN,
       ff_inst_access_fault_D_OUT,
       ff_inst_access_fault_EMPTY_N,
       ff_inst_access_fault_ENQ,
       ff_inst_access_fault_FULL_N;

  // ports of submodule ff_inst_request
  wire [33 : 0] ff_inst_request_D_IN, ff_inst_request_D_OUT;
  wire ff_inst_request_CLR,
       ff_inst_request_DEQ,
       ff_inst_request_EMPTY_N,
       ff_inst_request_ENQ,
       ff_inst_request_FULL_N;

  // ports of submodule ff_mem_access_fault
  wire ff_mem_access_fault_CLR,
       ff_mem_access_fault_DEQ,
       ff_mem_access_fault_D_IN,
       ff_mem_access_fault_ENQ;

  // ports of submodule ff_mem_request
  wire [69 : 0] ff_mem_request_D_IN, ff_mem_request_D_OUT;
  wire ff_mem_request_CLR,
       ff_mem_request_DEQ,
       ff_mem_request_EMPTY_N,
       ff_mem_request_ENQ,
       ff_mem_request_FULL_N;

  // ports of submodule memory_xactor_f_rd_addr
  wire [36 : 0] memory_xactor_f_rd_addr_D_IN, memory_xactor_f_rd_addr_D_OUT;
  wire memory_xactor_f_rd_addr_CLR,
       memory_xactor_f_rd_addr_DEQ,
       memory_xactor_f_rd_addr_EMPTY_N,
       memory_xactor_f_rd_addr_ENQ,
       memory_xactor_f_rd_addr_FULL_N;

  // ports of submodule memory_xactor_f_rd_data
  wire [33 : 0] memory_xactor_f_rd_data_D_IN, memory_xactor_f_rd_data_D_OUT;
  wire memory_xactor_f_rd_data_CLR,
       memory_xactor_f_rd_data_DEQ,
       memory_xactor_f_rd_data_EMPTY_N,
       memory_xactor_f_rd_data_ENQ,
       memory_xactor_f_rd_data_FULL_N;

  // ports of submodule memory_xactor_f_wr_addr
  wire [36 : 0] memory_xactor_f_wr_addr_D_IN, memory_xactor_f_wr_addr_D_OUT;
  wire memory_xactor_f_wr_addr_CLR,
       memory_xactor_f_wr_addr_DEQ,
       memory_xactor_f_wr_addr_EMPTY_N,
       memory_xactor_f_wr_addr_ENQ,
       memory_xactor_f_wr_addr_FULL_N;

  // ports of submodule memory_xactor_f_wr_data
  wire [35 : 0] memory_xactor_f_wr_data_D_IN, memory_xactor_f_wr_data_D_OUT;
  wire memory_xactor_f_wr_data_CLR,
       memory_xactor_f_wr_data_DEQ,
       memory_xactor_f_wr_data_EMPTY_N,
       memory_xactor_f_wr_data_ENQ,
       memory_xactor_f_wr_data_FULL_N;

  // ports of submodule memory_xactor_f_wr_resp
  wire [1 : 0] memory_xactor_f_wr_resp_D_IN, memory_xactor_f_wr_resp_D_OUT;
  wire memory_xactor_f_wr_resp_CLR,
       memory_xactor_f_wr_resp_DEQ,
       memory_xactor_f_wr_resp_EMPTY_N,
       memory_xactor_f_wr_resp_ENQ,
       memory_xactor_f_wr_resp_FULL_N;

  // ports of submodule riscv
  wire [102 : 0] riscv_dump_get;
  wire [69 : 0] riscv_memory_request_get;
  wire [63 : 0] riscv_clint_mtime_c_mtime;
  wire [34 : 0] riscv_inst_response_put;
  wire [33 : 0] riscv_inst_request_get, riscv_memory_response_put;
  wire [1 : 0] riscv_mv_curr_priv;
  wire riscv_EN_clint_msip,
       riscv_EN_clint_mtime,
       riscv_EN_clint_mtip,
       riscv_EN_dump_get,
       riscv_EN_ext_interrupt,
       riscv_EN_inst_request_get,
       riscv_EN_inst_response_put,
       riscv_EN_memory_request_get,
       riscv_EN_memory_response_put,
       riscv_RDY_dump_get,
       riscv_RDY_inst_request_get,
       riscv_RDY_inst_response_put,
       riscv_RDY_memory_request_get,
       riscv_clint_msip_intrpt,
       riscv_clint_mtip_intrpt,
       riscv_ext_interrupt_intrpt,
       riscv_mv_trap;

  // rule scheduling signals
  wire CAN_FIRE_RL_handle_fetch_request,
       CAN_FIRE_RL_handle_fetch_response,
       CAN_FIRE_RL_handle_inst_access_fault,
       CAN_FIRE_RL_handle_memoryRead_response,
       CAN_FIRE_RL_handle_memoryWrite_response,
       CAN_FIRE_RL_handle_memory_request,
       CAN_FIRE_RL_update_epochs,
       CAN_FIRE_io_dump_get,
       CAN_FIRE_master_d_m_arready,
       CAN_FIRE_master_d_m_awready,
       CAN_FIRE_master_d_m_bvalid,
       CAN_FIRE_master_d_m_rvalid,
       CAN_FIRE_master_d_m_wready,
       CAN_FIRE_master_i_m_arready,
       CAN_FIRE_master_i_m_awready,
       CAN_FIRE_master_i_m_bvalid,
       CAN_FIRE_master_i_m_rvalid,
       CAN_FIRE_master_i_m_wready,
       CAN_FIRE_sb_clint_msip_put,
       CAN_FIRE_sb_clint_mtime_put,
       CAN_FIRE_sb_clint_mtip_put,
       CAN_FIRE_sb_ext_interrupt_put,
       WILL_FIRE_RL_handle_fetch_request,
       WILL_FIRE_RL_handle_fetch_response,
       WILL_FIRE_RL_handle_inst_access_fault,
       WILL_FIRE_RL_handle_memoryRead_response,
       WILL_FIRE_RL_handle_memoryWrite_response,
       WILL_FIRE_RL_handle_memory_request,
       WILL_FIRE_RL_update_epochs,
       WILL_FIRE_io_dump_get,
       WILL_FIRE_master_d_m_arready,
       WILL_FIRE_master_d_m_awready,
       WILL_FIRE_master_d_m_bvalid,
       WILL_FIRE_master_d_m_rvalid,
       WILL_FIRE_master_d_m_wready,
       WILL_FIRE_master_i_m_arready,
       WILL_FIRE_master_i_m_awready,
       WILL_FIRE_master_i_m_bvalid,
       WILL_FIRE_master_i_m_rvalid,
       WILL_FIRE_master_i_m_wready,
       WILL_FIRE_sb_clint_msip_put,
       WILL_FIRE_sb_clint_mtime_put,
       WILL_FIRE_sb_clint_mtip_put,
       WILL_FIRE_sb_ext_interrupt_put;

  // inputs to muxes for submodule ports
  wire [34 : 0] MUX_riscv_inst_response_put_1__VAL_1,
		MUX_riscv_inst_response_put_1__VAL_2;
  wire [33 : 0] MUX_riscv_memory_response_put_1__VAL_1,
		MUX_riscv_memory_response_put_1__VAL_2;

  // declarations used by system tasks
  // synopsys translate_off
  reg TASK_testplusargs___d17;
  reg TASK_testplusargs___d18;
  reg TASK_testplusargs___d19;
  reg [63 : 0] v__h1953;
  reg TASK_testplusargs___d46;
  reg TASK_testplusargs___d47;
  reg TASK_testplusargs___d48;
  reg [63 : 0] v__h2321;
  reg TASK_testplusargs___d66;
  reg TASK_testplusargs___d67;
  reg TASK_testplusargs___d68;
  reg [63 : 0] v__h2501;
  reg TASK_testplusargs___d111;
  reg TASK_testplusargs___d112;
  reg TASK_testplusargs___d113;
  reg [63 : 0] v__h4217;
  reg TASK_testplusargs___d119;
  reg TASK_testplusargs___d120;
  reg TASK_testplusargs___d121;
  reg [63 : 0] v__h4366;
  reg TASK_testplusargs___d129;
  reg TASK_testplusargs___d130;
  reg TASK_testplusargs___d131;
  reg [63 : 0] v__h2852;
  reg TASK_testplusargs___d172;
  reg TASK_testplusargs___d173;
  reg TASK_testplusargs___d174;
  reg [63 : 0] v__h4994;
  reg TASK_testplusargs___d197;
  reg TASK_testplusargs___d198;
  reg TASK_testplusargs___d199;
  reg [63 : 0] v__h5267;
  reg riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d116;
  reg riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d124;
  reg NOT_riscv_memory_request_get_2_BITS_5_TO_4_5_E_ETC___d134;
  reg TASK_testplusargs_6_OR_TASK_testplusargs_7_AND_ETC___d52;
  reg TASK_testplusargs_6_OR_TASK_testplusargs_7_AND_ETC___d54;
  reg TASK_testplusargs_6_OR_TASK_testplusargs_7_AND_ETC___d56;
  reg TASK_testplusargs_6_OR_TASK_testplusargs_7_AND_ETC___d61;
  reg TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d178;
  reg TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d180;
  reg TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d182;
  reg TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d187;
  reg TASK_testplusargs_97_OR_TASK_testplusargs_98_A_ETC___d203;
  reg TASK_testplusargs_97_OR_TASK_testplusargs_98_A_ETC___d205;
  reg TASK_testplusargs_97_OR_TASK_testplusargs_98_A_ETC___d207;
  reg TASK_testplusargs_97_OR_TASK_testplusargs_98_A_ETC___d212;
  // synopsys translate_on

  // remaining internal signals
  reg [31 : 0] CASE_ff_mem_requestD_OUT_BITS_2_TO_1_0_IF_ff__ETC__q3,
	       w_wdata__h3027;
  reg [3 : 0] write_strobe__h2570;
  wire [31 : 0] lv_data__h2137,
		memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC___d155,
		put_data__h4585,
		put_data__h5169,
		put_inst__h2160;
  wire [15 : 0] memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC__q2;
  wire [7 : 0] memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC__q1;
  wire [4 : 0] lv_shift__h2136, lv_shift__h4564;
  wire [3 : 0] w_wstrb__h3028, write_strobe___1__h4091;
  wire [2 : 0] read_request_arprot__h1839;
  wire rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84,
       x_port1__read__h2580;

  // value method master_d_m_awvalid
  assign master_d_awvalid = memory_xactor_f_wr_addr_EMPTY_N ;

  // value method master_d_m_awaddr
  assign master_d_awaddr = memory_xactor_f_wr_addr_D_OUT[36:5] ;

  // value method master_d_m_awprot
  assign master_d_awprot = memory_xactor_f_wr_addr_D_OUT[4:2] ;

  // value method master_d_m_awsize
  assign master_d_awsize = memory_xactor_f_wr_addr_D_OUT[1:0] ;

  // action method master_d_m_awready
  assign CAN_FIRE_master_d_m_awready = 1'd1 ;
  assign WILL_FIRE_master_d_m_awready = 1'd1 ;

  // value method master_d_m_wvalid
  assign master_d_wvalid = memory_xactor_f_wr_data_EMPTY_N ;

  // value method master_d_m_wdata
  assign master_d_wdata = memory_xactor_f_wr_data_D_OUT[35:4] ;

  // value method master_d_m_wstrb
  assign master_d_wstrb = memory_xactor_f_wr_data_D_OUT[3:0] ;

  // action method master_d_m_wready
  assign CAN_FIRE_master_d_m_wready = 1'd1 ;
  assign WILL_FIRE_master_d_m_wready = 1'd1 ;

  // action method master_d_m_bvalid
  assign CAN_FIRE_master_d_m_bvalid = 1'd1 ;
  assign WILL_FIRE_master_d_m_bvalid = 1'd1 ;

  // value method master_d_m_bready
  assign master_d_bready = memory_xactor_f_wr_resp_FULL_N ;

  // value method master_d_m_arvalid
  assign master_d_arvalid = memory_xactor_f_rd_addr_EMPTY_N ;

  // value method master_d_m_araddr
  assign master_d_araddr = memory_xactor_f_rd_addr_D_OUT[36:5] ;

  // value method master_d_m_arprot
  assign master_d_arprot = memory_xactor_f_rd_addr_D_OUT[4:2] ;

  // value method master_d_m_arsize
  assign master_d_arsize = memory_xactor_f_rd_addr_D_OUT[1:0] ;

  // action method master_d_m_arready
  assign CAN_FIRE_master_d_m_arready = 1'd1 ;
  assign WILL_FIRE_master_d_m_arready = 1'd1 ;

  // action method master_d_m_rvalid
  assign CAN_FIRE_master_d_m_rvalid = 1'd1 ;
  assign WILL_FIRE_master_d_m_rvalid = 1'd1 ;

  // value method master_d_m_rready
  assign master_d_rready = memory_xactor_f_rd_data_FULL_N ;

  // value method master_i_m_awvalid
  assign master_i_awvalid = fetch_xactor_f_wr_addr_EMPTY_N ;

  // value method master_i_m_awaddr
  assign master_i_awaddr = fetch_xactor_f_wr_addr_D_OUT[36:5] ;

  // value method master_i_m_awprot
  assign master_i_awprot = fetch_xactor_f_wr_addr_D_OUT[4:2] ;

  // value method master_i_m_awsize
  assign master_i_awsize = fetch_xactor_f_wr_addr_D_OUT[1:0] ;

  // action method master_i_m_awready
  assign CAN_FIRE_master_i_m_awready = 1'd1 ;
  assign WILL_FIRE_master_i_m_awready = 1'd1 ;

  // value method master_i_m_wvalid
  assign master_i_wvalid = fetch_xactor_f_wr_data_EMPTY_N ;

  // value method master_i_m_wdata
  assign master_i_wdata = fetch_xactor_f_wr_data_D_OUT[35:4] ;

  // value method master_i_m_wstrb
  assign master_i_wstrb = fetch_xactor_f_wr_data_D_OUT[3:0] ;

  // action method master_i_m_wready
  assign CAN_FIRE_master_i_m_wready = 1'd1 ;
  assign WILL_FIRE_master_i_m_wready = 1'd1 ;

  // action method master_i_m_bvalid
  assign CAN_FIRE_master_i_m_bvalid = 1'd1 ;
  assign WILL_FIRE_master_i_m_bvalid = 1'd1 ;

  // value method master_i_m_bready
  assign master_i_bready = fetch_xactor_f_wr_resp_FULL_N ;

  // value method master_i_m_arvalid
  assign master_i_arvalid = fetch_xactor_f_rd_addr_EMPTY_N ;

  // value method master_i_m_araddr
  assign master_i_araddr = fetch_xactor_f_rd_addr_D_OUT[36:5] ;

  // value method master_i_m_arprot
  assign master_i_arprot = fetch_xactor_f_rd_addr_D_OUT[4:2] ;

  // value method master_i_m_arsize
  assign master_i_arsize = fetch_xactor_f_rd_addr_D_OUT[1:0] ;

  // action method master_i_m_arready
  assign CAN_FIRE_master_i_m_arready = 1'd1 ;
  assign WILL_FIRE_master_i_m_arready = 1'd1 ;

  // action method master_i_m_rvalid
  assign CAN_FIRE_master_i_m_rvalid = 1'd1 ;
  assign WILL_FIRE_master_i_m_rvalid = 1'd1 ;

  // value method master_i_m_rready
  assign master_i_rready = fetch_xactor_f_rd_data_FULL_N ;

  // action method sb_clint_msip_put
  assign RDY_sb_clint_msip_put = 1'd1 ;
  assign CAN_FIRE_sb_clint_msip_put = 1'd1 ;
  assign WILL_FIRE_sb_clint_msip_put = EN_sb_clint_msip_put ;

  // action method sb_clint_mtip_put
  assign RDY_sb_clint_mtip_put = 1'd1 ;
  assign CAN_FIRE_sb_clint_mtip_put = 1'd1 ;
  assign WILL_FIRE_sb_clint_mtip_put = EN_sb_clint_mtip_put ;

  // action method sb_clint_mtime_put
  assign RDY_sb_clint_mtime_put = 1'd1 ;
  assign CAN_FIRE_sb_clint_mtime_put = 1'd1 ;
  assign WILL_FIRE_sb_clint_mtime_put = EN_sb_clint_mtime_put ;

  // action method sb_ext_interrupt_put
  assign RDY_sb_ext_interrupt_put = 1'd1 ;
  assign CAN_FIRE_sb_ext_interrupt_put = 1'd1 ;
  assign WILL_FIRE_sb_ext_interrupt_put = EN_sb_ext_interrupt_put ;

  // actionvalue method io_dump_get
  assign io_dump_get = riscv_dump_get ;
  assign RDY_io_dump_get = riscv_RDY_dump_get ;
  assign CAN_FIRE_io_dump_get = riscv_RDY_dump_get ;
  assign WILL_FIRE_io_dump_get = EN_io_dump_get ;

  // submodule fetch_xactor_f_rd_addr
  FIFO2 #(.width(32'd37), .guarded(1'd1)) fetch_xactor_f_rd_addr(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(fetch_xactor_f_rd_addr_D_IN),
								 .ENQ(fetch_xactor_f_rd_addr_ENQ),
								 .DEQ(fetch_xactor_f_rd_addr_DEQ),
								 .CLR(fetch_xactor_f_rd_addr_CLR),
								 .D_OUT(fetch_xactor_f_rd_addr_D_OUT),
								 .FULL_N(fetch_xactor_f_rd_addr_FULL_N),
								 .EMPTY_N(fetch_xactor_f_rd_addr_EMPTY_N));

  // submodule fetch_xactor_f_rd_data
  FIFO2 #(.width(32'd34), .guarded(1'd1)) fetch_xactor_f_rd_data(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(fetch_xactor_f_rd_data_D_IN),
								 .ENQ(fetch_xactor_f_rd_data_ENQ),
								 .DEQ(fetch_xactor_f_rd_data_DEQ),
								 .CLR(fetch_xactor_f_rd_data_CLR),
								 .D_OUT(fetch_xactor_f_rd_data_D_OUT),
								 .FULL_N(fetch_xactor_f_rd_data_FULL_N),
								 .EMPTY_N(fetch_xactor_f_rd_data_EMPTY_N));

  // submodule fetch_xactor_f_wr_addr
  FIFO2 #(.width(32'd37), .guarded(1'd1)) fetch_xactor_f_wr_addr(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(fetch_xactor_f_wr_addr_D_IN),
								 .ENQ(fetch_xactor_f_wr_addr_ENQ),
								 .DEQ(fetch_xactor_f_wr_addr_DEQ),
								 .CLR(fetch_xactor_f_wr_addr_CLR),
								 .D_OUT(fetch_xactor_f_wr_addr_D_OUT),
								 .FULL_N(),
								 .EMPTY_N(fetch_xactor_f_wr_addr_EMPTY_N));

  // submodule fetch_xactor_f_wr_data
  FIFO2 #(.width(32'd36), .guarded(1'd1)) fetch_xactor_f_wr_data(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(fetch_xactor_f_wr_data_D_IN),
								 .ENQ(fetch_xactor_f_wr_data_ENQ),
								 .DEQ(fetch_xactor_f_wr_data_DEQ),
								 .CLR(fetch_xactor_f_wr_data_CLR),
								 .D_OUT(fetch_xactor_f_wr_data_D_OUT),
								 .FULL_N(),
								 .EMPTY_N(fetch_xactor_f_wr_data_EMPTY_N));

  // submodule fetch_xactor_f_wr_resp
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fetch_xactor_f_wr_resp(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fetch_xactor_f_wr_resp_D_IN),
								.ENQ(fetch_xactor_f_wr_resp_ENQ),
								.DEQ(fetch_xactor_f_wr_resp_DEQ),
								.CLR(fetch_xactor_f_wr_resp_CLR),
								.D_OUT(),
								.FULL_N(fetch_xactor_f_wr_resp_FULL_N),
								.EMPTY_N());

  // submodule ff_inst_access_fault
  FIFO2 #(.width(32'd1), .guarded(1'd1)) ff_inst_access_fault(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_inst_access_fault_D_IN),
							      .ENQ(ff_inst_access_fault_ENQ),
							      .DEQ(ff_inst_access_fault_DEQ),
							      .CLR(ff_inst_access_fault_CLR),
							      .D_OUT(ff_inst_access_fault_D_OUT),
							      .FULL_N(ff_inst_access_fault_FULL_N),
							      .EMPTY_N(ff_inst_access_fault_EMPTY_N));

  // submodule ff_inst_request
  FIFO2 #(.width(32'd34), .guarded(1'd1)) ff_inst_request(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(ff_inst_request_D_IN),
							  .ENQ(ff_inst_request_ENQ),
							  .DEQ(ff_inst_request_DEQ),
							  .CLR(ff_inst_request_CLR),
							  .D_OUT(ff_inst_request_D_OUT),
							  .FULL_N(ff_inst_request_FULL_N),
							  .EMPTY_N(ff_inst_request_EMPTY_N));

  // submodule ff_mem_access_fault
  FIFO2 #(.width(32'd1), .guarded(1'd1)) ff_mem_access_fault(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ff_mem_access_fault_D_IN),
							     .ENQ(ff_mem_access_fault_ENQ),
							     .DEQ(ff_mem_access_fault_DEQ),
							     .CLR(ff_mem_access_fault_CLR),
							     .D_OUT(),
							     .FULL_N(),
							     .EMPTY_N());

  // submodule ff_mem_request
  FIFO2 #(.width(32'd70), .guarded(1'd1)) ff_mem_request(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(ff_mem_request_D_IN),
							 .ENQ(ff_mem_request_ENQ),
							 .DEQ(ff_mem_request_DEQ),
							 .CLR(ff_mem_request_CLR),
							 .D_OUT(ff_mem_request_D_OUT),
							 .FULL_N(ff_mem_request_FULL_N),
							 .EMPTY_N(ff_mem_request_EMPTY_N));

  // submodule memory_xactor_f_rd_addr
  FIFO2 #(.width(32'd37), .guarded(1'd1)) memory_xactor_f_rd_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(memory_xactor_f_rd_addr_D_IN),
								  .ENQ(memory_xactor_f_rd_addr_ENQ),
								  .DEQ(memory_xactor_f_rd_addr_DEQ),
								  .CLR(memory_xactor_f_rd_addr_CLR),
								  .D_OUT(memory_xactor_f_rd_addr_D_OUT),
								  .FULL_N(memory_xactor_f_rd_addr_FULL_N),
								  .EMPTY_N(memory_xactor_f_rd_addr_EMPTY_N));

  // submodule memory_xactor_f_rd_data
  FIFO2 #(.width(32'd34), .guarded(1'd1)) memory_xactor_f_rd_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(memory_xactor_f_rd_data_D_IN),
								  .ENQ(memory_xactor_f_rd_data_ENQ),
								  .DEQ(memory_xactor_f_rd_data_DEQ),
								  .CLR(memory_xactor_f_rd_data_CLR),
								  .D_OUT(memory_xactor_f_rd_data_D_OUT),
								  .FULL_N(memory_xactor_f_rd_data_FULL_N),
								  .EMPTY_N(memory_xactor_f_rd_data_EMPTY_N));

  // submodule memory_xactor_f_wr_addr
  FIFO2 #(.width(32'd37), .guarded(1'd1)) memory_xactor_f_wr_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(memory_xactor_f_wr_addr_D_IN),
								  .ENQ(memory_xactor_f_wr_addr_ENQ),
								  .DEQ(memory_xactor_f_wr_addr_DEQ),
								  .CLR(memory_xactor_f_wr_addr_CLR),
								  .D_OUT(memory_xactor_f_wr_addr_D_OUT),
								  .FULL_N(memory_xactor_f_wr_addr_FULL_N),
								  .EMPTY_N(memory_xactor_f_wr_addr_EMPTY_N));

  // submodule memory_xactor_f_wr_data
  FIFO2 #(.width(32'd36), .guarded(1'd1)) memory_xactor_f_wr_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(memory_xactor_f_wr_data_D_IN),
								  .ENQ(memory_xactor_f_wr_data_ENQ),
								  .DEQ(memory_xactor_f_wr_data_DEQ),
								  .CLR(memory_xactor_f_wr_data_CLR),
								  .D_OUT(memory_xactor_f_wr_data_D_OUT),
								  .FULL_N(memory_xactor_f_wr_data_FULL_N),
								  .EMPTY_N(memory_xactor_f_wr_data_EMPTY_N));

  // submodule memory_xactor_f_wr_resp
  FIFO2 #(.width(32'd2), .guarded(1'd1)) memory_xactor_f_wr_resp(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(memory_xactor_f_wr_resp_D_IN),
								 .ENQ(memory_xactor_f_wr_resp_ENQ),
								 .DEQ(memory_xactor_f_wr_resp_DEQ),
								 .CLR(memory_xactor_f_wr_resp_CLR),
								 .D_OUT(memory_xactor_f_wr_resp_D_OUT),
								 .FULL_N(memory_xactor_f_wr_resp_FULL_N),
								 .EMPTY_N(memory_xactor_f_wr_resp_EMPTY_N));

  // submodule riscv
  mkriscv riscv(.resetpc(resetpc),
		.CLK(CLK),
		.RST_N(RST_N),
		.clint_msip_intrpt(riscv_clint_msip_intrpt),
		.clint_mtime_c_mtime(riscv_clint_mtime_c_mtime),
		.clint_mtip_intrpt(riscv_clint_mtip_intrpt),
		.ext_interrupt_intrpt(riscv_ext_interrupt_intrpt),
		.inst_response_put(riscv_inst_response_put),
		.memory_response_put(riscv_memory_response_put),
		.EN_inst_request_get(riscv_EN_inst_request_get),
		.EN_inst_response_put(riscv_EN_inst_response_put),
		.EN_memory_request_get(riscv_EN_memory_request_get),
		.EN_memory_response_put(riscv_EN_memory_response_put),
		.EN_clint_msip(riscv_EN_clint_msip),
		.EN_clint_mtip(riscv_EN_clint_mtip),
		.EN_clint_mtime(riscv_EN_clint_mtime),
		.EN_ext_interrupt(riscv_EN_ext_interrupt),
		.EN_dump_get(riscv_EN_dump_get),
		.inst_request_get(riscv_inst_request_get),
		.RDY_inst_request_get(riscv_RDY_inst_request_get),
		.RDY_inst_response_put(riscv_RDY_inst_response_put),
		.memory_request_get(riscv_memory_request_get),
		.RDY_memory_request_get(riscv_RDY_memory_request_get),
		.RDY_memory_response_put(),
		.RDY_clint_msip(),
		.RDY_clint_mtip(),
		.RDY_clint_mtime(),
		.RDY_ext_interrupt(),
		.dump_get(riscv_dump_get),
		.RDY_dump_get(riscv_RDY_dump_get),
		.mv_curr_priv(riscv_mv_curr_priv),
		.RDY_mv_curr_priv(),
		.mv_trap(riscv_mv_trap),
		.RDY_mv_trap());

  // rule RL_update_epochs
  assign CAN_FIRE_RL_update_epochs = riscv_mv_trap ;
  assign WILL_FIRE_RL_update_epochs = riscv_mv_trap ;

  // rule RL_handle_fetch_request
  assign CAN_FIRE_RL_handle_fetch_request =
	     riscv_RDY_inst_request_get && fetch_xactor_f_rd_addr_FULL_N &&
	     ff_inst_access_fault_FULL_N &&
	     ff_inst_request_FULL_N ;
  assign WILL_FIRE_RL_handle_fetch_request =
	     CAN_FIRE_RL_handle_fetch_request ;

  // rule RL_handle_fetch_response
  assign CAN_FIRE_RL_handle_fetch_response =
	     riscv_RDY_inst_response_put && ff_inst_access_fault_EMPTY_N &&
	     fetch_xactor_f_rd_data_EMPTY_N &&
	     ff_inst_request_EMPTY_N &&
	     !ff_inst_access_fault_D_OUT ;
  assign WILL_FIRE_RL_handle_fetch_response =
	     CAN_FIRE_RL_handle_fetch_response ;

  // rule RL_handle_inst_access_fault
  assign CAN_FIRE_RL_handle_inst_access_fault =
	     riscv_RDY_inst_response_put && ff_inst_access_fault_EMPTY_N &&
	     ff_inst_request_EMPTY_N &&
	     ff_inst_access_fault_D_OUT ;
  assign WILL_FIRE_RL_handle_inst_access_fault =
	     CAN_FIRE_RL_handle_inst_access_fault ;

  // rule RL_handle_memory_request
  assign CAN_FIRE_RL_handle_memory_request =
	     riscv_RDY_memory_request_get && ff_mem_request_FULL_N &&
	     memory_xactor_f_wr_addr_FULL_N &&
	     memory_xactor_f_wr_data_FULL_N &&
	     memory_xactor_f_rd_addr_FULL_N ;
  assign WILL_FIRE_RL_handle_memory_request =
	     CAN_FIRE_RL_handle_memory_request ;

  // rule RL_handle_memoryRead_response
  assign CAN_FIRE_RL_handle_memoryRead_response =
	     ff_mem_request_EMPTY_N && memory_xactor_f_rd_data_EMPTY_N &&
	     ff_mem_request_D_OUT[5:4] == 2'd0 ;
  assign WILL_FIRE_RL_handle_memoryRead_response =
	     CAN_FIRE_RL_handle_memoryRead_response ;

  // rule RL_handle_memoryWrite_response
  assign CAN_FIRE_RL_handle_memoryWrite_response =
	     ff_mem_request_EMPTY_N && memory_xactor_f_wr_resp_EMPTY_N &&
	     ff_mem_request_D_OUT[5:4] == 2'd1 ;
  assign WILL_FIRE_RL_handle_memoryWrite_response =
	     CAN_FIRE_RL_handle_memoryWrite_response ;

  // inputs to muxes for submodule ports
  assign MUX_riscv_inst_response_put_1__VAL_1 =
	     { put_inst__h2160,
	       ff_inst_request_D_OUT[1:0],
	       fetch_xactor_f_rd_data_D_OUT[33:32] != 2'd0 } ;
  assign MUX_riscv_inst_response_put_1__VAL_2 =
	     { ff_inst_request_D_OUT, 1'd1 } ;
  assign MUX_riscv_memory_response_put_1__VAL_1 =
	     { put_data__h4585,
	       memory_xactor_f_rd_data_D_OUT[33:32] != 2'd0,
	       ff_mem_request_D_OUT[0] } ;
  assign MUX_riscv_memory_response_put_1__VAL_2 =
	     { put_data__h5169,
	       memory_xactor_f_wr_resp_D_OUT != 2'd0,
	       ff_mem_request_D_OUT[0] } ;

  // register rg_wEpoch
  assign rg_wEpoch_D_IN = x_port1__read__h2580 ;
  assign rg_wEpoch_EN = 1'b1 ;

  // submodule fetch_xactor_f_rd_addr
  assign fetch_xactor_f_rd_addr_D_IN =
	     { riscv_inst_request_get[33:2],
	       read_request_arprot__h1839,
	       2'd2 } ;
  assign fetch_xactor_f_rd_addr_ENQ = CAN_FIRE_RL_handle_fetch_request ;
  assign fetch_xactor_f_rd_addr_DEQ =
	     fetch_xactor_f_rd_addr_EMPTY_N && master_i_m_arready_arready ;
  assign fetch_xactor_f_rd_addr_CLR = 1'b0 ;

  // submodule fetch_xactor_f_rd_data
  assign fetch_xactor_f_rd_data_D_IN =
	     { master_i_m_rvalid_rresp, master_i_m_rvalid_rdata } ;
  assign fetch_xactor_f_rd_data_ENQ =
	     master_i_m_rvalid_rvalid && fetch_xactor_f_rd_data_FULL_N ;
  assign fetch_xactor_f_rd_data_DEQ = CAN_FIRE_RL_handle_fetch_response ;
  assign fetch_xactor_f_rd_data_CLR = 1'b0 ;

  // submodule fetch_xactor_f_wr_addr
  assign fetch_xactor_f_wr_addr_D_IN = 37'h0 ;
  assign fetch_xactor_f_wr_addr_ENQ = 1'b0 ;
  assign fetch_xactor_f_wr_addr_DEQ =
	     fetch_xactor_f_wr_addr_EMPTY_N && master_i_m_awready_awready ;
  assign fetch_xactor_f_wr_addr_CLR = 1'b0 ;

  // submodule fetch_xactor_f_wr_data
  assign fetch_xactor_f_wr_data_D_IN = 36'h0 ;
  assign fetch_xactor_f_wr_data_ENQ = 1'b0 ;
  assign fetch_xactor_f_wr_data_DEQ =
	     fetch_xactor_f_wr_data_EMPTY_N && master_i_m_wready_wready ;
  assign fetch_xactor_f_wr_data_CLR = 1'b0 ;

  // submodule fetch_xactor_f_wr_resp
  assign fetch_xactor_f_wr_resp_D_IN = master_i_m_bvalid_bresp ;
  assign fetch_xactor_f_wr_resp_ENQ =
	     master_i_m_bvalid_bvalid && fetch_xactor_f_wr_resp_FULL_N ;
  assign fetch_xactor_f_wr_resp_DEQ = 1'b0 ;
  assign fetch_xactor_f_wr_resp_CLR = 1'b0 ;

  // submodule ff_inst_access_fault
  assign ff_inst_access_fault_D_IN = 1'd0 ;
  assign ff_inst_access_fault_ENQ = CAN_FIRE_RL_handle_fetch_request ;
  assign ff_inst_access_fault_DEQ =
	     WILL_FIRE_RL_handle_inst_access_fault ||
	     WILL_FIRE_RL_handle_fetch_response ;
  assign ff_inst_access_fault_CLR = 1'b0 ;

  // submodule ff_inst_request
  assign ff_inst_request_D_IN = riscv_inst_request_get ;
  assign ff_inst_request_ENQ = CAN_FIRE_RL_handle_fetch_request ;
  assign ff_inst_request_DEQ =
	     WILL_FIRE_RL_handle_inst_access_fault ||
	     WILL_FIRE_RL_handle_fetch_response ;
  assign ff_inst_request_CLR = 1'b0 ;

  // submodule ff_mem_access_fault
  assign ff_mem_access_fault_D_IN = 1'b0 ;
  assign ff_mem_access_fault_ENQ = 1'b0 ;
  assign ff_mem_access_fault_DEQ = 1'b0 ;
  assign ff_mem_access_fault_CLR = 1'b0 ;

  // submodule ff_mem_request
  assign ff_mem_request_D_IN =
	     { riscv_memory_request_get[69:38],
	       w_wdata__h3027,
	       riscv_memory_request_get[5:0] } ;
  assign ff_mem_request_ENQ =
	     WILL_FIRE_RL_handle_memory_request &&
	     rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 ;
  assign ff_mem_request_DEQ =
	     WILL_FIRE_RL_handle_memoryWrite_response ||
	     WILL_FIRE_RL_handle_memoryRead_response ;
  assign ff_mem_request_CLR = 1'b0 ;

  // submodule memory_xactor_f_rd_addr
  assign memory_xactor_f_rd_addr_D_IN =
	     { riscv_memory_request_get[69:38],
	       3'd1,
	       riscv_memory_request_get[2:1] } ;
  assign memory_xactor_f_rd_addr_ENQ =
	     WILL_FIRE_RL_handle_memory_request &&
	     rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	     riscv_memory_request_get[5:4] != 2'd1 ;
  assign memory_xactor_f_rd_addr_DEQ =
	     memory_xactor_f_rd_addr_EMPTY_N && master_d_m_arready_arready ;
  assign memory_xactor_f_rd_addr_CLR = 1'b0 ;

  // submodule memory_xactor_f_rd_data
  assign memory_xactor_f_rd_data_D_IN =
	     { master_d_m_rvalid_rresp, master_d_m_rvalid_rdata } ;
  assign memory_xactor_f_rd_data_ENQ =
	     master_d_m_rvalid_rvalid && memory_xactor_f_rd_data_FULL_N ;
  assign memory_xactor_f_rd_data_DEQ =
	     CAN_FIRE_RL_handle_memoryRead_response ;
  assign memory_xactor_f_rd_data_CLR = 1'b0 ;

  // submodule memory_xactor_f_wr_addr
  assign memory_xactor_f_wr_addr_D_IN =
	     { riscv_memory_request_get[69:38],
	       3'd1,
	       riscv_memory_request_get[2:1] } ;
  assign memory_xactor_f_wr_addr_ENQ =
	     WILL_FIRE_RL_handle_memory_request &&
	     rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	     riscv_memory_request_get[5:4] == 2'd1 ;
  assign memory_xactor_f_wr_addr_DEQ =
	     memory_xactor_f_wr_addr_EMPTY_N && master_d_m_awready_awready ;
  assign memory_xactor_f_wr_addr_CLR = 1'b0 ;

  // submodule memory_xactor_f_wr_data
  assign memory_xactor_f_wr_data_D_IN = { w_wdata__h3027, w_wstrb__h3028 } ;
  assign memory_xactor_f_wr_data_ENQ =
	     WILL_FIRE_RL_handle_memory_request &&
	     rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	     riscv_memory_request_get[5:4] == 2'd1 ;
  assign memory_xactor_f_wr_data_DEQ =
	     memory_xactor_f_wr_data_EMPTY_N && master_d_m_wready_wready ;
  assign memory_xactor_f_wr_data_CLR = 1'b0 ;

  // submodule memory_xactor_f_wr_resp
  assign memory_xactor_f_wr_resp_D_IN = master_d_m_bvalid_bresp ;
  assign memory_xactor_f_wr_resp_ENQ =
	     master_d_m_bvalid_bvalid && memory_xactor_f_wr_resp_FULL_N ;
  assign memory_xactor_f_wr_resp_DEQ =
	     CAN_FIRE_RL_handle_memoryWrite_response ;
  assign memory_xactor_f_wr_resp_CLR = 1'b0 ;

  // submodule riscv
  assign riscv_clint_msip_intrpt = sb_clint_msip_put ;
  assign riscv_clint_mtime_c_mtime = sb_clint_mtime_put ;
  assign riscv_clint_mtip_intrpt = sb_clint_mtip_put ;
  assign riscv_ext_interrupt_intrpt = sb_ext_interrupt_put ;
  assign riscv_inst_response_put =
	     WILL_FIRE_RL_handle_fetch_response ?
	       MUX_riscv_inst_response_put_1__VAL_1 :
	       MUX_riscv_inst_response_put_1__VAL_2 ;
  assign riscv_memory_response_put =
	     WILL_FIRE_RL_handle_memoryRead_response ?
	       MUX_riscv_memory_response_put_1__VAL_1 :
	       MUX_riscv_memory_response_put_1__VAL_2 ;
  assign riscv_EN_inst_request_get = CAN_FIRE_RL_handle_fetch_request ;
  assign riscv_EN_inst_response_put =
	     WILL_FIRE_RL_handle_fetch_response ||
	     WILL_FIRE_RL_handle_inst_access_fault ;
  assign riscv_EN_memory_request_get = CAN_FIRE_RL_handle_memory_request ;
  assign riscv_EN_memory_response_put =
	     WILL_FIRE_RL_handle_memoryRead_response ||
	     WILL_FIRE_RL_handle_memoryWrite_response ;
  assign riscv_EN_clint_msip = EN_sb_clint_msip_put ;
  assign riscv_EN_clint_mtip = EN_sb_clint_mtip_put ;
  assign riscv_EN_clint_mtime = EN_sb_clint_mtime_put ;
  assign riscv_EN_ext_interrupt = EN_sb_ext_interrupt_put ;
  assign riscv_EN_dump_get = EN_io_dump_get ;

  // remaining internal signals
  assign lv_data__h2137 =
	     fetch_xactor_f_rd_data_D_OUT[31:0] >> lv_shift__h2136 ;
  assign lv_shift__h2136 = { ff_inst_request_D_OUT[3:2], 3'd0 } ;
  assign lv_shift__h4564 = { ff_mem_request_D_OUT[39:38], 3'd0 } ;
  assign memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC___d155 =
	     memory_xactor_f_rd_data_D_OUT[31:0] >> lv_shift__h4564 ;
  assign memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC__q1 =
	     memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC___d155[7:0] ;
  assign memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC__q2 =
	     memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC___d155[15:0] ;
  assign put_data__h4585 =
	     (memory_xactor_f_rd_data_D_OUT[33:32] == 2'd0) ?
	       CASE_ff_mem_requestD_OUT_BITS_2_TO_1_0_IF_ff__ETC__q3 :
	       ff_mem_request_D_OUT[69:38] ;
  assign put_data__h5169 =
	     (memory_xactor_f_wr_resp_D_OUT == 2'd0) ?
	       32'd0 :
	       ff_mem_request_D_OUT[69:38] ;
  assign put_inst__h2160 =
	     (fetch_xactor_f_rd_data_D_OUT[33:32] == 2'd0) ?
	       lv_data__h2137 :
	       ff_inst_request_D_OUT[33:2] ;
  assign read_request_arprot__h1839 = { 2'd0, riscv_mv_curr_priv[1] } ;
  assign rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 =
	     x_port1__read__h2580 == riscv_memory_request_get[0] ;
  assign w_wstrb__h3028 =
	     (riscv_memory_request_get[3:1] == 3'd3) ?
	       write_strobe__h2570 :
	       write_strobe___1__h4091 ;
  assign write_strobe___1__h4091 =
	     write_strobe__h2570 << riscv_memory_request_get[39:38] ;
  assign x_port1__read__h2580 = riscv_mv_trap ? ~rg_wEpoch : rg_wEpoch ;
  always@(riscv_memory_request_get)
  begin
    case (riscv_memory_request_get[2:1])
      2'd0: w_wdata__h3027 = {4{riscv_memory_request_get[13:6]}};
      2'd1: w_wdata__h3027 = {2{riscv_memory_request_get[21:6]}};
      default: w_wdata__h3027 = riscv_memory_request_get[37:6];
    endcase
  end
  always@(riscv_memory_request_get)
  begin
    case (riscv_memory_request_get[3:1])
      3'd0: write_strobe__h2570 = 4'b0001;
      3'd1: write_strobe__h2570 = 4'b0011;
      default: write_strobe__h2570 = 4'hF;
    endcase
  end
  always@(ff_mem_request_D_OUT or
	  memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC___d155 or
	  memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC__q1 or
	  memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC__q2)
  begin
    case (ff_mem_request_D_OUT[2:1])
      2'd0:
	  CASE_ff_mem_requestD_OUT_BITS_2_TO_1_0_IF_ff__ETC__q3 =
	      ff_mem_request_D_OUT[3] ?
		{ 24'd0,
		  memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC___d155[7:0] } :
		{ {24{memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC__q1[7]}},
		  memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC__q1 };
      2'd1:
	  CASE_ff_mem_requestD_OUT_BITS_2_TO_1_0_IF_ff__ETC__q3 =
	      ff_mem_request_D_OUT[3] ?
		{ 16'd0,
		  memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC___d155[15:0] } :
		{ {16{memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC__q2[15]}},
		  memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC__q2 };
      default: CASE_ff_mem_requestD_OUT_BITS_2_TO_1_0_IF_ff__ETC__q3 =
		   memory_xactor_f_rd_data_first__46_BITS_31_TO_0_ETC___d155;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK or `BSV_RESET_EDGE RST_N)
  if (RST_N == `BSV_RESET_VALUE)
    begin
      rg_wEpoch <= `BSV_ASSIGNMENT_DELAY 1'd0;
    end
  else
    begin
      if (rg_wEpoch_EN) rg_wEpoch <= `BSV_ASSIGNMENT_DELAY rg_wEpoch_D_IN;
    end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    rg_wEpoch = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request)
	begin
	  TASK_testplusargs___d17 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request)
	begin
	  TASK_testplusargs___d18 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request)
	begin
	  TASK_testplusargs___d19 = $test$plusargs("l0");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request)
	begin
	  v__h1953 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  (TASK_testplusargs___d17 ||
	   TASK_testplusargs___d18 && TASK_testplusargs___d19))
	$write("[%10d", v__h1953, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  (TASK_testplusargs___d17 ||
	   TASK_testplusargs___d18 && TASK_testplusargs___d19))
	$write("CORE : Fetch Request ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  (TASK_testplusargs___d17 ||
	   TASK_testplusargs___d18 && TASK_testplusargs___d19))
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  (TASK_testplusargs___d17 ||
	   TASK_testplusargs___d18 && TASK_testplusargs___d19))
	$write("'h%h", riscv_inst_request_get[33:2]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  (TASK_testplusargs___d17 ||
	   TASK_testplusargs___d18 && TASK_testplusargs___d19))
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  (TASK_testplusargs___d17 ||
	   TASK_testplusargs___d18 && TASK_testplusargs___d19))
	$write("'h%h", 1'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  (TASK_testplusargs___d17 ||
	   TASK_testplusargs___d18 && TASK_testplusargs___d19))
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  (TASK_testplusargs___d17 ||
	   TASK_testplusargs___d18 && TASK_testplusargs___d19))
	$write("'h%h", read_request_arprot__h1839);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  (TASK_testplusargs___d17 ||
	   TASK_testplusargs___d18 && TASK_testplusargs___d19))
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  (TASK_testplusargs___d17 ||
	   TASK_testplusargs___d18 && TASK_testplusargs___d19))
	$write("'h%h", 2'd2, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  (TASK_testplusargs___d17 ||
	   TASK_testplusargs___d18 && TASK_testplusargs___d19))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response)
	begin
	  TASK_testplusargs___d46 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response)
	begin
	  TASK_testplusargs___d47 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response)
	begin
	  TASK_testplusargs___d48 = $test$plusargs("l0");
	  #0;
	end
    TASK_testplusargs_6_OR_TASK_testplusargs_7_AND_ETC___d52 =
	(TASK_testplusargs___d46 ||
	 TASK_testplusargs___d47 && TASK_testplusargs___d48) &&
	fetch_xactor_f_rd_data_D_OUT[33:32] == 2'd0;
    TASK_testplusargs_6_OR_TASK_testplusargs_7_AND_ETC___d54 =
	(TASK_testplusargs___d46 ||
	 TASK_testplusargs___d47 && TASK_testplusargs___d48) &&
	fetch_xactor_f_rd_data_D_OUT[33:32] == 2'd1;
    TASK_testplusargs_6_OR_TASK_testplusargs_7_AND_ETC___d56 =
	(TASK_testplusargs___d46 ||
	 TASK_testplusargs___d47 && TASK_testplusargs___d48) &&
	fetch_xactor_f_rd_data_D_OUT[33:32] == 2'd2;
    TASK_testplusargs_6_OR_TASK_testplusargs_7_AND_ETC___d61 =
	(TASK_testplusargs___d46 ||
	 TASK_testplusargs___d47 && TASK_testplusargs___d48) &&
	fetch_xactor_f_rd_data_D_OUT[33:32] != 2'd0 &&
	fetch_xactor_f_rd_data_D_OUT[33:32] != 2'd1 &&
	fetch_xactor_f_rd_data_D_OUT[33:32] != 2'd2;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response)
	begin
	  v__h2321 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  (TASK_testplusargs___d46 ||
	   TASK_testplusargs___d47 && TASK_testplusargs___d48))
	$write("[%10d", v__h2321, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  (TASK_testplusargs___d46 ||
	   TASK_testplusargs___d47 && TASK_testplusargs___d48))
	$write("CORE : Fetch Response ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  (TASK_testplusargs___d46 ||
	   TASK_testplusargs___d47 && TASK_testplusargs___d48))
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  TASK_testplusargs_6_OR_TASK_testplusargs_7_AND_ETC___d52)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  TASK_testplusargs_6_OR_TASK_testplusargs_7_AND_ETC___d54)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  TASK_testplusargs_6_OR_TASK_testplusargs_7_AND_ETC___d56)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  TASK_testplusargs_6_OR_TASK_testplusargs_7_AND_ETC___d61)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  (TASK_testplusargs___d46 ||
	   TASK_testplusargs___d47 && TASK_testplusargs___d48))
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  (TASK_testplusargs___d46 ||
	   TASK_testplusargs___d47 && TASK_testplusargs___d48))
	$write("'h%h", fetch_xactor_f_rd_data_D_OUT[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  (TASK_testplusargs___d46 ||
	   TASK_testplusargs___d47 && TASK_testplusargs___d48))
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  (TASK_testplusargs___d46 ||
	   TASK_testplusargs___d47 && TASK_testplusargs___d48))
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  (TASK_testplusargs___d46 ||
	   TASK_testplusargs___d47 && TASK_testplusargs___d48))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_inst_access_fault)
	begin
	  TASK_testplusargs___d66 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_inst_access_fault)
	begin
	  TASK_testplusargs___d67 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_inst_access_fault)
	begin
	  TASK_testplusargs___d68 = $test$plusargs("l0");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_inst_access_fault)
	begin
	  v__h2501 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_inst_access_fault &&
	  (TASK_testplusargs___d66 ||
	   TASK_testplusargs___d67 && TASK_testplusargs___d68))
	$write("[%10d", v__h2501, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_inst_access_fault &&
	  (TASK_testplusargs___d66 ||
	   TASK_testplusargs___d67 && TASK_testplusargs___d68))
	$write("CORE : Fetch Access Fault ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_inst_access_fault &&
	  (TASK_testplusargs___d66 ||
	   TASK_testplusargs___d67 && TASK_testplusargs___d68))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get[5:4] == 2'd1)
	begin
	  TASK_testplusargs___d111 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get[5:4] == 2'd1)
	begin
	  TASK_testplusargs___d112 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get[5:4] == 2'd1)
	begin
	  TASK_testplusargs___d113 = $test$plusargs("l0 ");
	  #0;
	end
    riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d116 =
	riscv_memory_request_get[5:4] == 2'd1 &&
	(TASK_testplusargs___d111 ||
	 TASK_testplusargs___d112 && TASK_testplusargs___d113);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get[5:4] == 2'd1)
	begin
	  v__h4217 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d116)
	$write("[%10d", v__h4217, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d116)
	$write("CORE : Memory write Request ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d116)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d116)
	$write("'h%h", riscv_memory_request_get[69:38]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d116)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d116)
	$write("'h%h", 1'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d116)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d116)
	$write("'h%h", 3'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d116)
	$write(", ", "awsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d116)
	$write("'h%h", riscv_memory_request_get[2:1], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d116)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get[5:4] == 2'd1)
	begin
	  TASK_testplusargs___d119 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get[5:4] == 2'd1)
	begin
	  TASK_testplusargs___d120 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get[5:4] == 2'd1)
	begin
	  TASK_testplusargs___d121 = $test$plusargs("l0 ");
	  #0;
	end
    riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d124 =
	riscv_memory_request_get[5:4] == 2'd1 &&
	(TASK_testplusargs___d119 ||
	 TASK_testplusargs___d120 && TASK_testplusargs___d121);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get[5:4] == 2'd1)
	begin
	  v__h4366 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d124)
	$write("[%10d", v__h4366, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d124)
	$write("CORE : Memory write Request ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d124)
	$write("AXI4_Lite_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d124)
	$write("'h%h", w_wdata__h3027);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d124)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d124)
	$write("'h%h", w_wstrb__h3028, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get_2_BITS_5_TO_4_5_EQ_1__ETC___d124)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get[5:4] != 2'd1)
	begin
	  TASK_testplusargs___d129 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get[5:4] != 2'd1)
	begin
	  TASK_testplusargs___d130 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get[5:4] != 2'd1)
	begin
	  TASK_testplusargs___d131 = $test$plusargs("l0");
	  #0;
	end
    NOT_riscv_memory_request_get_2_BITS_5_TO_4_5_E_ETC___d134 =
	riscv_memory_request_get[5:4] != 2'd1 &&
	(TASK_testplusargs___d129 ||
	 TASK_testplusargs___d130 && TASK_testplusargs___d131);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  riscv_memory_request_get[5:4] != 2'd1)
	begin
	  v__h2852 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  NOT_riscv_memory_request_get_2_BITS_5_TO_4_5_E_ETC___d134)
	$write("[%10d", v__h2852, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  NOT_riscv_memory_request_get_2_BITS_5_TO_4_5_E_ETC___d134)
	$write("CORE : Memory Read Request ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  NOT_riscv_memory_request_get_2_BITS_5_TO_4_5_E_ETC___d134)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  NOT_riscv_memory_request_get_2_BITS_5_TO_4_5_E_ETC___d134)
	$write("'h%h", riscv_memory_request_get[69:38]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  NOT_riscv_memory_request_get_2_BITS_5_TO_4_5_E_ETC___d134)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  NOT_riscv_memory_request_get_2_BITS_5_TO_4_5_E_ETC___d134)
	$write("'h%h", 1'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  NOT_riscv_memory_request_get_2_BITS_5_TO_4_5_E_ETC___d134)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  NOT_riscv_memory_request_get_2_BITS_5_TO_4_5_E_ETC___d134)
	$write("'h%h", 3'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  NOT_riscv_memory_request_get_2_BITS_5_TO_4_5_E_ETC___d134)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  NOT_riscv_memory_request_get_2_BITS_5_TO_4_5_E_ETC___d134)
	$write("'h%h", riscv_memory_request_get[2:1], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__1_EQ_riscv_memory_reque_ETC___d84 &&
	  NOT_riscv_memory_request_get_2_BITS_5_TO_4_5_E_ETC___d134)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response)
	begin
	  TASK_testplusargs___d172 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response)
	begin
	  TASK_testplusargs___d173 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response)
	begin
	  TASK_testplusargs___d174 = $test$plusargs("l0");
	  #0;
	end
    TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d178 =
	(TASK_testplusargs___d172 ||
	 TASK_testplusargs___d173 && TASK_testplusargs___d174) &&
	memory_xactor_f_rd_data_D_OUT[33:32] == 2'd0;
    TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d180 =
	(TASK_testplusargs___d172 ||
	 TASK_testplusargs___d173 && TASK_testplusargs___d174) &&
	memory_xactor_f_rd_data_D_OUT[33:32] == 2'd1;
    TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d182 =
	(TASK_testplusargs___d172 ||
	 TASK_testplusargs___d173 && TASK_testplusargs___d174) &&
	memory_xactor_f_rd_data_D_OUT[33:32] == 2'd2;
    TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d187 =
	(TASK_testplusargs___d172 ||
	 TASK_testplusargs___d173 && TASK_testplusargs___d174) &&
	memory_xactor_f_rd_data_D_OUT[33:32] != 2'd0 &&
	memory_xactor_f_rd_data_D_OUT[33:32] != 2'd1 &&
	memory_xactor_f_rd_data_D_OUT[33:32] != 2'd2;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response)
	begin
	  v__h4994 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  (TASK_testplusargs___d172 ||
	   TASK_testplusargs___d173 && TASK_testplusargs___d174))
	$write("[%10d", v__h4994, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  (TASK_testplusargs___d172 ||
	   TASK_testplusargs___d173 && TASK_testplusargs___d174))
	$write("CORE : Memory Read Response ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  (TASK_testplusargs___d172 ||
	   TASK_testplusargs___d173 && TASK_testplusargs___d174))
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d178)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d180)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d182)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d187)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  (TASK_testplusargs___d172 ||
	   TASK_testplusargs___d173 && TASK_testplusargs___d174))
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  (TASK_testplusargs___d172 ||
	   TASK_testplusargs___d173 && TASK_testplusargs___d174))
	$write("'h%h", memory_xactor_f_rd_data_D_OUT[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  (TASK_testplusargs___d172 ||
	   TASK_testplusargs___d173 && TASK_testplusargs___d174))
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  (TASK_testplusargs___d172 ||
	   TASK_testplusargs___d173 && TASK_testplusargs___d174))
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  (TASK_testplusargs___d172 ||
	   TASK_testplusargs___d173 && TASK_testplusargs___d174))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response)
	begin
	  TASK_testplusargs___d197 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response)
	begin
	  TASK_testplusargs___d198 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response)
	begin
	  TASK_testplusargs___d199 = $test$plusargs("l0");
	  #0;
	end
    TASK_testplusargs_97_OR_TASK_testplusargs_98_A_ETC___d203 =
	(TASK_testplusargs___d197 ||
	 TASK_testplusargs___d198 && TASK_testplusargs___d199) &&
	memory_xactor_f_wr_resp_D_OUT == 2'd0;
    TASK_testplusargs_97_OR_TASK_testplusargs_98_A_ETC___d205 =
	(TASK_testplusargs___d197 ||
	 TASK_testplusargs___d198 && TASK_testplusargs___d199) &&
	memory_xactor_f_wr_resp_D_OUT == 2'd1;
    TASK_testplusargs_97_OR_TASK_testplusargs_98_A_ETC___d207 =
	(TASK_testplusargs___d197 ||
	 TASK_testplusargs___d198 && TASK_testplusargs___d199) &&
	memory_xactor_f_wr_resp_D_OUT == 2'd2;
    TASK_testplusargs_97_OR_TASK_testplusargs_98_A_ETC___d212 =
	(TASK_testplusargs___d197 ||
	 TASK_testplusargs___d198 && TASK_testplusargs___d199) &&
	memory_xactor_f_wr_resp_D_OUT != 2'd0 &&
	memory_xactor_f_wr_resp_D_OUT != 2'd1 &&
	memory_xactor_f_wr_resp_D_OUT != 2'd2;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response)
	begin
	  v__h5267 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  (TASK_testplusargs___d197 ||
	   TASK_testplusargs___d198 && TASK_testplusargs___d199))
	$write("[%10d", v__h5267, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  (TASK_testplusargs___d197 ||
	   TASK_testplusargs___d198 && TASK_testplusargs___d199))
	$write("CORE : Memory Write Response ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  (TASK_testplusargs___d197 ||
	   TASK_testplusargs___d198 && TASK_testplusargs___d199))
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  TASK_testplusargs_97_OR_TASK_testplusargs_98_A_ETC___d203)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  TASK_testplusargs_97_OR_TASK_testplusargs_98_A_ETC___d205)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  TASK_testplusargs_97_OR_TASK_testplusargs_98_A_ETC___d207)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  TASK_testplusargs_97_OR_TASK_testplusargs_98_A_ETC___d212)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  (TASK_testplusargs___d197 ||
	   TASK_testplusargs___d198 && TASK_testplusargs___d199))
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  (TASK_testplusargs___d197 ||
	   TASK_testplusargs___d198 && TASK_testplusargs___d199))
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  (TASK_testplusargs___d197 ||
	   TASK_testplusargs___d198 && TASK_testplusargs___d199))
	$write("\n");
  end
  // synopsys translate_on
endmodule  // mkeclass_axi4lite

