

================================================================
== Vitis HLS Report for 'maxpool_CIF_0_3'
================================================================
* Date:           Mon Oct 28 11:12:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxpool_CIF_0_3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_155_4_VITIS_LOOP_156_5   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_157_6_VITIS_LOOP_158_7  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 84
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 77 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 84 
77 --> 78 
78 --> 79 84 
79 --> 80 83 
80 --> 81 
81 --> 82 
82 --> 79 
83 --> 78 
84 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%buf = alloca i64 1" [maxPool_3.cpp:135]   --->   Operation 85 'alloca' 'buf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%buf_1 = alloca i64 1" [maxPool_3.cpp:135]   --->   Operation 86 'alloca' 'buf_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%buf_2 = alloca i64 1" [maxPool_3.cpp:135]   --->   Operation 87 'alloca' 'buf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%buf_3 = alloca i64 1" [maxPool_3.cpp:135]   --->   Operation 88 'alloca' 'buf_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%acc = alloca i64 1" [maxPool_3.cpp:137]   --->   Operation 89 'alloca' 'acc' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_3.cpp:86]   --->   Operation 90 'read' 'in_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%valIn_data = trunc i64 %in_r_read" [maxPool_3.cpp:86]   --->   Operation 91 'trunc' 'valIn_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (1.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read" [maxPool_3.cpp:88]   --->   Operation 92 'write' 'write_ln88' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 2.00>
ST_2 : Operation 93 [1/2] (1.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read" [maxPool_3.cpp:88]   --->   Operation 93 'write' 'write_ln88' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 94 [1/1] (1.00ns)   --->   "%in_r_read_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_3.cpp:90]   --->   Operation 94 'read' 'in_r_read_1' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%valIn_data_1 = trunc i64 %in_r_read_1" [maxPool_3.cpp:90]   --->   Operation 95 'trunc' 'valIn_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (1.00ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_1" [maxPool_3.cpp:92]   --->   Operation 96 'write' 'write_ln92' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 97 [1/2] (1.00ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_1" [maxPool_3.cpp:92]   --->   Operation 97 'write' 'write_ln92' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 98 [1/1] (1.00ns)   --->   "%in_r_read_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_3.cpp:94]   --->   Operation 98 'read' 'in_r_read_2' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%valIn_data_2 = trunc i64 %in_r_read_2" [maxPool_3.cpp:94]   --->   Operation 99 'trunc' 'valIn_data_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (1.00ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_2" [maxPool_3.cpp:96]   --->   Operation 100 'write' 'write_ln96' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.00>
ST_4 : Operation 101 [1/2] (1.00ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_2" [maxPool_3.cpp:96]   --->   Operation 101 'write' 'write_ln96' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 102 [1/1] (1.00ns)   --->   "%in_r_read_3 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_3.cpp:98]   --->   Operation 102 'read' 'in_r_read_3' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%valIn_data_3 = trunc i64 %in_r_read_3" [maxPool_3.cpp:98]   --->   Operation 103 'trunc' 'valIn_data_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (1.00ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_3" [maxPool_3.cpp:100]   --->   Operation 104 'write' 'write_ln100' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.00>
ST_5 : Operation 105 [1/2] (1.00ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_3" [maxPool_3.cpp:100]   --->   Operation 105 'write' 'write_ln100' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 106 [1/1] (1.00ns)   --->   "%in_r_read_4 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_3.cpp:102]   --->   Operation 106 'read' 'in_r_read_4' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 107 [2/2] (1.00ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_4" [maxPool_3.cpp:104]   --->   Operation 107 'write' 'write_ln104' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.00>
ST_6 : Operation 108 [1/2] (1.00ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_4" [maxPool_3.cpp:104]   --->   Operation 108 'write' 'write_ln104' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 109 [1/1] (1.00ns)   --->   "%in_r_read_5 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_3.cpp:106]   --->   Operation 109 'read' 'in_r_read_5' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%valIn_data_4 = trunc i64 %in_r_read_5" [maxPool_3.cpp:106]   --->   Operation 110 'trunc' 'valIn_data_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (1.00ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_5" [maxPool_3.cpp:108]   --->   Operation 111 'write' 'write_ln108' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.00>
ST_7 : Operation 112 [1/2] (1.00ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_5" [maxPool_3.cpp:108]   --->   Operation 112 'write' 'write_ln108' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 113 [1/1] (1.00ns)   --->   "%in_r_read_6 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_3.cpp:110]   --->   Operation 113 'read' 'in_r_read_6' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%valIn_data_5 = trunc i64 %in_r_read_6" [maxPool_3.cpp:110]   --->   Operation 114 'trunc' 'valIn_data_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [2/2] (1.00ns)   --->   "%write_ln112 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_6" [maxPool_3.cpp:112]   --->   Operation 115 'write' 'write_ln112' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 2.00>
ST_8 : Operation 116 [1/2] (1.00ns)   --->   "%write_ln112 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_6" [maxPool_3.cpp:112]   --->   Operation 116 'write' 'write_ln112' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 117 [1/1] (1.00ns)   --->   "%in_r_read_7 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_3.cpp:114]   --->   Operation 117 'read' 'in_r_read_7' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 118 [2/2] (1.00ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_7" [maxPool_3.cpp:116]   --->   Operation 118 'write' 'write_ln116' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 2.55>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%spectopmodule_ln77 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [maxPool_3.cpp:77]   --->   Operation 119 'spectopmodule' 'spectopmodule_ln77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln77 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0" [maxPool_3.cpp:77]   --->   Operation 120 'specinterface' 'specinterface_ln77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_r"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_r"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/2] (1.00ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_7" [maxPool_3.cpp:116]   --->   Operation 125 'write' 'write_ln116' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 126 [1/1] (2.55ns)   --->   "%icmp_ln125 = icmp_eq  i32 %valIn_data, i32 3" [maxPool_3.cpp:125]   --->   Operation 126 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %if.end, void %if.then" [maxPool_3.cpp:125]   --->   Operation 127 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln127 = store i32 %valIn_data_4, i32 %IFMCH_curr" [maxPool_3.cpp:127]   --->   Operation 128 'store' 'store_ln127' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln128 = store i32 %valIn_data_5, i32 %IFMDim_curr" [maxPool_3.cpp:128]   --->   Operation 129 'store' 'store_ln128' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln130 = br void %if.end" [maxPool_3.cpp:130]   --->   Operation 130 'br' 'br_ln130' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 131 [2/2] (0.00ns)   --->   "%call_ln0 = call void @maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf"   --->   Operation 131 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 0" [maxPool_3.cpp:149]   --->   Operation 132 'getelementptr' 'acc_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr" [maxPool_3.cpp:149]   --->   Operation 133 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 134 [1/1] (2.55ns)   --->   "%icmp_ln153 = icmp_eq  i32 %valIn_data, i32 0" [maxPool_3.cpp:153]   --->   Operation 134 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln0 = call void @maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf"   --->   Operation 135 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%acc_addr_1 = getelementptr i32 %acc, i64 0, i64 1" [maxPool_3.cpp:149]   --->   Operation 136 'getelementptr' 'acc_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_1" [maxPool_3.cpp:149]   --->   Operation 137 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%acc_addr_2 = getelementptr i32 %acc, i64 0, i64 2" [maxPool_3.cpp:149]   --->   Operation 138 'getelementptr' 'acc_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_2" [maxPool_3.cpp:149]   --->   Operation 139 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%acc_addr_3 = getelementptr i32 %acc, i64 0, i64 3" [maxPool_3.cpp:149]   --->   Operation 140 'getelementptr' 'acc_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_3" [maxPool_3.cpp:149]   --->   Operation 141 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%acc_addr_4 = getelementptr i32 %acc, i64 0, i64 4" [maxPool_3.cpp:149]   --->   Operation 142 'getelementptr' 'acc_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_4" [maxPool_3.cpp:149]   --->   Operation 143 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%acc_addr_5 = getelementptr i32 %acc, i64 0, i64 5" [maxPool_3.cpp:149]   --->   Operation 144 'getelementptr' 'acc_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_5" [maxPool_3.cpp:149]   --->   Operation 145 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%acc_addr_6 = getelementptr i32 %acc, i64 0, i64 6" [maxPool_3.cpp:149]   --->   Operation 146 'getelementptr' 'acc_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_6" [maxPool_3.cpp:149]   --->   Operation 147 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%acc_addr_7 = getelementptr i32 %acc, i64 0, i64 7" [maxPool_3.cpp:149]   --->   Operation 148 'getelementptr' 'acc_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_7" [maxPool_3.cpp:149]   --->   Operation 149 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%acc_addr_8 = getelementptr i32 %acc, i64 0, i64 8" [maxPool_3.cpp:149]   --->   Operation 150 'getelementptr' 'acc_addr_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_8" [maxPool_3.cpp:149]   --->   Operation 151 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%acc_addr_9 = getelementptr i32 %acc, i64 0, i64 9" [maxPool_3.cpp:149]   --->   Operation 152 'getelementptr' 'acc_addr_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_9" [maxPool_3.cpp:149]   --->   Operation 153 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%acc_addr_10 = getelementptr i32 %acc, i64 0, i64 10" [maxPool_3.cpp:149]   --->   Operation 154 'getelementptr' 'acc_addr_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_10" [maxPool_3.cpp:149]   --->   Operation 155 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%acc_addr_11 = getelementptr i32 %acc, i64 0, i64 11" [maxPool_3.cpp:149]   --->   Operation 156 'getelementptr' 'acc_addr_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_11" [maxPool_3.cpp:149]   --->   Operation 157 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%acc_addr_12 = getelementptr i32 %acc, i64 0, i64 12" [maxPool_3.cpp:149]   --->   Operation 158 'getelementptr' 'acc_addr_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_12" [maxPool_3.cpp:149]   --->   Operation 159 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%acc_addr_13 = getelementptr i32 %acc, i64 0, i64 13" [maxPool_3.cpp:149]   --->   Operation 160 'getelementptr' 'acc_addr_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_13" [maxPool_3.cpp:149]   --->   Operation 161 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%acc_addr_14 = getelementptr i32 %acc, i64 0, i64 14" [maxPool_3.cpp:149]   --->   Operation 162 'getelementptr' 'acc_addr_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_14" [maxPool_3.cpp:149]   --->   Operation 163 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%acc_addr_15 = getelementptr i32 %acc, i64 0, i64 15" [maxPool_3.cpp:149]   --->   Operation 164 'getelementptr' 'acc_addr_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_15" [maxPool_3.cpp:149]   --->   Operation 165 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%acc_addr_16 = getelementptr i32 %acc, i64 0, i64 16" [maxPool_3.cpp:149]   --->   Operation 166 'getelementptr' 'acc_addr_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_16" [maxPool_3.cpp:149]   --->   Operation 167 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%acc_addr_17 = getelementptr i32 %acc, i64 0, i64 17" [maxPool_3.cpp:149]   --->   Operation 168 'getelementptr' 'acc_addr_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_17" [maxPool_3.cpp:149]   --->   Operation 169 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 2.32>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "%acc_addr_18 = getelementptr i32 %acc, i64 0, i64 18" [maxPool_3.cpp:149]   --->   Operation 170 'getelementptr' 'acc_addr_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_18" [maxPool_3.cpp:149]   --->   Operation 171 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 27> <Delay = 2.32>
ST_28 : Operation 172 [1/1] (0.00ns)   --->   "%acc_addr_19 = getelementptr i32 %acc, i64 0, i64 19" [maxPool_3.cpp:149]   --->   Operation 172 'getelementptr' 'acc_addr_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_19" [maxPool_3.cpp:149]   --->   Operation 173 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 28> <Delay = 2.32>
ST_29 : Operation 174 [1/1] (0.00ns)   --->   "%acc_addr_20 = getelementptr i32 %acc, i64 0, i64 20" [maxPool_3.cpp:149]   --->   Operation 174 'getelementptr' 'acc_addr_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 175 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_20" [maxPool_3.cpp:149]   --->   Operation 175 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 2.32>
ST_30 : Operation 176 [1/1] (0.00ns)   --->   "%acc_addr_21 = getelementptr i32 %acc, i64 0, i64 21" [maxPool_3.cpp:149]   --->   Operation 176 'getelementptr' 'acc_addr_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 177 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_21" [maxPool_3.cpp:149]   --->   Operation 177 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 30> <Delay = 2.32>
ST_31 : Operation 178 [1/1] (0.00ns)   --->   "%acc_addr_22 = getelementptr i32 %acc, i64 0, i64 22" [maxPool_3.cpp:149]   --->   Operation 178 'getelementptr' 'acc_addr_22' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 179 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_22" [maxPool_3.cpp:149]   --->   Operation 179 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 31> <Delay = 2.32>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "%acc_addr_23 = getelementptr i32 %acc, i64 0, i64 23" [maxPool_3.cpp:149]   --->   Operation 180 'getelementptr' 'acc_addr_23' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_23" [maxPool_3.cpp:149]   --->   Operation 181 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 32> <Delay = 2.32>
ST_33 : Operation 182 [1/1] (0.00ns)   --->   "%acc_addr_24 = getelementptr i32 %acc, i64 0, i64 24" [maxPool_3.cpp:149]   --->   Operation 182 'getelementptr' 'acc_addr_24' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 183 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_24" [maxPool_3.cpp:149]   --->   Operation 183 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 2.32>
ST_34 : Operation 184 [1/1] (0.00ns)   --->   "%acc_addr_25 = getelementptr i32 %acc, i64 0, i64 25" [maxPool_3.cpp:149]   --->   Operation 184 'getelementptr' 'acc_addr_25' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 185 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_25" [maxPool_3.cpp:149]   --->   Operation 185 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 34> <Delay = 2.32>
ST_35 : Operation 186 [1/1] (0.00ns)   --->   "%acc_addr_26 = getelementptr i32 %acc, i64 0, i64 26" [maxPool_3.cpp:149]   --->   Operation 186 'getelementptr' 'acc_addr_26' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 187 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_26" [maxPool_3.cpp:149]   --->   Operation 187 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 36 <SV = 35> <Delay = 2.32>
ST_36 : Operation 188 [1/1] (0.00ns)   --->   "%acc_addr_27 = getelementptr i32 %acc, i64 0, i64 27" [maxPool_3.cpp:149]   --->   Operation 188 'getelementptr' 'acc_addr_27' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_27" [maxPool_3.cpp:149]   --->   Operation 189 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 37 <SV = 36> <Delay = 2.32>
ST_37 : Operation 190 [1/1] (0.00ns)   --->   "%acc_addr_28 = getelementptr i32 %acc, i64 0, i64 28" [maxPool_3.cpp:149]   --->   Operation 190 'getelementptr' 'acc_addr_28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 191 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_28" [maxPool_3.cpp:149]   --->   Operation 191 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 38 <SV = 37> <Delay = 2.32>
ST_38 : Operation 192 [1/1] (0.00ns)   --->   "%acc_addr_29 = getelementptr i32 %acc, i64 0, i64 29" [maxPool_3.cpp:149]   --->   Operation 192 'getelementptr' 'acc_addr_29' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 193 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_29" [maxPool_3.cpp:149]   --->   Operation 193 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 39 <SV = 38> <Delay = 2.32>
ST_39 : Operation 194 [1/1] (0.00ns)   --->   "%acc_addr_30 = getelementptr i32 %acc, i64 0, i64 30" [maxPool_3.cpp:149]   --->   Operation 194 'getelementptr' 'acc_addr_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 195 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_30" [maxPool_3.cpp:149]   --->   Operation 195 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 40 <SV = 39> <Delay = 2.32>
ST_40 : Operation 196 [1/1] (0.00ns)   --->   "%acc_addr_31 = getelementptr i32 %acc, i64 0, i64 31" [maxPool_3.cpp:149]   --->   Operation 196 'getelementptr' 'acc_addr_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 197 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_31" [maxPool_3.cpp:149]   --->   Operation 197 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 41 <SV = 40> <Delay = 2.32>
ST_41 : Operation 198 [1/1] (0.00ns)   --->   "%acc_addr_32 = getelementptr i32 %acc, i64 0, i64 32" [maxPool_3.cpp:149]   --->   Operation 198 'getelementptr' 'acc_addr_32' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 199 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_32" [maxPool_3.cpp:149]   --->   Operation 199 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 41> <Delay = 2.32>
ST_42 : Operation 200 [1/1] (0.00ns)   --->   "%acc_addr_33 = getelementptr i32 %acc, i64 0, i64 33" [maxPool_3.cpp:149]   --->   Operation 200 'getelementptr' 'acc_addr_33' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 201 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_33" [maxPool_3.cpp:149]   --->   Operation 201 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 43 <SV = 42> <Delay = 2.32>
ST_43 : Operation 202 [1/1] (0.00ns)   --->   "%acc_addr_34 = getelementptr i32 %acc, i64 0, i64 34" [maxPool_3.cpp:149]   --->   Operation 202 'getelementptr' 'acc_addr_34' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 203 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_34" [maxPool_3.cpp:149]   --->   Operation 203 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 44 <SV = 43> <Delay = 2.32>
ST_44 : Operation 204 [1/1] (0.00ns)   --->   "%acc_addr_35 = getelementptr i32 %acc, i64 0, i64 35" [maxPool_3.cpp:149]   --->   Operation 204 'getelementptr' 'acc_addr_35' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 205 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_35" [maxPool_3.cpp:149]   --->   Operation 205 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 45 <SV = 44> <Delay = 2.32>
ST_45 : Operation 206 [1/1] (0.00ns)   --->   "%acc_addr_36 = getelementptr i32 %acc, i64 0, i64 36" [maxPool_3.cpp:149]   --->   Operation 206 'getelementptr' 'acc_addr_36' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 207 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_36" [maxPool_3.cpp:149]   --->   Operation 207 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 46 <SV = 45> <Delay = 2.32>
ST_46 : Operation 208 [1/1] (0.00ns)   --->   "%acc_addr_37 = getelementptr i32 %acc, i64 0, i64 37" [maxPool_3.cpp:149]   --->   Operation 208 'getelementptr' 'acc_addr_37' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 209 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_37" [maxPool_3.cpp:149]   --->   Operation 209 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 46> <Delay = 2.32>
ST_47 : Operation 210 [1/1] (0.00ns)   --->   "%acc_addr_38 = getelementptr i32 %acc, i64 0, i64 38" [maxPool_3.cpp:149]   --->   Operation 210 'getelementptr' 'acc_addr_38' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 211 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_38" [maxPool_3.cpp:149]   --->   Operation 211 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 48 <SV = 47> <Delay = 2.32>
ST_48 : Operation 212 [1/1] (0.00ns)   --->   "%acc_addr_39 = getelementptr i32 %acc, i64 0, i64 39" [maxPool_3.cpp:149]   --->   Operation 212 'getelementptr' 'acc_addr_39' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 213 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_39" [maxPool_3.cpp:149]   --->   Operation 213 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 49 <SV = 48> <Delay = 2.32>
ST_49 : Operation 214 [1/1] (0.00ns)   --->   "%acc_addr_40 = getelementptr i32 %acc, i64 0, i64 40" [maxPool_3.cpp:149]   --->   Operation 214 'getelementptr' 'acc_addr_40' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 215 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_40" [maxPool_3.cpp:149]   --->   Operation 215 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 50 <SV = 49> <Delay = 2.32>
ST_50 : Operation 216 [1/1] (0.00ns)   --->   "%acc_addr_41 = getelementptr i32 %acc, i64 0, i64 41" [maxPool_3.cpp:149]   --->   Operation 216 'getelementptr' 'acc_addr_41' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 217 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_41" [maxPool_3.cpp:149]   --->   Operation 217 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 51 <SV = 50> <Delay = 2.32>
ST_51 : Operation 218 [1/1] (0.00ns)   --->   "%acc_addr_42 = getelementptr i32 %acc, i64 0, i64 42" [maxPool_3.cpp:149]   --->   Operation 218 'getelementptr' 'acc_addr_42' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 219 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_42" [maxPool_3.cpp:149]   --->   Operation 219 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 52 <SV = 51> <Delay = 2.32>
ST_52 : Operation 220 [1/1] (0.00ns)   --->   "%acc_addr_43 = getelementptr i32 %acc, i64 0, i64 43" [maxPool_3.cpp:149]   --->   Operation 220 'getelementptr' 'acc_addr_43' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 221 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_43" [maxPool_3.cpp:149]   --->   Operation 221 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 53 <SV = 52> <Delay = 2.32>
ST_53 : Operation 222 [1/1] (0.00ns)   --->   "%acc_addr_44 = getelementptr i32 %acc, i64 0, i64 44" [maxPool_3.cpp:149]   --->   Operation 222 'getelementptr' 'acc_addr_44' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 223 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_44" [maxPool_3.cpp:149]   --->   Operation 223 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 54 <SV = 53> <Delay = 2.32>
ST_54 : Operation 224 [1/1] (0.00ns)   --->   "%acc_addr_45 = getelementptr i32 %acc, i64 0, i64 45" [maxPool_3.cpp:149]   --->   Operation 224 'getelementptr' 'acc_addr_45' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 225 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_45" [maxPool_3.cpp:149]   --->   Operation 225 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 55 <SV = 54> <Delay = 2.32>
ST_55 : Operation 226 [1/1] (0.00ns)   --->   "%acc_addr_46 = getelementptr i32 %acc, i64 0, i64 46" [maxPool_3.cpp:149]   --->   Operation 226 'getelementptr' 'acc_addr_46' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 227 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_46" [maxPool_3.cpp:149]   --->   Operation 227 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 56 <SV = 55> <Delay = 2.32>
ST_56 : Operation 228 [1/1] (0.00ns)   --->   "%acc_addr_47 = getelementptr i32 %acc, i64 0, i64 47" [maxPool_3.cpp:149]   --->   Operation 228 'getelementptr' 'acc_addr_47' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 229 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_47" [maxPool_3.cpp:149]   --->   Operation 229 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 57 <SV = 56> <Delay = 2.32>
ST_57 : Operation 230 [1/1] (0.00ns)   --->   "%acc_addr_48 = getelementptr i32 %acc, i64 0, i64 48" [maxPool_3.cpp:149]   --->   Operation 230 'getelementptr' 'acc_addr_48' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 231 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_48" [maxPool_3.cpp:149]   --->   Operation 231 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 58 <SV = 57> <Delay = 2.32>
ST_58 : Operation 232 [1/1] (0.00ns)   --->   "%acc_addr_49 = getelementptr i32 %acc, i64 0, i64 49" [maxPool_3.cpp:149]   --->   Operation 232 'getelementptr' 'acc_addr_49' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 233 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_49" [maxPool_3.cpp:149]   --->   Operation 233 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 59 <SV = 58> <Delay = 2.32>
ST_59 : Operation 234 [1/1] (0.00ns)   --->   "%acc_addr_50 = getelementptr i32 %acc, i64 0, i64 50" [maxPool_3.cpp:149]   --->   Operation 234 'getelementptr' 'acc_addr_50' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 235 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_50" [maxPool_3.cpp:149]   --->   Operation 235 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 60 <SV = 59> <Delay = 2.32>
ST_60 : Operation 236 [1/1] (0.00ns)   --->   "%acc_addr_51 = getelementptr i32 %acc, i64 0, i64 51" [maxPool_3.cpp:149]   --->   Operation 236 'getelementptr' 'acc_addr_51' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 237 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_51" [maxPool_3.cpp:149]   --->   Operation 237 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 61 <SV = 60> <Delay = 2.32>
ST_61 : Operation 238 [1/1] (0.00ns)   --->   "%acc_addr_52 = getelementptr i32 %acc, i64 0, i64 52" [maxPool_3.cpp:149]   --->   Operation 238 'getelementptr' 'acc_addr_52' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 239 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_52" [maxPool_3.cpp:149]   --->   Operation 239 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 62 <SV = 61> <Delay = 2.32>
ST_62 : Operation 240 [1/1] (0.00ns)   --->   "%acc_addr_53 = getelementptr i32 %acc, i64 0, i64 53" [maxPool_3.cpp:149]   --->   Operation 240 'getelementptr' 'acc_addr_53' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 241 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_53" [maxPool_3.cpp:149]   --->   Operation 241 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 63 <SV = 62> <Delay = 2.32>
ST_63 : Operation 242 [1/1] (0.00ns)   --->   "%acc_addr_54 = getelementptr i32 %acc, i64 0, i64 54" [maxPool_3.cpp:149]   --->   Operation 242 'getelementptr' 'acc_addr_54' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 243 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_54" [maxPool_3.cpp:149]   --->   Operation 243 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 64 <SV = 63> <Delay = 2.32>
ST_64 : Operation 244 [1/1] (0.00ns)   --->   "%acc_addr_55 = getelementptr i32 %acc, i64 0, i64 55" [maxPool_3.cpp:149]   --->   Operation 244 'getelementptr' 'acc_addr_55' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 245 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_55" [maxPool_3.cpp:149]   --->   Operation 245 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 65 <SV = 64> <Delay = 2.32>
ST_65 : Operation 246 [1/1] (0.00ns)   --->   "%acc_addr_56 = getelementptr i32 %acc, i64 0, i64 56" [maxPool_3.cpp:149]   --->   Operation 246 'getelementptr' 'acc_addr_56' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 247 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_56" [maxPool_3.cpp:149]   --->   Operation 247 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 66 <SV = 65> <Delay = 2.32>
ST_66 : Operation 248 [1/1] (0.00ns)   --->   "%acc_addr_57 = getelementptr i32 %acc, i64 0, i64 57" [maxPool_3.cpp:149]   --->   Operation 248 'getelementptr' 'acc_addr_57' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 249 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_57" [maxPool_3.cpp:149]   --->   Operation 249 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 67 <SV = 66> <Delay = 2.32>
ST_67 : Operation 250 [1/1] (0.00ns)   --->   "%acc_addr_58 = getelementptr i32 %acc, i64 0, i64 58" [maxPool_3.cpp:149]   --->   Operation 250 'getelementptr' 'acc_addr_58' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 251 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_58" [maxPool_3.cpp:149]   --->   Operation 251 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 68 <SV = 67> <Delay = 2.32>
ST_68 : Operation 252 [1/1] (0.00ns)   --->   "%acc_addr_59 = getelementptr i32 %acc, i64 0, i64 59" [maxPool_3.cpp:149]   --->   Operation 252 'getelementptr' 'acc_addr_59' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 253 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_59" [maxPool_3.cpp:149]   --->   Operation 253 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 69 <SV = 68> <Delay = 2.32>
ST_69 : Operation 254 [1/1] (0.00ns)   --->   "%acc_addr_60 = getelementptr i32 %acc, i64 0, i64 60" [maxPool_3.cpp:149]   --->   Operation 254 'getelementptr' 'acc_addr_60' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 255 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_60" [maxPool_3.cpp:149]   --->   Operation 255 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 70 <SV = 69> <Delay = 2.32>
ST_70 : Operation 256 [1/1] (0.00ns)   --->   "%acc_addr_61 = getelementptr i32 %acc, i64 0, i64 61" [maxPool_3.cpp:149]   --->   Operation 256 'getelementptr' 'acc_addr_61' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 257 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_61" [maxPool_3.cpp:149]   --->   Operation 257 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 71 <SV = 70> <Delay = 2.32>
ST_71 : Operation 258 [1/1] (0.00ns)   --->   "%acc_addr_62 = getelementptr i32 %acc, i64 0, i64 62" [maxPool_3.cpp:149]   --->   Operation 258 'getelementptr' 'acc_addr_62' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 259 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_62" [maxPool_3.cpp:149]   --->   Operation 259 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 72 <SV = 71> <Delay = 12.5>
ST_72 : Operation 260 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615" [maxPool_3.cpp:136]   --->   Operation 260 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 261 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615" [maxPool_3.cpp:136]   --->   Operation 261 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 262 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615" [maxPool_3.cpp:136]   --->   Operation 262 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 263 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf, i64 666, i64 23, i64 18446744073709551615" [maxPool_3.cpp:136]   --->   Operation 263 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 264 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615" [maxPool_3.cpp:138]   --->   Operation 264 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 265 [1/1] (0.00ns)   --->   "%acc_addr_63 = getelementptr i32 %acc, i64 0, i64 63" [maxPool_3.cpp:149]   --->   Operation 265 'getelementptr' 'acc_addr_63' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 266 [1/1] (2.32ns)   --->   "%store_ln149 = store i32 0, i6 %acc_addr_63" [maxPool_3.cpp:149]   --->   Operation 266 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %fpga_resource_hint.if.else160.2, void %if.then50" [maxPool_3.cpp:153]   --->   Operation 267 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 268 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_data_4, i32 %valIn_data_2" [maxPool_3.cpp:208]   --->   Operation 268 'mul' 'KER_size_0' <Predicate = (!icmp_ln153)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 269 [1/1] (0.00ns)   --->   "%specfucore_ln211 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [maxPool_3.cpp:211]   --->   Operation 269 'specfucore' 'specfucore_ln211' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_72 : Operation 270 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 270 'wait' 'empty_16' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_72 : Operation 271 [1/1] (0.00ns)   --->   "%yp = alloca i32 1" [maxPool_3.cpp:156]   --->   Operation 271 'alloca' 'yp' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_72 : Operation 272 [1/1] (0.00ns)   --->   "%num_img = alloca i32 1" [maxPool_3.cpp:155]   --->   Operation 272 'alloca' 'num_img' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_72 : Operation 273 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 273 'alloca' 'indvar_flatten20' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_72 : Operation 274 [1/1] (0.00ns)   --->   "%IFMDim_curr_load = load i32 %IFMDim_curr" [maxPool_3.cpp:154]   --->   Operation 274 'load' 'IFMDim_curr_load' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_72 : Operation 275 [1/1] (0.00ns)   --->   "%pool_out_bound = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %IFMDim_curr_load, i32 1, i32 31" [maxPool_3.cpp:154]   --->   Operation 275 'partselect' 'pool_out_bound' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_72 : Operation 276 [1/1] (0.00ns)   --->   "%IFMCH_curr_load = load i32 %IFMCH_curr"   --->   Operation 276 'load' 'IFMCH_curr_load' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_72 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln154_1 = zext i31 %pool_out_bound" [maxPool_3.cpp:154]   --->   Operation 277 'zext' 'zext_ln154_1' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_72 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln154_2 = zext i32 %IFMCH_curr_load" [maxPool_3.cpp:154]   --->   Operation 278 'zext' 'zext_ln154_2' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_72 : Operation 279 [2/2] (6.91ns)   --->   "%mul_ln154 = mul i63 %zext_ln154_1, i63 %zext_ln154_2" [maxPool_3.cpp:154]   --->   Operation 279 'mul' 'mul_ln154' <Predicate = (icmp_ln153)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln154_3 = zext i32 %valIn_data_1" [maxPool_3.cpp:154]   --->   Operation 280 'zext' 'zext_ln154_3' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_72 : Operation 281 [2/2] (6.91ns)   --->   "%mul_ln154_1 = mul i63 %zext_ln154_3, i63 %zext_ln154_1" [maxPool_3.cpp:154]   --->   Operation 281 'mul' 'mul_ln154_1' <Predicate = (icmp_ln153)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 282 [1/1] (1.58ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten20"   --->   Operation 282 'store' 'store_ln0' <Predicate = (icmp_ln153)> <Delay = 1.58>
ST_72 : Operation 283 [1/1] (1.58ns)   --->   "%store_ln155 = store i32 0, i32 %num_img" [maxPool_3.cpp:155]   --->   Operation 283 'store' 'store_ln155' <Predicate = (icmp_ln153)> <Delay = 1.58>
ST_72 : Operation 284 [1/1] (1.58ns)   --->   "%store_ln156 = store i31 0, i31 %yp" [maxPool_3.cpp:156]   --->   Operation 284 'store' 'store_ln156' <Predicate = (icmp_ln153)> <Delay = 1.58>

State 73 <SV = 72> <Delay = 12.5>
ST_73 : Operation 285 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %KER_size_0, i32 %valIn_data_2" [maxPool_3.cpp:209]   --->   Operation 285 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 286 [1/1] (0.00ns)   --->   "%specfucore_ln212 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [maxPool_3.cpp:212]   --->   Operation 286 'specfucore' 'specfucore_ln212' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 12.5>
ST_74 : Operation 287 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %KER_size_1, i32 %valIn_data_3" [maxPool_3.cpp:210]   --->   Operation 287 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 288 [1/1] (0.00ns)   --->   "%specfucore_ln213 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [maxPool_3.cpp:213]   --->   Operation 288 'specfucore' 'specfucore_ln213' <Predicate = true> <Delay = 0.00>

State 75 <SV = 74> <Delay = 4.14>
ST_75 : Operation 289 [2/2] (4.14ns)   --->   "%call_ln210 = call void @maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13, i32 %KER_bound, i64 %in_r, i64 %out_r" [maxPool_3.cpp:210]   --->   Operation 289 'call' 'call_ln210' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 0.00>
ST_76 : Operation 290 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [maxPool_3.cpp:208]   --->   Operation 290 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 291 [1/1] (0.00ns)   --->   "%rend11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin1" [maxPool_3.cpp:208]   --->   Operation 291 'specregionend' 'rend11' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 292 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [maxPool_3.cpp:209]   --->   Operation 292 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 293 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin8" [maxPool_3.cpp:209]   --->   Operation 293 'specregionend' 'rend9' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 294 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [maxPool_3.cpp:210]   --->   Operation 294 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 295 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [maxPool_3.cpp:210]   --->   Operation 295 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 296 [1/2] (0.00ns)   --->   "%call_ln210 = call void @maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13, i32 %KER_bound, i64 %in_r, i64 %out_r" [maxPool_3.cpp:210]   --->   Operation 296 'call' 'call_ln210' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end172"   --->   Operation 297 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 77 <SV = 72> <Delay = 6.91>
ST_77 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i31 %pool_out_bound" [maxPool_3.cpp:154]   --->   Operation 298 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 299 [1/1] (2.55ns)   --->   "%sub = add i32 %valIn_data_1, i32 4294967295" [maxPool_3.cpp:90]   --->   Operation 299 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 300 [1/1] (2.52ns)   --->   "%sub131 = add i32 %zext_ln154, i32 4294967295" [maxPool_3.cpp:154]   --->   Operation 300 'add' 'sub131' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 301 [1/1] (2.55ns)   --->   "%sub137 = add i32 %IFMCH_curr_load, i32 4294967295"   --->   Operation 301 'add' 'sub137' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %IFMCH_curr_load, i1 0" [maxPool_3.cpp:154]   --->   Operation 302 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %pool_out_bound, i1 0" [maxPool_3.cpp:154]   --->   Operation 303 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 304 [1/2] (6.91ns)   --->   "%mul_ln154 = mul i63 %zext_ln154_1, i63 %zext_ln154_2" [maxPool_3.cpp:154]   --->   Operation 304 'mul' 'mul_ln154' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 305 [1/2] (6.91ns)   --->   "%mul_ln154_1 = mul i63 %zext_ln154_3, i63 %zext_ln154_1" [maxPool_3.cpp:154]   --->   Operation 305 'mul' 'mul_ln154_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln155 = br void %VITIS_LOOP_157_6" [maxPool_3.cpp:155]   --->   Operation 306 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>

State 78 <SV = 73> <Delay = 6.09>
ST_78 : Operation 307 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i63 %indvar_flatten20" [maxPool_3.cpp:155]   --->   Operation 307 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 308 [1/1] (3.49ns)   --->   "%icmp_ln155 = icmp_eq  i63 %indvar_flatten20_load, i63 %mul_ln154_1" [maxPool_3.cpp:155]   --->   Operation 308 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 309 [1/1] (3.49ns)   --->   "%add_ln155 = add i63 %indvar_flatten20_load, i63 1" [maxPool_3.cpp:155]   --->   Operation 309 'add' 'add_ln155' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %for.inc157.loopexit, void %if.end172.loopexit" [maxPool_3.cpp:155]   --->   Operation 310 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 311 [1/1] (0.00ns)   --->   "%yp_load = load i31 %yp" [maxPool_3.cpp:156]   --->   Operation 311 'load' 'yp_load' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_78 : Operation 312 [1/1] (0.00ns)   --->   "%num_img_load = load i32 %num_img" [maxPool_3.cpp:155]   --->   Operation 312 'load' 'num_img_load' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_78 : Operation 313 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_155_4_VITIS_LOOP_156_5_str"   --->   Operation 313 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_78 : Operation 314 [1/1] (2.52ns)   --->   "%icmp_ln156 = icmp_eq  i31 %yp_load, i31 %pool_out_bound" [maxPool_3.cpp:156]   --->   Operation 314 'icmp' 'icmp_ln156' <Predicate = (!icmp_ln155)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 315 [1/1] (0.73ns)   --->   "%select_ln155 = select i1 %icmp_ln156, i31 0, i31 %yp_load" [maxPool_3.cpp:155]   --->   Operation 315 'select' 'select_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 316 [1/1] (2.55ns)   --->   "%add_ln155_1 = add i32 %num_img_load, i32 1" [maxPool_3.cpp:155]   --->   Operation 316 'add' 'add_ln155_1' <Predicate = (!icmp_ln155)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 317 [1/1] (2.55ns)   --->   "%cmp130_not_mid1 = icmp_ne  i32 %add_ln155_1, i32 %sub" [maxPool_3.cpp:155]   --->   Operation 317 'icmp' 'cmp130_not_mid1' <Predicate = (!icmp_ln155)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 318 [1/1] (2.55ns)   --->   "%cmp130_not29 = icmp_ne  i32 %num_img_load, i32 %sub" [maxPool_3.cpp:155]   --->   Operation 318 'icmp' 'cmp130_not29' <Predicate = (!icmp_ln155)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 319 [1/1] (0.99ns)   --->   "%select_ln155_1 = select i1 %icmp_ln156, i1 %cmp130_not_mid1, i1 %cmp130_not29" [maxPool_3.cpp:155]   --->   Operation 319 'select' 'select_ln155_1' <Predicate = (!icmp_ln155)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 320 [1/1] (0.69ns)   --->   "%select_ln155_2 = select i1 %icmp_ln156, i32 %add_ln155_1, i32 %num_img_load" [maxPool_3.cpp:155]   --->   Operation 320 'select' 'select_ln155_2' <Predicate = (!icmp_ln155)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i31 %select_ln155" [maxPool_3.cpp:156]   --->   Operation 321 'zext' 'zext_ln156' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_78 : Operation 322 [1/1] (1.58ns)   --->   "%br_ln157 = br void %VITIS_LOOP_160_8" [maxPool_3.cpp:157]   --->   Operation 322 'br' 'br_ln157' <Predicate = (!icmp_ln155)> <Delay = 1.58>
ST_78 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end172"   --->   Operation 323 'br' 'br_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>

State 79 <SV = 74> <Delay = 5.77>
ST_79 : Operation 324 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i32 0, void %for.inc157.loopexit, i32 %add_ln157, void %for.inc112" [maxPool_3.cpp:157]   --->   Operation 324 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 325 [1/1] (0.00ns)   --->   "%xp = phi i31 0, void %for.inc157.loopexit, i31 %add_ln158, void %for.inc112" [maxPool_3.cpp:158]   --->   Operation 325 'phi' 'xp' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 326 [1/1] (2.55ns)   --->   "%icmp_ln157 = icmp_eq  i32 %indvar_flatten6, i32 %tmp_5" [maxPool_3.cpp:157]   --->   Operation 326 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 327 [1/1] (2.55ns)   --->   "%add_ln157 = add i32 %indvar_flatten6, i32 1" [maxPool_3.cpp:157]   --->   Operation 327 'add' 'add_ln157' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc112, void %VITIS_LOOP_185_11" [maxPool_3.cpp:157]   --->   Operation 328 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 329 [1/1] (2.52ns)   --->   "%icmp_ln158 = icmp_eq  i31 %xp, i31 %pool_out_bound" [maxPool_3.cpp:158]   --->   Operation 329 'icmp' 'icmp_ln158' <Predicate = (!icmp_ln157)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 330 [1/1] (0.73ns)   --->   "%select_ln157 = select i1 %icmp_ln158, i31 0, i31 %xp" [maxPool_3.cpp:157]   --->   Operation 330 'select' 'select_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 331 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 331 'wait' 'empty' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_79 : Operation 332 [2/2] (1.00ns)   --->   "%call_ln154 = call void @maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9, i32 %IFMCH_curr_load, i33 %tmp_3, i64 %in_r, i32 %acc" [maxPool_3.cpp:154]   --->   Operation 332 'call' 'call_ln154' <Predicate = (!icmp_ln157)> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i31 %select_ln157" [maxPool_3.cpp:158]   --->   Operation 333 'trunc' 'trunc_ln158' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_79 : Operation 334 [1/1] (2.52ns)   --->   "%add_ln158 = add i31 %select_ln157, i31 1" [maxPool_3.cpp:158]   --->   Operation 334 'add' 'add_ln158' <Predicate = (!icmp_ln157)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 335 [1/1] (2.55ns)   --->   "%cmp132_not = icmp_ne  i32 %zext_ln156, i32 %sub131" [maxPool_3.cpp:156]   --->   Operation 335 'icmp' 'cmp132_not' <Predicate = (icmp_ln157)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 336 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 336 'wait' 'empty_15' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_79 : Operation 337 [2/2] (0.00ns)   --->   "%call_ln154 = call void @maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12, i32 %IFMCH_curr_load, i63 %mul_ln154, i32 %acc, i32 %sub131, i1 %cmp132_not, i1 %select_ln155_1, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i32 %sub137, i64 %out_r" [maxPool_3.cpp:154]   --->   Operation 337 'call' 'call_ln154' <Predicate = (icmp_ln157)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 338 [1/1] (2.52ns)   --->   "%yp_1 = add i31 %select_ln155, i31 1" [maxPool_3.cpp:156]   --->   Operation 338 'add' 'yp_1' <Predicate = (icmp_ln157)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 339 [1/1] (1.58ns)   --->   "%store_ln155 = store i63 %add_ln155, i63 %indvar_flatten20" [maxPool_3.cpp:155]   --->   Operation 339 'store' 'store_ln155' <Predicate = (icmp_ln157)> <Delay = 1.58>
ST_79 : Operation 340 [1/1] (1.58ns)   --->   "%store_ln155 = store i32 %select_ln155_2, i32 %num_img" [maxPool_3.cpp:155]   --->   Operation 340 'store' 'store_ln155' <Predicate = (icmp_ln157)> <Delay = 1.58>
ST_79 : Operation 341 [1/1] (1.58ns)   --->   "%store_ln156 = store i31 %yp_1, i31 %yp" [maxPool_3.cpp:156]   --->   Operation 341 'store' 'store_ln156' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 80 <SV = 75> <Delay = 0.00>
ST_80 : Operation 342 [1/2] (0.00ns)   --->   "%call_ln154 = call void @maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9, i32 %IFMCH_curr_load, i33 %tmp_3, i64 %in_r, i32 %acc" [maxPool_3.cpp:154]   --->   Operation 342 'call' 'call_ln154' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 76> <Delay = 1.86>
ST_81 : Operation 343 [2/2] (1.86ns)   --->   "%call_ln158 = call void @maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i2 %trunc_ln158, i32 %acc" [maxPool_3.cpp:158]   --->   Operation 343 'call' 'call_ln158' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 77> <Delay = 0.00>
ST_82 : Operation 344 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_157_6_VITIS_LOOP_158_7_str"   --->   Operation 344 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 345 [1/2] (0.00ns)   --->   "%call_ln158 = call void @maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i2 %trunc_ln158, i32 %acc" [maxPool_3.cpp:158]   --->   Operation 345 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln158 = br void %VITIS_LOOP_160_8" [maxPool_3.cpp:158]   --->   Operation 346 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>

State 83 <SV = 75> <Delay = 4.22>
ST_83 : Operation 347 [1/2] (4.22ns)   --->   "%call_ln154 = call void @maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12, i32 %IFMCH_curr_load, i63 %mul_ln154, i32 %acc, i32 %sub131, i1 %cmp132_not, i1 %select_ln155_1, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i32 %sub137, i64 %out_r" [maxPool_3.cpp:154]   --->   Operation 347 'call' 'call_ln154' <Predicate = true> <Delay = 4.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln156 = br void %VITIS_LOOP_157_6" [maxPool_3.cpp:156]   --->   Operation 348 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>

State 84 <SV = 76> <Delay = 0.00>
ST_84 : Operation 349 [1/1] (0.00ns)   --->   "%ret_ln221 = ret" [maxPool_3.cpp:221]   --->   Operation 349 'ret' 'ret_ln221' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read', maxPool_3.cpp:86) on port 'in_r' (maxPool_3.cpp:86) [16]  (1.000 ns)
	axis write operation ('write_ln88', maxPool_3.cpp:88) on port 'out_r' (maxPool_3.cpp:88) [18]  (1.000 ns)

 <State 2>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_1', maxPool_3.cpp:90) on port 'in_r' (maxPool_3.cpp:90) [19]  (1.000 ns)
	axis write operation ('write_ln92', maxPool_3.cpp:92) on port 'out_r' (maxPool_3.cpp:92) [21]  (1.000 ns)

 <State 3>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_2', maxPool_3.cpp:94) on port 'in_r' (maxPool_3.cpp:94) [22]  (1.000 ns)
	axis write operation ('write_ln96', maxPool_3.cpp:96) on port 'out_r' (maxPool_3.cpp:96) [24]  (1.000 ns)

 <State 4>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_3', maxPool_3.cpp:98) on port 'in_r' (maxPool_3.cpp:98) [25]  (1.000 ns)
	axis write operation ('write_ln100', maxPool_3.cpp:100) on port 'out_r' (maxPool_3.cpp:100) [27]  (1.000 ns)

 <State 5>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_4', maxPool_3.cpp:102) on port 'in_r' (maxPool_3.cpp:102) [28]  (1.000 ns)
	axis write operation ('write_ln104', maxPool_3.cpp:104) on port 'out_r' (maxPool_3.cpp:104) [29]  (1.000 ns)

 <State 6>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_5', maxPool_3.cpp:106) on port 'in_r' (maxPool_3.cpp:106) [30]  (1.000 ns)
	axis write operation ('write_ln108', maxPool_3.cpp:108) on port 'out_r' (maxPool_3.cpp:108) [32]  (1.000 ns)

 <State 7>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_6', maxPool_3.cpp:110) on port 'in_r' (maxPool_3.cpp:110) [33]  (1.000 ns)
	axis write operation ('write_ln112', maxPool_3.cpp:112) on port 'out_r' (maxPool_3.cpp:112) [35]  (1.000 ns)

 <State 8>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_7', maxPool_3.cpp:114) on port 'in_r' (maxPool_3.cpp:114) [36]  (1.000 ns)
	axis write operation ('write_ln116', maxPool_3.cpp:116) on port 'out_r' (maxPool_3.cpp:116) [37]  (1.000 ns)

 <State 9>: 2.552ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln125', maxPool_3.cpp:125) [38]  (2.552 ns)
	'store' operation 0 bit ('store_ln127', maxPool_3.cpp:127) of variable 'valIn.data', maxPool_3.cpp:106 on static variable 'IFMCH_curr' [41]  (0.000 ns)

 <State 10>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_1', maxPool_3.cpp:149) [53]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [54]  (2.322 ns)

 <State 11>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_2', maxPool_3.cpp:149) [55]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [56]  (2.322 ns)

 <State 12>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_3', maxPool_3.cpp:149) [57]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [58]  (2.322 ns)

 <State 13>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_4', maxPool_3.cpp:149) [59]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [60]  (2.322 ns)

 <State 14>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_5', maxPool_3.cpp:149) [61]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [62]  (2.322 ns)

 <State 15>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_6', maxPool_3.cpp:149) [63]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [64]  (2.322 ns)

 <State 16>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_7', maxPool_3.cpp:149) [65]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [66]  (2.322 ns)

 <State 17>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_8', maxPool_3.cpp:149) [67]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [68]  (2.322 ns)

 <State 18>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_9', maxPool_3.cpp:149) [69]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [70]  (2.322 ns)

 <State 19>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_10', maxPool_3.cpp:149) [71]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [72]  (2.322 ns)

 <State 20>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_11', maxPool_3.cpp:149) [73]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [74]  (2.322 ns)

 <State 21>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_12', maxPool_3.cpp:149) [75]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [76]  (2.322 ns)

 <State 22>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_13', maxPool_3.cpp:149) [77]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [78]  (2.322 ns)

 <State 23>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_14', maxPool_3.cpp:149) [79]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [80]  (2.322 ns)

 <State 24>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_15', maxPool_3.cpp:149) [81]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [82]  (2.322 ns)

 <State 25>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_16', maxPool_3.cpp:149) [83]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [84]  (2.322 ns)

 <State 26>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_17', maxPool_3.cpp:149) [85]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [86]  (2.322 ns)

 <State 27>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_18', maxPool_3.cpp:149) [87]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [88]  (2.322 ns)

 <State 28>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_19', maxPool_3.cpp:149) [89]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [90]  (2.322 ns)

 <State 29>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_20', maxPool_3.cpp:149) [91]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [92]  (2.322 ns)

 <State 30>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_21', maxPool_3.cpp:149) [93]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [94]  (2.322 ns)

 <State 31>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_22', maxPool_3.cpp:149) [95]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [96]  (2.322 ns)

 <State 32>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_23', maxPool_3.cpp:149) [97]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [98]  (2.322 ns)

 <State 33>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_24', maxPool_3.cpp:149) [99]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [100]  (2.322 ns)

 <State 34>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_25', maxPool_3.cpp:149) [101]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [102]  (2.322 ns)

 <State 35>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_26', maxPool_3.cpp:149) [103]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [104]  (2.322 ns)

 <State 36>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_27', maxPool_3.cpp:149) [105]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [106]  (2.322 ns)

 <State 37>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_28', maxPool_3.cpp:149) [107]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [108]  (2.322 ns)

 <State 38>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_29', maxPool_3.cpp:149) [109]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [110]  (2.322 ns)

 <State 39>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_30', maxPool_3.cpp:149) [111]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [112]  (2.322 ns)

 <State 40>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_31', maxPool_3.cpp:149) [113]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [114]  (2.322 ns)

 <State 41>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_32', maxPool_3.cpp:149) [115]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [116]  (2.322 ns)

 <State 42>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_33', maxPool_3.cpp:149) [117]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [118]  (2.322 ns)

 <State 43>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_34', maxPool_3.cpp:149) [119]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [120]  (2.322 ns)

 <State 44>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_35', maxPool_3.cpp:149) [121]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [122]  (2.322 ns)

 <State 45>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_36', maxPool_3.cpp:149) [123]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [124]  (2.322 ns)

 <State 46>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_37', maxPool_3.cpp:149) [125]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [126]  (2.322 ns)

 <State 47>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_38', maxPool_3.cpp:149) [127]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [128]  (2.322 ns)

 <State 48>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_39', maxPool_3.cpp:149) [129]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [130]  (2.322 ns)

 <State 49>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_40', maxPool_3.cpp:149) [131]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [132]  (2.322 ns)

 <State 50>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_41', maxPool_3.cpp:149) [133]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [134]  (2.322 ns)

 <State 51>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_42', maxPool_3.cpp:149) [135]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [136]  (2.322 ns)

 <State 52>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_43', maxPool_3.cpp:149) [137]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [138]  (2.322 ns)

 <State 53>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_44', maxPool_3.cpp:149) [139]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [140]  (2.322 ns)

 <State 54>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_45', maxPool_3.cpp:149) [141]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [142]  (2.322 ns)

 <State 55>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_46', maxPool_3.cpp:149) [143]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [144]  (2.322 ns)

 <State 56>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_47', maxPool_3.cpp:149) [145]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [146]  (2.322 ns)

 <State 57>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_48', maxPool_3.cpp:149) [147]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [148]  (2.322 ns)

 <State 58>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_49', maxPool_3.cpp:149) [149]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [150]  (2.322 ns)

 <State 59>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_50', maxPool_3.cpp:149) [151]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [152]  (2.322 ns)

 <State 60>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_51', maxPool_3.cpp:149) [153]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [154]  (2.322 ns)

 <State 61>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_52', maxPool_3.cpp:149) [155]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [156]  (2.322 ns)

 <State 62>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_53', maxPool_3.cpp:149) [157]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [158]  (2.322 ns)

 <State 63>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_54', maxPool_3.cpp:149) [159]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [160]  (2.322 ns)

 <State 64>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_55', maxPool_3.cpp:149) [161]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [162]  (2.322 ns)

 <State 65>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_56', maxPool_3.cpp:149) [163]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [164]  (2.322 ns)

 <State 66>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_57', maxPool_3.cpp:149) [165]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [166]  (2.322 ns)

 <State 67>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_58', maxPool_3.cpp:149) [167]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [168]  (2.322 ns)

 <State 68>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_59', maxPool_3.cpp:149) [169]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [170]  (2.322 ns)

 <State 69>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_60', maxPool_3.cpp:149) [171]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [172]  (2.322 ns)

 <State 70>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_61', maxPool_3.cpp:149) [173]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [174]  (2.322 ns)

 <State 71>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_62', maxPool_3.cpp:149) [175]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', maxPool_3.cpp:149) of constant 0 on array 'acc', maxPool_3.cpp:137 [176]  (2.322 ns)

 <State 72>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_0', maxPool_3.cpp:208) [183]  (12.592 ns)

 <State 73>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_1', maxPool_3.cpp:209) [187]  (12.592 ns)

 <State 74>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_bound', maxPool_3.cpp:210) [191]  (12.592 ns)

 <State 75>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln210', maxPool_3.cpp:210) to 'maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13' [195]  (4.140 ns)

 <State 76>: 0.000ns
The critical path consists of the following:

 <State 77>: 6.912ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln154', maxPool_3.cpp:154) [212]  (6.912 ns)

 <State 78>: 6.097ns
The critical path consists of the following:
	'load' operation 32 bit ('num_img_load', maxPool_3.cpp:155) on local variable 'num_img', maxPool_3.cpp:155 [226]  (0.000 ns)
	'add' operation 32 bit ('add_ln155_1', maxPool_3.cpp:155) [230]  (2.552 ns)
	'icmp' operation 1 bit ('cmp130_not_mid1', maxPool_3.cpp:155) [231]  (2.552 ns)
	'select' operation 1 bit ('select_ln155_1', maxPool_3.cpp:155) [233]  (0.993 ns)

 <State 79>: 5.778ns
The critical path consists of the following:
	'phi' operation 31 bit ('xp', maxPool_3.cpp:158) with incoming values : ('add_ln158', maxPool_3.cpp:158) [239]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln158', maxPool_3.cpp:158) [245]  (2.522 ns)
	'select' operation 31 bit ('select_ln157', maxPool_3.cpp:157) [246]  (0.733 ns)
	'add' operation 31 bit ('add_ln158', maxPool_3.cpp:158) [251]  (2.522 ns)

 <State 80>: 0.000ns
The critical path consists of the following:

 <State 81>: 1.860ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln158', maxPool_3.cpp:158) to 'maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10' [250]  (1.860 ns)

 <State 82>: 0.000ns
The critical path consists of the following:

 <State 83>: 4.226ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln154', maxPool_3.cpp:154) to 'maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12' [256]  (4.226 ns)

 <State 84>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
