v 20121123 2
C 49100 47300 1 0 0 7404-1.sym
{
T 49700 48200 5 10 0 0 0 0 1
device=7404
T 49700 50800 5 10 0 0 0 0 1
footprint=DIP14
T 49800 47500 5 10 1 1 0 0 1
refdes=U2
}
C 49100 46400 1 0 0 7404-1.sym
{
T 49700 47300 5 10 0 0 0 0 1
device=7404
T 49700 49900 5 10 0 0 0 0 1
footprint=DIP14
T 49100 46400 5 10 0 0 0 0 1
slot=2
T 49800 46600 5 10 1 1 0 0 1
refdes=U2
}
C 45700 44300 1 0 0 7404-1.sym
{
T 46300 45200 5 10 0 0 0 0 1
device=7404
T 46300 47800 5 10 0 0 0 0 1
footprint=DIP14
T 45700 44300 5 10 0 0 0 0 1
slot=3
T 46000 45200 5 10 1 1 0 0 1
refdes=U2
}
C 46800 44700 1 0 0 74273-1.sym
{
T 47100 48350 5 10 0 0 0 0 1
device=74273
T 47100 48550 5 10 0 0 0 0 1
footprint=DIP20
T 48500 48200 5 10 1 1 0 6 1
refdes=U1
}
N 49100 47800 48800 47800 4
N 48800 47500 49100 47500 4
N 49100 47500 49100 46900 4
C 50200 46800 1 0 0 out-1.sym
{
T 50200 47100 5 10 0 0 0 0 1
device=OUTPUT
T 50900 46900 5 10 1 1 0 0 1
refdes=memWriteClean
}
L 50900 47100 52200 47100 3 0 0 0 -1 -1
C 50200 47700 1 0 0 out-1.sym
{
T 50200 48000 5 10 0 0 0 0 1
device=OUTPUT
T 50900 47800 5 10 1 1 0 0 1
refdes=memReadClean
}
L 50900 48000 52200 48000 3 0 0 0 -1 -1
C 45500 47700 1 0 0 in-1.sym
{
T 45500 48000 5 10 0 0 0 0 1
device=INPUT
T 44600 47700 5 10 1 1 0 0 1
refdes=memRead
}
C 45500 47400 1 0 0 in-1.sym
{
T 45500 47700 5 10 0 0 0 0 1
device=INPUT
T 44600 47400 5 10 1 1 0 0 1
refdes=memWrite
}
C 45100 45600 1 0 0 in-1.sym
{
T 45100 45900 5 10 0 0 0 0 1
device=INPUT
T 44600 45600 5 10 1 1 0 0 1
refdes=reset
}
N 46100 47800 46800 47800 4
N 46100 47500 46800 47500 4
N 45700 45700 46500 45700 4
N 46500 45700 46500 45100 4
N 46500 45100 46800 45100 4
C 45100 44700 1 0 0 in-1.sym
{
T 45100 45000 5 10 0 0 0 0 1
device=INPUT
T 44600 44700 5 10 1 1 0 0 1
refdes=clock
}
