#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb 21 10:54:38 2023
# Process ID: 288
# Current directory: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_my_led_0_0_synth_1
# Command line: vivado.exe -log TP3_my_led_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TP3_my_led_0_0.tcl
# Log file: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_my_led_0_0_synth_1/TP3_my_led_0_0.vds
# Journal file: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_my_led_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source TP3_my_led_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/UserTP/Desktop/FPGA-main/ip_repo/my_led_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top TP3_my_led_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15428
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1005.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TP3_my_led_0_0' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_my_led_0_0/synth/TP3_my_led_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'my_led_v1_0' declared at 'c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ipshared/dc6f/hdl/my_led_v1_0.vhd:5' bound to instance 'U0' of component 'my_led_v1_0' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_my_led_0_0/synth/TP3_my_led_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'my_led_v1_0' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ipshared/dc6f/hdl/my_led_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'my_led_v1_0_S00_AXI' declared at 'c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ipshared/dc6f/hdl/my_led_v1_0_S00_AXI.vhd:5' bound to instance 'my_led_v1_0_S00_AXI_inst' of component 'my_led_v1_0_S00_AXI' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ipshared/dc6f/hdl/my_led_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'my_led_v1_0_S00_AXI' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ipshared/dc6f/hdl/my_led_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ipshared/dc6f/hdl/my_led_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-226] default block is never used [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ipshared/dc6f/hdl/my_led_v1_0_S00_AXI.vhd:354]
INFO: [Synth 8-638] synthesizing module 'led' [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ipshared/dc6f/src/my_led.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'led' (1#1) [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ipshared/dc6f/src/my_led.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'my_led_v1_0_S00_AXI' (2#1) [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ipshared/dc6f/hdl/my_led_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'my_led_v1_0' (3#1) [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ipshared/dc6f/hdl/my_led_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'TP3_my_led_0_0' (4#1) [c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/ip/TP3_my_led_0_0/synth/TP3_my_led_0_0.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1005.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.719 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1005.719 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1061.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1061.555 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.555 ; gain = 55.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.555 ; gain = 55.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.555 ; gain = 55.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.555 ; gain = 55.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1061.555 ; gain = 55.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1061.555 ; gain = 55.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1061.555 ; gain = 55.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1065.742 ; gain = 60.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1073.059 ; gain = 67.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1073.059 ; gain = 67.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1073.059 ; gain = 67.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1073.059 ; gain = 67.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1073.059 ; gain = 67.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1073.059 ; gain = 67.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    22|
|5     |LUT6 |    36|
|6     |FDRE |   167|
|7     |FDSE |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1073.059 ; gain = 67.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1073.059 ; gain = 11.504
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1073.059 ; gain = 67.340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1085.125 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1091.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1091.859 ; gain = 86.141
INFO: [Common 17-1381] The checkpoint 'C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_my_led_0_0_synth_1/TP3_my_led_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP TP3_my_led_0_0, cache-ID = fe815a27589735b0
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_my_led_0_0_synth_1/TP3_my_led_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TP3_my_led_0_0_utilization_synth.rpt -pb TP3_my_led_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 21 10:55:18 2023...
