 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  initial_placed_wirelength_est	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  initial_placed_CPD_est	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 k6_frac_N10_mem32K_40nm.xml	  multiclock_output_and_latch.v	  common	  0.53	  vpr	  66.91 MiB	  	  -1	  -1	  0.11	  27956	  1	  0.04	  -1	  -1	  35928	  -1	  -1	  2	  6	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_multiclock/func_multiclock	  68520	  6	  1	  13	  14	  2	  8	  9	  4	  4	  16	  clb	  auto	  28.4 MiB	  0.00	  23	  18	  450	  161	  197	  92	  66.9 MiB	  0.00	  0.00	  1.02737	  1.02737	  -3.59667	  -1.02737	  0.545	  0.01	  3.1465e-05	  2.5612e-05	  0.00200812	  0.00158328	  -1	  -1	  -1	  -1	  20	  11	  11	  107788	  107788	  10441.3	  652.579	  0.01	  0.00347702	  0.00285088	  742	  1670	  -1	  13	  3	  10	  10	  137	  80	  1.2939	  0.545	  -4.03651	  -1.2939	  0	  0	  13748.8	  859.301	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00103911	  0.000961979	 
 k6_frac_N10_mem32K_40nm.xml	  multiclock_reader_writer.v	  common	  0.52	  vpr	  66.79 MiB	  	  -1	  -1	  0.09	  28480	  1	  0.04	  -1	  -1	  35808	  -1	  -1	  2	  3	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_multiclock/func_multiclock	  68396	  3	  -1	  23	  23	  2	  3	  5	  4	  4	  16	  clb	  auto	  28.3 MiB	  0.01	  5	  3	  12	  4	  2	  6	  66.8 MiB	  0.00	  0.00	  0.620233	  0.620297	  -7.93119	  -0.620297	  0.545	  0.01	  5.1837e-05	  4.2663e-05	  0.000437978	  0.000389997	  -1	  -1	  -1	  -1	  8	  1	  1	  107788	  107788	  4888.88	  305.555	  0.01	  0.00219175	  0.00200554	  622	  902	  -1	  1	  1	  1	  1	  8	  6	  0.54641	  0.545	  -7.63564	  -0.54641	  0	  0	  5552.67	  347.042	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00153127	  0.00144677	 
 k6_frac_N10_mem32K_40nm.xml	  multiclock_separate_and_latch.v	  common	  0.45	  vpr	  66.97 MiB	  	  -1	  -1	  0.07	  27204	  1	  0.02	  -1	  -1	  33400	  -1	  -1	  1	  3	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_multiclock/func_multiclock	  68580	  3	  1	  5	  6	  1	  4	  5	  3	  3	  9	  -1	  auto	  28.5 MiB	  0.00	  9	  9	  12	  4	  4	  4	  67.0 MiB	  0.00	  0.00	  0.52647	  0.52647	  -0.88231	  -0.52647	  0.52647	  0.00	  2.3976e-05	  1.7421e-05	  0.000132931	  0.000104907	  -1	  -1	  -1	  -1	  20	  10	  1	  53894	  53894	  4880.82	  542.314	  0.01	  0.000978534	  0.000890702	  379	  725	  -1	  22	  1	  3	  3	  78	  68	  1.8363	  1.8363	  -2.38094	  -1.8363	  0	  0	  6579.40	  731.044	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.000827119	  0.000789711	 
