#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov 13 13:35:00 2020
# Process ID: 2124
# Current directory: E:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.runs/design_1_mipi_csi2_rx_subsyst_1_0_synth_1
# Command line: vivado.exe -log design_1_mipi_csi2_rx_subsyst_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mipi_csi2_rx_subsyst_1_0.tcl
# Log file: E:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.runs/design_1_mipi_csi2_rx_subsyst_1_0_synth_1/design_1_mipi_csi2_rx_subsyst_1_0.vds
# Journal file: E:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.runs/design_1_mipi_csi2_rx_subsyst_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_mipi_csi2_rx_subsyst_1_0.tcl -notrace
Command: synth_design -top design_1_mipi_csi2_rx_subsyst_1_0 -part xczu2cg-sfvc784-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10772
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1489.609 ; gain = 74.777
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_mipi_csi2_rx_subsyst_1_0' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/synth/design_1_mipi_csi2_rx_subsyst_1_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'bd_115c' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_115c_phy_0' [E:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.runs/design_1_mipi_csi2_rx_subsyst_1_0_synth_1/.Xil/Vivado-2124-DESKTOP-0FF260C/realtime/bd_115c_phy_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_115c_phy_0' (1#1) [E:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.runs/design_1_mipi_csi2_rx_subsyst_1_0_synth_1/.Xil/Vivado-2124-DESKTOP-0FF260C/realtime/bd_115c_phy_0_stub.v:5]
WARNING: [Synth 8-7071] port 'init_done' of module 'bd_115c_phy_0' is unconnected for instance 'phy' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
WARNING: [Synth 8-7071] port 'cl_rxclkactivehs' of module 'bd_115c_phy_0' is unconnected for instance 'phy' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
WARNING: [Synth 8-7071] port 'cl_ulpsactivenot' of module 'bd_115c_phy_0' is unconnected for instance 'phy' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
WARNING: [Synth 8-7071] port 'dl0_ulpsactivenot' of module 'bd_115c_phy_0' is unconnected for instance 'phy' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
WARNING: [Synth 8-7071] port 'dl0_rxclkesc' of module 'bd_115c_phy_0' is unconnected for instance 'phy' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
WARNING: [Synth 8-7071] port 'dl0_rxlpdtesc' of module 'bd_115c_phy_0' is unconnected for instance 'phy' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
WARNING: [Synth 8-7071] port 'dl0_rxtriggeresc' of module 'bd_115c_phy_0' is unconnected for instance 'phy' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
WARNING: [Synth 8-7071] port 'dl0_rxdataesc' of module 'bd_115c_phy_0' is unconnected for instance 'phy' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
WARNING: [Synth 8-7071] port 'dl0_rxvalidesc' of module 'bd_115c_phy_0' is unconnected for instance 'phy' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
WARNING: [Synth 8-7071] port 'dl0_errsyncesc' of module 'bd_115c_phy_0' is unconnected for instance 'phy' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
WARNING: [Synth 8-7071] port 'dl1_ulpsactivenot' of module 'bd_115c_phy_0' is unconnected for instance 'phy' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
WARNING: [Synth 8-7071] port 'dl1_rxclkesc' of module 'bd_115c_phy_0' is unconnected for instance 'phy' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
WARNING: [Synth 8-7071] port 'dl1_rxlpdtesc' of module 'bd_115c_phy_0' is unconnected for instance 'phy' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
WARNING: [Synth 8-7071] port 'dl1_rxtriggeresc' of module 'bd_115c_phy_0' is unconnected for instance 'phy' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
WARNING: [Synth 8-7071] port 'dl1_rxdataesc' of module 'bd_115c_phy_0' is unconnected for instance 'phy' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
WARNING: [Synth 8-7071] port 'dl1_rxvalidesc' of module 'bd_115c_phy_0' is unconnected for instance 'phy' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
WARNING: [Synth 8-7071] port 'dl1_errsyncesc' of module 'bd_115c_phy_0' is unconnected for instance 'phy' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
WARNING: [Synth 8-7023] instance 'phy' of module 'bd_115c_phy_0' has 73 connections declared, but only 56 given [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:243]
INFO: [Synth 8-6157] synthesizing module 'bd_115c_r_sync_0' [E:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.runs/design_1_mipi_csi2_rx_subsyst_1_0_synth_1/.Xil/Vivado-2124-DESKTOP-0FF260C/realtime/bd_115c_r_sync_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_115c_r_sync_0' (2#1) [E:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.runs/design_1_mipi_csi2_rx_subsyst_1_0_synth_1/.Xil/Vivado-2124-DESKTOP-0FF260C/realtime/bd_115c_r_sync_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_115c_r_sync_0' is unconnected for instance 'r_sync' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:300]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_115c_r_sync_0' is unconnected for instance 'r_sync' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:300]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bd_115c_r_sync_0' is unconnected for instance 'r_sync' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:300]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_115c_r_sync_0' is unconnected for instance 'r_sync' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:300]
WARNING: [Synth 8-7023] instance 'r_sync' of module 'bd_115c_r_sync_0' has 10 connections declared, but only 6 given [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:300]
INFO: [Synth 8-6157] synthesizing module 'bd_115c_rx_0' [E:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.runs/design_1_mipi_csi2_rx_subsyst_1_0_synth_1/.Xil/Vivado-2124-DESKTOP-0FF260C/realtime/bd_115c_rx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_115c_rx_0' (3#1) [E:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.runs/design_1_mipi_csi2_rx_subsyst_1_0_synth_1/.Xil/Vivado-2124-DESKTOP-0FF260C/realtime/bd_115c_rx_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_115c_vfb_0_0' [E:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.runs/design_1_mipi_csi2_rx_subsyst_1_0_synth_1/.Xil/Vivado-2124-DESKTOP-0FF260C/realtime/bd_115c_vfb_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_115c_vfb_0_0' (4#1) [E:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.runs/design_1_mipi_csi2_rx_subsyst_1_0_synth_1/.Xil/Vivado-2124-DESKTOP-0FF260C/realtime/bd_115c_vfb_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_115c_xbar_0' [E:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.runs/design_1_mipi_csi2_rx_subsyst_1_0_synth_1/.Xil/Vivado-2124-DESKTOP-0FF260C/realtime/bd_115c_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_115c_xbar_0' (5#1) [E:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.runs/design_1_mipi_csi2_rx_subsyst_1_0_synth_1/.Xil/Vivado-2124-DESKTOP-0FF260C/realtime/bd_115c_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'bd_115c_xbar_0' is unconnected for instance 'xbar' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:397]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'bd_115c_xbar_0' is unconnected for instance 'xbar' [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:397]
WARNING: [Synth 8-7023] instance 'xbar' of module 'bd_115c_xbar_0' has 40 connections declared, but only 38 given [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:397]
INFO: [Synth 8-6155] done synthesizing module 'bd_115c' (6#1) [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/synth/bd_115c.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mipi_csi2_rx_subsyst_1_0' (7#1) [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/synth/design_1_mipi_csi2_rx_subsyst_1_0.v:61]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1544.684 ; gain = 129.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.551 ; gain = 147.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.551 ; gain = 147.719
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1562.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_0/bd_115c_xbar_0/bd_d10d_xbar_0_in_context.xdc] for cell 'inst/xbar'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_0/bd_115c_xbar_0/bd_d10d_xbar_0_in_context.xdc] for cell 'inst/xbar'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_1/bd_115c_r_sync_0/bd_d10d_r_sync_0_in_context.xdc] for cell 'inst/r_sync'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_1/bd_115c_r_sync_0/bd_d10d_r_sync_0_in_context.xdc] for cell 'inst/r_sync'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_2/bd_115c_rx_0/bd_115c_rx_0_in_context.xdc] for cell 'inst/rx'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_2/bd_115c_rx_0/bd_115c_rx_0_in_context.xdc] for cell 'inst/rx'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_3/bd_115c_phy_0/bd_115c_phy_0_in_context.xdc] for cell 'inst/phy'
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_3/bd_115c_phy_0/bd_115c_phy_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_3/bd_115c_phy_0/bd_115c_phy_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_3/bd_115c_phy_0/bd_115c_phy_0_in_context.xdc:5]
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_3/bd_115c_phy_0/bd_115c_phy_0_in_context.xdc] for cell 'inst/phy'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_4/bd_115c_vfb_0_0/bd_115c_vfb_0_0_in_context.xdc] for cell 'inst/vfb_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_4/bd_115c_vfb_0_0/bd_115c_vfb_0_0_in_context.xdc] for cell 'inst/vfb_0'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/design_1_mipi_csi2_rx_subsyst_1_0_fixed_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/design_1_mipi_csi2_rx_subsyst_1_0_fixed_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.runs/design_1_mipi_csi2_rx_subsyst_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.runs/design_1_mipi_csi2_rx_subsyst_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1608.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1608.496 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1608.496 ; gain = 193.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1608.496 ; gain = 193.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_n. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_3/bd_115c_phy_0/bd_115c_phy_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_n. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_3/bd_115c_phy_0/bd_115c_phy_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_p. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_3/bd_115c_phy_0/bd_115c_phy_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_p. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_3/bd_115c_phy_0/bd_115c_phy_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[0]. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_3/bd_115c_phy_0/bd_115c_phy_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[0]. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_3/bd_115c_phy_0/bd_115c_phy_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[1]. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_3/bd_115c_phy_0/bd_115c_phy_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[1]. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_3/bd_115c_phy_0/bd_115c_phy_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[0]. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_3/bd_115c_phy_0/bd_115c_phy_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[0]. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_3/bd_115c_phy_0/bd_115c_phy_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[1]. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_3/bd_115c_phy_0/bd_115c_phy_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[1]. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_1_0/bd_0/ip/ip_3/bd_115c_phy_0/bd_115c_phy_0_in_context.xdc, line 18).
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/r_sync. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vfb_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1608.496 ; gain = 193.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1608.496 ; gain = 193.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1608.496 ; gain = 193.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2261.906 ; gain = 847.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2261.906 ; gain = 847.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2281.457 ; gain = 866.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2287.258 ; gain = 872.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2287.258 ; gain = 872.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2287.258 ; gain = 872.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2287.258 ; gain = 872.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2287.258 ; gain = 872.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2287.258 ; gain = 872.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |bd_115c_phy_0    |         1|
|2     |bd_115c_r_sync_0 |         1|
|3     |bd_115c_rx_0     |         1|
|4     |bd_115c_vfb_0_0  |         1|
|5     |bd_115c_xbar_0   |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |bd_115c_phy    |     1|
|2     |bd_115c_r_sync |     1|
|3     |bd_115c_rx     |     1|
|4     |bd_115c_vfb_0  |     1|
|5     |bd_115c_xbar   |     1|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2287.258 ; gain = 872.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2287.258 ; gain = 826.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2287.258 ; gain = 872.426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2287.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2319.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2324.855 ; gain = 1246.336
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.runs/design_1_mipi_csi2_rx_subsyst_1_0_synth_1/design_1_mipi_csi2_rx_subsyst_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_mipi_csi2_rx_subsyst_1_0, cache-ID = d55cb07608a79260
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU2CG/course_64b/27_an5641_mipi_dp/vivado/mipi_dp.runs/design_1_mipi_csi2_rx_subsyst_1_0_synth_1/design_1_mipi_csi2_rx_subsyst_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_mipi_csi2_rx_subsyst_1_0_utilization_synth.rpt -pb design_1_mipi_csi2_rx_subsyst_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 13 13:35:52 2020...
