Verilog codes updated.

Lab1: Verilog implementation of Relu, SiLU, and extended SiLu.
