#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~47_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9235.in[1] (.names)                                                                                                           1.338     3.910
n9235.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~47_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~47_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 2
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~39_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8555.in[1] (.names)                                                                                                           1.338     3.910
n8555.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~39_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~39_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 3
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~40_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8640.in[1] (.names)                                                                                                           1.338     3.910
n8640.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~40_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~40_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 4
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~41_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8725.in[1] (.names)                                                                                                           1.338     3.910
n8725.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~41_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~41_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 5
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~42_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8810.in[1] (.names)                                                                                                           1.338     3.910
n8810.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~42_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~42_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 6
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~43_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8895.in[1] (.names)                                                                                                           1.338     3.910
n8895.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~43_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~43_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 7
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~44_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8980.in[1] (.names)                                                                                                           1.338     3.910
n8980.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~44_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~44_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 8
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~45_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9065.in[1] (.names)                                                                                                           1.338     3.910
n9065.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~45_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~45_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 9
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~46_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9150.in[1] (.names)                                                                                                           1.338     3.910
n9150.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~46_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~46_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 10
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~38_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8470.in[1] (.names)                                                                                                           1.338     3.910
n8470.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~38_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~38_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 11
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~48_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9320.in[1] (.names)                                                                                                           1.338     3.910
n9320.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~48_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~48_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 12
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9405.in[1] (.names)                                                                                                           1.338     3.910
n9405.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~49_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~49_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 13
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9490.in[1] (.names)                                                                                                           1.338     3.910
n9490.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~50_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~50_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 14
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~51_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9575.in[1] (.names)                                                                                                           1.338     3.910
n9575.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~51_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~51_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 15
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~52_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9660.in[1] (.names)                                                                                                           1.338     3.910
n9660.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~52_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~52_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 16
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~53_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9745.in[1] (.names)                                                                                                           1.338     3.910
n9745.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~53_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~53_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 17
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~54_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9830.in[1] (.names)                                                                                                           1.338     3.910
n9830.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~54_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~54_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 18
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~55_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9915.in[1] (.names)                                                                                                           1.338     3.910
n9915.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~55_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~55_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 19
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~30_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7790.in[1] (.names)                                                                                                           1.338     3.910
n7790.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~30_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~30_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 20
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7110.in[1] (.names)                                                                                                           1.338     3.910
n7110.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~22_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~22_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 21
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7195.in[1] (.names)                                                                                                           1.338     3.910
n7195.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~23_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~23_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 22
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7280.in[1] (.names)                                                                                                           1.338     3.910
n7280.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~24_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~24_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 23
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~25_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7365.in[1] (.names)                                                                                                           1.338     3.910
n7365.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~25_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~25_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 24
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7450.in[1] (.names)                                                                                                           1.338     3.910
n7450.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~26_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~26_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 25
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7535.in[1] (.names)                                                                                                           1.338     3.910
n7535.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~27_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~27_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 26
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7620.in[1] (.names)                                                                                                           1.338     3.910
n7620.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~28_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~28_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 27
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~29_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7705.in[1] (.names)                                                                                                           1.338     3.910
n7705.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~29_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~29_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 28
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~56_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10000.in[1] (.names)                                                                                                          1.338     3.910
n10000.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_11~56_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~56_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 29
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~31_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7875.in[1] (.names)                                                                                                           1.338     3.910
n7875.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~31_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~31_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 30
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~32_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7960.in[1] (.names)                                                                                                           1.338     3.910
n7960.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~32_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~32_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 31
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~33_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8045.in[1] (.names)                                                                                                           1.338     3.910
n8045.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~33_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~33_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 32
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~34_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8130.in[1] (.names)                                                                                                           1.338     3.910
n8130.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~34_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~34_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 33
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8215.in[1] (.names)                                                                                                           1.338     3.910
n8215.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~35_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~35_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 34
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8300.in[1] (.names)                                                                                                           1.338     3.910
n8300.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~36_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~36_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 35
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~37_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8385.in[1] (.names)                                                                                                           1.338     3.910
n8385.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~37_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~37_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 36
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~18_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6790.in[1] (.names)                                                                                                           1.338     3.910
n6790.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_15~18_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~18_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 37
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6110.in[1] (.names)                                                                                                           1.338     3.910
n6110.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_15~10_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~10_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 38
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6195.in[1] (.names)                                                                                                           1.338     3.910
n6195.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_15~11_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~11_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 39
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6280.in[1] (.names)                                                                                                           1.338     3.910
n6280.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_15~12_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~12_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 40
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6365.in[1] (.names)                                                                                                           1.338     3.910
n6365.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_15~13_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~13_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 41
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6450.in[1] (.names)                                                                                                           1.338     3.910
n6450.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_15~14_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~14_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 42
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6535.in[1] (.names)                                                                                                           1.338     3.910
n6535.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_15~15_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~15_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 43
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6620.in[1] (.names)                                                                                                           1.338     3.910
n6620.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_15~16_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~16_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 44
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6705.in[1] (.names)                                                                                                           1.338     3.910
n6705.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_15~17_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~17_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 45
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6025.in[1] (.names)                                                                                                          1.338     3.910
n6025.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_15~9_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_15~9_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 46
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~19_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6875.in[1] (.names)                                                                                                           1.338     3.910
n6875.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_15~19_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~19_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 47
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~20_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6960.in[1] (.names)                                                                                                           1.338     3.910
n6960.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_15~20_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~20_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 48
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7045.in[1] (.names)                                                                                                           1.338     3.910
n7045.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_15~21_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~21_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 49
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7130.in[1] (.names)                                                                                                           1.338     3.910
n7130.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_15~22_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~22_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 50
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7215.in[1] (.names)                                                                                                           1.338     3.910
n7215.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_15~23_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~23_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 51
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7300.in[1] (.names)                                                                                                           1.338     3.910
n7300.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_15~24_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~24_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 52
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~25_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7385.in[1] (.names)                                                                                                           1.338     3.910
n7385.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_15~25_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_15~25_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 53
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5345.in[1] (.names)                                                                                                          1.338     3.910
n5345.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_15~1_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_15~1_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 54
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~57_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10085.in[1] (.names)                                                                                                          1.338     3.910
n10085.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_11~57_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~57_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 55
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~58_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10170.in[1] (.names)                                                                                                          1.338     3.910
n10170.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_11~58_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~58_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 56
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~59_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10255.in[1] (.names)                                                                                                          1.338     3.910
n10255.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_11~59_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~59_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 57
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~60_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10340.in[1] (.names)                                                                                                          1.338     3.910
n10340.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_11~60_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~60_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 58
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~61_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10425.in[1] (.names)                                                                                                          1.338     3.910
n10425.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_11~61_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~61_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 59
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~62_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10510.in[1] (.names)                                                                                                          1.338     3.910
n10510.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_11~62_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~62_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 60
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~63_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n10595.in[1] (.names)                                                                                                          1.338     3.910
n10595.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_11~63_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~63_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 61
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5260.in[1] (.names)                                                                                                          1.338     3.910
n5260.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_15~0_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_15~0_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 62
Startpoint: matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7025.in[1] (.names)                                                                                                           1.338     3.910
n7025.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_11~21_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_11~21_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 63
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5430.in[1] (.names)                                                                                                          1.338     3.910
n5430.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_15~2_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_15~2_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 64
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5515.in[1] (.names)                                                                                                          1.338     3.910
n5515.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_15~3_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_15~3_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 65
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5600.in[1] (.names)                                                                                                          1.338     3.910
n5600.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_15~4_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_15~4_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 66
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5685.in[1] (.names)                                                                                                          1.338     3.910
n5685.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_15~5_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_15~5_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 67
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5770.in[1] (.names)                                                                                                          1.338     3.910
n5770.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_15~6_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_15~6_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 68
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5855.in[1] (.names)                                                                                                          1.338     3.910
n5855.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_15~7_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_15~7_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 69
Startpoint: matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_15~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5940.in[1] (.names)                                                                                                          1.338     3.910
n5940.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_15~8_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_15~8_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 70
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~43_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8875.in[1] (.names)                                                                                                           1.338     3.910
n8875.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~43_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~43_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 71
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8195.in[1] (.names)                                                                                                           1.338     3.910
n8195.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~35_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~35_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 72
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8280.in[1] (.names)                                                                                                           1.338     3.910
n8280.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~36_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~36_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 73
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~37_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8365.in[1] (.names)                                                                                                           1.338     3.910
n8365.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~37_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~37_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 74
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~38_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8450.in[1] (.names)                                                                                                           1.338     3.910
n8450.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~38_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~38_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 75
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~39_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8535.in[1] (.names)                                                                                                           1.338     3.910
n8535.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~39_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~39_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 76
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~40_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8620.in[1] (.names)                                                                                                           1.338     3.910
n8620.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~40_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~40_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 77
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~41_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8705.in[1] (.names)                                                                                                           1.338     3.910
n8705.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~41_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~41_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 78
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~42_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8790.in[1] (.names)                                                                                                           1.338     3.910
n8790.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~42_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~42_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 79
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~34_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8110.in[1] (.names)                                                                                                           1.338     3.910
n8110.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~34_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~34_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 80
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~44_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n8960.in[1] (.names)                                                                                                           1.338     3.910
n8960.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~44_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~44_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 81
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~45_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9045.in[1] (.names)                                                                                                           1.338     3.910
n9045.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~45_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~45_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 82
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~46_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9130.in[1] (.names)                                                                                                           1.338     3.910
n9130.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~46_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~46_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 83
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~47_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9215.in[1] (.names)                                                                                                           1.338     3.910
n9215.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~47_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~47_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 84
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~48_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9300.in[1] (.names)                                                                                                           1.338     3.910
n9300.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~48_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~48_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 85
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9385.in[1] (.names)                                                                                                           1.338     3.910
n9385.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~49_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~49_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 86
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9470.in[1] (.names)                                                                                                           1.338     3.910
n9470.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~50_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~50_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 87
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7430.in[1] (.names)                                                                                                           1.338     3.910
n7430.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~26_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~26_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 88
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~18_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6750.in[1] (.names)                                                                                                           1.338     3.910
n6750.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~18_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~18_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 89
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~19_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6835.in[1] (.names)                                                                                                           1.338     3.910
n6835.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~19_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~19_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 90
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~20_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n6920.in[1] (.names)                                                                                                           1.338     3.910
n6920.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~20_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~20_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 91
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7005.in[1] (.names)                                                                                                           1.338     3.910
n7005.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~21_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~21_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 92
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7090.in[1] (.names)                                                                                                           1.338     3.910
n7090.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~22_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~22_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 93
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7175.in[1] (.names)                                                                                                           1.338     3.910
n7175.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~23_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~23_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 94
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7260.in[1] (.names)                                                                                                           1.338     3.910
n7260.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~24_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~24_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 95
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~25_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7345.in[1] (.names)                                                                                                           1.338     3.910
n7345.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~25_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~25_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 96
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~51_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n9555.in[1] (.names)                                                                                                           1.338     3.910
n9555.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~51_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~51_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 97
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7515.in[1] (.names)                                                                                                           1.338     3.910
n7515.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~27_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~27_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 98
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7600.in[1] (.names)                                                                                                           1.338     3.910
n7600.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~28_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~28_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 99
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~29_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7685.in[1] (.names)                                                                                                           1.338     3.910
n7685.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~29_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~29_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 100
Startpoint: matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~30_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n7770.in[1] (.names)                                                                                                           1.338     3.910
n7770.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_7~30_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~30_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#End of timing report
