INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:16:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.026ns  (required time - arrival time)
  Source:                 buffer21/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Destination:            buffer34/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.700ns  (clk rise@11.700ns - clk rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 1.318ns (17.760%)  route 6.103ns (82.240%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.183 - 11.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=841, unset)          0.508     0.508    buffer21/clk
                         FDRE                                         r  buffer21/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer21/outs_reg[4]/Q
                         net (fo=5, unplaced)         0.529     1.263    buffer21/outs_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.382 r  buffer21/result0_i_1/O
                         net (fo=1, unplaced)         0.248     1.630    cmpi1/DI[1]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     1.826 f  cmpi1/result0/CO[3]
                         net (fo=20, unplaced)        0.648     2.474    control_merge0/tehb/control/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.517 r  control_merge0/tehb/control/dataReg[5]_i_3__1/O
                         net (fo=12, unplaced)        0.292     2.809    buffer4/control/dataReg_reg[0]_0
                         LUT2 (Prop_lut2_I1_O)        0.047     2.856 f  buffer4/control/transmitValue_i_3__19/O
                         net (fo=9, unplaced)         0.285     3.141    buffer4/control/fullReg_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043     3.184 f  buffer4/control/dataReg[1]_i_2/O
                         net (fo=7, unplaced)         0.412     3.596    buffer4/control/Empty_reg
                         LUT4 (Prop_lut4_I1_O)        0.049     3.645 r  buffer4/control/dataReg[4]_i_2/O
                         net (fo=2, unplaced)         0.255     3.900    buffer4/control/dataReg[4]_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.043     3.943 r  buffer4/control/dataReg[6]_i_5/O
                         net (fo=2, unplaced)         0.388     4.331    buffer4/control/dataReg[6]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.374 f  buffer4/control/dataReg[5]_i_1__4/O
                         net (fo=4, unplaced)         0.246     4.620    buffer13/control/D[5]
                         LUT5 (Prop_lut5_I2_O)        0.048     4.668 r  buffer13/control/out0_valid_INST_0_i_9/O
                         net (fo=1, unplaced)         0.000     4.668    cmpi2/DI[1]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.203     4.871 r  cmpi2/out0_valid_INST_0_i_5/CO[3]
                         net (fo=43, unplaced)        0.667     5.538    buffer23/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     5.581 r  buffer23/fifo/ctrlEnd_ready_i_4/O
                         net (fo=4, unplaced)         0.268     5.849    buffer23/fifo/Empty_reg_6
                         LUT6 (Prop_lut6_I4_O)        0.043     5.892 f  buffer23/fifo/outputValid_i_5__0/O
                         net (fo=28, unplaced)        0.312     6.204    control_merge2/tehb/control/control_merge2_index
                         LUT6 (Prop_lut6_I1_O)        0.043     6.247 r  control_merge2/tehb/control/transmitValue_i_3__11/O
                         net (fo=3, unplaced)         0.262     6.509    fork24/control/generateBlocks[2].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     6.552 r  fork24/control/generateBlocks[2].regblock/transmitValue_i_2__9/O
                         net (fo=2, unplaced)         0.716     7.268    fork24/control/generateBlocks[5].regblock/transmitValue_reg_2[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     7.311 r  fork24/control/generateBlocks[5].regblock/transmitValue_i_3__2/O
                         net (fo=15, unplaced)        0.297     7.608    fork23/control/generateBlocks[1].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I4_O)        0.043     7.651 r  fork23/control/generateBlocks[1].regblock/dataReg[5]_i_1__3/O
                         net (fo=6, unplaced)         0.278     7.929    buffer34/E[0]
                         FDRE                                         r  buffer34/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.700    11.700 r  
                                                      0.000    11.700 r  clk (IN)
                         net (fo=841, unset)          0.483    12.183    buffer34/clk
                         FDRE                                         r  buffer34/dataReg_reg[0]/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.035    12.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    11.955    buffer34/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  4.026    




