<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス UseDefUnit</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>クラス UseDefUnit</h1><!-- doxytag: class="UseDefUnit" --><!-- doxytag: inherits="Resource" -->
<p><code>#include &lt;<a class="el" href="use__def_8hh_source.html">use_def.hh</a>&gt;</code></p>
<div class="dynheader">
UseDefUnitに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classUseDefUnit.gif" usemap="#UseDefUnit_map" alt=""/>
  <map id="UseDefUnit_map" name="UseDefUnit_map">
<area href="classResource.html" alt="Resource" shape="rect" coords="0,0,74,24"/>
</map>
 </div>
</div>

<p><a href="classUseDefUnit-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>構成</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit_1_1UseDefRequest.html">UseDefRequest</a></td></tr>
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#a2afce0a47a93eee73a314d53e4890153">Command</a> { <a class="el" href="classUseDefUnit.html#a2afce0a47a93eee73a314d53e4890153aaeedb0d901f76a332eff9fb2fdb42eee">ReadSrcReg</a>, 
<a class="el" href="classUseDefUnit.html#a2afce0a47a93eee73a314d53e4890153aebf3627ab0dc50391abb37f1d20bc375">WriteDestReg</a>, 
<a class="el" href="classUseDefUnit.html#a2afce0a47a93eee73a314d53e4890153aa7a98b5cc14566eda10b7248440cafa2">MarkDestRegs</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classRefCountingPtr.html">ThePipeline::DynInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#af9d0c8a46736ba6aa2d8bb94da1a5e73">DynInstPtr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::RegIndex&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#a75c5c187ebe767d923c1cb13ba91df2f">UseDefUnit</a> (std::string res_name, int res_id, int res_width, <a class="el" href="classCycles.html">Cycles</a> res_latency, <a class="el" href="classInOrderCPU.html">InOrderCPU</a> *_cpu, <a class="el" href="namespaceThePipeline.html#ab62ca16eeca26566ad2422b5df4943ce">ThePipeline::Params</a> *params)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#a02fd73d861ef2e4aabb38c0c9ff82947">init</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classResourceRequest.html">ResourceRequest</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#aae5ce84f94a1057d7f60172daf5d731d">getRequest</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> _inst, int stage_num, int res_idx, int slot_num, unsigned cmd)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classResourceRequest.html">ResReqPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#ae3afc1c63d17a49a6301bd18fca574a0">findRequest</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#a7b7fff82f8c9cbdb02add1346f60bb9e">execute</a> (int slot_num)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#a339073618ad3c21c492d64a55ce2e216">updateAfterContextSwitch</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#a4dc637449366fcdfc4e764cdf12d9b11">regStats</a> ()</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegDepMap.html">RegDepMap</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#aa0933c90c5ced66e85669c2982b165a6">regDepMap</a> [<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#aa27d1c9b589af0c77a81c490021c7dcb">nonSpecInstActive</a> [<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#a899b1bc10d38a0f725495bf2108479a3">nonSpecSeqNum</a> [<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#ad4300fb3f2f2ddebbfd44bbcad133c56">serializeOnNextInst</a> [<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#a699cfb06a053ac682026566662b62453">serializeAfterSeqNum</a> [<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Average.html">Stats::Average</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#a796c1916448138c736618531476b9801">uniqueRegsPerSwitch</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="classUseDefUnit.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a>, bool &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#a007316fc06c43d3c786e79da6f3a5265">uniqueIntRegMap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="classUseDefUnit.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a>, bool &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#a148e8f7c874a196ab74ca1f39662c98c">uniqueFloatRegMap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="classUseDefUnit.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a>, bool &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#aeab2bd090cc9b29fbf5f386013dd79fd">uniqueMiscRegMap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#a67e958fedd10dfe72747865179154882">intRegFileReads</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#aa79e36dab324cdcb339de91d5b21f03b">intRegFileWrites</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#abf73f69eb2ade79a3b55b431699c6d07">intRegFileAccs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#a51481d49e9355c25c8afa3553771605d">floatRegFileReads</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#a5b7ee045b5715d8abb9d7e17502e6f09">floatRegFileWrites</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#a71fd5719f07c55c81f0296e2835a7c90">floatRegFileAccs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classUseDefUnit.html#a37cb2ded859693943151bfb454bcc97f">regForwards</a></td></tr>
</table>
<hr/><h2>型定義</h2>
<a class="anchor" id="af9d0c8a46736ba6aa2d8bb94da1a5e73"></a><!-- doxytag: member="UseDefUnit::DynInstPtr" ref="af9d0c8a46736ba6aa2d8bb94da1a5e73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classRefCountingPtr.html">ThePipeline::DynInstPtr</a> <a class="el" href="classRefCountingPtr.html">DynInstPtr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classResource.html#af9d0c8a46736ba6aa2d8bb94da1a5e73">Resource</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a36d25e03e43fa3bb4c5482cbefe5e0fb"></a><!-- doxytag: member="UseDefUnit::RegIndex" ref="a36d25e03e43fa3bb4c5482cbefe5e0fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::RegIndex <a class="el" href="classUseDefUnit.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>列挙型</h2>
<a class="anchor" id="a2afce0a47a93eee73a314d53e4890153"></a><!-- doxytag: member="UseDefUnit::Command" ref="a2afce0a47a93eee73a314d53e4890153" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classUseDefUnit.html#a2afce0a47a93eee73a314d53e4890153">Command</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a2afce0a47a93eee73a314d53e4890153aaeedb0d901f76a332eff9fb2fdb42eee"></a><!-- doxytag: member="ReadSrcReg" ref="a2afce0a47a93eee73a314d53e4890153aaeedb0d901f76a332eff9fb2fdb42eee" args="" -->ReadSrcReg</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2afce0a47a93eee73a314d53e4890153aebf3627ab0dc50391abb37f1d20bc375"></a><!-- doxytag: member="WriteDestReg" ref="a2afce0a47a93eee73a314d53e4890153aebf3627ab0dc50391abb37f1d20bc375" args="" -->WriteDestReg</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2afce0a47a93eee73a314d53e4890153aa7a98b5cc14566eda10b7248440cafa2"></a><!-- doxytag: member="MarkDestRegs" ref="a2afce0a47a93eee73a314d53e4890153aa7a98b5cc14566eda10b7248440cafa2" args="" -->MarkDestRegs</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00051"></a>00051                  {
<a name="l00052"></a>00052         <a class="code" href="classUseDefUnit.html#a2afce0a47a93eee73a314d53e4890153aaeedb0d901f76a332eff9fb2fdb42eee">ReadSrcReg</a>,
<a name="l00053"></a>00053         <a class="code" href="classUseDefUnit.html#a2afce0a47a93eee73a314d53e4890153aebf3627ab0dc50391abb37f1d20bc375">WriteDestReg</a>,
<a name="l00054"></a>00054         <a class="code" href="classUseDefUnit.html#a2afce0a47a93eee73a314d53e4890153aa7a98b5cc14566eda10b7248440cafa2">MarkDestRegs</a>
<a name="l00055"></a>00055     };
</pre></div></p>

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a75c5c187ebe767d923c1cb13ba91df2f"></a><!-- doxytag: member="UseDefUnit::UseDefUnit" ref="a75c5c187ebe767d923c1cb13ba91df2f" args="(std::string res_name, int res_id, int res_width, Cycles res_latency, InOrderCPU *_cpu, ThePipeline::Params *params)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classUseDefUnit.html">UseDefUnit</a> </td>
          <td>(</td>
          <td class="paramtype">std::string&nbsp;</td>
          <td class="paramname"> <em>res_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>res_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>res_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>res_latency</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html">InOrderCPU</a> *&nbsp;</td>
          <td class="paramname"> <em>_cpu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceThePipeline.html#ab62ca16eeca26566ad2422b5df4943ce">ThePipeline::Params</a> *&nbsp;</td>
          <td class="paramname"> <em>params</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="a7b7fff82f8c9cbdb02add1346f60bb9e"></a><!-- doxytag: member="UseDefUnit::execute" ref="a7b7fff82f8c9cbdb02add1346f60bb9e" args="(int slot_num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void execute </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>slot_idx</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Execute the function of this resource. The Default is action is to do nothing. More specific models will derive from this class and define their own execute function. </p>

<p><a class="el" href="classResource.html#a39af49c5568d1db3f53c12d7d6914c32">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00156"></a>00156 {
<a name="l00157"></a>00157     UseDefRequest* ud_req = <span class="keyword">dynamic_cast&lt;</span>UseDefRequest*<span class="keyword">&gt;</span>(<a class="code" href="classResource.html#a83b4e5928b54d2813c3c4911043e677d">reqs</a>[slot_idx]);
<a name="l00158"></a>00158     <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst = ud_req-&gt;inst;
<a name="l00159"></a>00159     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00160"></a>00160     <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> seq_num = inst-&gt;seqNum;
<a name="l00161"></a>00161     <span class="keywordtype">int</span> ud_idx = ud_req-&gt;useDefIdx;
<a name="l00162"></a>00162 
<a name="l00163"></a>00163     <span class="keywordflow">if</span> (<a class="code" href="classUseDefUnit.html#ad4300fb3f2f2ddebbfd44bbcad133c56">serializeOnNextInst</a>[tid] &amp;&amp;
<a name="l00164"></a>00164         seq_num &gt; <a class="code" href="classUseDefUnit.html#a699cfb06a053ac682026566662b62453">serializeAfterSeqNum</a>[tid]) {
<a name="l00165"></a>00165         inst-&gt;setSerializeBefore();
<a name="l00166"></a>00166         <a class="code" href="classUseDefUnit.html#ad4300fb3f2f2ddebbfd44bbcad133c56">serializeOnNextInst</a>[tid] = <span class="keyword">false</span>;
<a name="l00167"></a>00167     }
<a name="l00168"></a>00168 
<a name="l00169"></a>00169     <span class="keywordflow">if</span> ((inst-&gt;isIprAccess() || inst-&gt;isSerializeBefore()) &amp;&amp;
<a name="l00170"></a>00170         <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a407a202e9777af8f3aca683ff7257693">instList</a>[tid].front() != inst) {
<a name="l00171"></a>00171         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: [sn:%i] Serialize before instruction encountered.&quot;</span>
<a name="l00172"></a>00172                 <span class="stringliteral">&quot; Blocking until pipeline is clear.\n&quot;</span>, tid, seq_num);
<a name="l00173"></a>00173         ud_req-&gt;done(<span class="keyword">false</span>);
<a name="l00174"></a>00174         <span class="keywordflow">return</span>;
<a name="l00175"></a>00175     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (inst-&gt;isStoreConditional() || inst-&gt;isSerializeAfter()) {
<a name="l00176"></a>00176         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: [sn:%i] Serialize after instruction encountered.&quot;</span>
<a name="l00177"></a>00177                 <span class="stringliteral">&quot; Blocking until pipeline is clear.\n&quot;</span>, tid, seq_num);
<a name="l00178"></a>00178         <a class="code" href="classUseDefUnit.html#ad4300fb3f2f2ddebbfd44bbcad133c56">serializeOnNextInst</a>[tid] = <span class="keyword">true</span>;
<a name="l00179"></a>00179         <a class="code" href="classUseDefUnit.html#a699cfb06a053ac682026566662b62453">serializeAfterSeqNum</a>[tid] = seq_num;
<a name="l00180"></a>00180     }
<a name="l00181"></a>00181 
<a name="l00182"></a>00182     <span class="keywordflow">if</span> (inst-&gt;fault != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00183"></a>00183         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef,
<a name="l00184"></a>00184                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Detected %s fault @ %x. Forwarding to &quot;</span>
<a name="l00185"></a>00185                 <span class="stringliteral">&quot;next stage.\n&quot;</span>, inst-&gt;readTid(), inst-&gt;seqNum, inst-&gt;fault-&gt;name(),
<a name="l00186"></a>00186                 inst-&gt;pcState());
<a name="l00187"></a>00187         ud_req-&gt;done();
<a name="l00188"></a>00188         <span class="keywordflow">return</span>;
<a name="l00189"></a>00189     }
<a name="l00190"></a>00190 
<a name="l00191"></a>00191     <span class="comment">// If there is a non-speculative instruction</span>
<a name="l00192"></a>00192     <span class="comment">// in the pipeline then stall instructions here</span>
<a name="l00193"></a>00193     <span class="comment">// ---</span>
<a name="l00194"></a>00194     <span class="keywordflow">if</span> (*<a class="code" href="classUseDefUnit.html#aa27d1c9b589af0c77a81c490021c7dcb">nonSpecInstActive</a>[tid] &amp;&amp; seq_num &gt; *<a class="code" href="classUseDefUnit.html#a899b1bc10d38a0f725495bf2108479a3">nonSpecSeqNum</a>[tid]) {
<a name="l00195"></a>00195         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: [sn:%i] cannot execute because&quot;</span>
<a name="l00196"></a>00196                 <span class="stringliteral">&quot;there is non-speculative instruction [sn:%i] has not &quot;</span>
<a name="l00197"></a>00197                 <span class="stringliteral">&quot;graduated.\n&quot;</span>, tid, seq_num, *<a class="code" href="classUseDefUnit.html#a899b1bc10d38a0f725495bf2108479a3">nonSpecSeqNum</a>[tid]);
<a name="l00198"></a>00198         ud_req-&gt;done(<span class="keyword">false</span>);
<a name="l00199"></a>00199         <span class="keywordflow">return</span>;
<a name="l00200"></a>00200     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (inst-&gt;isNonSpeculative()) {
<a name="l00201"></a>00201         *<a class="code" href="classUseDefUnit.html#aa27d1c9b589af0c77a81c490021c7dcb">nonSpecInstActive</a>[tid] = <span class="keyword">true</span>;
<a name="l00202"></a>00202         *<a class="code" href="classUseDefUnit.html#a899b1bc10d38a0f725495bf2108479a3">nonSpecSeqNum</a>[tid] = seq_num;
<a name="l00203"></a>00203     }
<a name="l00204"></a>00204 
<a name="l00205"></a>00205     <span class="keywordflow">switch</span> (ud_req-&gt;cmd)
<a name="l00206"></a>00206     {
<a name="l00207"></a>00207       <span class="keywordflow">case</span> <a class="code" href="classUseDefUnit.html#a2afce0a47a93eee73a314d53e4890153aaeedb0d901f76a332eff9fb2fdb42eee">ReadSrcReg</a>:
<a name="l00208"></a>00208         {
<a name="l00209"></a>00209             <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0" title="Enumerate the classes of registers.">RegClass</a> reg_type;
<a name="l00210"></a>00210             <a class="code" href="classUseDefUnit.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a> reg_idx = inst-&gt;_srcRegIdx[ud_idx];
<a name="l00211"></a>00211             <a class="code" href="classUseDefUnit.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a> flat_idx = <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a4d739dee63b39a75eca478db2f8091bf">flattenRegIdx</a>(reg_idx, reg_type, tid);
<a name="l00212"></a>00212             inst-&gt;flattenSrcReg(ud_idx, flat_idx);
<a name="l00213"></a>00213             
<a name="l00214"></a>00214             <span class="keywordflow">if</span> (flat_idx == <a class="code" href="namespaceAlphaISA.html#a38e079cf64d8a3ced6ce8e52ce269a5e">TheISA::ZeroReg</a> &amp;&amp; reg_type == <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c" title="Integer register.">IntRegClass</a>) {
<a name="l00215"></a>00215                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Ignoring Reading of ISA-ZeroReg &quot;</span>
<a name="l00216"></a>00216                         <span class="stringliteral">&quot;(Int. Reg %i).\n&quot;</span>, tid, inst-&gt;seqNum, flat_idx);
<a name="l00217"></a>00217                 ud_req-&gt;done();
<a name="l00218"></a>00218                 <span class="keywordflow">return</span>;
<a name="l00219"></a>00219             } <span class="keywordflow">else</span> {
<a name="l00220"></a>00220                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Attempting to read source &quot;</span>
<a name="l00221"></a>00221                         <span class="stringliteral">&quot;register idx %i (reg #%i, flat#%i).\n&quot;</span>,
<a name="l00222"></a>00222                         tid, seq_num, ud_idx, reg_idx, flat_idx);
<a name="l00223"></a>00223             }
<a name="l00224"></a>00224 
<a name="l00225"></a>00225             <span class="keywordflow">if</span> (<a class="code" href="classUseDefUnit.html#aa0933c90c5ced66e85669c2982b165a6">regDepMap</a>[tid]-&gt;canRead(reg_type, flat_idx, inst)) {
<a name="l00226"></a>00226                 <span class="keywordflow">switch</span> (reg_type)
<a name="l00227"></a>00227                 {
<a name="l00228"></a>00228                   <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c" title="Integer register.">IntRegClass</a>:
<a name="l00229"></a>00229                     {
<a name="l00230"></a>00230                         <a class="code" href="classUseDefUnit.html#a007316fc06c43d3c786e79da6f3a5265">uniqueIntRegMap</a>[flat_idx] = <span class="keyword">true</span>;
<a name="l00231"></a>00231 
<a name="l00232"></a>00232                         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Reading Int Reg %i&quot;</span>
<a name="l00233"></a>00233                                 <span class="stringliteral">&quot; (%i) from Register File:0x%x.\n&quot;</span>,
<a name="l00234"></a>00234                                 tid, seq_num,
<a name="l00235"></a>00235                                 reg_idx, flat_idx,
<a name="l00236"></a>00236                                 <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a01d90b889dc598239bda63243ef365cf">readIntReg</a>(flat_idx,inst-&gt;readTid()));
<a name="l00237"></a>00237                         inst-&gt;setIntSrc(ud_idx,
<a name="l00238"></a>00238                                         <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a01d90b889dc598239bda63243ef365cf">readIntReg</a>(flat_idx,
<a name="l00239"></a>00239                                                         inst-&gt;readTid()));
<a name="l00240"></a>00240                         <a class="code" href="classUseDefUnit.html#a67e958fedd10dfe72747865179154882">intRegFileReads</a>++;
<a name="l00241"></a>00241                     }
<a name="l00242"></a>00242                     <span class="keywordflow">break</span>;
<a name="l00243"></a>00243 
<a name="l00244"></a>00244                   <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e" title="Floating-point register.">FloatRegClass</a>:
<a name="l00245"></a>00245                     {
<a name="l00246"></a>00246                         <a class="code" href="classUseDefUnit.html#a148e8f7c874a196ab74ca1f39662c98c">uniqueFloatRegMap</a>[flat_idx] = <span class="keyword">true</span>;
<a name="l00247"></a>00247                         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Reading Float Reg %i&quot;</span>
<a name="l00248"></a>00248                                 <span class="stringliteral">&quot; (%i) from Register File:%x (%08f).\n&quot;</span>,
<a name="l00249"></a>00249                                 tid, seq_num,
<a name="l00250"></a>00250                                 reg_idx - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">FP_Reg_Base</a>, flat_idx,
<a name="l00251"></a>00251                                 <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a29376f1c5a0787ea5f829651454f9205">readFloatRegBits</a>(flat_idx,
<a name="l00252"></a>00252                                                       inst-&gt;readTid()),
<a name="l00253"></a>00253                                 <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#aea9ee1636d5a4ee41fc873ab782096e5">readFloatReg</a>(flat_idx,
<a name="l00254"></a>00254                                                   inst-&gt;readTid()));
<a name="l00255"></a>00255 
<a name="l00256"></a>00256                         inst-&gt;setFloatSrc(ud_idx,
<a name="l00257"></a>00257                                           <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#aea9ee1636d5a4ee41fc873ab782096e5">readFloatReg</a>(flat_idx,
<a name="l00258"></a>00258                                                             inst-&gt;readTid()));
<a name="l00259"></a>00259                         inst-&gt;setFloatRegBitsSrc(ud_idx,
<a name="l00260"></a>00260                                                  <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a29376f1c5a0787ea5f829651454f9205">readFloatRegBits</a>(flat_idx,
<a name="l00261"></a>00261                                                                        inst-&gt;readTid()));
<a name="l00262"></a>00262                         <a class="code" href="classUseDefUnit.html#a51481d49e9355c25c8afa3553771605d">floatRegFileReads</a>++;
<a name="l00263"></a>00263                     }
<a name="l00264"></a>00264                     <span class="keywordflow">break</span>;
<a name="l00265"></a>00265 
<a name="l00266"></a>00266                   <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39" title="Control (misc) register.">MiscRegClass</a>:
<a name="l00267"></a>00267                     {
<a name="l00268"></a>00268                         <a class="code" href="classUseDefUnit.html#aeab2bd090cc9b29fbf5f386013dd79fd">uniqueMiscRegMap</a>[flat_idx] = <span class="keyword">true</span>;
<a name="l00269"></a>00269                         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Reading Misc Reg %i &quot;</span>
<a name="l00270"></a>00270                                 <span class="stringliteral">&quot; (%i) from Register File:0x%x.\n&quot;</span>,
<a name="l00271"></a>00271                                 tid, seq_num,
<a name="l00272"></a>00272                                 reg_idx - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803">Misc_Reg_Base</a>, flat_idx,
<a name="l00273"></a>00273                                 <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a71d44ee14eeab530a09bc7d68d97ece2">readMiscReg</a>(flat_idx,
<a name="l00274"></a>00274                                 inst-&gt;readTid()));
<a name="l00275"></a>00275                         inst-&gt;setIntSrc(ud_idx,
<a name="l00276"></a>00276                                         <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a71d44ee14eeab530a09bc7d68d97ece2">readMiscReg</a>(flat_idx,
<a name="l00277"></a>00277                                                          inst-&gt;readTid()));
<a name="l00278"></a>00278                     }
<a name="l00279"></a>00279                     <span class="keywordflow">break</span>;
<a name="l00280"></a>00280 
<a name="l00281"></a>00281                   <span class="keywordflow">default</span>:
<a name="l00282"></a>00282                     <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid Register Type: %i&quot;</span>, reg_type);
<a name="l00283"></a>00283                 }
<a name="l00284"></a>00284 
<a name="l00285"></a>00285                 ud_req-&gt;done();
<a name="l00286"></a>00286             } <span class="keywordflow">else</span> {
<a name="l00287"></a>00287                 <span class="comment">// Look for forwarding opportunities</span>
<a name="l00288"></a>00288                 <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> forward_inst = <a class="code" href="classUseDefUnit.html#aa0933c90c5ced66e85669c2982b165a6">regDepMap</a>[tid]-&gt;<a class="code" href="classRegDepMap.html#a700524c6365911232dd3afe88da67f0a">canForward</a>(reg_type,
<a name="l00289"></a>00289                                                                      flat_idx,
<a name="l00290"></a>00290                                                                      inst);
<a name="l00291"></a>00291 
<a name="l00292"></a>00292                 <span class="keywordflow">if</span> (forward_inst) {
<a name="l00293"></a>00293                     <span class="keywordtype">int</span> dest_reg_idx =
<a name="l00294"></a>00294                         forward_inst-&gt;getDestIdxNum(flat_idx);
<a name="l00295"></a>00295 
<a name="l00296"></a>00296                     <span class="keywordflow">switch</span> (reg_type)
<a name="l00297"></a>00297                     {
<a name="l00298"></a>00298                       <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c" title="Integer register.">IntRegClass</a>:
<a name="l00299"></a>00299                         {
<a name="l00300"></a>00300                             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: Forwarding dest.&quot;</span>
<a name="l00301"></a>00301                                     <span class="stringliteral">&quot; reg %i (%i), value 0x%x from &quot;</span>
<a name="l00302"></a>00302                                     <span class="stringliteral">&quot;[sn:%i] to [sn:%i] source #%x.\n&quot;</span>,
<a name="l00303"></a>00303                                     tid, reg_idx, flat_idx,
<a name="l00304"></a>00304                                     forward_inst-&gt;readIntResult(dest_reg_idx),
<a name="l00305"></a>00305                                     forward_inst-&gt;seqNum, 
<a name="l00306"></a>00306                                     inst-&gt;seqNum, ud_idx);
<a name="l00307"></a>00307                             inst-&gt;setIntSrc(ud_idx, 
<a name="l00308"></a>00308                                             forward_inst-&gt;
<a name="l00309"></a>00309                                             readIntResult(dest_reg_idx));
<a name="l00310"></a>00310                         }
<a name="l00311"></a>00311                         <span class="keywordflow">break</span>;
<a name="l00312"></a>00312 
<a name="l00313"></a>00313                       <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e" title="Floating-point register.">FloatRegClass</a>:
<a name="l00314"></a>00314                         {
<a name="l00315"></a>00315                             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: Forwarding dest.&quot;</span>
<a name="l00316"></a>00316                                     <span class="stringliteral">&quot; reg %i (%i) value 0x%x from &quot;</span>
<a name="l00317"></a>00317                                     <span class="stringliteral">&quot;[sn:%i] to [sn:%i] source #%i.\n&quot;</span>,
<a name="l00318"></a>00318                                     tid, reg_idx - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">FP_Reg_Base</a>, flat_idx,
<a name="l00319"></a>00319                                     forward_inst-&gt;readFloatResult(dest_reg_idx),
<a name="l00320"></a>00320                                     forward_inst-&gt;seqNum, inst-&gt;seqNum, ud_idx);
<a name="l00321"></a>00321                             inst-&gt;setFloatSrc(ud_idx,
<a name="l00322"></a>00322                                               forward_inst-&gt;
<a name="l00323"></a>00323                                               readFloatResult(dest_reg_idx));
<a name="l00324"></a>00324                         }
<a name="l00325"></a>00325                         <span class="keywordflow">break</span>;
<a name="l00326"></a>00326 
<a name="l00327"></a>00327                       <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39" title="Control (misc) register.">MiscRegClass</a>:
<a name="l00328"></a>00328                         {
<a name="l00329"></a>00329                             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: Forwarding dest.&quot;</span>
<a name="l00330"></a>00330                                     <span class="stringliteral">&quot; reg %i (%i) value 0x%x from &quot;</span>
<a name="l00331"></a>00331                                     <span class="stringliteral">&quot;[sn:%i] to [sn:%i] source #%i.\n&quot;</span>,
<a name="l00332"></a>00332                                     tid, reg_idx - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803">Misc_Reg_Base</a>, flat_idx,
<a name="l00333"></a>00333                                     forward_inst-&gt;readIntResult(dest_reg_idx),
<a name="l00334"></a>00334                                     forward_inst-&gt;seqNum, 
<a name="l00335"></a>00335                                     inst-&gt;seqNum, ud_idx);
<a name="l00336"></a>00336                             inst-&gt;setIntSrc(ud_idx, 
<a name="l00337"></a>00337                                             forward_inst-&gt;
<a name="l00338"></a>00338                                             readIntResult(dest_reg_idx));
<a name="l00339"></a>00339                         }
<a name="l00340"></a>00340                         <span class="keywordflow">break</span>;
<a name="l00341"></a>00341 
<a name="l00342"></a>00342                       <span class="keywordflow">default</span>:
<a name="l00343"></a>00343                         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid Register Type: %i&quot;</span>, reg_type);
<a name="l00344"></a>00344                     }
<a name="l00345"></a>00345 
<a name="l00346"></a>00346                     <a class="code" href="classUseDefUnit.html#a37cb2ded859693943151bfb454bcc97f">regForwards</a>++;
<a name="l00347"></a>00347                     ud_req-&gt;done();
<a name="l00348"></a>00348                 } <span class="keywordflow">else</span> {
<a name="l00349"></a>00349                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: Source register idx: %i &quot;</span>
<a name="l00350"></a>00350                             <span class="stringliteral">&quot;is not ready to read.\n&quot;</span>,
<a name="l00351"></a>00351                             tid, reg_idx);
<a name="l00352"></a>00352                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderStall, <span class="stringliteral">&quot;STALL: [tid:%i]: waiting to read &quot;</span>
<a name="l00353"></a>00353                             <span class="stringliteral">&quot;register (idx=%i)\n&quot;</span>,
<a name="l00354"></a>00354                             tid, reg_idx);
<a name="l00355"></a>00355                     ud_req-&gt;done(<span class="keyword">false</span>);
<a name="l00356"></a>00356                 }
<a name="l00357"></a>00357             }
<a name="l00358"></a>00358         }
<a name="l00359"></a>00359         <span class="keywordflow">break</span>;
<a name="l00360"></a>00360 
<a name="l00361"></a>00361       <span class="keywordflow">case</span> <a class="code" href="classUseDefUnit.html#a2afce0a47a93eee73a314d53e4890153aebf3627ab0dc50391abb37f1d20bc375">WriteDestReg</a>:
<a name="l00362"></a>00362         {
<a name="l00363"></a>00363             <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0" title="Enumerate the classes of registers.">RegClass</a> reg_type;
<a name="l00364"></a>00364             <a class="code" href="classUseDefUnit.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a> reg_idx = inst-&gt;_destRegIdx[ud_idx];
<a name="l00365"></a>00365             <a class="code" href="classUseDefUnit.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a> flat_idx = <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a4d739dee63b39a75eca478db2f8091bf">flattenRegIdx</a>(reg_idx, reg_type, tid);
<a name="l00366"></a>00366 
<a name="l00367"></a>00367             <span class="keywordflow">if</span> (flat_idx == <a class="code" href="namespaceAlphaISA.html#a38e079cf64d8a3ced6ce8e52ce269a5e">TheISA::ZeroReg</a> &amp;&amp; reg_type == <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c" title="Integer register.">IntRegClass</a>) {
<a name="l00368"></a>00368                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(IntRegs, <span class="stringliteral">&quot;[tid:%i]: Ignoring Writing of ISA-ZeroReg &quot;</span>
<a name="l00369"></a>00369                         <span class="stringliteral">&quot;(Int. Reg %i)\n&quot;</span>, tid, flat_idx);
<a name="l00370"></a>00370                 ud_req-&gt;done();
<a name="l00371"></a>00371                 <span class="keywordflow">return</span>;
<a name="l00372"></a>00372             }
<a name="l00373"></a>00373 
<a name="l00374"></a>00374             <span class="keywordflow">if</span> (<a class="code" href="classUseDefUnit.html#aa0933c90c5ced66e85669c2982b165a6">regDepMap</a>[tid]-&gt;canWrite(reg_type, flat_idx, inst)) {
<a name="l00375"></a>00375                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Flattening register idx %i &quot;</span>
<a name="l00376"></a>00376                         <span class="stringliteral">&quot;(%i) and Attempting to write to Register File.\n&quot;</span>,
<a name="l00377"></a>00377                         tid, seq_num, reg_idx, flat_idx);
<a name="l00378"></a>00378 
<a name="l00379"></a>00379                 <span class="keywordflow">switch</span> (reg_type)
<a name="l00380"></a>00380                 {
<a name="l00381"></a>00381                   <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c" title="Integer register.">IntRegClass</a>:
<a name="l00382"></a>00382                     {
<a name="l00383"></a>00383                         <a class="code" href="classUseDefUnit.html#a007316fc06c43d3c786e79da6f3a5265">uniqueIntRegMap</a>[flat_idx] = <span class="keyword">true</span>;
<a name="l00384"></a>00384 
<a name="l00385"></a>00385                         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Writing Int. Result &quot;</span>
<a name="l00386"></a>00386                                 <span class="stringliteral">&quot;0x%x to register idx %i (%i).\n&quot;</span>,
<a name="l00387"></a>00387                                 tid, seq_num, inst-&gt;readIntResult(ud_idx),
<a name="l00388"></a>00388                                 reg_idx, flat_idx);
<a name="l00389"></a>00389 
<a name="l00390"></a>00390                         <span class="comment">// Remove Dependencies</span>
<a name="l00391"></a>00391                         <a class="code" href="classUseDefUnit.html#aa0933c90c5ced66e85669c2982b165a6">regDepMap</a>[tid]-&gt;<a class="code" href="classRegDepMap.html#a40cf3c335b8ecc0c33de75fe822f25f7">removeFront</a>(reg_type, flat_idx, inst);
<a name="l00392"></a>00392 
<a name="l00393"></a>00393                         <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#ae1dce5b4f3b791b6bf420cfba9d5c316">setIntReg</a>(flat_idx,
<a name="l00394"></a>00394                                        inst-&gt;readIntResult(ud_idx),
<a name="l00395"></a>00395                                        inst-&gt;readTid());
<a name="l00396"></a>00396                         <a class="code" href="classUseDefUnit.html#aa79e36dab324cdcb339de91d5b21f03b">intRegFileWrites</a>++;
<a name="l00397"></a>00397                     }
<a name="l00398"></a>00398                     <span class="keywordflow">break</span>;
<a name="l00399"></a>00399 
<a name="l00400"></a>00400                   <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e" title="Floating-point register.">FloatRegClass</a>:
<a name="l00401"></a>00401                     {
<a name="l00402"></a>00402                         <a class="code" href="classUseDefUnit.html#a148e8f7c874a196ab74ca1f39662c98c">uniqueFloatRegMap</a>[flat_idx] = <span class="keyword">true</span>;
<a name="l00403"></a>00403 
<a name="l00404"></a>00404                         <span class="comment">// Remove Reg. Dependecny Block on this Register</span>
<a name="l00405"></a>00405                         <a class="code" href="classUseDefUnit.html#aa0933c90c5ced66e85669c2982b165a6">regDepMap</a>[tid]-&gt;<a class="code" href="classRegDepMap.html#a40cf3c335b8ecc0c33de75fe822f25f7">removeFront</a>(reg_type, flat_idx, inst);
<a name="l00406"></a>00406 
<a name="l00407"></a>00407                         <span class="keywordflow">if</span> (inst-&gt;resultType(ud_idx) == 
<a name="l00408"></a>00408                             <a class="code" href="classInOrderDynInst.html#aa71b5fc2a82d29a91db3a734ff892a49a85a77c8e492bcc8f63077cc8d7610768">InOrderDynInst::FloatBits</a>) {
<a name="l00409"></a>00409                             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Writing FP-Bits &quot;</span>
<a name="l00410"></a>00410                                     <span class="stringliteral">&quot;Result %08f (bits:0x%x) to register &quot;</span>
<a name="l00411"></a>00411                                     <span class="stringliteral">&quot;idx %i (%i).\n&quot;</span>,
<a name="l00412"></a>00412                                     tid, seq_num,
<a name="l00413"></a>00413                                     inst-&gt;readFloatResult(ud_idx), 
<a name="l00414"></a>00414                                     inst-&gt;readFloatBitsResult(ud_idx),
<a name="l00415"></a>00415                                     reg_idx - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">FP_Reg_Base</a>, flat_idx);
<a name="l00416"></a>00416 
<a name="l00417"></a>00417                             <span class="comment">// Check for FloatRegBits Here</span>
<a name="l00418"></a>00418                             <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#aeb40857aa08ef89112654eb05a7abdec">setFloatRegBits</a>(flat_idx,
<a name="l00419"></a>00419                                                  inst-&gt;readFloatBitsResult(ud_idx),
<a name="l00420"></a>00420                                                  inst-&gt;readTid());
<a name="l00421"></a>00421                         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (inst-&gt;resultType(ud_idx) == 
<a name="l00422"></a>00422                                    <a class="code" href="classInOrderDynInst.html#aa71b5fc2a82d29a91db3a734ff892a49ad67b0ee7230dcecb610254e4e5e589cd">InOrderDynInst::Float</a>) {
<a name="l00423"></a>00423                             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Writing Float &quot;</span>
<a name="l00424"></a>00424                                     <span class="stringliteral">&quot;Result %08f (bits:0x%x) to register &quot;</span>
<a name="l00425"></a>00425                                     <span class="stringliteral">&quot;idx %i (%i).\n&quot;</span>,
<a name="l00426"></a>00426                                     tid, seq_num, inst-&gt;readFloatResult(ud_idx),
<a name="l00427"></a>00427                                     inst-&gt;readIntResult(ud_idx), 
<a name="l00428"></a>00428                                     reg_idx - FP_Reg_Base, flat_idx);
<a name="l00429"></a>00429 
<a name="l00430"></a>00430                             <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a60a2b6d8c0ac76cc653e44d1f228e173">setFloatReg</a>(flat_idx,
<a name="l00431"></a>00431                                              inst-&gt;readFloatResult(ud_idx),
<a name="l00432"></a>00432                                              inst-&gt;readTid());
<a name="l00433"></a>00433                         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (inst-&gt;resultType(ud_idx) == 
<a name="l00434"></a>00434                                    <a class="code" href="classInOrderDynInst.html#aa71b5fc2a82d29a91db3a734ff892a49afb7825ebed9ad96348ee8588d84db633">InOrderDynInst::Double</a>) {
<a name="l00435"></a>00435                             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Writing Double &quot;</span>
<a name="l00436"></a>00436                                     <span class="stringliteral">&quot;Result %08f (bits:0x%x) to register &quot;</span>
<a name="l00437"></a>00437                                     <span class="stringliteral">&quot;idx %i (%i).\n&quot;</span>,
<a name="l00438"></a>00438                                     tid, seq_num,
<a name="l00439"></a>00439                                     inst-&gt;readFloatResult(ud_idx), 
<a name="l00440"></a>00440                                     inst-&gt;readIntResult(ud_idx), 
<a name="l00441"></a>00441                                     reg_idx - FP_Reg_Base, flat_idx);
<a name="l00442"></a>00442 
<a name="l00443"></a>00443                             <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a60a2b6d8c0ac76cc653e44d1f228e173">setFloatReg</a>(flat_idx,
<a name="l00444"></a>00444                                              inst-&gt;readFloatResult(ud_idx),
<a name="l00445"></a>00445                                              inst-&gt;readTid());
<a name="l00446"></a>00446                         } <span class="keywordflow">else</span> {
<a name="l00447"></a>00447                             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Result Type Not Set For [sn:%i] %s.\n&quot;</span>, 
<a name="l00448"></a>00448                                   inst-&gt;seqNum, inst-&gt;instName());
<a name="l00449"></a>00449                         }
<a name="l00450"></a>00450 
<a name="l00451"></a>00451                         <a class="code" href="classUseDefUnit.html#a5b7ee045b5715d8abb9d7e17502e6f09">floatRegFileWrites</a>++;
<a name="l00452"></a>00452                     }
<a name="l00453"></a>00453                     <span class="keywordflow">break</span>;
<a name="l00454"></a>00454 
<a name="l00455"></a>00455                   <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39" title="Control (misc) register.">MiscRegClass</a>:
<a name="l00456"></a>00456                     {
<a name="l00457"></a>00457                         <a class="code" href="classUseDefUnit.html#aeab2bd090cc9b29fbf5f386013dd79fd">uniqueMiscRegMap</a>[flat_idx] = <span class="keyword">true</span>;
<a name="l00458"></a>00458 
<a name="l00459"></a>00459                         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: Writing Misc. 0x%x &quot;</span>
<a name="l00460"></a>00460                                 <span class="stringliteral">&quot;to register idx %i.\n&quot;</span>,
<a name="l00461"></a>00461                                 tid, inst-&gt;readIntResult(ud_idx), reg_idx - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803">Misc_Reg_Base</a>);
<a name="l00462"></a>00462 
<a name="l00463"></a>00463                         <span class="comment">// Remove Dependencies</span>
<a name="l00464"></a>00464                         <a class="code" href="classUseDefUnit.html#aa0933c90c5ced66e85669c2982b165a6">regDepMap</a>[tid]-&gt;<a class="code" href="classRegDepMap.html#a40cf3c335b8ecc0c33de75fe822f25f7">removeFront</a>(reg_type, flat_idx, inst);
<a name="l00465"></a>00465 
<a name="l00466"></a>00466                         <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a9b618db833e56fbb32246fe25716846f">setMiscReg</a>(flat_idx,
<a name="l00467"></a>00467                                     inst-&gt;readIntResult(ud_idx),
<a name="l00468"></a>00468                                         inst-&gt;readTid());
<a name="l00469"></a>00469                     }
<a name="l00470"></a>00470                     <span class="keywordflow">break</span>;
<a name="l00471"></a>00471 
<a name="l00472"></a>00472                   <span class="keywordflow">default</span>:
<a name="l00473"></a>00473                     <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid Register Type: %i&quot;</span>, reg_type);
<a name="l00474"></a>00474                 }
<a name="l00475"></a>00475 
<a name="l00476"></a>00476                 ud_req-&gt;done();
<a name="l00477"></a>00477             } <span class="keywordflow">else</span> {
<a name="l00478"></a>00478                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderUseDef, <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Dest. register idx: %i is &quot;</span>
<a name="l00479"></a>00479                         <span class="stringliteral">&quot;not ready to write.\n&quot;</span>,
<a name="l00480"></a>00480                         tid, seq_num, reg_idx);
<a name="l00481"></a>00481                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderStall, <span class="stringliteral">&quot;STALL: [tid:%i]: waiting to write &quot;</span>
<a name="l00482"></a>00482                         <span class="stringliteral">&quot;register (idx=%i)\n&quot;</span>,
<a name="l00483"></a>00483                         tid, reg_idx);
<a name="l00484"></a>00484                 ud_req-&gt;done(<span class="keyword">false</span>);
<a name="l00485"></a>00485             }
<a name="l00486"></a>00486         }
<a name="l00487"></a>00487         <span class="keywordflow">break</span>;
<a name="l00488"></a>00488 
<a name="l00489"></a>00489       <span class="keywordflow">case</span> <a class="code" href="classUseDefUnit.html#a2afce0a47a93eee73a314d53e4890153aa7a98b5cc14566eda10b7248440cafa2">MarkDestRegs</a>:
<a name="l00490"></a>00490         {
<a name="l00491"></a>00491             <a class="code" href="classUseDefUnit.html#aa0933c90c5ced66e85669c2982b165a6">regDepMap</a>[tid]-&gt;<a class="code" href="classRegDepMap.html#ae55039f80e321715cf410a62b39d069c">insert</a>(inst);
<a name="l00492"></a>00492             ud_req-&gt;done();
<a name="l00493"></a>00493         }
<a name="l00494"></a>00494         <span class="keywordflow">break</span>;
<a name="l00495"></a>00495 
<a name="l00496"></a>00496       <span class="keywordflow">default</span>:
<a name="l00497"></a>00497         <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Unrecognized command to %s&quot;</span>, <a class="code" href="classResource.html#a991d4c92f58169fd45fe3f1c1881ac9e">resName</a>);
<a name="l00498"></a>00498     }
<a name="l00499"></a>00499 
<a name="l00500"></a>00500 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ae3afc1c63d17a49a6301bd18fca574a0"></a><!-- doxytag: member="UseDefUnit::findRequest" ref="ae3afc1c63d17a49a6301bd18fca574a0" args="(DynInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classResourceRequest.html">ResReqPtr</a> findRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Find the request that corresponds to this instruction </p>

<p><a class="el" href="classResource.html#ae3afc1c63d17a49a6301bd18fca574a0">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00137"></a>00137 {
<a name="l00138"></a>00138     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="classResource.html#a2474a5474cbff19523a51eb1de01cda4">width</a>; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00139"></a>00139         UseDefRequest* ud_req =
<a name="l00140"></a>00140             <span class="keyword">dynamic_cast&lt;</span>UseDefRequest*<span class="keyword">&gt;</span>(<a class="code" href="classResource.html#a83b4e5928b54d2813c3c4911043e677d">reqs</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]);
<a name="l00141"></a>00141         assert(ud_req);
<a name="l00142"></a>00142 
<a name="l00143"></a>00143         <span class="keywordflow">if</span> (ud_req-&gt;valid &amp;&amp;
<a name="l00144"></a>00144             ud_req-&gt;getInst() == inst &amp;&amp;
<a name="l00145"></a>00145             ud_req-&gt;cmd == inst-&gt;curSkedEntry-&gt;cmd &amp;&amp;
<a name="l00146"></a>00146             ud_req-&gt;useDefIdx == inst-&gt;curSkedEntry-&gt;idx) {
<a name="l00147"></a>00147             <span class="keywordflow">return</span> ud_req;
<a name="l00148"></a>00148         }
<a name="l00149"></a>00149     }
<a name="l00150"></a>00150 
<a name="l00151"></a>00151     <span class="keywordflow">return</span> <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00152"></a>00152 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aae5ce84f94a1057d7f60172daf5d731d"></a><!-- doxytag: member="UseDefUnit::getRequest" ref="aae5ce84f94a1057d7f60172daf5d731d" args="(DynInstPtr _inst, int stage_num, int res_idx, int slot_num, unsigned cmd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classResourceRequest.html">ResReqPtr</a> getRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>_inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>stage_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>res_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>slot_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>cmd</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classRequest.html">Request</a> usage of a resource for this instruction. If this instruction already has made this request to this resource, and that request is uncompleted this function will just return that request </p>

<p><a class="el" href="classResource.html#aae5ce84f94a1057d7f60172daf5d731d">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00127"></a>00127 {
<a name="l00128"></a>00128     UseDefRequest *ud_req = <span class="keyword">dynamic_cast&lt;</span>UseDefRequest*<span class="keyword">&gt;</span>(<a class="code" href="classResource.html#a83b4e5928b54d2813c3c4911043e677d">reqs</a>[slot_num]);
<a name="l00129"></a>00129     ud_req-&gt;setRequest(inst, stage_num, <span class="keywordtype">id</span>, slot_num, cmd,
<a name="l00130"></a>00130                        inst-&gt;curSkedEntry-&gt;idx);
<a name="l00131"></a>00131     <span class="keywordflow">return</span> ud_req;
<a name="l00132"></a>00132 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a02fd73d861ef2e4aabb38c0c9ff82947"></a><!-- doxytag: member="UseDefUnit::init" ref="a02fd73d861ef2e4aabb38c0c9ff82947" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void init </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Any extra initiliazation stuff can be set up using this function that should get called before the simulation starts (tick 0) </p>

<p><a class="el" href="classResource.html#a02fd73d861ef2e4aabb38c0c9ff82947">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00109"></a>00109 {
<a name="l00110"></a>00110     <span class="comment">// Set Up Resource Events to Appropriate Resource BandWidth</span>
<a name="l00111"></a>00111     <span class="keywordflow">if</span> (<a class="code" href="classResource.html#a46b9d67ee437c6ecdbedca8ec8d2ed40">latency</a> &gt; <a class="code" href="classCycles.html">Cycles</a>(0)) {
<a name="l00112"></a>00112         <a class="code" href="classResource.html#abde7a6c4ff046aa4c2ecd476c4266be3">resourceEvent</a> = <span class="keyword">new</span> <a class="code" href="classResourceEvent.html">ResourceEvent</a>[<a class="code" href="classResource.html#a2474a5474cbff19523a51eb1de01cda4">width</a>];
<a name="l00113"></a>00113     } <span class="keywordflow">else</span> {
<a name="l00114"></a>00114         <a class="code" href="classResource.html#abde7a6c4ff046aa4c2ecd476c4266be3">resourceEvent</a> = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00115"></a>00115     }
<a name="l00116"></a>00116 
<a name="l00117"></a>00117     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="classResource.html#a2474a5474cbff19523a51eb1de01cda4">width</a>; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00118"></a>00118         <a class="code" href="classResource.html#a83b4e5928b54d2813c3c4911043e677d">reqs</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] = <span class="keyword">new</span> UseDefRequest(<span class="keyword">this</span>);
<a name="l00119"></a>00119     }
<a name="l00120"></a>00120 
<a name="l00121"></a>00121     <a class="code" href="classResource.html#aef17f15baa657a3b0b17d6a2c855fb02">initSlots</a>();
<a name="l00122"></a>00122 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a4dc637449366fcdfc4e764cdf12d9b11"></a><!-- doxytag: member="UseDefUnit::regStats" ref="a4dc637449366fcdfc4e764cdf12d9b11" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void regStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classRegister.html">Register</a> <a class="el" href="namespaceStats.html">Stats</a> for this resource </p>

<p><a class="el" href="classResource.html#ac1739a9be0fbd5d96cf441cd3b2c1c78">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00065"></a>00065 {
<a name="l00066"></a>00066     <a class="code" href="classUseDefUnit.html#a796c1916448138c736618531476b9801">uniqueRegsPerSwitch</a>
<a name="l00067"></a>00067         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classResource.html#af1801e31af6399bccce114ab12575168">name</a>() + <span class="stringliteral">&quot;.uniqueRegsPerSwitch&quot;</span>)
<a name="l00068"></a>00068         .desc(<span class="stringliteral">&quot;Number of Unique Registers Needed Per Context Switch&quot;</span>)
<a name="l00069"></a>00069         .prereq(<a class="code" href="classUseDefUnit.html#a796c1916448138c736618531476b9801">uniqueRegsPerSwitch</a>);
<a name="l00070"></a>00070 
<a name="l00071"></a>00071     <a class="code" href="classUseDefUnit.html#a67e958fedd10dfe72747865179154882">intRegFileReads</a>
<a name="l00072"></a>00072         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classResource.html#af1801e31af6399bccce114ab12575168">name</a>() + <span class="stringliteral">&quot;.intRegFileReads&quot;</span>)
<a name="l00073"></a>00073         .desc(<span class="stringliteral">&quot;Number of Reads from Int. Register File&quot;</span>);
<a name="l00074"></a>00074 
<a name="l00075"></a>00075     <a class="code" href="classUseDefUnit.html#aa79e36dab324cdcb339de91d5b21f03b">intRegFileWrites</a>
<a name="l00076"></a>00076         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classResource.html#af1801e31af6399bccce114ab12575168">name</a>() + <span class="stringliteral">&quot;.intRegFileWrites&quot;</span>)
<a name="l00077"></a>00077         .desc(<span class="stringliteral">&quot;Number of Writes to Int. Register File&quot;</span>);
<a name="l00078"></a>00078 
<a name="l00079"></a>00079     <a class="code" href="classUseDefUnit.html#abf73f69eb2ade79a3b55b431699c6d07">intRegFileAccs</a>
<a name="l00080"></a>00080         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classResource.html#af1801e31af6399bccce114ab12575168">name</a>() + <span class="stringliteral">&quot;.intRegFileAccesses&quot;</span>)
<a name="l00081"></a>00081         .desc(<span class="stringliteral">&quot;Total Accesses (Read+Write) to the Int. Register File&quot;</span>);
<a name="l00082"></a>00082     <a class="code" href="classUseDefUnit.html#abf73f69eb2ade79a3b55b431699c6d07">intRegFileAccs</a> = <a class="code" href="classUseDefUnit.html#a67e958fedd10dfe72747865179154882">intRegFileReads</a> + <a class="code" href="classUseDefUnit.html#aa79e36dab324cdcb339de91d5b21f03b">intRegFileWrites</a>;
<a name="l00083"></a>00083 
<a name="l00084"></a>00084     <a class="code" href="classUseDefUnit.html#a51481d49e9355c25c8afa3553771605d">floatRegFileReads</a>
<a name="l00085"></a>00085         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classResource.html#af1801e31af6399bccce114ab12575168">name</a>() + <span class="stringliteral">&quot;.floatRegFileReads&quot;</span>)
<a name="l00086"></a>00086         .desc(<span class="stringliteral">&quot;Number of Reads from FP Register File&quot;</span>);
<a name="l00087"></a>00087 
<a name="l00088"></a>00088     <a class="code" href="classUseDefUnit.html#a5b7ee045b5715d8abb9d7e17502e6f09">floatRegFileWrites</a>
<a name="l00089"></a>00089         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classResource.html#af1801e31af6399bccce114ab12575168">name</a>() + <span class="stringliteral">&quot;.floatRegFileWrites&quot;</span>)
<a name="l00090"></a>00090         .desc(<span class="stringliteral">&quot;Number of Writes to FP Register File&quot;</span>);
<a name="l00091"></a>00091 
<a name="l00092"></a>00092     <a class="code" href="classUseDefUnit.html#a71fd5719f07c55c81f0296e2835a7c90">floatRegFileAccs</a>
<a name="l00093"></a>00093         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classResource.html#af1801e31af6399bccce114ab12575168">name</a>() + <span class="stringliteral">&quot;.floatRegFileAccesses&quot;</span>)
<a name="l00094"></a>00094         .desc(<span class="stringliteral">&quot;Total Accesses (Read+Write) to the FP Register File&quot;</span>);
<a name="l00095"></a>00095     <a class="code" href="classUseDefUnit.html#a71fd5719f07c55c81f0296e2835a7c90">floatRegFileAccs</a> = <a class="code" href="classUseDefUnit.html#a51481d49e9355c25c8afa3553771605d">floatRegFileReads</a> + <a class="code" href="classUseDefUnit.html#a5b7ee045b5715d8abb9d7e17502e6f09">floatRegFileWrites</a>;
<a name="l00096"></a>00096 
<a name="l00097"></a>00097     <span class="comment">//@todo: add miscreg reads/writes</span>
<a name="l00098"></a>00098     <span class="comment">//       add forwarding by type???</span>
<a name="l00099"></a>00099 
<a name="l00100"></a>00100     <a class="code" href="classUseDefUnit.html#a37cb2ded859693943151bfb454bcc97f">regForwards</a>
<a name="l00101"></a>00101         .<a class="code" href="classStats_1_1DataWrap.html#a8eaf5c2b92132dfcacd7d9b10afb1726">name</a>(<a class="code" href="classResource.html#af1801e31af6399bccce114ab12575168">name</a>() + <span class="stringliteral">&quot;.regForwards&quot;</span>)
<a name="l00102"></a>00102         .desc(<span class="stringliteral">&quot;Number of Registers Read Through Forwarding Logic&quot;</span>);
<a name="l00103"></a>00103     
<a name="l00104"></a>00104     <a class="code" href="classUseDefUnit.html#a4dc637449366fcdfc4e764cdf12d9b11">Resource::regStats</a>();
<a name="l00105"></a>00105 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a339073618ad3c21c492d64a55ce2e216"></a><!-- doxytag: member="UseDefUnit::updateAfterContextSwitch" ref="a339073618ad3c21c492d64a55ce2e216" args="(DynInstPtr inst, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void updateAfterContextSwitch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Will be called the cycle before a context switch. Any bookkeeping that needs to be kept for that, can be done here </p>

<p><a class="el" href="classResource.html#a2cf5450ce736e0c76aca0d4ef24b922a">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00504"></a>00504 {
<a name="l00505"></a>00505     <a class="code" href="classUseDefUnit.html#a796c1916448138c736618531476b9801">uniqueRegsPerSwitch</a> = <a class="code" href="classUseDefUnit.html#a007316fc06c43d3c786e79da6f3a5265">uniqueIntRegMap</a>.size() + <a class="code" href="classUseDefUnit.html#a148e8f7c874a196ab74ca1f39662c98c">uniqueFloatRegMap</a>.size()
<a name="l00506"></a>00506         + <a class="code" href="classUseDefUnit.html#aeab2bd090cc9b29fbf5f386013dd79fd">uniqueMiscRegMap</a>.size();
<a name="l00507"></a>00507     <a class="code" href="classUseDefUnit.html#a007316fc06c43d3c786e79da6f3a5265">uniqueIntRegMap</a>.clear();
<a name="l00508"></a>00508     <a class="code" href="classUseDefUnit.html#a148e8f7c874a196ab74ca1f39662c98c">uniqueFloatRegMap</a>.clear();
<a name="l00509"></a>00509     <a class="code" href="classUseDefUnit.html#aeab2bd090cc9b29fbf5f386013dd79fd">uniqueMiscRegMap</a>.clear();
<a name="l00510"></a>00510 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a71fd5719f07c55c81f0296e2835a7c90"></a><!-- doxytag: member="UseDefUnit::floatRegFileAccs" ref="a71fd5719f07c55c81f0296e2835a7c90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classUseDefUnit.html#a71fd5719f07c55c81f0296e2835a7c90">floatRegFileAccs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Float <a class="el" href="classRegister.html">Register</a> File Total Accesses (Read+Write) </p>

</div>
</div>
<a class="anchor" id="a51481d49e9355c25c8afa3553771605d"></a><!-- doxytag: member="UseDefUnit::floatRegFileReads" ref="a51481d49e9355c25c8afa3553771605d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classUseDefUnit.html#a51481d49e9355c25c8afa3553771605d">floatRegFileReads</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Float <a class="el" href="classRegister.html">Register</a> File Reads </p>

</div>
</div>
<a class="anchor" id="a5b7ee045b5715d8abb9d7e17502e6f09"></a><!-- doxytag: member="UseDefUnit::floatRegFileWrites" ref="a5b7ee045b5715d8abb9d7e17502e6f09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classUseDefUnit.html#a5b7ee045b5715d8abb9d7e17502e6f09">floatRegFileWrites</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Float <a class="el" href="classRegister.html">Register</a> File Writes </p>

</div>
</div>
<a class="anchor" id="abf73f69eb2ade79a3b55b431699c6d07"></a><!-- doxytag: member="UseDefUnit::intRegFileAccs" ref="abf73f69eb2ade79a3b55b431699c6d07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classUseDefUnit.html#abf73f69eb2ade79a3b55b431699c6d07">intRegFileAccs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Int. <a class="el" href="classRegister.html">Register</a> File Total Accesses (Read+Write) </p>

</div>
</div>
<a class="anchor" id="a67e958fedd10dfe72747865179154882"></a><!-- doxytag: member="UseDefUnit::intRegFileReads" ref="a67e958fedd10dfe72747865179154882" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classUseDefUnit.html#a67e958fedd10dfe72747865179154882">intRegFileReads</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Int. <a class="el" href="classRegister.html">Register</a> File Reads </p>

</div>
</div>
<a class="anchor" id="aa79e36dab324cdcb339de91d5b21f03b"></a><!-- doxytag: member="UseDefUnit::intRegFileWrites" ref="aa79e36dab324cdcb339de91d5b21f03b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classUseDefUnit.html#aa79e36dab324cdcb339de91d5b21f03b">intRegFileWrites</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Int. <a class="el" href="classRegister.html">Register</a> File Writes </p>

</div>
</div>
<a class="anchor" id="aa27d1c9b589af0c77a81c490021c7dcb"></a><!-- doxytag: member="UseDefUnit::nonSpecInstActive" ref="aa27d1c9b589af0c77a81c490021c7dcb" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool* <a class="el" href="classUseDefUnit.html#aa27d1c9b589af0c77a81c490021c7dcb">nonSpecInstActive</a>[<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a899b1bc10d38a0f725495bf2108479a3"></a><!-- doxytag: member="UseDefUnit::nonSpecSeqNum" ref="a899b1bc10d38a0f725495bf2108479a3" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>* <a class="el" href="classUseDefUnit.html#a899b1bc10d38a0f725495bf2108479a3">nonSpecSeqNum</a>[<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0933c90c5ced66e85669c2982b165a6"></a><!-- doxytag: member="UseDefUnit::regDepMap" ref="aa0933c90c5ced66e85669c2982b165a6" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegDepMap.html">RegDepMap</a>* <a class="el" href="classUseDefUnit.html#aa0933c90c5ced66e85669c2982b165a6">regDepMap</a>[<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a37cb2ded859693943151bfb454bcc97f"></a><!-- doxytag: member="UseDefUnit::regForwards" ref="a37cb2ded859693943151bfb454bcc97f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classUseDefUnit.html#a37cb2ded859693943151bfb454bcc97f">regForwards</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Source <a class="el" href="classRegister.html">Register</a> Forwarding </p>

</div>
</div>
<a class="anchor" id="a699cfb06a053ac682026566662b62453"></a><!-- doxytag: member="UseDefUnit::serializeAfterSeqNum" ref="a699cfb06a053ac682026566662b62453" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="el" href="classUseDefUnit.html#a699cfb06a053ac682026566662b62453">serializeAfterSeqNum</a>[<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4300fb3f2f2ddebbfd44bbcad133c56"></a><!-- doxytag: member="UseDefUnit::serializeOnNextInst" ref="ad4300fb3f2f2ddebbfd44bbcad133c56" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classUseDefUnit.html#ad4300fb3f2f2ddebbfd44bbcad133c56">serializeOnNextInst</a>[<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a148e8f7c874a196ab74ca1f39662c98c"></a><!-- doxytag: member="UseDefUnit::uniqueFloatRegMap" ref="a148e8f7c874a196ab74ca1f39662c98c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="classUseDefUnit.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a>, bool&gt; <a class="el" href="classUseDefUnit.html#a148e8f7c874a196ab74ca1f39662c98c">uniqueFloatRegMap</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a007316fc06c43d3c786e79da6f3a5265"></a><!-- doxytag: member="UseDefUnit::uniqueIntRegMap" ref="a007316fc06c43d3c786e79da6f3a5265" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="classUseDefUnit.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a>, bool&gt; <a class="el" href="classUseDefUnit.html#a007316fc06c43d3c786e79da6f3a5265">uniqueIntRegMap</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aeab2bd090cc9b29fbf5f386013dd79fd"></a><!-- doxytag: member="UseDefUnit::uniqueMiscRegMap" ref="aeab2bd090cc9b29fbf5f386013dd79fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="classUseDefUnit.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a>, bool&gt; <a class="el" href="classUseDefUnit.html#aeab2bd090cc9b29fbf5f386013dd79fd">uniqueMiscRegMap</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a796c1916448138c736618531476b9801"></a><!-- doxytag: member="UseDefUnit::uniqueRegsPerSwitch" ref="a796c1916448138c736618531476b9801" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Average.html">Stats::Average</a> <a class="el" href="classUseDefUnit.html#a796c1916448138c736618531476b9801">uniqueRegsPerSwitch</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>cpu/inorder/resources/<a class="el" href="use__def_8hh_source.html">use_def.hh</a></li>
<li>cpu/inorder/resources/<a class="el" href="use__def_8cc.html">use_def.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
