{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_70_Default EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"DE2_70_Default\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1464847871809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464847871862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464847871862 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 14 15 0 0 " "Implementing clock multiplication of 14, clock division of 15, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 1286 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1464847871925 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 1287 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1464847871925 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 14 15 -90 -9921 " "Implementing clock multiplication of 14, clock division of 15, and phase shift of -90 degrees (-9921 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 1288 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1464847871925 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 1286 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1464847871925 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a5 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a13 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a29 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a21 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a53 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a37 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a61 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a45 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a77 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a77\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a77"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a69 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a69\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a69"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a78 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a78\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a78"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a70 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a70\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a70"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a6 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a14 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a30 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a22 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a46 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a38 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a62 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a54 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a76 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a76\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a76"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a68 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a68\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a68"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a4 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a12 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a28 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a20 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a52 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a36 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a60 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a44 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a23 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a7 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a31 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a15 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a55 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a39 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a63 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a47 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a79 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a79\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a79"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a71 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a71\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a71"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a74 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a74\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a74"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a66 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a66\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a66"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a2 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a10 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a26 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a18 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a42 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a34 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a58 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a50 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a73 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a73\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a73"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a65 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a65\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a65"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a1 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a9 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a25 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a17 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a33 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a41 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a57 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a49 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a72 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a72\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a72"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a64 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a64\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a64"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a0 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a8 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a24 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a16 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a32 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a40 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a56 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a48 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a75 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a75\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a75"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a67 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a67\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a67"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a43 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a35 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a59 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a51 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a3 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a19 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a27 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a11 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1464847871941 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a11"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1464847871941 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a5 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 225 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872046 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a13 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 497 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a29 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a29\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1041 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a21 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a21\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 769 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a53 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a53\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1857 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a53"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a37 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a37\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1313 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a37"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a61 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a61\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2129 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a61"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a45 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a45\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1585 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a45"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a77 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a77\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2673 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a77"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a69 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a69\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2401 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a69"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a78 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a78\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2707 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a78"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a70 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a70\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2435 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a70"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a6 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 259 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a14 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 531 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a30 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a30\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1075 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a22 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a22\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 803 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a46 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a46\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1619 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a46"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a38 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a38\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1347 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a38"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a62 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a62\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2163 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a62"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a54 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a54\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1891 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a54"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a76 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a76\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2639 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a76"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a68 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a68\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2367 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a68"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a4 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 191 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a12 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 463 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a28 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a28\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1007 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a20 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a20\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 735 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a52 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a52\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1823 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a52"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a36 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a36\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1279 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a36"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a60 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a60\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2095 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a60"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a44 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a44\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1551 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a44"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a23 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a23\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 837 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a7 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 293 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a31 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a31\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1109 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a15 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 565 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a55 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a55\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1925 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a55"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a39 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a39\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1381 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a39"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a63 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a63\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2197 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a63"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a47 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a47\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1653 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a47"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a79 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a79\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2741 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a79"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a71 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a71\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2469 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a71"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a74 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a74\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2571 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a74"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a66 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a66\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2299 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a66"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a2 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 123 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a10 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 395 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a26 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a26\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 939 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a18 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a18\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 667 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a42 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a42\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1483 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a42"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a34 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a34\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1211 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a34"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a58 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a58\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2027 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a58"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a50 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a50\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1755 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a50"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a73 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a73\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2537 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872047 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a73"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a65 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a65\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2265 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a65"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a1 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 89 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a9 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 361 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a25 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a25\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 905 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a17 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a17\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 633 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a33 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a33\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1177 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a33"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a41 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a41\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1449 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a41"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a57 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a57\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1993 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a57"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a49 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a49\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1721 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a49"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a72 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a72\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2503 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a72"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a64 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a64\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2231 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a64"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a0 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 55 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a8 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 327 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a24 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a24\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 871 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a16 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a16\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 599 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a32 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a32\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1143 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a32"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a40 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a40\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1415 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a40"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a56 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a56\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1959 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a56"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a48 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a48\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1687 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a48"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a75 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a75\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2605 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a75"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a67 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a67\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2333 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a67"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a43 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a43\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1517 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a43"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a35 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a35\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1245 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a35"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a59 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a59\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 2061 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a59"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a51 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a51\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 1789 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a51"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a3 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 157 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a19 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a19\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 701 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a27 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a27\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 973 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a11 clk1 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2c12:auto_generated\|altsyncram_tj42:altsyncram1\|ram_block2a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tj42.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_tj42.tdf" 429 2 0 } } { "db/altsyncram_2c12.tdf" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/db/altsyncram_2c12.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_Controller/Img_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/Img_RAM.v" 82 0 0 } } { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Controller/VGA_OSD_RAM.v" 74 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 549 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1464847872062 "|DE2_70_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2c12:auto_generated|altsyncram_tj42:altsyncram1|ram_block2a11"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1464847872109 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1464847872125 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1464847873395 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 16312 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464847873411 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 16313 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464847873411 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1464847873411 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1464847873426 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 456 " "No exact pin location assignment(s) for 17 pins of 456 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[0\] " "Pin iSW\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[0] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 237 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464847873812 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[1\] " "Pin iSW\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[1] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 237 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464847873812 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[2\] " "Pin iSW\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[2] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 237 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464847873812 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[3\] " "Pin iSW\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[3] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 237 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464847873812 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[4\] " "Pin iSW\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[4] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 237 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464847873812 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[5\] " "Pin iSW\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[5] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 237 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464847873812 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[6\] " "Pin iSW\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[6] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 237 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464847873812 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[7\] " "Pin iSW\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[7] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 237 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464847873812 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[8\] " "Pin iSW\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[8] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 237 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464847873812 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[9\] " "Pin iSW\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[9] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 237 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464847873812 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[10\] " "Pin iSW\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[10] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 237 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464847873812 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[11\] " "Pin iSW\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[11] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 237 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464847873812 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[12\] " "Pin iSW\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[12] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 237 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464847873812 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[13\] " "Pin iSW\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[13] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 237 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464847873812 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[14\] " "Pin iSW\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[14] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 237 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464847873812 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[15\] " "Pin iSW\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[15] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 237 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464847873812 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iSW\[16\] " "Pin iSW\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iSW[16] } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 237 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464847873812 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1464847873812 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_70_Default.sdc " "Synopsys Design Constraints File file not found: 'DE2_70_Default.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1464847874636 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1464847874637 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1464847874669 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1464847874733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464847875219 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 1286 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464847875219 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_3) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464847875219 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 1286 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464847875219 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_3) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464847875219 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 1286 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464847875219 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Automatically promoted node iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464847875219 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iCLK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_50" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 229 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464847875219 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_28 (placed in PIN E16 (CLK8, LVDSCLK4n, Input)) " "Automatically promoted node iCLK_28 (placed in PIN E16 (CLK8, LVDSCLK4n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464847875219 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iCLK_28 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_28" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 228 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464847875219 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_AV_Config:u3\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464847875220 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "I2C_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/I2C_Controller.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 5732 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464847875220 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u3\|mI2C_CTRL_CLK~0 " "Destination node I2C_AV_Config:u3\|mI2C_CTRL_CLK~0" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u3|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 7118 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464847875220 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464847875220 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u3|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 927 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464847875220 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|delay\[5\]  " "Automatically promoted node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|delay\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464847875220 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|delay\[5\]~10 " "Destination node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|delay\[5\]~10" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|delay[5]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 12932 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464847875220 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464847875220 ""}  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|delay[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 744 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464847875220 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|delay\[4\]  " "Automatically promoted node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|delay\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464847875221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|delay\[4\]~8 " "Destination node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|delay\[4\]~8" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|delay[4]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 12759 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464847875221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|oFLASH_TR " "Destination node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|oFLASH_TR" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|oFLASH_TR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 780 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464847875221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|Flash_Controller:u5\|mStart~2 " "Destination node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|Flash_Controller:u5\|mStart~2" {  } { { "Flash_Controller.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/Flash_Controller.v" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|Flash_Controller:u5|mStart~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 12687 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464847875221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|verify_tr~0 " "Destination node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|flash_writer:f1\|verify_tr~0" {  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 182 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|verify_tr~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 12919 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464847875221 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464847875221 ""}  } { { "flash_writer.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/flash_writer.v" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|flash_writer:f1|delay[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 743 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464847875221 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|disp_cnt\[24\]  " "Automatically promoted node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|disp_cnt\[24\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464847875222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|disp_cnt\[24\]~70 " "Destination node flash_default_tester:flash1\|DE2_70_flash_word_tester:tester\|disp_cnt\[24\]~70" {  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[24]~70 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 13167 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464847875222 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464847875222 ""}  } { { "DE2_70_flash_word_tester.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_flash_word_tester.v" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flash_default_tester:flash1|DE2_70_flash_word_tester:tester|disp_cnt[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 807 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464847875222 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC:u4\|LRCK_1X  " "Automatically promoted node AUDIO_DAC:u4\|LRCK_1X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464847875222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_DACLRCK " "Destination node AUD_DACLRCK" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 349 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464847875222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_ADCLRCK " "Destination node AUD_ADCLRCK" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 347 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464847875222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC:u4\|LRCK_1X~15 " "Destination node AUDIO_DAC:u4\|LRCK_1X~15" {  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 111 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u4|LRCK_1X~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 12893 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464847875222 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464847875222 ""}  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 111 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u4|LRCK_1X } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 844 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464847875222 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC:u4\|oAUD_BCK  " "Automatically promoted node AUDIO_DAC:u4\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464847875223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK " "Destination node AUD_BCLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 351 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464847875223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC:u4\|oAUD_BCK~0 " "Destination node AUDIO_DAC:u4\|oAUD_BCK~0" {  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 48 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u4|oAUD_BCK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 12892 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464847875223 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464847875223 ""}  } { { "AUDIO_DAC.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/AUDIO_DAC.v" 48 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u4|oAUD_BCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 843 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464847875223 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1464847876017 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464847876023 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464847876023 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464847876030 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464847876037 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1464847876042 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1464847876042 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1464847876047 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1464847876250 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1464847876265 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1464847876265 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 17 0 0 " "Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 17 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1464847876419 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1464847876419 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1464847876419 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 72 13 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 72 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464847876419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 11 68 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464847876419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 66 6 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 66 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464847876419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 64 10 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 64 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464847876419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 68 17 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 68 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464847876419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 40 41 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464847876419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 66 8 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 66 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464847876419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 54 18 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 54 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464847876419 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1464847876419 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1464847876419 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll 0 " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Audio_PLL.v" 98 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 513 0 0 } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1464847876682 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[0\] oVGA_CLOCK " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"oVGA_CLOCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Audio_PLL.v" 98 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 513 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 329 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1464847876682 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[1\] oAUD_XCK " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"oAUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/VGA_Audio_PLL.v" 98 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 513 0 0 } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 352 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1464847876682 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464847876767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1464847880776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464847885471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1464847885522 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1464847929908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:44 " "Fitter placement operations ending: elapsed time is 00:00:44" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464847929908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1464847930942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X48_Y26 X59_Y38 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } { { "loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} 48 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1464847937967 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1464847937967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464847953058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1464847953062 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1464847953062 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.05 " "Total time spent on timing analysis during the Fitter is 6.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1464847953263 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464847953278 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "388 " "Found 388 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSD_CLK 0 " "Pin \"oSD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[0\] 0 " "Pin \"SRAM_DPA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[1\] 0 " "Pin \"SRAM_DPA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[2\] 0 " "Pin \"SRAM_DPA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[3\] 0 " "Pin \"SRAM_DPA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_KBDAT 0 " "Pin \"PS2_KBDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_KBCLK 0 " "Pin \"PS2_KBCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_MSDAT 0 " "Pin \"PS2_MSDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_MSCLK 0 " "Pin \"PS2_MSCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[16\] 0 " "Pin \"DRAM_DQ\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[17\] 0 " "Pin \"DRAM_DQ\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[18\] 0 " "Pin \"DRAM_DQ\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[19\] 0 " "Pin \"DRAM_DQ\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[20\] 0 " "Pin \"DRAM_DQ\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[21\] 0 " "Pin \"DRAM_DQ\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[22\] 0 " "Pin \"DRAM_DQ\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[23\] 0 " "Pin \"DRAM_DQ\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[24\] 0 " "Pin \"DRAM_DQ\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[25\] 0 " "Pin \"DRAM_DQ\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[26\] 0 " "Pin \"DRAM_DQ\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[27\] 0 " "Pin \"DRAM_DQ\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[28\] 0 " "Pin \"DRAM_DQ\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[29\] 0 " "Pin \"DRAM_DQ\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[30\] 0 " "Pin \"DRAM_DQ\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[31\] 0 " "Pin \"DRAM_DQ\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[0\] 0 " "Pin \"FLASH_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[1\] 0 " "Pin \"FLASH_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[2\] 0 " "Pin \"FLASH_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[3\] 0 " "Pin \"FLASH_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[4\] 0 " "Pin \"FLASH_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[5\] 0 " "Pin \"FLASH_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[6\] 0 " "Pin \"FLASH_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[7\] 0 " "Pin \"FLASH_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[8\] 0 " "Pin \"FLASH_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[9\] 0 " "Pin \"FLASH_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[10\] 0 " "Pin \"FLASH_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[11\] 0 " "Pin \"FLASH_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[12\] 0 " "Pin \"FLASH_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[13\] 0 " "Pin \"FLASH_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[14\] 0 " "Pin \"FLASH_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ15_AM1 0 " "Pin \"FLASH_DQ15_AM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[16\] 0 " "Pin \"SRAM_DQ\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[17\] 0 " "Pin \"SRAM_DQ\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[18\] 0 " "Pin \"SRAM_DQ\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[19\] 0 " "Pin \"SRAM_DQ\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[20\] 0 " "Pin \"SRAM_DQ\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[21\] 0 " "Pin \"SRAM_DQ\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[22\] 0 " "Pin \"SRAM_DQ\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[23\] 0 " "Pin \"SRAM_DQ\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[24\] 0 " "Pin \"SRAM_DQ\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[25\] 0 " "Pin \"SRAM_DQ\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[26\] 0 " "Pin \"SRAM_DQ\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[27\] 0 " "Pin \"SRAM_DQ\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[28\] 0 " "Pin \"SRAM_DQ\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[29\] 0 " "Pin \"SRAM_DQ\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[30\] 0 " "Pin \"SRAM_DQ\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[31\] 0 " "Pin \"SRAM_DQ\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[0\] 0 " "Pin \"OTG_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[1\] 0 " "Pin \"OTG_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[2\] 0 " "Pin \"OTG_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[3\] 0 " "Pin \"OTG_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[4\] 0 " "Pin \"OTG_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[5\] 0 " "Pin \"OTG_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[6\] 0 " "Pin \"OTG_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[7\] 0 " "Pin \"OTG_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[8\] 0 " "Pin \"OTG_D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[9\] 0 " "Pin \"OTG_D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[10\] 0 " "Pin \"OTG_D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[11\] 0 " "Pin \"OTG_D\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[12\] 0 " "Pin \"OTG_D\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[13\] 0 " "Pin \"OTG_D\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[14\] 0 " "Pin \"OTG_D\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[15\] 0 " "Pin \"OTG_D\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[0\] 0 " "Pin \"ENET_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[1\] 0 " "Pin \"ENET_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[2\] 0 " "Pin \"ENET_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[3\] 0 " "Pin \"ENET_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[4\] 0 " "Pin \"ENET_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[5\] 0 " "Pin \"ENET_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[6\] 0 " "Pin \"ENET_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[7\] 0 " "Pin \"ENET_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[8\] 0 " "Pin \"ENET_D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[9\] 0 " "Pin \"ENET_D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[10\] 0 " "Pin \"ENET_D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[11\] 0 " "Pin \"ENET_D\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[12\] 0 " "Pin \"ENET_D\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[13\] 0 " "Pin \"ENET_D\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[14\] 0 " "Pin \"ENET_D\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[15\] 0 " "Pin \"ENET_D\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_N0 0 " "Pin \"GPIO_CLKOUT_N0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_P0 0 " "Pin \"GPIO_CLKOUT_P0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_N1 0 " "Pin \"GPIO_CLKOUT_N1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_P1 0 " "Pin \"GPIO_CLKOUT_P1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "switch_led_o 0 " "Pin \"switch_led_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss1_o\[0\] 0 " "Pin \"bpm_ss1_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss1_o\[1\] 0 " "Pin \"bpm_ss1_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss1_o\[2\] 0 " "Pin \"bpm_ss1_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss1_o\[3\] 0 " "Pin \"bpm_ss1_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss1_o\[4\] 0 " "Pin \"bpm_ss1_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss1_o\[5\] 0 " "Pin \"bpm_ss1_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss1_o\[6\] 0 " "Pin \"bpm_ss1_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss2_o\[0\] 0 " "Pin \"bpm_ss2_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss2_o\[1\] 0 " "Pin \"bpm_ss2_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss2_o\[2\] 0 " "Pin \"bpm_ss2_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss2_o\[3\] 0 " "Pin \"bpm_ss2_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss2_o\[4\] 0 " "Pin \"bpm_ss2_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss2_o\[5\] 0 " "Pin \"bpm_ss2_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss2_o\[6\] 0 " "Pin \"bpm_ss2_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss3_o\[0\] 0 " "Pin \"bpm_ss3_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss3_o\[1\] 0 " "Pin \"bpm_ss3_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss3_o\[2\] 0 " "Pin \"bpm_ss3_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss3_o\[3\] 0 " "Pin \"bpm_ss3_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss3_o\[4\] 0 " "Pin \"bpm_ss3_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss3_o\[5\] 0 " "Pin \"bpm_ss3_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bpm_ss3_o\[6\] 0 " "Pin \"bpm_ss3_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "beat_o\[0\] 0 " "Pin \"beat_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "beat_o\[1\] 0 " "Pin \"beat_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "beat_o\[2\] 0 " "Pin \"beat_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "beat_o\[3\] 0 " "Pin \"beat_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUART_TXD 0 " "Pin \"oUART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUART_CTS 0 " "Pin \"oUART_CTS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oIRDA_TXD 0 " "Pin \"oIRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[0\] 0 " "Pin \"oDRAM0_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[1\] 0 " "Pin \"oDRAM0_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[2\] 0 " "Pin \"oDRAM0_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[3\] 0 " "Pin \"oDRAM0_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[4\] 0 " "Pin \"oDRAM0_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[5\] 0 " "Pin \"oDRAM0_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[6\] 0 " "Pin \"oDRAM0_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[7\] 0 " "Pin \"oDRAM0_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[8\] 0 " "Pin \"oDRAM0_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[9\] 0 " "Pin \"oDRAM0_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[10\] 0 " "Pin \"oDRAM0_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[11\] 0 " "Pin \"oDRAM0_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[12\] 0 " "Pin \"oDRAM0_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[0\] 0 " "Pin \"oDRAM1_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[1\] 0 " "Pin \"oDRAM1_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[2\] 0 " "Pin \"oDRAM1_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[3\] 0 " "Pin \"oDRAM1_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[4\] 0 " "Pin \"oDRAM1_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[5\] 0 " "Pin \"oDRAM1_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[6\] 0 " "Pin \"oDRAM1_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[7\] 0 " "Pin \"oDRAM1_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[8\] 0 " "Pin \"oDRAM1_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[9\] 0 " "Pin \"oDRAM1_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[10\] 0 " "Pin \"oDRAM1_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[11\] 0 " "Pin \"oDRAM1_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[12\] 0 " "Pin \"oDRAM1_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_LDQM0 0 " "Pin \"oDRAM0_LDQM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_LDQM0 0 " "Pin \"oDRAM1_LDQM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_UDQM1 0 " "Pin \"oDRAM0_UDQM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_UDQM1 0 " "Pin \"oDRAM1_UDQM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_WE_N 0 " "Pin \"oDRAM0_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_WE_N 0 " "Pin \"oDRAM1_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CAS_N 0 " "Pin \"oDRAM0_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CAS_N 0 " "Pin \"oDRAM1_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_RAS_N 0 " "Pin \"oDRAM0_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_RAS_N 0 " "Pin \"oDRAM1_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CS_N 0 " "Pin \"oDRAM0_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CS_N 0 " "Pin \"oDRAM1_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_BA\[0\] 0 " "Pin \"oDRAM0_BA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_BA\[1\] 0 " "Pin \"oDRAM0_BA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_BA\[0\] 0 " "Pin \"oDRAM1_BA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_BA\[1\] 0 " "Pin \"oDRAM1_BA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CLK 0 " "Pin \"oDRAM0_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CLK 0 " "Pin \"oDRAM1_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CKE 0 " "Pin \"oDRAM0_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CKE 0 " "Pin \"oDRAM1_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[0\] 0 " "Pin \"oFLASH_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[1\] 0 " "Pin \"oFLASH_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[2\] 0 " "Pin \"oFLASH_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[3\] 0 " "Pin \"oFLASH_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[4\] 0 " "Pin \"oFLASH_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[5\] 0 " "Pin \"oFLASH_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[6\] 0 " "Pin \"oFLASH_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[7\] 0 " "Pin \"oFLASH_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[8\] 0 " "Pin \"oFLASH_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[9\] 0 " "Pin \"oFLASH_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[10\] 0 " "Pin \"oFLASH_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[11\] 0 " "Pin \"oFLASH_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[12\] 0 " "Pin \"oFLASH_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[13\] 0 " "Pin \"oFLASH_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[14\] 0 " "Pin \"oFLASH_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[15\] 0 " "Pin \"oFLASH_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[16\] 0 " "Pin \"oFLASH_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[17\] 0 " "Pin \"oFLASH_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[18\] 0 " "Pin \"oFLASH_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[19\] 0 " "Pin \"oFLASH_A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[20\] 0 " "Pin \"oFLASH_A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[21\] 0 " "Pin \"oFLASH_A\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_WE_N 0 " "Pin \"oFLASH_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_RST_N 0 " "Pin \"oFLASH_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_WP_N 0 " "Pin \"oFLASH_WP_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_BYTE_N 0 " "Pin \"oFLASH_BYTE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_OE_N 0 " "Pin \"oFLASH_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_CE_N 0 " "Pin \"oFLASH_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[0\] 0 " "Pin \"oSRAM_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[1\] 0 " "Pin \"oSRAM_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[2\] 0 " "Pin \"oSRAM_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[3\] 0 " "Pin \"oSRAM_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[4\] 0 " "Pin \"oSRAM_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[5\] 0 " "Pin \"oSRAM_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[6\] 0 " "Pin \"oSRAM_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[7\] 0 " "Pin \"oSRAM_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[8\] 0 " "Pin \"oSRAM_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[9\] 0 " "Pin \"oSRAM_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[10\] 0 " "Pin \"oSRAM_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[11\] 0 " "Pin \"oSRAM_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[12\] 0 " "Pin \"oSRAM_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[13\] 0 " "Pin \"oSRAM_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[14\] 0 " "Pin \"oSRAM_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[15\] 0 " "Pin \"oSRAM_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[16\] 0 " "Pin \"oSRAM_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[17\] 0 " "Pin \"oSRAM_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[18\] 0 " "Pin \"oSRAM_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADSC_N 0 " "Pin \"oSRAM_ADSC_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADSP_N 0 " "Pin \"oSRAM_ADSP_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADV_N 0 " "Pin \"oSRAM_ADV_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[0\] 0 " "Pin \"oSRAM_BE_N\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[1\] 0 " "Pin \"oSRAM_BE_N\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[2\] 0 " "Pin \"oSRAM_BE_N\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[3\] 0 " "Pin \"oSRAM_BE_N\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE1_N 0 " "Pin \"oSRAM_CE1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE2 0 " "Pin \"oSRAM_CE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE3_N 0 " "Pin \"oSRAM_CE3_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CLK 0 " "Pin \"oSRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_GW_N 0 " "Pin \"oSRAM_GW_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_OE_N 0 " "Pin \"oSRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_WE_N 0 " "Pin \"oSRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_A\[0\] 0 " "Pin \"oOTG_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_A\[1\] 0 " "Pin \"oOTG_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_CS_N 0 " "Pin \"oOTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_OE_N 0 " "Pin \"oOTG_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_WE_N 0 " "Pin \"oOTG_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_RESET_N 0 " "Pin \"oOTG_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_DACK0_N 0 " "Pin \"oOTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_DACK1_N 0 " "Pin \"oOTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oI2C_SCLK 0 " "Pin \"oI2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_CLOCK 0 " "Pin \"oVGA_CLOCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_HS 0 " "Pin \"oVGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_VS 0 " "Pin \"oVGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_BLANK_N 0 " "Pin \"oVGA_BLANK_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_SYNC_N 0 " "Pin \"oVGA_SYNC_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[0\] 0 " "Pin \"oVGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[1\] 0 " "Pin \"oVGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[2\] 0 " "Pin \"oVGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[3\] 0 " "Pin \"oVGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[4\] 0 " "Pin \"oVGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[5\] 0 " "Pin \"oVGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[6\] 0 " "Pin \"oVGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[7\] 0 " "Pin \"oVGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[8\] 0 " "Pin \"oVGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[9\] 0 " "Pin \"oVGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[0\] 0 " "Pin \"oVGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[1\] 0 " "Pin \"oVGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[2\] 0 " "Pin \"oVGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[3\] 0 " "Pin \"oVGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[4\] 0 " "Pin \"oVGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[5\] 0 " "Pin \"oVGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[6\] 0 " "Pin \"oVGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[7\] 0 " "Pin \"oVGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[8\] 0 " "Pin \"oVGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[9\] 0 " "Pin \"oVGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[0\] 0 " "Pin \"oVGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[1\] 0 " "Pin \"oVGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[2\] 0 " "Pin \"oVGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[3\] 0 " "Pin \"oVGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[4\] 0 " "Pin \"oVGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[5\] 0 " "Pin \"oVGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[6\] 0 " "Pin \"oVGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[7\] 0 " "Pin \"oVGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[8\] 0 " "Pin \"oVGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[9\] 0 " "Pin \"oVGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CMD 0 " "Pin \"oENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CS_N 0 " "Pin \"oENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_IOW_N 0 " "Pin \"oENET_IOW_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_IOR_N 0 " "Pin \"oENET_IOR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_RESET_N 0 " "Pin \"oENET_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CLK 0 " "Pin \"oENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAUD_DACDAT 0 " "Pin \"oAUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAUD_XCK 0 " "Pin \"oAUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oTD1_RESET_N 0 " "Pin \"oTD1_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oTD2_RESET_N 0 " "Pin \"oTD2_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464847953479 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1464847953479 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464847955399 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464847955784 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464847957946 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464847958944 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1464847959065 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "180 " "Following 180 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[0\] a permanently disabled " "Pin SRAM_DPA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DPA[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[0\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 285 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[1\] a permanently disabled " "Pin SRAM_DPA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DPA[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[1\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 285 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[2\] a permanently disabled " "Pin SRAM_DPA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DPA[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[2\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 285 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[3\] a permanently disabled " "Pin SRAM_DPA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DPA[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[3\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 285 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBDAT a permanently disabled " "Pin PS2_KBDAT has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_KBDAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 324 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBCLK a permanently disabled " "Pin PS2_KBCLK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_KBCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 325 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSDAT a permanently disabled " "Pin PS2_MSDAT has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_MSDAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 326 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSCLK a permanently disabled " "Pin PS2_MSCLK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_MSCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 327 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 251 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[16\] a permanently disabled " "Pin SRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[16\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[17\] a permanently disabled " "Pin SRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[17\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[18\] a permanently disabled " "Pin SRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[18\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[19\] a permanently disabled " "Pin SRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[19\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[20\] a permanently disabled " "Pin SRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[20\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[21\] a permanently disabled " "Pin SRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[21\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[22\] a permanently disabled " "Pin SRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[22\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[23\] a permanently disabled " "Pin SRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[23\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[24\] a permanently disabled " "Pin SRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[24\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[25\] a permanently disabled " "Pin SRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[25\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[26\] a permanently disabled " "Pin SRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[26\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[27\] a permanently disabled " "Pin SRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[27\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[28\] a permanently disabled " "Pin SRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[28\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[29\] a permanently disabled " "Pin SRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[29\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[30\] a permanently disabled " "Pin SRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[30\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[31\] a permanently disabled " "Pin SRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[31\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 284 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[0\] a permanently disabled " "Pin OTG_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[0\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[1\] a permanently disabled " "Pin OTG_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[1\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[2\] a permanently disabled " "Pin OTG_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[2\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[3\] a permanently disabled " "Pin OTG_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[3\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[4\] a permanently disabled " "Pin OTG_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[4\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[5\] a permanently disabled " "Pin OTG_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[5\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[6\] a permanently disabled " "Pin OTG_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[6\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[7\] a permanently disabled " "Pin OTG_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[7\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[8\] a permanently disabled " "Pin OTG_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[8\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[9\] a permanently disabled " "Pin OTG_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[9\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[10\] a permanently disabled " "Pin OTG_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[10\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[11\] a permanently disabled " "Pin OTG_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[11\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[12\] a permanently disabled " "Pin OTG_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[12\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[13\] a permanently disabled " "Pin OTG_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[13\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[14\] a permanently disabled " "Pin OTG_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[14\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[15\] a permanently disabled " "Pin OTG_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[15\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 305 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 306 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 316 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently enabled " "Pin SD_DAT3 has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 317 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 318 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[0\] a permanently disabled " "Pin ENET_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[0\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 338 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[1\] a permanently disabled " "Pin ENET_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[1\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 338 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[2\] a permanently disabled " "Pin ENET_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[2\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 338 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[3\] a permanently disabled " "Pin ENET_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[3\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 338 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[4\] a permanently disabled " "Pin ENET_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[4\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 338 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[5\] a permanently disabled " "Pin ENET_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[5\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 338 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[6\] a permanently disabled " "Pin ENET_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[6\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 338 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[7\] a permanently disabled " "Pin ENET_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[7\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 338 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[8\] a permanently disabled " "Pin ENET_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[8\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 338 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[9\] a permanently disabled " "Pin ENET_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[9\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 338 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[10\] a permanently disabled " "Pin ENET_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[10\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 338 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[11\] a permanently disabled " "Pin ENET_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[11\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 338 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[12\] a permanently disabled " "Pin ENET_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[12\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 338 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[13\] a permanently disabled " "Pin ENET_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[13\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 338 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[14\] a permanently disabled " "Pin ENET_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[14\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 338 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[15\] a permanently disabled " "Pin ENET_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[15\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 338 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 347 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 349 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 351 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_N0 a permanently disabled " "Pin GPIO_CLKOUT_N0 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_CLKOUT_N0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N0" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 369 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_N0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_P0 a permanently disabled " "Pin GPIO_CLKOUT_P0 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_CLKOUT_P0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P0" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 370 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_P0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 371 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_N1 a permanently disabled " "Pin GPIO_CLKOUT_N1 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_CLKOUT_N1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N1" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 374 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_N1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_P1 a permanently disabled " "Pin GPIO_CLKOUT_P1 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_CLKOUT_P1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P1" } } } } { "DE2_70_Default.v" "" { Text "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.v" 375 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464847959588 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1464847959588 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1464847959619 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.fit.smsg " "Generated suppressed messages file C:/Users/evie/Documents/DSDL/DE2_70_SYSTEM_cd_v1.1/DE2_70_SYSTEM_cd_v1.1/DE2_70_demonstrations/DE2_70_Default/DE2_70_Default.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1464847960315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 89 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "843 " "Peak virtual memory: 843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464847961967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 14:12:41 2016 " "Processing ended: Thu Jun 02 14:12:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464847961967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464847961967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464847961967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1464847961967 ""}
