# Generated by Yosys 0.8+634 (git sha1 39f4c109, gcc 8.3.0-6 -fPIC -Os)

.model top
.inputs SW[0] SW[1] SW[2] SW[3] clk SPI_SCK SPI_SS SPI_MOSI
.outputs LED_R LED_G LED_B SPI_MISO
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I2=$abc$7404$auto$wreduce.cc:455:run$369[1]_new_inv_ I3=spi_slave_inst.wr_data_queue[1] O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7329
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$abc$7404$new_n451_ I1=$abc$7404$new_n446_ I2=$abc$7404$auto$ice40_ffinit.cc:141:execute$7334 I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$auto$wreduce.cc:455:run$369[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$7404$new_n449_ I3=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ O=$abc$7404$new_n446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$7404$auto$alumacc.cc:491:replace_alu$382[4] I1=spi_slave_inst.counter_read[3] I2=spi_slave_inst.counter_read[4] I3=$abc$7404$new_n448_ O=$abc$7404$auto$rtlil.cc:1833:Not$392_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$false I1=spi_slave_inst.counter_read[2] I2=spi_slave_inst.counter_read[1] I3=spi_slave_inst.counter_read[0] O=$abc$7404$new_n448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$alumacc.cc:491:replace_alu$395[4] I3=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$1224_new_ O=$abc$7404$new_n449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=spi_slave_inst.counter_read[2] I1=spi_slave_inst.counter_read[1] I2=spi_slave_inst.counter_read[3] I3=spi_slave_inst.counter_read[4] O=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$1224_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$7404$auto$ice40_ffinit.cc:141:execute$7330 I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$1224_new_ I2=spi_slave_inst.counter_read[0] I3=$abc$7404$auto$alumacc.cc:491:replace_alu$395[4] O=$abc$7404$new_n452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$1224_new_ I3=spi_slave_inst.counter_read[0] O=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=spi_slave_inst.wr_queue_full I1=$abc$7404$new_n455_ I2=spi_slave_inst.counter_read[2] I3=spi_slave_inst.counter_read[0] O=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=spi_slave_inst.counter_read[3] I2=spi_slave_inst.counter_read[1] I3=spi_slave_inst.counter_read[4] O=$abc$7404$new_n455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[2] I2=$abc$7404$new_n457_ I3=$abc$7404$new_n458_ O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7333
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=spi_slave_inst.wr_data_reg[3] I2=$abc$7404$new_n446_ I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$7404$auto$ice40_ffinit.cc:141:execute$7334 I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[4] I2=$abc$7404$new_n460_ I3=$abc$7404$new_n461_ O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7337
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n446_ I2=$abc$7404$auto$ice40_ffinit.cc:141:execute$7342 I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n460_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$7404$auto$ice40_ffinit.cc:141:execute$7338 I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[5] I2=$abc$7404$new_n463_ I3=$abc$7404$new_n464_ O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7341
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n446_ I2=$abc$7404$auto$ice40_ffinit.cc:141:execute$7346 I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$7404$auto$ice40_ffinit.cc:141:execute$7342 I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[6] I2=$abc$7404$new_n466_ I3=$abc$7404$new_n467_ O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7345
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=spi_slave_inst.wr_data_reg[7] I2=$abc$7404$new_n446_ I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n466_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$7404$auto$ice40_ffinit.cc:141:execute$7346 I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[9] I2=$abc$7404$new_n469_ I3=$abc$7404$new_n470_ O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7349
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n446_ I2=$abc$7404$auto$ice40_ffinit.cc:141:execute$7354 I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n469_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$7404$auto$ice40_ffinit.cc:141:execute$7350 I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[10] I2=$abc$7404$new_n472_ I3=$abc$7404$new_n473_ O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7353
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n446_ I2=$abc$7404$auto$ice40_ffinit.cc:141:execute$7358 I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$7404$auto$ice40_ffinit.cc:141:execute$7354 I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[11] I2=$abc$7404$new_n475_ I3=$abc$7404$new_n476_ O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7357
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n446_ I2=$abc$7404$auto$ice40_ffinit.cc:141:execute$7362 I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$7404$auto$ice40_ffinit.cc:141:execute$7358 I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[12] I2=$abc$7404$new_n478_ I3=$abc$7404$new_n479_ O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7361
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n446_ I2=$abc$7404$auto$ice40_ffinit.cc:141:execute$7366 I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n478_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$7404$auto$ice40_ffinit.cc:141:execute$7362 I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[13] I2=$abc$7404$new_n481_ I3=$abc$7404$new_n482_ O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7365
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n446_ I2=$abc$7404$auto$ice40_ffinit.cc:141:execute$7370 I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$7404$auto$ice40_ffinit.cc:141:execute$7366 I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[14] I2=$abc$7404$new_n484_ I3=$abc$7404$new_n485_ O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7369
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n446_ I2=$abc$7404$auto$ice40_ffinit.cc:141:execute$7374 I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n484_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$7404$auto$ice40_ffinit.cc:141:execute$7370 I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[15] I2=$abc$7404$new_n487_ I3=$abc$7404$new_n488_ O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7373
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=spi_slave_inst.wr_data_reg[16] I2=$abc$7404$new_n446_ I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n487_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$7404$auto$ice40_ffinit.cc:141:execute$7374 I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[17] I2=$abc$7404$new_n490_ I3=$abc$7404$new_n491_ O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7377
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=spi_slave_inst.wr_data_reg[18] I2=$abc$7404$new_n446_ I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$7404$auto$ice40_ffinit.cc:141:execute$7378 I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[19] I2=$abc$7404$new_n493_ I3=$abc$7404$new_n494_ O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7381
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=spi_slave_inst.wr_data_reg[20] I2=$abc$7404$new_n446_ I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$7404$auto$ice40_ffinit.cc:141:execute$7382 I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[22] I2=$abc$7404$new_n496_ I3=$abc$7404$new_n497_ O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7385
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n446_ I2=$abc$7404$auto$ice40_ffinit.cc:141:execute$7394 I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$7404$auto$ice40_ffinit.cc:141:execute$7386 I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[0] I2=$abc$7404$new_n499_ I3=$abc$7404$new_n500_ O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7389
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n446_ I2=$abc$7404$auto$ice40_ffinit.cc:141:execute$7330 I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$7404$auto$ice40_ffinit.cc:141:execute$7390 I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[23] I2=$abc$7404$new_n502_ I3=$abc$7404$new_n504_ O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$7404$new_n503_ I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I2=$abc$7404$new_n449_ I3=$abc$7404$auto$ice40_ffinit.cc:141:execute$7390 O=$abc$7404$new_n503_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$7404$auto$ice40_ffinit.cc:141:execute$7394 I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$7404$techmap\spi_slave_inst.$procmux$187_CMP_new_ I3=$abc$7404$new_n506_ O=$abc$7404$auto$ice40_ffinit.cc:140:execute$7397
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$7404$new_n509_ I1=$abc$7404$new_n508_ I2=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$4585[2]_new_inv_ I3=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ O=$abc$7404$new_n506_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=spi_slave_inst.spi_clk_reg[0] I3=spi_slave_inst.spi_clk_reg[1] O=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$4585[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=spi_slave_inst.rd_data_local[1] I1=spi_slave_inst.rd_data_local[8] I2=spi_slave_inst.rd_data_local[7] I3=spi_slave_inst.rd_data_local[6] O=$abc$7404$new_n508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=spi_slave_inst.rd_data_local[5] I1=spi_slave_inst.rd_data_local[4] I2=spi_slave_inst.rd_data_local[3] I3=spi_slave_inst.rd_data_local[2] O=$abc$7404$new_n509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$2023[1]_new_inv_ I1=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$2028[1]_new_inv_ I2=spi_slave_inst.state_rd[1] I3=$abc$7404$auto$ice40_ffinit.cc:141:execute$7398 O=$abc$7404$techmap\spi_slave_inst.$procmux$187_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=spi_slave_inst.state_rd[7] I1=spi_slave_inst.state_rd[6] I2=spi_slave_inst.state_rd[5] I3=spi_slave_inst.state_rd[4] O=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$2028[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=spi_slave_inst.state_rd[3] I3=spi_slave_inst.state_rd[2] O=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$2023[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3232 I2=$abc$7404$new_n506_ I3=spi_slave_inst.state_rd[1] O=$abc$7404$techmap$techmap\spi_slave_inst.$procmux$247.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1759_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$7404$techmap\spi_slave_inst.$procmux$187_CMP_new_ I2=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$2084[0]_new_inv_ I3=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$2028[1]_new_inv_ O=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3232
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=spi_slave_inst.state_rd[1] I1=$abc$7404$auto$ice40_ffinit.cc:141:execute$7398 I2=spi_slave_inst.state_rd[3] I3=spi_slave_inst.state_rd[2] O=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$2084[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=handle_data I2=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$1000[0]_new_inv_ I3=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$1000[1]_new_inv_ O=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2542
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=spi_recv_data_reg[7] I1=spi_recv_data_reg[6] I2=spi_recv_data_reg[5] I3=spi_recv_data_reg[4] O=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$1000[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=spi_recv_data_reg[2] I1=spi_recv_data_reg[3] I2=spi_recv_data_reg[0] I3=spi_recv_data_reg[1] O=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$1000[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$721[1]_new_inv_ I3=$abc$7404$new_n520_ O=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$1000[1]_new_inv_ I1=spi_recv_data_reg[1] I2=handle_data I3=spi_recv_data_reg[0] O=$abc$7404$new_n520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=spi_recv_data_reg[3] I3=spi_recv_data_reg[2] O=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$721[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n523_ I2=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$4585[2]_new_inv_ I3=$abc$7404$techmap\spi_slave_inst.$procmux$187_CMP_new_ O=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$2084[0]_new_inv_ I2=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$4585[2]_new_inv_ I3=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$2028[1]_new_inv_ O=$abc$7404$new_n523_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$7404$techmap\spi_slave_inst.$0\buffer_rd_ack[0:0] I1=spi_slave_inst.rd_data_available I2=spi_rd_ack I3=spi_slave_inst.buffer_rd_ack O=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3821
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010111010101
.gate SB_LUT4 I0=spi_slave_inst.buffer_rd_ack I1=$abc$7404$new_n455_ I2=spi_slave_inst.counter_read[2] I3=spi_slave_inst.counter_read[0] O=$abc$7404$techmap\spi_slave_inst.$0\buffer_rd_ack[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111110111
.gate SB_LUT4 I0=$false I1=spi_wr_en I2=spi_slave_inst.wr_reg_full I3=spi_slave_inst.wr_queue_full O=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 I3=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] O=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3974
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$7404$new_n523_ I3=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] O=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I2=$abc$7404$new_n523_ I3=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ O=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4618
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n523_ I2=spi_slave_inst.rd_data_available I3=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ O=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$7404$techmap\spi_slave_inst.$0\buffer_rd_ack[0:0] I2=$abc$7404$new_n523_ I3=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ O=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$6243
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$false I2=spi_slave_inst.rd_data_available I3=spi_rd_data_available_buf O=$0\spi_rd_ack[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n534_ I2=handle_data I3=$abc$7404$new_n548_ O=$0\spi_wr_data[23:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=$abc$7404$new_n535_ I2=$abc$7404$memrd$\vector$top.v:86$73_DATA[0]_new_inv_ I3=spi_wr_data[0] O=$abc$7404$new_n534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=handle_data I2=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$744_new_inv_ I3=$abc$7404$new_n538_ O=$abc$7404$new_n535_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$751[0]_new_inv_ I3=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$1000[1]_new_inv_ O=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$744_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=spi_recv_data_reg[0] I1=spi_recv_data_reg[2] I2=spi_recv_data_reg[3] I3=spi_recv_data_reg[1] O=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$751[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=spi_recv_data_reg[0] I1=spi_recv_data_reg[1] I2=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$721[1]_new_inv_ I3=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$1000[1]_new_inv_ O=$abc$7404$new_n538_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$7404$new_n542_ I1=$abc$7404$new_n540_ I2=$abc$7404$auto$rtlil.cc:1863:And$483_new_ I3=vector[2][0] O=$abc$7404$memrd$\vector$top.v:86$73_DATA[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=vector[0][0] I1=$abc$7404$auto$rtlil.cc:1863:And$465_new_ I2=vec_ptr[2] I3=vector[4][0] O=$abc$7404$new_n540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=vec_ptr[2] I2=vec_ptr[0] I3=vec_ptr[1] O=$abc$7404$auto$rtlil.cc:1863:And$465_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=vector[3][0] I1=$abc$7404$auto$rtlil.cc:1863:And$489_new_ I2=$abc$7404$auto$rtlil.cc:1863:And$473_new_ I3=vector[1][0] O=$abc$7404$new_n542_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=vec_ptr[1] I2=vec_ptr[0] I3=vec_ptr[2] O=$abc$7404$auto$rtlil.cc:1863:And$489_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=vec_ptr[0] I2=vec_ptr[2] I3=vec_ptr[1] O=$abc$7404$auto$rtlil.cc:1863:And$473_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=vec_ptr[1] I2=vec_ptr[2] I3=vec_ptr[0] O=$abc$7404$auto$rtlil.cc:1863:And$483_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=sending_vector I3=$abc$7404$spi_slave_inst.wr_buffer_free_new_ O=$abc$7404$logic_and$top.v:84$72_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=spi_slave_inst.wr_reg_full I2=spi_wr_en I3=spi_slave_inst.wr_queue_full O=$abc$7404$spi_slave_inst.wr_buffer_free_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=led[0] I1=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$744_new_inv_ I2=reg_bits_inversion[0] I3=$abc$7404$new_n538_ O=$abc$7404$new_n548_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n535_ I2=$abc$7404$procmux$172_Y[1]_new_inv_ I3=$abc$7404$new_n554_ O=$0\spi_wr_data[23:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=spi_wr_data[1] I2=$abc$7404$new_n551_ I3=$abc$7404$new_n553_ O=$abc$7404$procmux$172_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000100010001
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n552_ I2=$abc$7404$auto$rtlil.cc:1863:And$483_new_ I3=vector[2][1] O=$abc$7404$new_n551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=vector[3][1] I1=$abc$7404$auto$rtlil.cc:1863:And$489_new_ I2=$abc$7404$auto$rtlil.cc:1863:And$473_new_ I3=vector[1][1] O=$abc$7404$new_n552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=vector[0][1] I1=$abc$7404$auto$rtlil.cc:1863:And$465_new_ I2=vector[4][1] I3=vec_ptr[2] O=$abc$7404$new_n553_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=led[1] I1=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$744_new_inv_ I2=reg_bits_inversion[1] I3=$abc$7404$new_n538_ O=$abc$7404$new_n554_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n535_ I2=$abc$7404$procmux$172_Y[2]_new_inv_ I3=$abc$7404$procmux$176.Y_B[2]_new_inv_ O=$0\spi_wr_data[23:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=spi_wr_data[2] I2=$abc$7404$new_n791_ I3=$abc$7404$new_n560_ O=$abc$7404$procmux$172_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000100010001
.gate SB_LUT4 I0=vector[3][2] I1=$abc$7404$auto$rtlil.cc:1863:And$489_new_ I2=vector[4][2] I3=vec_ptr[2] O=$abc$7404$new_n560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=led[2] I1=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$744_new_inv_ I2=reg_bits_inversion[2] I3=$abc$7404$new_n538_ O=$abc$7404$procmux$176.Y_B[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7404$new_n535_ I1=$abc$7404$procmux$172_Y[3]_new_inv_ I2=reg_bits_inversion[3] I3=$abc$7404$new_n568_ O=$0\spi_wr_data[23:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=spi_wr_data[3] I2=$abc$7404$new_n793_ I3=$abc$7404$new_n567_ O=$abc$7404$procmux$172_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000100010001
.gate SB_LUT4 I0=vector[3][3] I1=$abc$7404$auto$rtlil.cc:1863:And$489_new_ I2=vector[4][3] I3=vec_ptr[2] O=$abc$7404$new_n567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=handle_data I3=$abc$7404$new_n538_ O=$abc$7404$new_n568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$7404$new_n535_ I1=$abc$7404$procmux$172_Y[4]_new_inv_ I2=reg_bits_inversion[4] I3=$abc$7404$new_n568_ O=$0\spi_wr_data[23:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=spi_wr_data[4] I2=$abc$7404$new_n795_ I3=$abc$7404$new_n574_ O=$abc$7404$procmux$172_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000100010001
.gate SB_LUT4 I0=vector[3][4] I1=$abc$7404$auto$rtlil.cc:1863:And$489_new_ I2=vector[4][4] I3=vec_ptr[2] O=$abc$7404$new_n574_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=vector[2][5] I1=$abc$7404$auto$rtlil.cc:1863:And$483_new_ I2=vector[3][5] I3=$abc$7404$auto$rtlil.cc:1863:And$489_new_ O=$abc$7404$new_n580_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=vector[2][6] I1=$abc$7404$auto$rtlil.cc:1863:And$483_new_ I2=vector[3][6] I3=$abc$7404$auto$rtlil.cc:1863:And$489_new_ O=$abc$7404$new_n586_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=vector[2][7] I1=$abc$7404$auto$rtlil.cc:1863:And$483_new_ I2=vector[3][7] I3=$abc$7404$auto$rtlil.cc:1863:And$489_new_ O=$abc$7404$new_n592_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7404$new_n535_ I1=$abc$7404$procmux$172_Y[8]_new_inv_ I2=reg_bits_inversion[8] I3=$abc$7404$new_n568_ O=$0\spi_wr_data[23:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=spi_wr_data[8] I2=$abc$7404$new_n809_ I3=$abc$7404$new_n598_ O=$abc$7404$procmux$172_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000100010001
.gate SB_LUT4 I0=vector[3][8] I1=$abc$7404$auto$rtlil.cc:1863:And$489_new_ I2=vector[4][8] I3=vec_ptr[2] O=$abc$7404$new_n598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7404$new_n535_ I1=$abc$7404$procmux$172_Y[9]_new_inv_ I2=reg_bits_inversion[9] I3=$abc$7404$new_n568_ O=$0\spi_wr_data[23:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=spi_wr_data[9] I2=$abc$7404$new_n811_ I3=$abc$7404$new_n604_ O=$abc$7404$procmux$172_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000100010001
.gate SB_LUT4 I0=vector[0][9] I1=$abc$7404$auto$rtlil.cc:1863:And$465_new_ I2=vector[4][9] I3=vec_ptr[2] O=$abc$7404$new_n604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7404$new_n535_ I1=$abc$7404$procmux$172_Y[10]_new_inv_ I2=reg_bits_inversion[10] I3=$abc$7404$new_n568_ O=$0\spi_wr_data[23:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=spi_wr_data[10] I2=$abc$7404$new_n813_ I3=$abc$7404$new_n610_ O=$abc$7404$procmux$172_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000100010001
.gate SB_LUT4 I0=vector[3][10] I1=$abc$7404$auto$rtlil.cc:1863:And$489_new_ I2=vector[4][10] I3=vec_ptr[2] O=$abc$7404$new_n610_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7404$new_n535_ I1=$abc$7404$procmux$172_Y[11]_new_inv_ I2=reg_bits_inversion[11] I3=$abc$7404$new_n568_ O=$0\spi_wr_data[23:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=spi_wr_data[11] I2=$abc$7404$new_n815_ I3=$abc$7404$new_n616_ O=$abc$7404$procmux$172_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000100010001
.gate SB_LUT4 I0=vector[3][11] I1=$abc$7404$auto$rtlil.cc:1863:And$489_new_ I2=vector[4][11] I3=vec_ptr[2] O=$abc$7404$new_n616_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n618_ I2=reg_bits_inversion[12] I3=$abc$7404$new_n568_ O=$0\spi_wr_data[23:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=$abc$7404$new_n535_ I2=$abc$7404$memrd$\vector$top.v:86$73_DATA[12]_new_inv_ I3=spi_wr_data[12] O=$abc$7404$new_n618_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$abc$7404$new_n621_ I1=$abc$7404$new_n620_ I2=$abc$7404$auto$rtlil.cc:1863:And$465_new_ I3=vector[0][12] O=$abc$7404$memrd$\vector$top.v:86$73_DATA[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=vector[1][12] I1=$abc$7404$auto$rtlil.cc:1863:And$473_new_ I2=vector[4][12] I3=vec_ptr[2] O=$abc$7404$new_n620_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=vector[2][12] I1=$abc$7404$auto$rtlil.cc:1863:And$483_new_ I2=vector[3][12] I3=$abc$7404$auto$rtlil.cc:1863:And$489_new_ O=$abc$7404$new_n621_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n623_ I2=reg_bits_inversion[13] I3=$abc$7404$new_n568_ O=$0\spi_wr_data[23:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=$abc$7404$new_n535_ I2=$abc$7404$memrd$\vector$top.v:86$73_DATA[13]_new_inv_ I3=spi_wr_data[13] O=$abc$7404$new_n623_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$abc$7404$new_n626_ I1=$abc$7404$new_n625_ I2=$abc$7404$auto$rtlil.cc:1863:And$473_new_ I3=vector[1][13] O=$abc$7404$memrd$\vector$top.v:86$73_DATA[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=vector[0][13] I1=$abc$7404$auto$rtlil.cc:1863:And$465_new_ I2=vector[4][13] I3=vec_ptr[2] O=$abc$7404$new_n625_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=vector[2][13] I1=$abc$7404$auto$rtlil.cc:1863:And$483_new_ I2=vector[3][13] I3=$abc$7404$auto$rtlil.cc:1863:And$489_new_ O=$abc$7404$new_n626_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=vector[2][14] I1=$abc$7404$auto$rtlil.cc:1863:And$483_new_ I2=vector[3][14] I3=$abc$7404$auto$rtlil.cc:1863:And$489_new_ O=$abc$7404$new_n632_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n634_ I2=reg_bits_inversion[15] I3=$abc$7404$new_n568_ O=$0\spi_wr_data[23:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=$abc$7404$new_n535_ I2=$abc$7404$memrd$\vector$top.v:86$73_DATA[15]_new_inv_ I3=spi_wr_data[15] O=$abc$7404$new_n634_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$abc$7404$new_n637_ I1=$abc$7404$new_n636_ I2=$abc$7404$auto$rtlil.cc:1863:And$473_new_ I3=vector[1][15] O=$abc$7404$memrd$\vector$top.v:86$73_DATA[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=vector[0][15] I1=$abc$7404$auto$rtlil.cc:1863:And$465_new_ I2=vector[4][15] I3=vec_ptr[2] O=$abc$7404$new_n636_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=vector[2][15] I1=$abc$7404$auto$rtlil.cc:1863:And$483_new_ I2=vector[3][15] I3=$abc$7404$auto$rtlil.cc:1863:And$489_new_ O=$abc$7404$new_n637_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n639_ I2=reg_bits_inversion[16] I3=$abc$7404$new_n568_ O=$0\spi_wr_data[23:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=$abc$7404$new_n535_ I2=$abc$7404$memrd$\vector$top.v:86$73_DATA[16]_new_inv_ I3=spi_wr_data[16] O=$abc$7404$new_n639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$abc$7404$new_n642_ I1=$abc$7404$new_n641_ I2=$abc$7404$auto$rtlil.cc:1863:And$465_new_ I3=vector[0][16] O=$abc$7404$memrd$\vector$top.v:86$73_DATA[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=vector[1][16] I1=$abc$7404$auto$rtlil.cc:1863:And$473_new_ I2=vector[4][16] I3=vec_ptr[2] O=$abc$7404$new_n641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=vector[2][16] I1=$abc$7404$auto$rtlil.cc:1863:And$483_new_ I2=vector[3][16] I3=$abc$7404$auto$rtlil.cc:1863:And$489_new_ O=$abc$7404$new_n642_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7404$new_n535_ I1=$abc$7404$procmux$172_Y[17]_new_inv_ I2=reg_bits_inversion[17] I3=$abc$7404$new_n568_ O=$0\spi_wr_data[23:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=spi_wr_data[17] I2=$abc$7404$new_n821_ I3=$abc$7404$new_n648_ O=$abc$7404$procmux$172_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000100010001
.gate SB_LUT4 I0=vector[3][17] I1=$abc$7404$auto$rtlil.cc:1863:And$489_new_ I2=vector[4][17] I3=vec_ptr[2] O=$abc$7404$new_n648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7404$new_n535_ I1=$abc$7404$procmux$172_Y[18]_new_inv_ I2=reg_bits_inversion[18] I3=$abc$7404$new_n568_ O=$0\spi_wr_data[23:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=spi_wr_data[18] I2=$abc$7404$new_n823_ I3=$abc$7404$new_n654_ O=$abc$7404$procmux$172_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000100010001
.gate SB_LUT4 I0=vector[3][18] I1=$abc$7404$auto$rtlil.cc:1863:And$489_new_ I2=vector[4][18] I3=vec_ptr[2] O=$abc$7404$new_n654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7404$new_n535_ I1=$abc$7404$procmux$172_Y[19]_new_inv_ I2=reg_bits_inversion[19] I3=$abc$7404$new_n568_ O=$0\spi_wr_data[23:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=spi_wr_data[19] I2=$abc$7404$new_n825_ I3=$abc$7404$new_n660_ O=$abc$7404$procmux$172_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000100010001
.gate SB_LUT4 I0=vector[0][19] I1=$abc$7404$auto$rtlil.cc:1863:And$465_new_ I2=vector[4][19] I3=vec_ptr[2] O=$abc$7404$new_n660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7404$new_n535_ I1=$abc$7404$procmux$172_Y[20]_new_inv_ I2=reg_bits_inversion[20] I3=$abc$7404$new_n568_ O=$0\spi_wr_data[23:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=spi_wr_data[20] I2=$abc$7404$new_n827_ I3=$abc$7404$new_n666_ O=$abc$7404$procmux$172_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000100010001
.gate SB_LUT4 I0=vector[3][20] I1=$abc$7404$auto$rtlil.cc:1863:And$489_new_ I2=vector[4][20] I3=vec_ptr[2] O=$abc$7404$new_n666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7404$new_n535_ I1=$abc$7404$procmux$172_Y[21]_new_inv_ I2=reg_bits_inversion[21] I3=$abc$7404$new_n568_ O=$0\spi_wr_data[23:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=spi_wr_data[21] I2=$abc$7404$new_n829_ I3=$abc$7404$new_n672_ O=$abc$7404$procmux$172_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000100010001
.gate SB_LUT4 I0=vector[3][21] I1=$abc$7404$auto$rtlil.cc:1863:And$489_new_ I2=vector[4][21] I3=vec_ptr[2] O=$abc$7404$new_n672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n674_ I2=reg_bits_inversion[22] I3=$abc$7404$new_n568_ O=$0\spi_wr_data[23:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=$abc$7404$new_n535_ I2=$abc$7404$memrd$\vector$top.v:86$73_DATA[22]_new_inv_ I3=spi_wr_data[22] O=$abc$7404$new_n674_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$abc$7404$new_n677_ I1=$abc$7404$new_n676_ I2=$abc$7404$auto$rtlil.cc:1863:And$465_new_ I3=vector[0][22] O=$abc$7404$memrd$\vector$top.v:86$73_DATA[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=vector[1][22] I1=$abc$7404$auto$rtlil.cc:1863:And$473_new_ I2=vector[4][22] I3=vec_ptr[2] O=$abc$7404$new_n676_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=vector[2][22] I1=$abc$7404$auto$rtlil.cc:1863:And$483_new_ I2=vector[3][22] I3=$abc$7404$auto$rtlil.cc:1863:And$489_new_ O=$abc$7404$new_n677_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7404$new_n535_ I1=$abc$7404$procmux$172_Y[23]_new_inv_ I2=reg_bits_inversion[23] I3=$abc$7404$new_n568_ O=$0\spi_wr_data[23:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=spi_wr_data[23] I2=$abc$7404$new_n831_ I3=$abc$7404$new_n683_ O=$abc$7404$procmux$172_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000100010001
.gate SB_LUT4 I0=vector[3][23] I1=$abc$7404$auto$rtlil.cc:1863:And$489_new_ I2=vector[4][23] I3=vec_ptr[2] O=$abc$7404$new_n683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 I1=$abc$7404$techmap\spi_slave_inst.$procmux$291_Y[0]_new_ I2=spi_slave_inst.counter_read[0] I3=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ O=$abc$7404$techmap\spi_slave_inst.$0\counter_read[4:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100111001000100
.gate SB_LUT4 I0=$false I1=spi_slave_inst.counter_read[0] I2=spi_slave_inst.spi_ss_reg[1] I3=spi_slave_inst.spi_ss_reg[0] O=$abc$7404$techmap\spi_slave_inst.$procmux$291_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 I1=$abc$7404$techmap\spi_slave_inst.$procmux$291_Y[1]_new_ I2=$abc$7404$auto$wreduce.cc:455:run$366[1] I3=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ O=$abc$7404$techmap\spi_slave_inst.$0\counter_read[4:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=spi_slave_inst.counter_read[1] I2=spi_slave_inst.spi_ss_reg[1] I3=spi_slave_inst.spi_ss_reg[0] O=$abc$7404$techmap\spi_slave_inst.$procmux$291_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 I1=$abc$7404$techmap\spi_slave_inst.$procmux$291_Y[2]_new_ I2=$abc$7404$auto$wreduce.cc:455:run$366[2] I3=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ O=$abc$7404$techmap\spi_slave_inst.$0\counter_read[4:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=spi_slave_inst.counter_read[2] I2=spi_slave_inst.spi_ss_reg[1] I3=spi_slave_inst.spi_ss_reg[0] O=$abc$7404$techmap\spi_slave_inst.$procmux$291_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 I1=$abc$7404$techmap\spi_slave_inst.$procmux$291_Y[3]_new_ I2=$abc$7404$auto$wreduce.cc:455:run$366[3] I3=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ O=$abc$7404$techmap\spi_slave_inst.$0\counter_read[4:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=spi_slave_inst.counter_read[3] I2=spi_slave_inst.spi_ss_reg[1] I3=spi_slave_inst.spi_ss_reg[0] O=$abc$7404$techmap\spi_slave_inst.$procmux$291_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 I1=$abc$7404$techmap\spi_slave_inst.$procmux$291_Y[4]_new_ I2=$abc$7404$auto$wreduce.cc:455:run$366[4] I3=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ O=$abc$7404$techmap\spi_slave_inst.$0\counter_read[4:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=spi_slave_inst.counter_read[4] I2=spi_slave_inst.spi_ss_reg[1] I3=spi_slave_inst.spi_ss_reg[0] O=$abc$7404$techmap\spi_slave_inst.$procmux$291_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[3] I2=$abc$7404$new_n695_ I3=$abc$7404$new_n696_ O=$abc$7404$techmap\spi_slave_inst.$0\wr_data_reg[23:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n446_ I2=$abc$7404$auto$ice40_ffinit.cc:141:execute$7338 I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n695_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=spi_slave_inst.wr_data_reg[3] I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I2=$abc$7404$auto$wreduce.cc:455:run$369[7]_new_inv_ I3=spi_slave_inst.wr_data_queue[7] O=$abc$7404$techmap\spi_slave_inst.$0\wr_data_reg[23:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$abc$7404$new_n699_ I1=spi_slave_inst.wr_data_reg[8] I2=$abc$7404$new_n446_ I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$auto$wreduce.cc:455:run$369[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=spi_slave_inst.wr_data_reg[7] I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n699_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[8] I2=$abc$7404$new_n701_ I3=$abc$7404$new_n702_ O=$abc$7404$techmap\spi_slave_inst.$0\wr_data_reg[23:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n446_ I2=$abc$7404$auto$ice40_ffinit.cc:141:execute$7350 I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n701_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=spi_slave_inst.wr_data_reg[8] I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[16] I2=$abc$7404$new_n704_ I3=$abc$7404$new_n705_ O=$abc$7404$techmap\spi_slave_inst.$0\wr_data_reg[23:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n446_ I2=$abc$7404$auto$ice40_ffinit.cc:141:execute$7378 I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n704_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=spi_slave_inst.wr_data_reg[16] I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n705_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[18] I2=$abc$7404$new_n707_ I3=$abc$7404$new_n708_ O=$abc$7404$techmap\spi_slave_inst.$0\wr_data_reg[23:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n446_ I2=$abc$7404$auto$ice40_ffinit.cc:141:execute$7382 I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n707_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=spi_slave_inst.wr_data_reg[18] I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n708_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I2=$abc$7404$auto$wreduce.cc:455:run$369[20]_new_inv_ I3=spi_slave_inst.wr_data_queue[20] O=$abc$7404$techmap\spi_slave_inst.$0\wr_data_reg[23:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$abc$7404$new_n711_ I1=spi_slave_inst.wr_data_reg[21] I2=$abc$7404$new_n446_ I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$auto$wreduce.cc:455:run$369[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=spi_slave_inst.wr_data_reg[20] I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] I1=spi_slave_inst.wr_data_queue[21] I2=$abc$7404$new_n713_ I3=$abc$7404$new_n714_ O=$abc$7404$techmap\spi_slave_inst.$0\wr_data_reg[23:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n446_ I2=$abc$7404$auto$ice40_ffinit.cc:141:execute$7386 I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n713_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=spi_slave_inst.wr_data_reg[21] I1=spi_slave_inst.wr_reg_full I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n452_ O=$abc$7404$new_n714_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$7404$new_n719_ I1=$abc$7404$new_n716_ I2=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$4585[2]_new_inv_ I3=spi_slave_inst.miso_out_reg O=$abc$7404$techmap$techmap\spi_slave_inst.$procmux$272.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1720_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111111101110
.gate SB_LUT4 I0=$abc$7404$techmap\spi_slave_inst.$eq$spi_slave.v:103$22_Y_new_ I1=$abc$7404$new_n717_ I2=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$4585[2]_new_inv_ I3=$abc$7404$techmap\spi_slave_inst.$procmux$187_CMP_new_ O=$abc$7404$new_n716_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$abc$7404$new_n523_ I1=spi_slave_inst.rd_data_available I2=$abc$7404$auto$rtlil.cc:1833:Not$392_new_ I3=$abc$7404$new_n449_ O=$abc$7404$new_n717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=spi_slave_inst.counter_read[2] I2=spi_slave_inst.counter_read[0] I3=$abc$7404$new_n455_ O=$abc$7404$techmap\spi_slave_inst.$eq$spi_slave.v:103$22_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$7404$new_n523_ I1=$abc$7404$new_n503_ I2=spi_slave_inst.wr_reg_full I3=$abc$7404$auto$simplemap.cc:256:simplemap_eqne$2155_new_inv_ O=$abc$7404$new_n719_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$7404$logic_and$top.v:84$72_Y_new_ I3=$abc$7404$new_n535_ O=$0\spi_wr_en[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$abc$7404$new_n725_ I1=sending_vector I2=$abc$7404$spi_slave_inst.wr_buffer_free_new_ I3=$abc$7404$auto$rtlil.cc:1864:Or$410_new_inv_ O=$0\sending_vector[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$7404$auto$alumacc.cc:491:replace_alu$404[7] I3=$abc$7404$new_n723_ O=$abc$7404$auto$rtlil.cc:1864:Or$410_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$7404$new_n724_ I1=$abc$7404$auto$rtlil.cc:1863:And$489_new_ I2=vec_ptr[7] I3=vec_ptr[5] O=$abc$7404$new_n723_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=vec_ptr[6] I2=vec_ptr[4] I3=vec_ptr[3] O=$abc$7404$new_n724_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n726_ I2=spi_recv_data_reg[2] I3=spi_recv_data_reg[3] O=$abc$7404$new_n725_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=spi_recv_data_reg[0] I1=spi_recv_data_reg[1] I2=handle_data I3=$abc$7404$auto$simplemap.cc:127:simplemap_reduce$1000[1]_new_inv_ O=$abc$7404$new_n726_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=vec_ptr[0] I1=$abc$7404$new_n728_ I2=$false I3=$abc$7404$new_n730_ O=$0\vec_ptr[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$7404$logic_and$top.v:84$72_Y_new_ I3=$abc$7404$0$memwr$\vector$top.v:112$59_EN[23:0]$66[23]_new_ O=$abc$7404$new_n728_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n520_ I2=spi_recv_data_reg[2] I3=spi_recv_data_reg[3] O=$abc$7404$0$memwr$\vector$top.v:112$59_EN[23:0]$66[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$7404$auto$rtlil.cc:1864:Or$410_new_inv_ I2=$abc$7404$0$memwr$\vector$top.v:112$59_EN[23:0]$66[23]_new_ I3=$abc$7404$logic_and$top.v:84$72_Y_new_ O=$abc$7404$new_n730_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=vec_ptr[2] I1=$abc$7404$0$memwr$\vector$top.v:112$59_EN[23:0]$66[23]_new_ I2=vec_ptr[0] I3=vec_ptr[1] O=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$7404$auto$rtlil.cc:1863:And$489_new_ I3=$abc$7404$0$memwr$\vector$top.v:112$59_EN[23:0]$66[23]_new_ O=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$7404$auto$rtlil.cc:1863:And$483_new_ I3=$abc$7404$0$memwr$\vector$top.v:112$59_EN[23:0]$66[23]_new_ O=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$7404$auto$rtlil.cc:1863:And$473_new_ I3=$abc$7404$0$memwr$\vector$top.v:112$59_EN[23:0]$66[23]_new_ O=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$7404$auto$rtlil.cc:1863:And$465_new_ I3=$abc$7404$0$memwr$\vector$top.v:112$59_EN[23:0]$66[23]_new_ O=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=vec_ptr[7] O=$abc$7404$auto$alumacc.cc:474:replace_alu$402.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=vec_ptr[6] O=$abc$7404$auto$alumacc.cc:474:replace_alu$402.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=vec_ptr[5] O=$abc$7404$auto$alumacc.cc:474:replace_alu$402.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=vec_ptr[4] O=$abc$7404$auto$alumacc.cc:474:replace_alu$402.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=vec_ptr[3] O=$abc$7404$auto$alumacc.cc:474:replace_alu$402.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=vec_ptr[2] O=$abc$7404$auto$alumacc.cc:474:replace_alu$402.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_slave_inst.counter_read[4] O=$abc$7404$auto$alumacc.cc:474:replace_alu$380.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_slave_inst.counter_read[3] O=$abc$7404$auto$alumacc.cc:474:replace_alu$380.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] O=$abc$7404$techmap\spi_slave_inst.$0\wr_queue_full[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_slave_inst.counter_read[0] O=$abc$7404$auto$alumacc.cc:474:replace_alu$380.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_slave_inst.counter_read[1] O=$abc$7404$auto$alumacc.cc:474:replace_alu$380.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_slave_inst.counter_read[2] O=$abc$7404$auto$alumacc.cc:474:replace_alu$380.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=vec_ptr[0] O=$abc$7404$auto$alumacc.cc:474:replace_alu$402.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=vec_ptr[1] O=$abc$7404$auto$alumacc.cc:474:replace_alu$402.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=led[0] O=LED_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=led[1] O=LED_G
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=led[2] O=LED_B
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[8] O=$0\reg_bits_inversion[23:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[9] O=$0\reg_bits_inversion[23:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[10] O=$0\reg_bits_inversion[23:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[11] O=$0\reg_bits_inversion[23:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[12] O=$0\reg_bits_inversion[23:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[13] O=$0\reg_bits_inversion[23:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[14] O=$0\reg_bits_inversion[23:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[15] O=$0\reg_bits_inversion[23:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[16] O=$0\reg_bits_inversion[23:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[17] O=$0\reg_bits_inversion[23:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[18] O=$0\reg_bits_inversion[23:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[19] O=$0\reg_bits_inversion[23:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[20] O=$0\reg_bits_inversion[23:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[21] O=$0\reg_bits_inversion[23:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[22] O=$0\reg_bits_inversion[23:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[23] O=$0\reg_bits_inversion[23:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[24] O=$0\reg_bits_inversion[23:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[25] O=$0\reg_bits_inversion[23:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[26] O=$0\reg_bits_inversion[23:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[27] O=$0\reg_bits_inversion[23:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[28] O=$0\reg_bits_inversion[23:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[29] O=$0\reg_bits_inversion[23:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[30] O=$0\reg_bits_inversion[23:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_recv_data_reg[31] O=$0\reg_bits_inversion[23:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=vec_ptr[0] I1=vec_ptr[1] I2=vector[0][2] I3=vector[1][2] O=$abc$7404$new_n790_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011001010100
.gate SB_LUT4 I0=$abc$7404$new_n790_ I1=vec_ptr[2] I2=vec_ptr[1] I3=vector[2][2] O=$abc$7404$new_n791_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=vec_ptr[0] I1=vec_ptr[1] I2=vector[0][3] I3=vector[1][3] O=$abc$7404$new_n792_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011001010100
.gate SB_LUT4 I0=$abc$7404$new_n792_ I1=vec_ptr[2] I2=vec_ptr[1] I3=vector[2][3] O=$abc$7404$new_n793_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=vec_ptr[0] I1=vec_ptr[1] I2=vector[0][4] I3=vector[1][4] O=$abc$7404$new_n794_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011001010100
.gate SB_LUT4 I0=$abc$7404$new_n794_ I1=vec_ptr[2] I2=vec_ptr[1] I3=vector[2][4] O=$abc$7404$new_n795_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=vec_ptr[0] I1=vec_ptr[1] I2=vector[1][5] I3=vector[0][5] O=$abc$7404$new_n796_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$7404$new_n580_ I1=vec_ptr[2] I2=$abc$7404$new_n796_ I3=vector[4][5] O=$abc$7404$memrd$\vector$top.v:86$73_DATA[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=$abc$7404$new_n535_ I2=spi_wr_data[5] I3=$abc$7404$memrd$\vector$top.v:86$73_DATA[5]_new_inv_ O=$abc$7404$new_n798_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111111001101
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n798_ I2=$abc$7404$new_n568_ I3=reg_bits_inversion[5] O=$0\spi_wr_data[23:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=vec_ptr[0] I1=vec_ptr[1] I2=vector[1][6] I3=vector[0][6] O=$abc$7404$new_n800_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$7404$new_n586_ I1=vec_ptr[2] I2=$abc$7404$new_n800_ I3=vector[4][6] O=$abc$7404$memrd$\vector$top.v:86$73_DATA[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=$abc$7404$new_n535_ I2=spi_wr_data[6] I3=$abc$7404$memrd$\vector$top.v:86$73_DATA[6]_new_inv_ O=$abc$7404$new_n802_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111111001101
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n802_ I2=$abc$7404$new_n568_ I3=reg_bits_inversion[6] O=$0\spi_wr_data[23:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=vec_ptr[0] I1=vec_ptr[1] I2=vector[1][7] I3=vector[0][7] O=$abc$7404$new_n804_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$7404$new_n592_ I1=vec_ptr[2] I2=$abc$7404$new_n804_ I3=vector[4][7] O=$abc$7404$memrd$\vector$top.v:86$73_DATA[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=$abc$7404$new_n535_ I2=spi_wr_data[7] I3=$abc$7404$memrd$\vector$top.v:86$73_DATA[7]_new_inv_ O=$abc$7404$new_n806_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111111001101
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n806_ I2=$abc$7404$new_n568_ I3=reg_bits_inversion[7] O=$0\spi_wr_data[23:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=vec_ptr[0] I1=vec_ptr[1] I2=vector[0][8] I3=vector[1][8] O=$abc$7404$new_n808_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011001010100
.gate SB_LUT4 I0=$abc$7404$new_n808_ I1=vec_ptr[2] I2=vec_ptr[1] I3=vector[2][8] O=$abc$7404$new_n809_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=vec_ptr[0] I1=vec_ptr[1] I2=vector[3][9] I3=vector[2][9] O=$abc$7404$new_n810_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$7404$new_n810_ I1=vec_ptr[2] I2=vec_ptr[1] I3=vector[1][9] O=$abc$7404$new_n811_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011111
.gate SB_LUT4 I0=vec_ptr[0] I1=vec_ptr[1] I2=vector[0][10] I3=vector[1][10] O=$abc$7404$new_n812_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011001010100
.gate SB_LUT4 I0=$abc$7404$new_n812_ I1=vec_ptr[2] I2=vec_ptr[1] I3=vector[2][10] O=$abc$7404$new_n813_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=vec_ptr[0] I1=vec_ptr[1] I2=vector[0][11] I3=vector[1][11] O=$abc$7404$new_n814_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011001010100
.gate SB_LUT4 I0=$abc$7404$new_n814_ I1=vec_ptr[2] I2=vec_ptr[1] I3=vector[2][11] O=$abc$7404$new_n815_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=vec_ptr[0] I1=vec_ptr[1] I2=vector[1][14] I3=vector[0][14] O=$abc$7404$new_n816_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$7404$new_n632_ I1=vec_ptr[2] I2=$abc$7404$new_n816_ I3=vector[4][14] O=$abc$7404$memrd$\vector$top.v:86$73_DATA[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$abc$7404$logic_and$top.v:84$72_Y_new_ I1=$abc$7404$new_n535_ I2=spi_wr_data[14] I3=$abc$7404$memrd$\vector$top.v:86$73_DATA[14]_new_inv_ O=$abc$7404$new_n818_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111111001101
.gate SB_LUT4 I0=$false I1=$abc$7404$new_n818_ I2=$abc$7404$new_n568_ I3=reg_bits_inversion[14] O=$0\spi_wr_data[23:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=vec_ptr[0] I1=vec_ptr[1] I2=vector[0][17] I3=vector[1][17] O=$abc$7404$new_n820_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011001010100
.gate SB_LUT4 I0=$abc$7404$new_n820_ I1=vec_ptr[2] I2=vec_ptr[1] I3=vector[2][17] O=$abc$7404$new_n821_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=vec_ptr[0] I1=vec_ptr[1] I2=vector[0][18] I3=vector[1][18] O=$abc$7404$new_n822_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011001010100
.gate SB_LUT4 I0=$abc$7404$new_n822_ I1=vec_ptr[2] I2=vec_ptr[1] I3=vector[2][18] O=$abc$7404$new_n823_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=vec_ptr[0] I1=vec_ptr[1] I2=vector[3][19] I3=vector[2][19] O=$abc$7404$new_n824_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$7404$new_n824_ I1=vec_ptr[2] I2=vec_ptr[1] I3=vector[1][19] O=$abc$7404$new_n825_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011111
.gate SB_LUT4 I0=vec_ptr[0] I1=vec_ptr[1] I2=vector[0][20] I3=vector[1][20] O=$abc$7404$new_n826_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011001010100
.gate SB_LUT4 I0=$abc$7404$new_n826_ I1=vec_ptr[2] I2=vec_ptr[1] I3=vector[2][20] O=$abc$7404$new_n827_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=vec_ptr[0] I1=vec_ptr[1] I2=vector[0][21] I3=vector[1][21] O=$abc$7404$new_n828_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011001010100
.gate SB_LUT4 I0=$abc$7404$new_n828_ I1=vec_ptr[2] I2=vec_ptr[1] I3=vector[2][21] O=$abc$7404$new_n829_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=vec_ptr[0] I1=vec_ptr[1] I2=vector[0][23] I3=vector[1][23] O=$abc$7404$new_n830_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011001010100
.gate SB_LUT4 I0=$abc$7404$new_n830_ I1=vec_ptr[2] I2=vec_ptr[1] I3=vector[2][23] O=$abc$7404$new_n831_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$380.C[1] I0=$true I1=$abc$7404$auto$alumacc.cc:474:replace_alu$380.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:122|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$380.C[1] CO=$auto$alumacc.cc:474:replace_alu$380.C[2] I0=$true I1=$abc$7404$auto$alumacc.cc:474:replace_alu$380.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:122|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$380.C[2] CO=$auto$alumacc.cc:474:replace_alu$380.C[3] I0=$true I1=$abc$7404$auto$alumacc.cc:474:replace_alu$380.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:122|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$380.C[3] CO=$auto$alumacc.cc:474:replace_alu$380.C[4] I0=$true I1=$abc$7404$auto$alumacc.cc:474:replace_alu$380.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:122|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$380.C[4] CO=$abc$7404$auto$alumacc.cc:491:replace_alu$382[4] I0=$true I1=$abc$7404$auto$alumacc.cc:474:replace_alu$380.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:122|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$393.C[1] I0=$true I1=$abc$7404$auto$alumacc.cc:474:replace_alu$380.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$393.C[1] CO=$auto$alumacc.cc:474:replace_alu$393.C[2] I0=$true I1=$abc$7404$auto$alumacc.cc:474:replace_alu$380.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$393.C[2] CO=$auto$alumacc.cc:474:replace_alu$393.C[3] I0=$true I1=$abc$7404$auto$alumacc.cc:474:replace_alu$380.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$393.C[3] CO=$auto$alumacc.cc:474:replace_alu$393.C[4] I0=$false I1=$abc$7404$auto$alumacc.cc:474:replace_alu$380.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$393.C[4] CO=$abc$7404$auto$alumacc.cc:491:replace_alu$395[4] I0=$false I1=$abc$7404$auto$alumacc.cc:474:replace_alu$380.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$402.C[1] I0=$true I1=$abc$7404$auto$alumacc.cc:474:replace_alu$402.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$402.C[1] CO=$auto$alumacc.cc:474:replace_alu$402.C[2] I0=$true I1=$abc$7404$auto$alumacc.cc:474:replace_alu$402.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$402.C[2] CO=$auto$alumacc.cc:474:replace_alu$402.C[3] I0=$false I1=$abc$7404$auto$alumacc.cc:474:replace_alu$402.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$402.C[3] CO=$auto$alumacc.cc:474:replace_alu$402.C[4] I0=$false I1=$abc$7404$auto$alumacc.cc:474:replace_alu$402.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$402.C[4] CO=$auto$alumacc.cc:474:replace_alu$402.C[5] I0=$false I1=$abc$7404$auto$alumacc.cc:474:replace_alu$402.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$402.C[5] CO=$auto$alumacc.cc:474:replace_alu$402.C[6] I0=$false I1=$abc$7404$auto$alumacc.cc:474:replace_alu$402.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$402.C[6] CO=$auto$alumacc.cc:474:replace_alu$402.C[7] I0=$false I1=$abc$7404$auto$alumacc.cc:474:replace_alu$402.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$402.C[7] CO=$abc$7404$auto$alumacc.cc:491:replace_alu$404[7] I0=$false I1=$abc$7404$auto$alumacc.cc:474:replace_alu$402.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$413.C[1] I0=$true I1=vec_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:115|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$413.C[1] CO=$auto$alumacc.cc:474:replace_alu$413.C[2] I0=$false I1=vec_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:115|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$413.C[1] I1=vec_ptr[1] I2=$abc$7404$new_n728_ I3=$abc$7404$new_n730_ O=$0\vec_ptr[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:115|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$413.C[2] CO=$auto$alumacc.cc:474:replace_alu$413.C[3] I0=$false I1=vec_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:115|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$413.C[2] I1=vec_ptr[2] I2=$abc$7404$new_n728_ I3=$abc$7404$new_n730_ O=$0\vec_ptr[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:115|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$413.C[3] CO=$auto$alumacc.cc:474:replace_alu$413.C[4] I0=$false I1=vec_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:115|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$413.C[3] I1=vec_ptr[3] I2=$abc$7404$new_n728_ I3=$abc$7404$new_n730_ O=$0\vec_ptr[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:115|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$413.C[4] CO=$auto$alumacc.cc:474:replace_alu$413.C[5] I0=$false I1=vec_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:115|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$413.C[4] I1=vec_ptr[4] I2=$abc$7404$new_n728_ I3=$abc$7404$new_n730_ O=$0\vec_ptr[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:115|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$413.C[5] CO=$auto$alumacc.cc:474:replace_alu$413.C[6] I0=$false I1=vec_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:115|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$413.C[5] I1=vec_ptr[5] I2=$abc$7404$new_n728_ I3=$abc$7404$new_n730_ O=$0\vec_ptr[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:115|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$413.C[6] CO=$auto$alumacc.cc:474:replace_alu$413.C[7] I0=$false I1=vec_ptr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:115|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$413.C[6] I1=vec_ptr[6] I2=$abc$7404$new_n728_ I3=$abc$7404$new_n730_ O=$0\vec_ptr[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:115|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011000000
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$413.C[7] I1=vec_ptr[7] I2=$abc$7404$new_n728_ I3=$abc$7404$new_n730_ O=$0\vec_ptr[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:115|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011011000000
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$416.C[1] I0=$true I1=spi_slave_inst.counter_read[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$416.C[1] CO=$auto$alumacc.cc:474:replace_alu$416.C[2] I0=$false I1=spi_slave_inst.counter_read[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$416.C[1] I1=spi_slave_inst.counter_read[1] I2=$false I3=$false O=$abc$7404$auto$wreduce.cc:455:run$366[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$416.C[2] CO=$auto$alumacc.cc:474:replace_alu$416.C[3] I0=$false I1=spi_slave_inst.counter_read[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$416.C[2] I1=spi_slave_inst.counter_read[2] I2=$false I3=$false O=$abc$7404$auto$wreduce.cc:455:run$366[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$416.C[3] CO=$auto$alumacc.cc:474:replace_alu$416.C[4] I0=$false I1=spi_slave_inst.counter_read[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$416.C[3] I1=spi_slave_inst.counter_read[3] I2=$false I3=$false O=$abc$7404$auto$wreduce.cc:455:run$366[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$416.C[4] I1=spi_slave_inst.counter_read[4] I2=$false I3=$false O=$abc$7404$auto$wreduce.cc:455:run$366[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk D=$0\spi_wr_en[0:0] Q=spi_wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][0] Q=spi_wr_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][1] Q=spi_wr_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][2] Q=spi_wr_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][3] Q=spi_wr_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][4] Q=spi_wr_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][5] Q=spi_wr_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][6] Q=spi_wr_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][7] Q=spi_wr_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][8] Q=spi_wr_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][9] Q=spi_wr_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][10] Q=spi_wr_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][11] Q=spi_wr_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][12] Q=spi_wr_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][13] Q=spi_wr_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][14] Q=spi_wr_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][15] Q=spi_wr_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][16] Q=spi_wr_data[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][17] Q=spi_wr_data[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][18] Q=spi_wr_data[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][19] Q=spi_wr_data[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][20] Q=spi_wr_data[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][21] Q=spi_wr_data[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][22] Q=spi_wr_data[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_wr_data[23:0][23] Q=spi_wr_data[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=spi_slave_inst.rd_data_available Q=spi_rd_data_available_buf
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\spi_rd_ack[0:0] Q=spi_rd_ack
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=spi_recv_data_reg[24] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2542 Q=led[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[25] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2542 Q=led[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[26] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2542 Q=led[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[0] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[1] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[2] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[3] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[4] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[5] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[6] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[7] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[8] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[9] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[10] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[11] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[12] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[13] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[14] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[15] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[16] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[17] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[18] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[19] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[20] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[21] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[22] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[23] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[24] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[25] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[26] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[27] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[28] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[29] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[30] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data[31] E=$0\spi_rd_ack[0:0] Q=spi_recv_data_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$0\spi_rd_ack[0:0] Q=handle_data R=handle_data
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][0] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][1] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][2] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][3] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][4] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][5] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][6] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][7] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][8] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][9] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][10] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][11] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][12] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][13] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][14] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][15] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][16] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][17] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][18] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][19] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][20] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][21] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][22] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\reg_bits_inversion[23:0][23] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$2791 Q=reg_bits_inversion[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$0\vec_ptr[7:0][0] Q=vec_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\vec_ptr[7:0][1] Q=vec_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\vec_ptr[7:0][2] Q=vec_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\vec_ptr[7:0][3] Q=vec_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\vec_ptr[7:0][4] Q=vec_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\vec_ptr[7:0][5] Q=vec_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\vec_ptr[7:0][6] Q=vec_ptr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\vec_ptr[7:0][7] Q=vec_ptr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sending_vector[0:0] Q=sending_vector
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=SPI_MOSI Q=spi_slave_inst.mosi_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[2] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[3] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[4] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[5] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[6] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[7] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[8] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[9] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[10] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[11] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[12] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[13] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[14] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[15] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[16] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[17] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[18] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[19] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[20] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[21] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[22] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[23] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[24] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[25] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[26] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[27] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[28] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[29] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[30] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[31] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.mosi_reg[0] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$3247 Q=spi_slave_inst.rd_data_local[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$techmap\spi_slave_inst.$0\buffer_rd_ack[0:0] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3821 Q=spi_slave_inst.buffer_rd_ack
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[0] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[1] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[2] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[3] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[4] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[5] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[6] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[7] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[8] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[9] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[10] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[11] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[12] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[13] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[14] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[15] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[16] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[17] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[18] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[19] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[20] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[21] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[22] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_wr_data[23] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3830 Q=spi_slave_inst.wr_data_queue[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$techmap\spi_slave_inst.$0\wr_queue_full[0:0] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3974 Q=spi_slave_inst.wr_queue_full
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7389 E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7390
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7329 E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7330
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7333 E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7334
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$techmap\spi_slave_inst.$0\wr_data_reg[23:0][3] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=spi_slave_inst.wr_data_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7337 E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7338
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7341 E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7342
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7345 E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7346
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$techmap\spi_slave_inst.$0\wr_data_reg[23:0][7] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=spi_slave_inst.wr_data_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$techmap\spi_slave_inst.$0\wr_data_reg[23:0][8] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=spi_slave_inst.wr_data_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7349 E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7350
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7353 E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7354
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7357 E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7358
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7361 E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7362
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7365 E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7366
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7369 E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7370
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7373 E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7374
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$techmap\spi_slave_inst.$0\wr_data_reg[23:0][16] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=spi_slave_inst.wr_data_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7377 E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7378
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$techmap\spi_slave_inst.$0\wr_data_reg[23:0][18] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=spi_slave_inst.wr_data_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7381 E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7382
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$techmap\spi_slave_inst.$0\wr_data_reg[23:0][20] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=spi_slave_inst.wr_data_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$techmap\spi_slave_inst.$0\wr_data_reg[23:0][21] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=spi_slave_inst.wr_data_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7385 E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7386
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7393 E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4004 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7394
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$simplemap.cc:250:simplemap_eqne$3976[0] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4618 Q=spi_slave_inst.wr_reg_full
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$auto$ice40_ffinit.cc:140:execute$7397 E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3232 Q=$abc$7404$auto$ice40_ffinit.cc:141:execute$7398
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$techmap$techmap\spi_slave_inst.$procmux$247.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1759_Y E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3232 Q=spi_slave_inst.state_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3232 Q=spi_slave_inst.state_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3232 Q=spi_slave_inst.state_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3232 Q=spi_slave_inst.state_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3232 Q=spi_slave_inst.state_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3232 Q=spi_slave_inst.state_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$3232 Q=spi_slave_inst.state_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$7404$techmap$techmap\spi_slave_inst.$procmux$272.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1720_Y Q=spi_slave_inst.miso_out_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=SPI_SS Q=spi_slave_inst.spi_ss_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=spi_slave_inst.spi_ss_reg[0] Q=spi_slave_inst.spi_ss_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=SPI_SCK Q=spi_slave_inst.spi_clk_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=spi_slave_inst.spi_clk_reg[0] Q=spi_slave_inst.spi_clk_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$7404$techmap\spi_slave_inst.$0\counter_read[4:0][0] Q=spi_slave_inst.counter_read[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$7404$techmap\spi_slave_inst.$0\counter_read[4:0][1] Q=spi_slave_inst.counter_read[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$7404$techmap\spi_slave_inst.$0\counter_read[4:0][2] Q=spi_slave_inst.counter_read[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$7404$techmap\spi_slave_inst.$0\counter_read[4:0][3] Q=spi_slave_inst.counter_read[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$7404$techmap\spi_slave_inst.$0\counter_read[4:0][4] Q=spi_slave_inst.counter_read[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[1] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[2] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[3] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[4] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[5] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[6] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[7] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[8] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[9] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[10] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[11] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[12] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[13] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[14] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[15] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[16] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[17] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[18] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[19] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[20] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[21] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[22] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[23] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[24] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[25] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[26] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[27] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[28] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[29] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[30] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.rd_data_local[31] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_slave_inst.mosi_reg[0] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$4713 Q=spi_slave_inst.rd_data[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$7404$techmap\spi_slave_inst.$0\buffer_rd_ack[0:0] E=$abc$7404$auto$dff2dffe.cc:175:make_patterns_logic$6243 Q=spi_slave_inst.rd_data_available
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:26|spi_slave.v:61|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[8] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[9] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[10] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[11] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[12] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[13] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[14] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[15] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[16] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[17] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[18] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[19] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[20] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[21] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[22] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[23] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[24] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[25] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[26] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[27] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[28] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[29] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[30] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[31] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6249 Q=vector[3][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[8] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[9] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[10] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[11] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[12] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[13] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[14] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[15] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[16] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[17] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[18] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[19] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[20] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[21] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[22] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[23] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[24] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[25] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[26] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[27] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[28] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[29] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[30] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[31] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6393 Q=vector[2][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[8] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[9] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[10] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[11] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[12] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[13] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[14] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[15] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[16] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[17] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[18] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[19] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[20] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[21] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[22] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[23] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[24] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[25] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[26] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[27] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[28] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[29] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[30] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[31] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6537 Q=vector[0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[8] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[9] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[10] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[11] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[12] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[13] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[14] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[15] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[16] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[17] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[18] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[19] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[20] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[21] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[22] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[23] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[24] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[25] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[26] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[27] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[28] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[29] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[30] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[31] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6681 Q=vector[4][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[8] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[9] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[10] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[11] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[12] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[13] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[14] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[15] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[16] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[17] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[18] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[19] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[20] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[21] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[22] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[23] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[24] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[25] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[26] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[27] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[28] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[29] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[30] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_recv_data_reg[31] E=$abc$7404$auto$dff2dffe.cc:158:make_patterns_logic$6825 Q=vector[1][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.names $true $auto$alumacc.cc:474:replace_alu$380.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$393.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$402.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$413.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$416.C[0]
1 1
.names spi_slave_inst.miso_out_reg SPI_MISO
1 1
.names $false i[0]
1 1
.names $false i[1]
1 1
.names $true i[2]
1 1
.names $false i[3]
1 1
.names $false i[4]
1 1
.names $false i[5]
1 1
.names $false i[6]
1 1
.names $false i[7]
1 1
.names $false i[8]
1 1
.names $false i[9]
1 1
.names $false i[10]
1 1
.names $false i[11]
1 1
.names $false i[12]
1 1
.names $false i[13]
1 1
.names $false i[14]
1 1
.names $false i[15]
1 1
.names $false i[16]
1 1
.names $false i[17]
1 1
.names $false i[18]
1 1
.names $false i[19]
1 1
.names $false i[20]
1 1
.names $false i[21]
1 1
.names $false i[22]
1 1
.names $false i[23]
1 1
.names $false i[24]
1 1
.names $false i[25]
1 1
.names $false i[26]
1 1
.names $false i[27]
1 1
.names $false i[28]
1 1
.names $false i[29]
1 1
.names $false i[30]
1 1
.names $false i[31]
1 1
.names spi_slave_inst.rd_data[0] spi_rd_data[0]
1 1
.names spi_slave_inst.rd_data[1] spi_rd_data[1]
1 1
.names spi_slave_inst.rd_data[2] spi_rd_data[2]
1 1
.names spi_slave_inst.rd_data[3] spi_rd_data[3]
1 1
.names spi_slave_inst.rd_data[4] spi_rd_data[4]
1 1
.names spi_slave_inst.rd_data[5] spi_rd_data[5]
1 1
.names spi_slave_inst.rd_data[6] spi_rd_data[6]
1 1
.names spi_slave_inst.rd_data[7] spi_rd_data[7]
1 1
.names spi_slave_inst.rd_data[8] spi_rd_data[8]
1 1
.names spi_slave_inst.rd_data[9] spi_rd_data[9]
1 1
.names spi_slave_inst.rd_data[10] spi_rd_data[10]
1 1
.names spi_slave_inst.rd_data[11] spi_rd_data[11]
1 1
.names spi_slave_inst.rd_data[12] spi_rd_data[12]
1 1
.names spi_slave_inst.rd_data[13] spi_rd_data[13]
1 1
.names spi_slave_inst.rd_data[14] spi_rd_data[14]
1 1
.names spi_slave_inst.rd_data[15] spi_rd_data[15]
1 1
.names spi_slave_inst.rd_data[16] spi_rd_data[16]
1 1
.names spi_slave_inst.rd_data[17] spi_rd_data[17]
1 1
.names spi_slave_inst.rd_data[18] spi_rd_data[18]
1 1
.names spi_slave_inst.rd_data[19] spi_rd_data[19]
1 1
.names spi_slave_inst.rd_data[20] spi_rd_data[20]
1 1
.names spi_slave_inst.rd_data[21] spi_rd_data[21]
1 1
.names spi_slave_inst.rd_data[22] spi_rd_data[22]
1 1
.names spi_slave_inst.rd_data[23] spi_rd_data[23]
1 1
.names spi_slave_inst.rd_data[24] spi_rd_data[24]
1 1
.names spi_slave_inst.rd_data[25] spi_rd_data[25]
1 1
.names spi_slave_inst.rd_data[26] spi_rd_data[26]
1 1
.names spi_slave_inst.rd_data[27] spi_rd_data[27]
1 1
.names spi_slave_inst.rd_data[28] spi_rd_data[28]
1 1
.names spi_slave_inst.rd_data[29] spi_rd_data[29]
1 1
.names spi_slave_inst.rd_data[30] spi_rd_data[30]
1 1
.names spi_slave_inst.rd_data[31] spi_rd_data[31]
1 1
.names spi_slave_inst.rd_data_available spi_rd_data_available
1 1
.names $false spi_reset
1 1
.names spi_slave_inst.miso_out_reg spi_slave_inst.SPI_MISO
1 1
.names SPI_MOSI spi_slave_inst.SPI_MOSI
1 1
.names SPI_SCK spi_slave_inst.SPI_SCK
1 1
.names SPI_SS spi_slave_inst.SPI_SS
1 1
.names clk spi_slave_inst.clk
1 1
.names $undef spi_slave_inst.mosi_reg[1]
1 1
.names spi_rd_ack spi_slave_inst.rd_ack
1 1
.names $false spi_slave_inst.rd_data_local[0]
1 1
.names $false spi_slave_inst.reset
1 1
.names spi_wr_data[0] spi_slave_inst.wr_data[0]
1 1
.names spi_wr_data[1] spi_slave_inst.wr_data[1]
1 1
.names spi_wr_data[2] spi_slave_inst.wr_data[2]
1 1
.names spi_wr_data[3] spi_slave_inst.wr_data[3]
1 1
.names spi_wr_data[4] spi_slave_inst.wr_data[4]
1 1
.names spi_wr_data[5] spi_slave_inst.wr_data[5]
1 1
.names spi_wr_data[6] spi_slave_inst.wr_data[6]
1 1
.names spi_wr_data[7] spi_slave_inst.wr_data[7]
1 1
.names spi_wr_data[8] spi_slave_inst.wr_data[8]
1 1
.names spi_wr_data[9] spi_slave_inst.wr_data[9]
1 1
.names spi_wr_data[10] spi_slave_inst.wr_data[10]
1 1
.names spi_wr_data[11] spi_slave_inst.wr_data[11]
1 1
.names spi_wr_data[12] spi_slave_inst.wr_data[12]
1 1
.names spi_wr_data[13] spi_slave_inst.wr_data[13]
1 1
.names spi_wr_data[14] spi_slave_inst.wr_data[14]
1 1
.names spi_wr_data[15] spi_slave_inst.wr_data[15]
1 1
.names spi_wr_data[16] spi_slave_inst.wr_data[16]
1 1
.names spi_wr_data[17] spi_slave_inst.wr_data[17]
1 1
.names spi_wr_data[18] spi_slave_inst.wr_data[18]
1 1
.names spi_wr_data[19] spi_slave_inst.wr_data[19]
1 1
.names spi_wr_data[20] spi_slave_inst.wr_data[20]
1 1
.names spi_wr_data[21] spi_slave_inst.wr_data[21]
1 1
.names spi_wr_data[22] spi_slave_inst.wr_data[22]
1 1
.names spi_wr_data[23] spi_slave_inst.wr_data[23]
1 1
.names spi_wr_en spi_slave_inst.wr_en
1 1
.end
