static int T_1 F_1 ( void )\r\n{\r\nint V_1 ;\r\nF_2 ( V_2 L_1 ) ;\r\n#if V_3\r\nF_3 ( 0x0111 ) ;\r\n#endif\r\nfor ( V_1 = 0 ; V_1 < V_4 ; V_1 ++ ) {\r\nF_4 ( & V_5 [ V_1 ] . V_6 , 0 ) ;\r\nV_5 [ V_1 ] . V_7 = V_8 [ V_1 ] ;\r\n}\r\nF_5 ( V_9 , L_2 ) ;\r\nF_5 ( V_10 , L_2 ) ;\r\n#if F_6 ( V_11 )\r\nF_7 ( F_8 ()\r\n| V_12 | V_13 | V_14 ) ;\r\n#endif\r\nreturn 0 ;\r\n}\r\nstatic int F_9 ( struct V_15 * V_16 , void * V_17 )\r\n{\r\nint V_1 ;\r\nfor ( V_1 = 0 ; V_1 < V_4 ; ++ V_1 )\r\nif ( F_10 ( V_1 ) )\r\nF_11 ( V_16 , L_3 , V_1 , V_5 [ V_1 ] . V_18 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_12 ( struct V_19 * V_19 , struct V_20 * V_20 )\r\n{\r\nreturn F_13 ( V_20 , F_9 , NULL ) ;\r\n}\r\nstatic int T_1 F_14 ( void )\r\n{\r\nreturn F_15 ( L_4 , 0 , NULL , & V_21 ) != NULL ;\r\n}\r\nstatic void F_16 ( unsigned int V_22 , const char * V_18 )\r\n{\r\n#ifdef F_17\r\nunsigned int V_23 ;\r\nswitch ( V_22 ) {\r\ncase V_24 : V_23 = 0xC << 12 ; break;\r\ncase V_25 : V_23 = 0xD << 12 ; break;\r\ncase V_26 : V_23 = 0xE << 12 ; break;\r\ncase V_27 : V_23 = 0xF << 12 ; break;\r\ndefault: return;\r\n}\r\nif ( strncmp ( V_18 , L_5 , 9 ) == 0 )\r\nV_5 [ V_22 ] . V_7 -> V_28 = V_23 ;\r\n#endif\r\n}\r\nint F_5 ( unsigned int V_22 , const char * V_18 )\r\n{\r\nF_18 ( L_6 ) ;\r\nif ( V_18 == NULL )\r\nF_2 ( V_29 L_7 , V_22 ) ;\r\n#if F_6 ( V_30 ) && V_31\r\nif ( V_22 >= V_32 && V_22 <= V_33 ) {\r\nif ( F_19 () > 500000000 ) {\r\nF_2 ( V_29\r\nL_8 ) ;\r\nreturn - V_34 ;\r\n}\r\n}\r\n#endif\r\nif ( F_20 ( & V_5 [ V_22 ] . V_6 , 0 , 1 ) ) {\r\nF_18 ( L_9 ) ;\r\nreturn - V_35 ;\r\n}\r\nF_16 ( V_22 , V_18 ) ;\r\nV_5 [ V_22 ] . V_18 = V_18 ;\r\nV_5 [ V_22 ] . V_36 = 0 ;\r\nF_18 ( L_10 ) ;\r\nreturn 0 ;\r\n}\r\nint F_21 ( unsigned int V_22 , T_2 V_37 , void * V_38 )\r\n{\r\nint V_39 ;\r\nunsigned int V_36 ;\r\nF_22 ( V_22 >= V_4 || ! V_37 ||\r\n! F_23 ( & V_5 [ V_22 ] . V_6 ) ) ;\r\nV_36 = F_24 ( V_22 ) ;\r\nV_39 = F_25 ( V_36 , V_37 , 0 , V_5 [ V_22 ] . V_18 , V_38 ) ;\r\nif ( V_39 )\r\nreturn V_39 ;\r\nV_5 [ V_22 ] . V_36 = V_36 ;\r\nV_5 [ V_22 ] . V_38 = V_38 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_26 ( unsigned int V_22 )\r\n{\r\nV_5 [ V_22 ] . V_7 -> V_40 |= V_41 ;\r\nF_27 () ;\r\nV_5 [ V_22 ] . V_7 -> V_40 &= ~ V_41 ;\r\n}\r\nvoid F_28 ( unsigned int V_22 )\r\n{\r\nF_18 ( L_11 ) ;\r\nF_22 ( V_22 >= V_4 ||\r\n! F_23 ( & V_5 [ V_22 ] . V_6 ) ) ;\r\nF_29 ( V_22 ) ;\r\nF_26 ( V_22 ) ;\r\nif ( V_5 [ V_22 ] . V_36 )\r\nF_30 ( V_5 [ V_22 ] . V_36 , V_5 [ V_22 ] . V_38 ) ;\r\nF_4 ( & V_5 [ V_22 ] . V_6 , 0 ) ;\r\nF_18 ( L_12 ) ;\r\n}\r\nint F_31 ( void )\r\n{\r\nint V_1 ;\r\nfor ( V_1 = 0 ; V_1 < V_4 ; ++ V_1 ) {\r\nif ( V_5 [ V_1 ] . V_7 -> V_40 & V_42 ) {\r\nF_2 ( V_43 L_13 , V_1 ) ;\r\nreturn - V_35 ;\r\n}\r\nif ( V_1 < V_44 )\r\nV_5 [ V_1 ] . V_45 = V_5 [ V_1 ] . V_7 -> V_28 ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid F_32 ( void )\r\n{\r\nint V_1 ;\r\nfor ( V_1 = 0 ; V_1 < V_4 ; ++ V_1 ) {\r\nV_5 [ V_1 ] . V_7 -> V_40 = 0 ;\r\nif ( V_1 < V_44 )\r\nV_5 [ V_1 ] . V_7 -> V_28 = V_5 [ V_1 ] . V_45 ;\r\n}\r\n}\r\nvoid T_1 F_33 ( void )\r\n{\r\nF_34 () ;\r\nF_35 ( 0 ) ;\r\nF_36 ( 0 ) ;\r\n}\r\nvoid T_1 F_37 ( void * V_46 , const void * V_47 , T_3 V_48 )\r\n{\r\nunsigned long V_49 = ( unsigned long ) V_46 ;\r\nunsigned long V_50 = ( unsigned long ) V_47 ;\r\nstruct V_51 * V_52 , * V_53 ;\r\nF_34 () ;\r\nF_22 ( V_49 % 4 ) ;\r\nF_22 ( V_50 % 4 ) ;\r\nF_22 ( V_48 % 4 ) ;\r\nV_53 = 0 ;\r\nwhile ( 1 ) {\r\nif ( V_53 == (struct V_51 * ) V_54 ) {\r\nV_52 = (struct V_51 * ) V_55 ;\r\nV_53 = (struct V_51 * ) V_56 ;\r\n} else {\r\nV_52 = (struct V_51 * ) V_57 ;\r\nV_53 = (struct V_51 * ) V_54 ;\r\n}\r\nif ( ! F_38 ( & V_53 -> V_40 ) )\r\nbreak;\r\nelse if ( F_38 ( & V_52 -> V_58 ) & V_59 ) {\r\nF_39 ( & V_53 -> V_40 , 0 ) ;\r\nbreak;\r\n}\r\n}\r\nF_40 () ;\r\nF_41 ( & V_52 -> V_60 , V_49 ) ;\r\nF_39 ( & V_52 -> V_61 , V_48 >> 2 ) ;\r\nF_39 ( & V_52 -> V_62 , 1 << 2 ) ;\r\nF_39 ( & V_52 -> V_58 , V_59 | V_63 ) ;\r\nF_41 ( & V_53 -> V_60 , V_50 ) ;\r\nF_39 ( & V_53 -> V_61 , V_48 >> 2 ) ;\r\nF_39 ( & V_53 -> V_62 , 1 << 2 ) ;\r\nF_39 ( & V_53 -> V_58 , V_59 | V_63 ) ;\r\nF_39 ( & V_53 -> V_40 , V_42 | V_64 ) ;\r\nF_39 ( & V_52 -> V_40 , V_65 | V_66 | V_42 | V_64 ) ;\r\nF_40 () ;\r\n}\r\nvoid T_1 F_42 ( void )\r\n{\r\nF_34 () ;\r\nwhile ( ( F_43 () && ! ( F_44 () & V_59 ) ) ||\r\n( F_45 () && ! ( F_46 () & V_59 ) ) )\r\ncontinue;\r\nF_47 ( V_59 | V_63 ) ;\r\nF_48 ( V_59 | V_63 ) ;\r\nF_35 ( 0 ) ;\r\nF_36 ( 0 ) ;\r\nF_49 ( 0 ) ;\r\nF_50 ( 0 ) ;\r\nF_40 () ;\r\n}\r\nstatic void F_51 ( T_4 V_67 , T_5 V_68 , T_4 V_69 , T_5 V_70 , T_3 V_71 , T_4 V_72 )\r\n{\r\nstatic F_52 ( V_73 ) ;\r\nunsigned long V_74 ;\r\nF_53 ( & V_73 , V_74 ) ;\r\nF_40 () ;\r\nif ( F_43 () )\r\nwhile ( ! ( F_44 () & V_59 ) )\r\ncontinue;\r\nif ( V_72 & V_75 ) {\r\nT_4 V_76 = abs ( V_68 ) >> 1 ;\r\nT_3 V_77 = V_71 >> ( 16 - V_76 ) ;\r\nV_71 = 1 << ( 16 - V_76 ) ;\r\nF_54 ( V_77 ) ;\r\nF_55 ( V_77 ) ;\r\nF_56 ( V_68 ) ;\r\nF_57 ( V_70 ) ;\r\n}\r\nF_58 ( V_67 ) ;\r\nF_59 ( V_71 ) ;\r\nF_60 ( V_68 ) ;\r\nF_47 ( V_59 | V_63 ) ;\r\nF_61 ( V_69 ) ;\r\nF_62 ( V_71 ) ;\r\nF_63 ( V_70 ) ;\r\nF_64 ( V_59 | V_63 ) ;\r\nF_35 ( V_42 | V_72 ) ;\r\nF_49 ( V_65 | V_66 | V_42 | V_72 ) ;\r\nF_65 ( & V_73 , V_74 ) ;\r\nF_27 () ;\r\nwhile ( ! ( F_44 () & V_59 ) )\r\nif ( F_43 () )\r\ncontinue;\r\nelse\r\nreturn;\r\nF_47 ( V_59 | V_63 ) ;\r\nF_35 ( 0 ) ;\r\nF_49 ( 0 ) ;\r\n}\r\nstatic void * F_66 ( void * V_46 , const void * V_47 , T_3 V_48 )\r\n{\r\nT_4 V_72 , V_76 ;\r\nT_5 V_78 ;\r\nunsigned long V_49 = ( unsigned long ) V_46 ;\r\nunsigned long V_50 = ( unsigned long ) V_47 ;\r\nif ( V_48 == 0 )\r\nreturn NULL ;\r\nif ( V_49 % 4 == 0 && V_50 % 4 == 0 && V_48 % 4 == 0 ) {\r\nV_72 = V_64 ;\r\nV_76 = 2 ;\r\n} else if ( V_49 % 2 == 0 && V_50 % 2 == 0 && V_48 % 2 == 0 ) {\r\nV_72 = V_79 ;\r\nV_76 = 1 ;\r\n} else {\r\nV_72 = V_80 ;\r\nV_76 = 0 ;\r\n}\r\nV_78 = 1 << V_76 ;\r\nif ( V_50 < V_49 ) {\r\nV_78 *= - 1 ;\r\nV_49 += V_48 + V_78 ;\r\nV_50 += V_48 + V_78 ;\r\n}\r\nV_48 >>= V_76 ;\r\nif ( V_48 > 0x10000 )\r\nV_72 |= V_75 ;\r\nF_51 ( V_49 , V_78 , V_50 , V_78 , V_48 , V_72 ) ;\r\nreturn V_46 ;\r\n}\r\nvoid * F_67 ( void * V_46 , const void * V_47 , T_3 V_48 )\r\n{\r\nunsigned long V_49 = ( unsigned long ) V_46 ;\r\nunsigned long V_50 = ( unsigned long ) V_47 ;\r\nif ( F_68 ( V_50 ) )\r\nF_69 ( V_50 , V_50 + V_48 ) ;\r\nif ( F_68 ( V_49 ) )\r\nF_70 ( V_49 , V_49 + V_48 ) ;\r\nreturn F_71 ( V_46 , V_47 , V_48 ) ;\r\n}\r\nvoid * F_71 ( void * V_46 , const void * V_47 , T_3 V_48 )\r\n{\r\nT_3 V_81 , V_82 ;\r\nV_81 = V_48 & ~ 0xffff ;\r\nV_82 = V_48 - V_81 ;\r\nif ( V_81 )\r\nF_66 ( V_46 , V_47 , V_81 ) ;\r\nF_66 ( V_46 + V_81 , V_47 + V_81 , V_82 ) ;\r\nreturn V_46 ;\r\n}\r\nvoid * F_72 ( void * V_49 , const void * V_50 , T_3 V_48 )\r\n{\r\nif ( ! F_73 ( V_83 , V_49 , V_48 ) )\r\nreturn NULL ;\r\nif ( ! F_73 ( V_84 , V_50 , V_48 ) )\r\nreturn NULL ;\r\nreturn F_67 ( V_49 , V_50 , V_48 ) ;\r\n}\r\nstatic void F_74 ( unsigned long V_85 , unsigned long V_86 , unsigned short V_87 ,\r\nT_6 V_48 , T_6 V_88 )\r\n{\r\nF_69 ( V_86 , V_86 + V_87 * V_48 ) ;\r\nF_51 ( V_85 , 0 , V_86 , V_48 , V_87 , V_88 ) ;\r\n}\r\nstatic void F_75 ( unsigned long V_85 , unsigned long V_86 , unsigned short V_87 ,\r\nT_6 V_48 , T_6 V_88 )\r\n{\r\nF_70 ( V_86 , V_86 + V_87 * V_48 ) ;\r\nF_51 ( V_86 , V_48 , V_85 , 0 , V_87 , V_88 ) ;\r\n}
