;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 11, #6
	MOV @-127, 100
	SPL 0, <402
	SPL 0, <402
	SUB 129, 106
	MOV -1, <-20
	SPL 0, <402
	JMN -1, @-20
	MOV -1, <-20
	JMN -1, @-20
	JMP @12, #-14
	SUB @121, 103
	DAT #30, #9
	SUB @121, 106
	CMP @121, 106
	ADD 3, 20
	SUB @121, 103
	SPL <121, 103
	MOV -1, <-20
	SUB @3, 0
	JMZ 30, 9
	DJN -1, @-20
	SUB @121, 106
	JMP 12, #10
	JMP 12, #10
	MOV -17, <-20
	DJN 0, <402
	DAT <12, <-14
	JMZ @112, #17
	SUB 30, 9
	JMZ @112, #17
	JMZ @112, #17
	JMZ <121, 106
	ADD 3, 20
	ADD 3, 20
	DJN 0, <402
	DJN 0, <402
	ADD 3, 21
	ADD 3, 20
	ADD 3, 20
	MOV -1, <-20
	MOV -7, <-20
	SLT 30, 9
	MOV 1, <-1
	SPL 0, <402
	CMP -207, <-126
	CMP -207, <-126
	MOV -7, <-20
	SPL 0, <402
	JMN -1, @-20
