$date
  Wed Nov 25 02:50:12 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module signals_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c_or $end
$var reg 1 $ c_and $end
$upscope $end
$enddefinitions $end
#0
0!
0"
U#
U$
#10000000
1"
0#
0$
#20000000
1!
H"
1#
#30000000
1"
1$
#40000000
X!
W"
#50000000
L!
X#
X$
#60000000
U!
Z"
0$
#70000000
-"
U#
U$
#80000000
