
Kha3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009178  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  08009308  08009308  0000a308  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097f4  080097f4  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  080097f4  080097f4  0000a7f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080097fc  080097fc  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097fc  080097fc  0000a7fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009800  08009800  0000a800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009804  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  200001d4  080099d8  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003d0  080099d8  0000b3d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ba5c  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c28  00000000  00000000  00016c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000998  00000000  00000000  00018888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000746  00000000  00000000  00019220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026f13  00000000  00000000  00019966  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c24e  00000000  00000000  00040879  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9bac  00000000  00000000  0004cac7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00136673  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e78  00000000  00000000  001366b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  0013a530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080092f0 	.word	0x080092f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	080092f0 	.word	0x080092f0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
	uint8_t uTimes = 0;
 8000fea:	2300      	movs	r3, #0
 8000fec:	71bb      	strb	r3, [r7, #6]

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fee:	f000 fb1b 	bl	8001628 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000ff2:	f000 f831 	bl	8001058 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ff6:	f000 f8b1 	bl	800115c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ffa:	f000 f87f 	bl	80010fc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  /* Enables retarget of standard I/O over the USART2 */
  RetargetInit(&huart2);
 8000ffe:	4811      	ldr	r0, [pc, #68]	@ (8001044 <main+0x60>)
 8001000:	f000 f918 	bl	8001234 <RetargetInit>
  /* USER CODE END 2 */

  printf("How many times to print the message?: ");
 8001004:	4810      	ldr	r0, [pc, #64]	@ (8001048 <main+0x64>)
 8001006:	f003 ff17 	bl	8004e38 <iprintf>
  scanf("%hhu", &uTimes);
 800100a:	1dbb      	adds	r3, r7, #6
 800100c:	4619      	mov	r1, r3
 800100e:	480f      	ldr	r0, [pc, #60]	@ (800104c <main+0x68>)
 8001010:	f003 ff82 	bl	8004f18 <iscanf>
  printf("\r\n");
 8001014:	480e      	ldr	r0, [pc, #56]	@ (8001050 <main+0x6c>)
 8001016:	f003 ff77 	bl	8004f08 <puts>

  for(uint8_t i = 0; i < uTimes;) {
 800101a:	2300      	movs	r3, #0
 800101c:	71fb      	strb	r3, [r7, #7]
 800101e:	e00b      	b.n	8001038 <main+0x54>
	HAL_Delay(500);
 8001020:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001024:	f000 fb7c 	bl	8001720 <HAL_Delay>
	printf("Hello, Nucleo: %u \r\n", ++i);
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	3301      	adds	r3, #1
 800102c:	71fb      	strb	r3, [r7, #7]
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	4619      	mov	r1, r3
 8001032:	4808      	ldr	r0, [pc, #32]	@ (8001054 <main+0x70>)
 8001034:	f003 ff00 	bl	8004e38 <iprintf>
  for(uint8_t i = 0; i < uTimes;) {
 8001038:	79bb      	ldrb	r3, [r7, #6]
 800103a:	79fa      	ldrb	r2, [r7, #7]
 800103c:	429a      	cmp	r2, r3
 800103e:	d3ef      	bcc.n	8001020 <main+0x3c>
  }
  while(1);
 8001040:	bf00      	nop
 8001042:	e7fd      	b.n	8001040 <main+0x5c>
 8001044:	200001f0 	.word	0x200001f0
 8001048:	08009308 	.word	0x08009308
 800104c:	08009330 	.word	0x08009330
 8001050:	08009338 	.word	0x08009338
 8001054:	0800933c 	.word	0x0800933c

08001058 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b096      	sub	sp, #88	@ 0x58
 800105c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800105e:	f107 0314 	add.w	r3, r7, #20
 8001062:	2244      	movs	r2, #68	@ 0x44
 8001064:	2100      	movs	r1, #0
 8001066:	4618      	mov	r0, r3
 8001068:	f004 f914 	bl	8005294 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800106c:	463b      	mov	r3, r7
 800106e:	2200      	movs	r2, #0
 8001070:	601a      	str	r2, [r3, #0]
 8001072:	605a      	str	r2, [r3, #4]
 8001074:	609a      	str	r2, [r3, #8]
 8001076:	60da      	str	r2, [r3, #12]
 8001078:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800107a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800107e:	f000 fe29 	bl	8001cd4 <HAL_PWREx_ControlVoltageScaling>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001088:	f000 f8ce 	bl	8001228 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800108c:	2302      	movs	r3, #2
 800108e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001090:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001094:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001096:	2310      	movs	r3, #16
 8001098:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800109a:	2302      	movs	r3, #2
 800109c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800109e:	2302      	movs	r3, #2
 80010a0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010a2:	2301      	movs	r3, #1
 80010a4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80010a6:	230a      	movs	r3, #10
 80010a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80010aa:	2307      	movs	r3, #7
 80010ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010ae:	2302      	movs	r3, #2
 80010b0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010b2:	2302      	movs	r3, #2
 80010b4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010b6:	f107 0314 	add.w	r3, r7, #20
 80010ba:	4618      	mov	r0, r3
 80010bc:	f000 fe60 	bl	8001d80 <HAL_RCC_OscConfig>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <SystemClock_Config+0x72>
  {
    Error_Handler();
 80010c6:	f000 f8af 	bl	8001228 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ca:	230f      	movs	r3, #15
 80010cc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ce:	2303      	movs	r3, #3
 80010d0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010d2:	2300      	movs	r3, #0
 80010d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010d6:	2300      	movs	r3, #0
 80010d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010da:	2300      	movs	r3, #0
 80010dc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010de:	463b      	mov	r3, r7
 80010e0:	2104      	movs	r1, #4
 80010e2:	4618      	mov	r0, r3
 80010e4:	f001 fa28 	bl	8002538 <HAL_RCC_ClockConfig>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80010ee:	f000 f89b 	bl	8001228 <Error_Handler>
  }
}
 80010f2:	bf00      	nop
 80010f4:	3758      	adds	r7, #88	@ 0x58
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
	...

080010fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001100:	4b14      	ldr	r3, [pc, #80]	@ (8001154 <MX_USART2_UART_Init+0x58>)
 8001102:	4a15      	ldr	r2, [pc, #84]	@ (8001158 <MX_USART2_UART_Init+0x5c>)
 8001104:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001106:	4b13      	ldr	r3, [pc, #76]	@ (8001154 <MX_USART2_UART_Init+0x58>)
 8001108:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800110c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800110e:	4b11      	ldr	r3, [pc, #68]	@ (8001154 <MX_USART2_UART_Init+0x58>)
 8001110:	2200      	movs	r2, #0
 8001112:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001114:	4b0f      	ldr	r3, [pc, #60]	@ (8001154 <MX_USART2_UART_Init+0x58>)
 8001116:	2200      	movs	r2, #0
 8001118:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800111a:	4b0e      	ldr	r3, [pc, #56]	@ (8001154 <MX_USART2_UART_Init+0x58>)
 800111c:	2200      	movs	r2, #0
 800111e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001120:	4b0c      	ldr	r3, [pc, #48]	@ (8001154 <MX_USART2_UART_Init+0x58>)
 8001122:	220c      	movs	r2, #12
 8001124:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001126:	4b0b      	ldr	r3, [pc, #44]	@ (8001154 <MX_USART2_UART_Init+0x58>)
 8001128:	2200      	movs	r2, #0
 800112a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800112c:	4b09      	ldr	r3, [pc, #36]	@ (8001154 <MX_USART2_UART_Init+0x58>)
 800112e:	2200      	movs	r2, #0
 8001130:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001132:	4b08      	ldr	r3, [pc, #32]	@ (8001154 <MX_USART2_UART_Init+0x58>)
 8001134:	2200      	movs	r2, #0
 8001136:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001138:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <MX_USART2_UART_Init+0x58>)
 800113a:	2200      	movs	r2, #0
 800113c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800113e:	4805      	ldr	r0, [pc, #20]	@ (8001154 <MX_USART2_UART_Init+0x58>)
 8001140:	f002 f8da 	bl	80032f8 <HAL_UART_Init>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800114a:	f000 f86d 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	200001f0 	.word	0x200001f0
 8001158:	40004400 	.word	0x40004400

0800115c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08a      	sub	sp, #40	@ 0x28
 8001160:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001162:	f107 0314 	add.w	r3, r7, #20
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]
 800116e:	60da      	str	r2, [r3, #12]
 8001170:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001172:	4b2b      	ldr	r3, [pc, #172]	@ (8001220 <MX_GPIO_Init+0xc4>)
 8001174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001176:	4a2a      	ldr	r2, [pc, #168]	@ (8001220 <MX_GPIO_Init+0xc4>)
 8001178:	f043 0304 	orr.w	r3, r3, #4
 800117c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800117e:	4b28      	ldr	r3, [pc, #160]	@ (8001220 <MX_GPIO_Init+0xc4>)
 8001180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001182:	f003 0304 	and.w	r3, r3, #4
 8001186:	613b      	str	r3, [r7, #16]
 8001188:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800118a:	4b25      	ldr	r3, [pc, #148]	@ (8001220 <MX_GPIO_Init+0xc4>)
 800118c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118e:	4a24      	ldr	r2, [pc, #144]	@ (8001220 <MX_GPIO_Init+0xc4>)
 8001190:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001194:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001196:	4b22      	ldr	r3, [pc, #136]	@ (8001220 <MX_GPIO_Init+0xc4>)
 8001198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800119e:	60fb      	str	r3, [r7, #12]
 80011a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001220 <MX_GPIO_Init+0xc4>)
 80011a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a6:	4a1e      	ldr	r2, [pc, #120]	@ (8001220 <MX_GPIO_Init+0xc4>)
 80011a8:	f043 0301 	orr.w	r3, r3, #1
 80011ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001220 <MX_GPIO_Init+0xc4>)
 80011b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b2:	f003 0301 	and.w	r3, r3, #1
 80011b6:	60bb      	str	r3, [r7, #8]
 80011b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ba:	4b19      	ldr	r3, [pc, #100]	@ (8001220 <MX_GPIO_Init+0xc4>)
 80011bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011be:	4a18      	ldr	r2, [pc, #96]	@ (8001220 <MX_GPIO_Init+0xc4>)
 80011c0:	f043 0302 	orr.w	r3, r3, #2
 80011c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011c6:	4b16      	ldr	r3, [pc, #88]	@ (8001220 <MX_GPIO_Init+0xc4>)
 80011c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ca:	f003 0302 	and.w	r3, r3, #2
 80011ce:	607b      	str	r3, [r7, #4]
 80011d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80011d2:	2200      	movs	r2, #0
 80011d4:	2120      	movs	r1, #32
 80011d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011da:	f000 fd55 	bl	8001c88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80011de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011e4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80011e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011ee:	f107 0314 	add.w	r3, r7, #20
 80011f2:	4619      	mov	r1, r3
 80011f4:	480b      	ldr	r0, [pc, #44]	@ (8001224 <MX_GPIO_Init+0xc8>)
 80011f6:	f000 fb9d 	bl	8001934 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80011fa:	2320      	movs	r3, #32
 80011fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fe:	2301      	movs	r3, #1
 8001200:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001202:	2300      	movs	r3, #0
 8001204:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001206:	2300      	movs	r3, #0
 8001208:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800120a:	f107 0314 	add.w	r3, r7, #20
 800120e:	4619      	mov	r1, r3
 8001210:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001214:	f000 fb8e 	bl	8001934 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001218:	bf00      	nop
 800121a:	3728      	adds	r7, #40	@ 0x28
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40021000 	.word	0x40021000
 8001224:	48000800 	.word	0x48000800

08001228 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800122c:	b672      	cpsid	i
}
 800122e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001230:	bf00      	nop
 8001232:	e7fd      	b.n	8001230 <Error_Handler+0x8>

08001234 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 800123c:	4a07      	ldr	r2, [pc, #28]	@ (800125c <RetargetInit+0x28>)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8001242:	4b07      	ldr	r3, [pc, #28]	@ (8001260 <RetargetInit+0x2c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	6898      	ldr	r0, [r3, #8]
 8001248:	2300      	movs	r3, #0
 800124a:	2202      	movs	r2, #2
 800124c:	2100      	movs	r1, #0
 800124e:	f003 fe75 	bl	8004f3c <setvbuf>
}
 8001252:	bf00      	nop
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	20000278 	.word	0x20000278
 8001260:	20000018 	.word	0x20000018

08001264 <_isatty>:

int _isatty(int fd) {
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2b00      	cmp	r3, #0
 8001270:	db04      	blt.n	800127c <_isatty+0x18>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2b02      	cmp	r3, #2
 8001276:	dc01      	bgt.n	800127c <_isatty+0x18>
    return 1;
 8001278:	2301      	movs	r3, #1
 800127a:	e005      	b.n	8001288 <_isatty+0x24>

  errno = EBADF;
 800127c:	f004 f85c 	bl	8005338 <__errno>
 8001280:	4603      	mov	r3, r0
 8001282:	2209      	movs	r2, #9
 8001284:	601a      	str	r2, [r3, #0]
  return 0;
 8001286:	2300      	movs	r3, #0
}
 8001288:	4618      	mov	r0, r3
 800128a:	3708      	adds	r7, #8
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <_write>:

int _write(int fd, char* ptr, int len) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	60b9      	str	r1, [r7, #8]
 800129a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d002      	beq.n	80012a8 <_write+0x18>
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	d111      	bne.n	80012cc <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80012a8:	4b0e      	ldr	r3, [pc, #56]	@ (80012e4 <_write+0x54>)
 80012aa:	6818      	ldr	r0, [r3, #0]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	b29a      	uxth	r2, r3
 80012b0:	f04f 33ff 	mov.w	r3, #4294967295
 80012b4:	68b9      	ldr	r1, [r7, #8]
 80012b6:	f002 f86d 	bl	8003394 <HAL_UART_Transmit>
 80012ba:	4603      	mov	r3, r0
 80012bc:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80012be:	7dfb      	ldrb	r3, [r7, #23]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d101      	bne.n	80012c8 <_write+0x38>
      return len;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	e008      	b.n	80012da <_write+0x4a>
    else
      return EIO;
 80012c8:	2305      	movs	r3, #5
 80012ca:	e006      	b.n	80012da <_write+0x4a>
  }
  errno = EBADF;
 80012cc:	f004 f834 	bl	8005338 <__errno>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2209      	movs	r2, #9
 80012d4:	601a      	str	r2, [r3, #0]
  return -1;
 80012d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3718      	adds	r7, #24
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	20000278 	.word	0x20000278

080012e8 <_close>:

int _close(int fd) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	db04      	blt.n	8001300 <_close+0x18>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	dc01      	bgt.n	8001300 <_close+0x18>
    return 0;
 80012fc:	2300      	movs	r3, #0
 80012fe:	e006      	b.n	800130e <_close+0x26>

  errno = EBADF;
 8001300:	f004 f81a 	bl	8005338 <__errno>
 8001304:	4603      	mov	r3, r0
 8001306:	2209      	movs	r2, #9
 8001308:	601a      	str	r2, [r3, #0]
  return -1;
 800130a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800130e:	4618      	mov	r0, r3
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
	...

08001318 <_read>:

int _read(int fd, char* ptr, int len) {
 8001318:	b580      	push	{r7, lr}
 800131a:	b086      	sub	sp, #24
 800131c:	af00      	add	r7, sp, #0
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	60b9      	str	r1, [r7, #8]
 8001322:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d110      	bne.n	800134c <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800132a:	4b0e      	ldr	r3, [pc, #56]	@ (8001364 <_read+0x4c>)
 800132c:	6818      	ldr	r0, [r3, #0]
 800132e:	f04f 33ff 	mov.w	r3, #4294967295
 8001332:	2201      	movs	r2, #1
 8001334:	68b9      	ldr	r1, [r7, #8]
 8001336:	f002 f8b6 	bl	80034a6 <HAL_UART_Receive>
 800133a:	4603      	mov	r3, r0
 800133c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800133e:	7dfb      	ldrb	r3, [r7, #23]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d101      	bne.n	8001348 <_read+0x30>
      return 1;
 8001344:	2301      	movs	r3, #1
 8001346:	e008      	b.n	800135a <_read+0x42>
    else
      return EIO;
 8001348:	2305      	movs	r3, #5
 800134a:	e006      	b.n	800135a <_read+0x42>
  }
  errno = EBADF;
 800134c:	f003 fff4 	bl	8005338 <__errno>
 8001350:	4603      	mov	r3, r0
 8001352:	2209      	movs	r2, #9
 8001354:	601a      	str	r2, [r3, #0]
  return -1;
 8001356:	f04f 33ff 	mov.w	r3, #4294967295
}
 800135a:	4618      	mov	r0, r3
 800135c:	3718      	adds	r7, #24
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000278 	.word	0x20000278

08001368 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2b00      	cmp	r3, #0
 8001376:	db08      	blt.n	800138a <_fstat+0x22>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2b02      	cmp	r3, #2
 800137c:	dc05      	bgt.n	800138a <_fstat+0x22>
    st->st_mode = S_IFCHR;
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001384:	605a      	str	r2, [r3, #4]
    return 0;
 8001386:	2300      	movs	r3, #0
 8001388:	e005      	b.n	8001396 <_fstat+0x2e>
  }

  errno = EBADF;
 800138a:	f003 ffd5 	bl	8005338 <__errno>
 800138e:	4603      	mov	r3, r0
 8001390:	2209      	movs	r2, #9
 8001392:	601a      	str	r2, [r3, #0]
  return 0;
 8001394:	2300      	movs	r3, #0
}
 8001396:	4618      	mov	r0, r3
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
	...

080013a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013a6:	4b0f      	ldr	r3, [pc, #60]	@ (80013e4 <HAL_MspInit+0x44>)
 80013a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013aa:	4a0e      	ldr	r2, [pc, #56]	@ (80013e4 <HAL_MspInit+0x44>)
 80013ac:	f043 0301 	orr.w	r3, r3, #1
 80013b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80013b2:	4b0c      	ldr	r3, [pc, #48]	@ (80013e4 <HAL_MspInit+0x44>)
 80013b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013b6:	f003 0301 	and.w	r3, r3, #1
 80013ba:	607b      	str	r3, [r7, #4]
 80013bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013be:	4b09      	ldr	r3, [pc, #36]	@ (80013e4 <HAL_MspInit+0x44>)
 80013c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013c2:	4a08      	ldr	r2, [pc, #32]	@ (80013e4 <HAL_MspInit+0x44>)
 80013c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80013ca:	4b06      	ldr	r3, [pc, #24]	@ (80013e4 <HAL_MspInit+0x44>)
 80013cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013d2:	603b      	str	r3, [r7, #0]
 80013d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013d6:	bf00      	nop
 80013d8:	370c      	adds	r7, #12
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40021000 	.word	0x40021000

080013e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b0ac      	sub	sp, #176	@ 0xb0
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001400:	f107 0314 	add.w	r3, r7, #20
 8001404:	2288      	movs	r2, #136	@ 0x88
 8001406:	2100      	movs	r1, #0
 8001408:	4618      	mov	r0, r3
 800140a:	f003 ff43 	bl	8005294 <memset>
  if(huart->Instance==USART2)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a21      	ldr	r2, [pc, #132]	@ (8001498 <HAL_UART_MspInit+0xb0>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d13b      	bne.n	8001490 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001418:	2302      	movs	r3, #2
 800141a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800141c:	2300      	movs	r3, #0
 800141e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001420:	f107 0314 	add.w	r3, r7, #20
 8001424:	4618      	mov	r0, r3
 8001426:	f001 faab 	bl	8002980 <HAL_RCCEx_PeriphCLKConfig>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001430:	f7ff fefa 	bl	8001228 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001434:	4b19      	ldr	r3, [pc, #100]	@ (800149c <HAL_UART_MspInit+0xb4>)
 8001436:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001438:	4a18      	ldr	r2, [pc, #96]	@ (800149c <HAL_UART_MspInit+0xb4>)
 800143a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800143e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001440:	4b16      	ldr	r3, [pc, #88]	@ (800149c <HAL_UART_MspInit+0xb4>)
 8001442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001444:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001448:	613b      	str	r3, [r7, #16]
 800144a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800144c:	4b13      	ldr	r3, [pc, #76]	@ (800149c <HAL_UART_MspInit+0xb4>)
 800144e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001450:	4a12      	ldr	r2, [pc, #72]	@ (800149c <HAL_UART_MspInit+0xb4>)
 8001452:	f043 0301 	orr.w	r3, r3, #1
 8001456:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001458:	4b10      	ldr	r3, [pc, #64]	@ (800149c <HAL_UART_MspInit+0xb4>)
 800145a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800145c:	f003 0301 	and.w	r3, r3, #1
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001464:	230c      	movs	r3, #12
 8001466:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800146a:	2302      	movs	r3, #2
 800146c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001470:	2300      	movs	r3, #0
 8001472:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001476:	2303      	movs	r3, #3
 8001478:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800147c:	2307      	movs	r3, #7
 800147e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001482:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001486:	4619      	mov	r1, r3
 8001488:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800148c:	f000 fa52 	bl	8001934 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001490:	bf00      	nop
 8001492:	37b0      	adds	r7, #176	@ 0xb0
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	40004400 	.word	0x40004400
 800149c:	40021000 	.word	0x40021000

080014a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014a4:	bf00      	nop
 80014a6:	e7fd      	b.n	80014a4 <NMI_Handler+0x4>

080014a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ac:	bf00      	nop
 80014ae:	e7fd      	b.n	80014ac <HardFault_Handler+0x4>

080014b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014b4:	bf00      	nop
 80014b6:	e7fd      	b.n	80014b4 <MemManage_Handler+0x4>

080014b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014bc:	bf00      	nop
 80014be:	e7fd      	b.n	80014bc <BusFault_Handler+0x4>

080014c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014c4:	bf00      	nop
 80014c6:	e7fd      	b.n	80014c4 <UsageFault_Handler+0x4>

080014c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr

080014d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014d6:	b480      	push	{r7}
 80014d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014da:	bf00      	nop
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr

080014e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014e8:	bf00      	nop
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr

080014f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014f2:	b580      	push	{r7, lr}
 80014f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014f6:	f000 f8f3 	bl	80016e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	bd80      	pop	{r7, pc}

080014fe <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014fe:	b480      	push	{r7}
 8001500:	af00      	add	r7, sp, #0
  return 1;
 8001502:	2301      	movs	r3, #1
}
 8001504:	4618      	mov	r0, r3
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr

0800150e <_kill>:

int _kill(int pid, int sig)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b082      	sub	sp, #8
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
 8001516:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001518:	f003 ff0e 	bl	8005338 <__errno>
 800151c:	4603      	mov	r3, r0
 800151e:	2216      	movs	r2, #22
 8001520:	601a      	str	r2, [r3, #0]
  return -1;
 8001522:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001526:	4618      	mov	r0, r3
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <_exit>:

void _exit (int status)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b082      	sub	sp, #8
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001536:	f04f 31ff 	mov.w	r1, #4294967295
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f7ff ffe7 	bl	800150e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001540:	bf00      	nop
 8001542:	e7fd      	b.n	8001540 <_exit+0x12>

08001544 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800154c:	4a14      	ldr	r2, [pc, #80]	@ (80015a0 <_sbrk+0x5c>)
 800154e:	4b15      	ldr	r3, [pc, #84]	@ (80015a4 <_sbrk+0x60>)
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001558:	4b13      	ldr	r3, [pc, #76]	@ (80015a8 <_sbrk+0x64>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d102      	bne.n	8001566 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001560:	4b11      	ldr	r3, [pc, #68]	@ (80015a8 <_sbrk+0x64>)
 8001562:	4a12      	ldr	r2, [pc, #72]	@ (80015ac <_sbrk+0x68>)
 8001564:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001566:	4b10      	ldr	r3, [pc, #64]	@ (80015a8 <_sbrk+0x64>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4413      	add	r3, r2
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	429a      	cmp	r2, r3
 8001572:	d207      	bcs.n	8001584 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001574:	f003 fee0 	bl	8005338 <__errno>
 8001578:	4603      	mov	r3, r0
 800157a:	220c      	movs	r2, #12
 800157c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800157e:	f04f 33ff 	mov.w	r3, #4294967295
 8001582:	e009      	b.n	8001598 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001584:	4b08      	ldr	r3, [pc, #32]	@ (80015a8 <_sbrk+0x64>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800158a:	4b07      	ldr	r3, [pc, #28]	@ (80015a8 <_sbrk+0x64>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4413      	add	r3, r2
 8001592:	4a05      	ldr	r2, [pc, #20]	@ (80015a8 <_sbrk+0x64>)
 8001594:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001596:	68fb      	ldr	r3, [r7, #12]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3718      	adds	r7, #24
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	20018000 	.word	0x20018000
 80015a4:	00000400 	.word	0x00000400
 80015a8:	2000027c 	.word	0x2000027c
 80015ac:	200003d0 	.word	0x200003d0

080015b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80015b4:	4b06      	ldr	r3, [pc, #24]	@ (80015d0 <SystemInit+0x20>)
 80015b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015ba:	4a05      	ldr	r2, [pc, #20]	@ (80015d0 <SystemInit+0x20>)
 80015bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80015c4:	bf00      	nop
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	e000ed00 	.word	0xe000ed00

080015d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80015d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800160c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015d8:	f7ff ffea 	bl	80015b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015dc:	480c      	ldr	r0, [pc, #48]	@ (8001610 <LoopForever+0x6>)
  ldr r1, =_edata
 80015de:	490d      	ldr	r1, [pc, #52]	@ (8001614 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001618 <LoopForever+0xe>)
  movs r3, #0
 80015e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015e4:	e002      	b.n	80015ec <LoopCopyDataInit>

080015e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ea:	3304      	adds	r3, #4

080015ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015f0:	d3f9      	bcc.n	80015e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015f2:	4a0a      	ldr	r2, [pc, #40]	@ (800161c <LoopForever+0x12>)
  ldr r4, =_ebss
 80015f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001620 <LoopForever+0x16>)
  movs r3, #0
 80015f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015f8:	e001      	b.n	80015fe <LoopFillZerobss>

080015fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015fc:	3204      	adds	r2, #4

080015fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001600:	d3fb      	bcc.n	80015fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001602:	f003 fe9f 	bl	8005344 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001606:	f7ff fced 	bl	8000fe4 <main>

0800160a <LoopForever>:

LoopForever:
    b LoopForever
 800160a:	e7fe      	b.n	800160a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800160c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001610:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001614:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001618:	08009804 	.word	0x08009804
  ldr r2, =_sbss
 800161c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001620:	200003d0 	.word	0x200003d0

08001624 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001624:	e7fe      	b.n	8001624 <ADC1_2_IRQHandler>
	...

08001628 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800162e:	2300      	movs	r3, #0
 8001630:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001632:	4b0c      	ldr	r3, [pc, #48]	@ (8001664 <HAL_Init+0x3c>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a0b      	ldr	r2, [pc, #44]	@ (8001664 <HAL_Init+0x3c>)
 8001638:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800163c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800163e:	2003      	movs	r0, #3
 8001640:	f000 f944 	bl	80018cc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001644:	2000      	movs	r0, #0
 8001646:	f000 f80f 	bl	8001668 <HAL_InitTick>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d002      	beq.n	8001656 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	71fb      	strb	r3, [r7, #7]
 8001654:	e001      	b.n	800165a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001656:	f7ff fea3 	bl	80013a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800165a:	79fb      	ldrb	r3, [r7, #7]
}
 800165c:	4618      	mov	r0, r3
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40022000 	.word	0x40022000

08001668 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001670:	2300      	movs	r3, #0
 8001672:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001674:	4b17      	ldr	r3, [pc, #92]	@ (80016d4 <HAL_InitTick+0x6c>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d023      	beq.n	80016c4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800167c:	4b16      	ldr	r3, [pc, #88]	@ (80016d8 <HAL_InitTick+0x70>)
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	4b14      	ldr	r3, [pc, #80]	@ (80016d4 <HAL_InitTick+0x6c>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	4619      	mov	r1, r3
 8001686:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800168a:	fbb3 f3f1 	udiv	r3, r3, r1
 800168e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001692:	4618      	mov	r0, r3
 8001694:	f000 f941 	bl	800191a <HAL_SYSTICK_Config>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d10f      	bne.n	80016be <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2b0f      	cmp	r3, #15
 80016a2:	d809      	bhi.n	80016b8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016a4:	2200      	movs	r2, #0
 80016a6:	6879      	ldr	r1, [r7, #4]
 80016a8:	f04f 30ff 	mov.w	r0, #4294967295
 80016ac:	f000 f919 	bl	80018e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016b0:	4a0a      	ldr	r2, [pc, #40]	@ (80016dc <HAL_InitTick+0x74>)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6013      	str	r3, [r2, #0]
 80016b6:	e007      	b.n	80016c8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
 80016ba:	73fb      	strb	r3, [r7, #15]
 80016bc:	e004      	b.n	80016c8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	73fb      	strb	r3, [r7, #15]
 80016c2:	e001      	b.n	80016c8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016c4:	2301      	movs	r3, #1
 80016c6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80016c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	20000008 	.word	0x20000008
 80016d8:	20000000 	.word	0x20000000
 80016dc:	20000004 	.word	0x20000004

080016e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016e4:	4b06      	ldr	r3, [pc, #24]	@ (8001700 <HAL_IncTick+0x20>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	461a      	mov	r2, r3
 80016ea:	4b06      	ldr	r3, [pc, #24]	@ (8001704 <HAL_IncTick+0x24>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4413      	add	r3, r2
 80016f0:	4a04      	ldr	r2, [pc, #16]	@ (8001704 <HAL_IncTick+0x24>)
 80016f2:	6013      	str	r3, [r2, #0]
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	20000008 	.word	0x20000008
 8001704:	20000280 	.word	0x20000280

08001708 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  return uwTick;
 800170c:	4b03      	ldr	r3, [pc, #12]	@ (800171c <HAL_GetTick+0x14>)
 800170e:	681b      	ldr	r3, [r3, #0]
}
 8001710:	4618      	mov	r0, r3
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	20000280 	.word	0x20000280

08001720 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001728:	f7ff ffee 	bl	8001708 <HAL_GetTick>
 800172c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001738:	d005      	beq.n	8001746 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800173a:	4b0a      	ldr	r3, [pc, #40]	@ (8001764 <HAL_Delay+0x44>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	461a      	mov	r2, r3
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	4413      	add	r3, r2
 8001744:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001746:	bf00      	nop
 8001748:	f7ff ffde 	bl	8001708 <HAL_GetTick>
 800174c:	4602      	mov	r2, r0
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	68fa      	ldr	r2, [r7, #12]
 8001754:	429a      	cmp	r2, r3
 8001756:	d8f7      	bhi.n	8001748 <HAL_Delay+0x28>
  {
  }
}
 8001758:	bf00      	nop
 800175a:	bf00      	nop
 800175c:	3710      	adds	r7, #16
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000008 	.word	0x20000008

08001768 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f003 0307 	and.w	r3, r3, #7
 8001776:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001778:	4b0c      	ldr	r3, [pc, #48]	@ (80017ac <__NVIC_SetPriorityGrouping+0x44>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800177e:	68ba      	ldr	r2, [r7, #8]
 8001780:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001784:	4013      	ands	r3, r2
 8001786:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001790:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001794:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001798:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800179a:	4a04      	ldr	r2, [pc, #16]	@ (80017ac <__NVIC_SetPriorityGrouping+0x44>)
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	60d3      	str	r3, [r2, #12]
}
 80017a0:	bf00      	nop
 80017a2:	3714      	adds	r7, #20
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr
 80017ac:	e000ed00 	.word	0xe000ed00

080017b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b4:	4b04      	ldr	r3, [pc, #16]	@ (80017c8 <__NVIC_GetPriorityGrouping+0x18>)
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	0a1b      	lsrs	r3, r3, #8
 80017ba:	f003 0307 	and.w	r3, r3, #7
}
 80017be:	4618      	mov	r0, r3
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	6039      	str	r1, [r7, #0]
 80017d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	db0a      	blt.n	80017f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	b2da      	uxtb	r2, r3
 80017e4:	490c      	ldr	r1, [pc, #48]	@ (8001818 <__NVIC_SetPriority+0x4c>)
 80017e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ea:	0112      	lsls	r2, r2, #4
 80017ec:	b2d2      	uxtb	r2, r2
 80017ee:	440b      	add	r3, r1
 80017f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017f4:	e00a      	b.n	800180c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	b2da      	uxtb	r2, r3
 80017fa:	4908      	ldr	r1, [pc, #32]	@ (800181c <__NVIC_SetPriority+0x50>)
 80017fc:	79fb      	ldrb	r3, [r7, #7]
 80017fe:	f003 030f 	and.w	r3, r3, #15
 8001802:	3b04      	subs	r3, #4
 8001804:	0112      	lsls	r2, r2, #4
 8001806:	b2d2      	uxtb	r2, r2
 8001808:	440b      	add	r3, r1
 800180a:	761a      	strb	r2, [r3, #24]
}
 800180c:	bf00      	nop
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr
 8001818:	e000e100 	.word	0xe000e100
 800181c:	e000ed00 	.word	0xe000ed00

08001820 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001820:	b480      	push	{r7}
 8001822:	b089      	sub	sp, #36	@ 0x24
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
 800182a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	f003 0307 	and.w	r3, r3, #7
 8001832:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	f1c3 0307 	rsb	r3, r3, #7
 800183a:	2b04      	cmp	r3, #4
 800183c:	bf28      	it	cs
 800183e:	2304      	movcs	r3, #4
 8001840:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	3304      	adds	r3, #4
 8001846:	2b06      	cmp	r3, #6
 8001848:	d902      	bls.n	8001850 <NVIC_EncodePriority+0x30>
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	3b03      	subs	r3, #3
 800184e:	e000      	b.n	8001852 <NVIC_EncodePriority+0x32>
 8001850:	2300      	movs	r3, #0
 8001852:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001854:	f04f 32ff 	mov.w	r2, #4294967295
 8001858:	69bb      	ldr	r3, [r7, #24]
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	43da      	mvns	r2, r3
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	401a      	ands	r2, r3
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001868:	f04f 31ff 	mov.w	r1, #4294967295
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	fa01 f303 	lsl.w	r3, r1, r3
 8001872:	43d9      	mvns	r1, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001878:	4313      	orrs	r3, r2
         );
}
 800187a:	4618      	mov	r0, r3
 800187c:	3724      	adds	r7, #36	@ 0x24
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
	...

08001888 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	3b01      	subs	r3, #1
 8001894:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001898:	d301      	bcc.n	800189e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800189a:	2301      	movs	r3, #1
 800189c:	e00f      	b.n	80018be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800189e:	4a0a      	ldr	r2, [pc, #40]	@ (80018c8 <SysTick_Config+0x40>)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3b01      	subs	r3, #1
 80018a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018a6:	210f      	movs	r1, #15
 80018a8:	f04f 30ff 	mov.w	r0, #4294967295
 80018ac:	f7ff ff8e 	bl	80017cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018b0:	4b05      	ldr	r3, [pc, #20]	@ (80018c8 <SysTick_Config+0x40>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018b6:	4b04      	ldr	r3, [pc, #16]	@ (80018c8 <SysTick_Config+0x40>)
 80018b8:	2207      	movs	r2, #7
 80018ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	e000e010 	.word	0xe000e010

080018cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f7ff ff47 	bl	8001768 <__NVIC_SetPriorityGrouping>
}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b086      	sub	sp, #24
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	4603      	mov	r3, r0
 80018ea:	60b9      	str	r1, [r7, #8]
 80018ec:	607a      	str	r2, [r7, #4]
 80018ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018f0:	2300      	movs	r3, #0
 80018f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018f4:	f7ff ff5c 	bl	80017b0 <__NVIC_GetPriorityGrouping>
 80018f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	68b9      	ldr	r1, [r7, #8]
 80018fe:	6978      	ldr	r0, [r7, #20]
 8001900:	f7ff ff8e 	bl	8001820 <NVIC_EncodePriority>
 8001904:	4602      	mov	r2, r0
 8001906:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800190a:	4611      	mov	r1, r2
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff ff5d 	bl	80017cc <__NVIC_SetPriority>
}
 8001912:	bf00      	nop
 8001914:	3718      	adds	r7, #24
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b082      	sub	sp, #8
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f7ff ffb0 	bl	8001888 <SysTick_Config>
 8001928:	4603      	mov	r3, r0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
	...

08001934 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001934:	b480      	push	{r7}
 8001936:	b087      	sub	sp, #28
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800193e:	2300      	movs	r3, #0
 8001940:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001942:	e17f      	b.n	8001c44 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	2101      	movs	r1, #1
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	fa01 f303 	lsl.w	r3, r1, r3
 8001950:	4013      	ands	r3, r2
 8001952:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	2b00      	cmp	r3, #0
 8001958:	f000 8171 	beq.w	8001c3e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f003 0303 	and.w	r3, r3, #3
 8001964:	2b01      	cmp	r3, #1
 8001966:	d005      	beq.n	8001974 <HAL_GPIO_Init+0x40>
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f003 0303 	and.w	r3, r3, #3
 8001970:	2b02      	cmp	r3, #2
 8001972:	d130      	bne.n	80019d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	2203      	movs	r2, #3
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	43db      	mvns	r3, r3
 8001986:	693a      	ldr	r2, [r7, #16]
 8001988:	4013      	ands	r3, r2
 800198a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	68da      	ldr	r2, [r3, #12]
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	fa02 f303 	lsl.w	r3, r2, r3
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	4313      	orrs	r3, r2
 800199c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	693a      	ldr	r2, [r7, #16]
 80019a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019aa:	2201      	movs	r2, #1
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	fa02 f303 	lsl.w	r3, r2, r3
 80019b2:	43db      	mvns	r3, r3
 80019b4:	693a      	ldr	r2, [r7, #16]
 80019b6:	4013      	ands	r3, r2
 80019b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	091b      	lsrs	r3, r3, #4
 80019c0:	f003 0201 	and.w	r2, r3, #1
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	4313      	orrs	r3, r2
 80019ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f003 0303 	and.w	r3, r3, #3
 80019de:	2b03      	cmp	r3, #3
 80019e0:	d118      	bne.n	8001a14 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80019e8:	2201      	movs	r2, #1
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	43db      	mvns	r3, r3
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	4013      	ands	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	08db      	lsrs	r3, r3, #3
 80019fe:	f003 0201 	and.w	r2, r3, #1
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	693a      	ldr	r2, [r7, #16]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	693a      	ldr	r2, [r7, #16]
 8001a12:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f003 0303 	and.w	r3, r3, #3
 8001a1c:	2b03      	cmp	r3, #3
 8001a1e:	d017      	beq.n	8001a50 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	2203      	movs	r2, #3
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	43db      	mvns	r3, r3
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	4013      	ands	r3, r2
 8001a36:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	689a      	ldr	r2, [r3, #8]
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	693a      	ldr	r2, [r7, #16]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	693a      	ldr	r2, [r7, #16]
 8001a4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	f003 0303 	and.w	r3, r3, #3
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d123      	bne.n	8001aa4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	08da      	lsrs	r2, r3, #3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	3208      	adds	r2, #8
 8001a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a68:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	f003 0307 	and.w	r3, r3, #7
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	220f      	movs	r2, #15
 8001a74:	fa02 f303 	lsl.w	r3, r2, r3
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	691a      	ldr	r2, [r3, #16]
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	f003 0307 	and.w	r3, r3, #7
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a90:	693a      	ldr	r2, [r7, #16]
 8001a92:	4313      	orrs	r3, r2
 8001a94:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	08da      	lsrs	r2, r3, #3
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	3208      	adds	r2, #8
 8001a9e:	6939      	ldr	r1, [r7, #16]
 8001aa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	005b      	lsls	r3, r3, #1
 8001aae:	2203      	movs	r2, #3
 8001ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f003 0203 	and.w	r2, r3, #3
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8001acc:	693a      	ldr	r2, [r7, #16]
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	693a      	ldr	r2, [r7, #16]
 8001ad6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	f000 80ac 	beq.w	8001c3e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ae6:	4b5f      	ldr	r3, [pc, #380]	@ (8001c64 <HAL_GPIO_Init+0x330>)
 8001ae8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aea:	4a5e      	ldr	r2, [pc, #376]	@ (8001c64 <HAL_GPIO_Init+0x330>)
 8001aec:	f043 0301 	orr.w	r3, r3, #1
 8001af0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001af2:	4b5c      	ldr	r3, [pc, #368]	@ (8001c64 <HAL_GPIO_Init+0x330>)
 8001af4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001af6:	f003 0301 	and.w	r3, r3, #1
 8001afa:	60bb      	str	r3, [r7, #8]
 8001afc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001afe:	4a5a      	ldr	r2, [pc, #360]	@ (8001c68 <HAL_GPIO_Init+0x334>)
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	089b      	lsrs	r3, r3, #2
 8001b04:	3302      	adds	r3, #2
 8001b06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	f003 0303 	and.w	r3, r3, #3
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	220f      	movs	r2, #15
 8001b16:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1a:	43db      	mvns	r3, r3
 8001b1c:	693a      	ldr	r2, [r7, #16]
 8001b1e:	4013      	ands	r3, r2
 8001b20:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001b28:	d025      	beq.n	8001b76 <HAL_GPIO_Init+0x242>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a4f      	ldr	r2, [pc, #316]	@ (8001c6c <HAL_GPIO_Init+0x338>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d01f      	beq.n	8001b72 <HAL_GPIO_Init+0x23e>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4a4e      	ldr	r2, [pc, #312]	@ (8001c70 <HAL_GPIO_Init+0x33c>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d019      	beq.n	8001b6e <HAL_GPIO_Init+0x23a>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4a4d      	ldr	r2, [pc, #308]	@ (8001c74 <HAL_GPIO_Init+0x340>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d013      	beq.n	8001b6a <HAL_GPIO_Init+0x236>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4a4c      	ldr	r2, [pc, #304]	@ (8001c78 <HAL_GPIO_Init+0x344>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d00d      	beq.n	8001b66 <HAL_GPIO_Init+0x232>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4a4b      	ldr	r2, [pc, #300]	@ (8001c7c <HAL_GPIO_Init+0x348>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d007      	beq.n	8001b62 <HAL_GPIO_Init+0x22e>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	4a4a      	ldr	r2, [pc, #296]	@ (8001c80 <HAL_GPIO_Init+0x34c>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d101      	bne.n	8001b5e <HAL_GPIO_Init+0x22a>
 8001b5a:	2306      	movs	r3, #6
 8001b5c:	e00c      	b.n	8001b78 <HAL_GPIO_Init+0x244>
 8001b5e:	2307      	movs	r3, #7
 8001b60:	e00a      	b.n	8001b78 <HAL_GPIO_Init+0x244>
 8001b62:	2305      	movs	r3, #5
 8001b64:	e008      	b.n	8001b78 <HAL_GPIO_Init+0x244>
 8001b66:	2304      	movs	r3, #4
 8001b68:	e006      	b.n	8001b78 <HAL_GPIO_Init+0x244>
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e004      	b.n	8001b78 <HAL_GPIO_Init+0x244>
 8001b6e:	2302      	movs	r3, #2
 8001b70:	e002      	b.n	8001b78 <HAL_GPIO_Init+0x244>
 8001b72:	2301      	movs	r3, #1
 8001b74:	e000      	b.n	8001b78 <HAL_GPIO_Init+0x244>
 8001b76:	2300      	movs	r3, #0
 8001b78:	697a      	ldr	r2, [r7, #20]
 8001b7a:	f002 0203 	and.w	r2, r2, #3
 8001b7e:	0092      	lsls	r2, r2, #2
 8001b80:	4093      	lsls	r3, r2
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b88:	4937      	ldr	r1, [pc, #220]	@ (8001c68 <HAL_GPIO_Init+0x334>)
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	089b      	lsrs	r3, r3, #2
 8001b8e:	3302      	adds	r3, #2
 8001b90:	693a      	ldr	r2, [r7, #16]
 8001b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b96:	4b3b      	ldr	r3, [pc, #236]	@ (8001c84 <HAL_GPIO_Init+0x350>)
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	43db      	mvns	r3, r3
 8001ba0:	693a      	ldr	r2, [r7, #16]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d003      	beq.n	8001bba <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001bba:	4a32      	ldr	r2, [pc, #200]	@ (8001c84 <HAL_GPIO_Init+0x350>)
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001bc0:	4b30      	ldr	r3, [pc, #192]	@ (8001c84 <HAL_GPIO_Init+0x350>)
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	43db      	mvns	r3, r3
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	4013      	ands	r3, r2
 8001bce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d003      	beq.n	8001be4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001bdc:	693a      	ldr	r2, [r7, #16]
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001be4:	4a27      	ldr	r2, [pc, #156]	@ (8001c84 <HAL_GPIO_Init+0x350>)
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001bea:	4b26      	ldr	r3, [pc, #152]	@ (8001c84 <HAL_GPIO_Init+0x350>)
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	43db      	mvns	r3, r3
 8001bf4:	693a      	ldr	r2, [r7, #16]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d003      	beq.n	8001c0e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001c0e:	4a1d      	ldr	r2, [pc, #116]	@ (8001c84 <HAL_GPIO_Init+0x350>)
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001c14:	4b1b      	ldr	r3, [pc, #108]	@ (8001c84 <HAL_GPIO_Init+0x350>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	43db      	mvns	r3, r3
 8001c1e:	693a      	ldr	r2, [r7, #16]
 8001c20:	4013      	ands	r3, r2
 8001c22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d003      	beq.n	8001c38 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001c30:	693a      	ldr	r2, [r7, #16]
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	4313      	orrs	r3, r2
 8001c36:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001c38:	4a12      	ldr	r2, [pc, #72]	@ (8001c84 <HAL_GPIO_Init+0x350>)
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	3301      	adds	r3, #1
 8001c42:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	f47f ae78 	bne.w	8001944 <HAL_GPIO_Init+0x10>
  }
}
 8001c54:	bf00      	nop
 8001c56:	bf00      	nop
 8001c58:	371c      	adds	r7, #28
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	40021000 	.word	0x40021000
 8001c68:	40010000 	.word	0x40010000
 8001c6c:	48000400 	.word	0x48000400
 8001c70:	48000800 	.word	0x48000800
 8001c74:	48000c00 	.word	0x48000c00
 8001c78:	48001000 	.word	0x48001000
 8001c7c:	48001400 	.word	0x48001400
 8001c80:	48001800 	.word	0x48001800
 8001c84:	40010400 	.word	0x40010400

08001c88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	460b      	mov	r3, r1
 8001c92:	807b      	strh	r3, [r7, #2]
 8001c94:	4613      	mov	r3, r2
 8001c96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c98:	787b      	ldrb	r3, [r7, #1]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d003      	beq.n	8001ca6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c9e:	887a      	ldrh	r2, [r7, #2]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ca4:	e002      	b.n	8001cac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ca6:	887a      	ldrh	r2, [r7, #2]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001cac:	bf00      	nop
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001cbc:	4b04      	ldr	r3, [pc, #16]	@ (8001cd0 <HAL_PWREx_GetVoltageRange+0x18>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	40007000 	.word	0x40007000

08001cd4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ce2:	d130      	bne.n	8001d46 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ce4:	4b23      	ldr	r3, [pc, #140]	@ (8001d74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001cec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001cf0:	d038      	beq.n	8001d64 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cf2:	4b20      	ldr	r3, [pc, #128]	@ (8001d74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001cfa:	4a1e      	ldr	r2, [pc, #120]	@ (8001d74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cfc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d00:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d02:	4b1d      	ldr	r3, [pc, #116]	@ (8001d78 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2232      	movs	r2, #50	@ 0x32
 8001d08:	fb02 f303 	mul.w	r3, r2, r3
 8001d0c:	4a1b      	ldr	r2, [pc, #108]	@ (8001d7c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d12:	0c9b      	lsrs	r3, r3, #18
 8001d14:	3301      	adds	r3, #1
 8001d16:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d18:	e002      	b.n	8001d20 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d20:	4b14      	ldr	r3, [pc, #80]	@ (8001d74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d22:	695b      	ldr	r3, [r3, #20]
 8001d24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d2c:	d102      	bne.n	8001d34 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d1f2      	bne.n	8001d1a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d34:	4b0f      	ldr	r3, [pc, #60]	@ (8001d74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d36:	695b      	ldr	r3, [r3, #20]
 8001d38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d40:	d110      	bne.n	8001d64 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e00f      	b.n	8001d66 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d46:	4b0b      	ldr	r3, [pc, #44]	@ (8001d74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001d4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d52:	d007      	beq.n	8001d64 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001d54:	4b07      	ldr	r3, [pc, #28]	@ (8001d74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d5c:	4a05      	ldr	r2, [pc, #20]	@ (8001d74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d5e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d62:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3714      	adds	r7, #20
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	40007000 	.word	0x40007000
 8001d78:	20000000 	.word	0x20000000
 8001d7c:	431bde83 	.word	0x431bde83

08001d80 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b088      	sub	sp, #32
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d101      	bne.n	8001d92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e3ca      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d92:	4b97      	ldr	r3, [pc, #604]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 030c 	and.w	r3, r3, #12
 8001d9a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d9c:	4b94      	ldr	r3, [pc, #592]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	f003 0303 	and.w	r3, r3, #3
 8001da4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0310 	and.w	r3, r3, #16
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	f000 80e4 	beq.w	8001f7c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001db4:	69bb      	ldr	r3, [r7, #24]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d007      	beq.n	8001dca <HAL_RCC_OscConfig+0x4a>
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	2b0c      	cmp	r3, #12
 8001dbe:	f040 808b 	bne.w	8001ed8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	f040 8087 	bne.w	8001ed8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001dca:	4b89      	ldr	r3, [pc, #548]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d005      	beq.n	8001de2 <HAL_RCC_OscConfig+0x62>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	699b      	ldr	r3, [r3, #24]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d101      	bne.n	8001de2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e3a2      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6a1a      	ldr	r2, [r3, #32]
 8001de6:	4b82      	ldr	r3, [pc, #520]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0308 	and.w	r3, r3, #8
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d004      	beq.n	8001dfc <HAL_RCC_OscConfig+0x7c>
 8001df2:	4b7f      	ldr	r3, [pc, #508]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001dfa:	e005      	b.n	8001e08 <HAL_RCC_OscConfig+0x88>
 8001dfc:	4b7c      	ldr	r3, [pc, #496]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001dfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e02:	091b      	lsrs	r3, r3, #4
 8001e04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d223      	bcs.n	8001e54 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a1b      	ldr	r3, [r3, #32]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f000 fd55 	bl	80028c0 <RCC_SetFlashLatencyFromMSIRange>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e383      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e20:	4b73      	ldr	r3, [pc, #460]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a72      	ldr	r2, [pc, #456]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001e26:	f043 0308 	orr.w	r3, r3, #8
 8001e2a:	6013      	str	r3, [r2, #0]
 8001e2c:	4b70      	ldr	r3, [pc, #448]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a1b      	ldr	r3, [r3, #32]
 8001e38:	496d      	ldr	r1, [pc, #436]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e3e:	4b6c      	ldr	r3, [pc, #432]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	69db      	ldr	r3, [r3, #28]
 8001e4a:	021b      	lsls	r3, r3, #8
 8001e4c:	4968      	ldr	r1, [pc, #416]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	604b      	str	r3, [r1, #4]
 8001e52:	e025      	b.n	8001ea0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e54:	4b66      	ldr	r3, [pc, #408]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a65      	ldr	r2, [pc, #404]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001e5a:	f043 0308 	orr.w	r3, r3, #8
 8001e5e:	6013      	str	r3, [r2, #0]
 8001e60:	4b63      	ldr	r3, [pc, #396]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a1b      	ldr	r3, [r3, #32]
 8001e6c:	4960      	ldr	r1, [pc, #384]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e72:	4b5f      	ldr	r3, [pc, #380]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	69db      	ldr	r3, [r3, #28]
 8001e7e:	021b      	lsls	r3, r3, #8
 8001e80:	495b      	ldr	r1, [pc, #364]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001e82:	4313      	orrs	r3, r2
 8001e84:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d109      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6a1b      	ldr	r3, [r3, #32]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f000 fd15 	bl	80028c0 <RCC_SetFlashLatencyFromMSIRange>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e343      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ea0:	f000 fc4a 	bl	8002738 <HAL_RCC_GetSysClockFreq>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	4b52      	ldr	r3, [pc, #328]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	091b      	lsrs	r3, r3, #4
 8001eac:	f003 030f 	and.w	r3, r3, #15
 8001eb0:	4950      	ldr	r1, [pc, #320]	@ (8001ff4 <HAL_RCC_OscConfig+0x274>)
 8001eb2:	5ccb      	ldrb	r3, [r1, r3]
 8001eb4:	f003 031f 	and.w	r3, r3, #31
 8001eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8001ebc:	4a4e      	ldr	r2, [pc, #312]	@ (8001ff8 <HAL_RCC_OscConfig+0x278>)
 8001ebe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001ec0:	4b4e      	ldr	r3, [pc, #312]	@ (8001ffc <HAL_RCC_OscConfig+0x27c>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7ff fbcf 	bl	8001668 <HAL_InitTick>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001ece:	7bfb      	ldrb	r3, [r7, #15]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d052      	beq.n	8001f7a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001ed4:	7bfb      	ldrb	r3, [r7, #15]
 8001ed6:	e327      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	699b      	ldr	r3, [r3, #24]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d032      	beq.n	8001f46 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001ee0:	4b43      	ldr	r3, [pc, #268]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a42      	ldr	r2, [pc, #264]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001ee6:	f043 0301 	orr.w	r3, r3, #1
 8001eea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001eec:	f7ff fc0c 	bl	8001708 <HAL_GetTick>
 8001ef0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ef2:	e008      	b.n	8001f06 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ef4:	f7ff fc08 	bl	8001708 <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e310      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f06:	4b3a      	ldr	r3, [pc, #232]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0302 	and.w	r3, r3, #2
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d0f0      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f12:	4b37      	ldr	r3, [pc, #220]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a36      	ldr	r2, [pc, #216]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001f18:	f043 0308 	orr.w	r3, r3, #8
 8001f1c:	6013      	str	r3, [r2, #0]
 8001f1e:	4b34      	ldr	r3, [pc, #208]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6a1b      	ldr	r3, [r3, #32]
 8001f2a:	4931      	ldr	r1, [pc, #196]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f30:	4b2f      	ldr	r3, [pc, #188]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	69db      	ldr	r3, [r3, #28]
 8001f3c:	021b      	lsls	r3, r3, #8
 8001f3e:	492c      	ldr	r1, [pc, #176]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001f40:	4313      	orrs	r3, r2
 8001f42:	604b      	str	r3, [r1, #4]
 8001f44:	e01a      	b.n	8001f7c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001f46:	4b2a      	ldr	r3, [pc, #168]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a29      	ldr	r2, [pc, #164]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001f4c:	f023 0301 	bic.w	r3, r3, #1
 8001f50:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f52:	f7ff fbd9 	bl	8001708 <HAL_GetTick>
 8001f56:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f58:	e008      	b.n	8001f6c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f5a:	f7ff fbd5 	bl	8001708 <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d901      	bls.n	8001f6c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e2dd      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f6c:	4b20      	ldr	r3, [pc, #128]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0302 	and.w	r3, r3, #2
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d1f0      	bne.n	8001f5a <HAL_RCC_OscConfig+0x1da>
 8001f78:	e000      	b.n	8001f7c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f7a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0301 	and.w	r3, r3, #1
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d074      	beq.n	8002072 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	2b08      	cmp	r3, #8
 8001f8c:	d005      	beq.n	8001f9a <HAL_RCC_OscConfig+0x21a>
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	2b0c      	cmp	r3, #12
 8001f92:	d10e      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	2b03      	cmp	r3, #3
 8001f98:	d10b      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f9a:	4b15      	ldr	r3, [pc, #84]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d064      	beq.n	8002070 <HAL_RCC_OscConfig+0x2f0>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d160      	bne.n	8002070 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e2ba      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fba:	d106      	bne.n	8001fca <HAL_RCC_OscConfig+0x24a>
 8001fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a0b      	ldr	r2, [pc, #44]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001fc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fc6:	6013      	str	r3, [r2, #0]
 8001fc8:	e026      	b.n	8002018 <HAL_RCC_OscConfig+0x298>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fd2:	d115      	bne.n	8002000 <HAL_RCC_OscConfig+0x280>
 8001fd4:	4b06      	ldr	r3, [pc, #24]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a05      	ldr	r2, [pc, #20]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001fda:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fde:	6013      	str	r3, [r2, #0]
 8001fe0:	4b03      	ldr	r3, [pc, #12]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a02      	ldr	r2, [pc, #8]	@ (8001ff0 <HAL_RCC_OscConfig+0x270>)
 8001fe6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fea:	6013      	str	r3, [r2, #0]
 8001fec:	e014      	b.n	8002018 <HAL_RCC_OscConfig+0x298>
 8001fee:	bf00      	nop
 8001ff0:	40021000 	.word	0x40021000
 8001ff4:	08009360 	.word	0x08009360
 8001ff8:	20000000 	.word	0x20000000
 8001ffc:	20000004 	.word	0x20000004
 8002000:	4ba0      	ldr	r3, [pc, #640]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a9f      	ldr	r2, [pc, #636]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002006:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800200a:	6013      	str	r3, [r2, #0]
 800200c:	4b9d      	ldr	r3, [pc, #628]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a9c      	ldr	r2, [pc, #624]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002012:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002016:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d013      	beq.n	8002048 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002020:	f7ff fb72 	bl	8001708 <HAL_GetTick>
 8002024:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002026:	e008      	b.n	800203a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002028:	f7ff fb6e 	bl	8001708 <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	2b64      	cmp	r3, #100	@ 0x64
 8002034:	d901      	bls.n	800203a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e276      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800203a:	4b92      	ldr	r3, [pc, #584]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d0f0      	beq.n	8002028 <HAL_RCC_OscConfig+0x2a8>
 8002046:	e014      	b.n	8002072 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002048:	f7ff fb5e 	bl	8001708 <HAL_GetTick>
 800204c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800204e:	e008      	b.n	8002062 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002050:	f7ff fb5a 	bl	8001708 <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	2b64      	cmp	r3, #100	@ 0x64
 800205c:	d901      	bls.n	8002062 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	e262      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002062:	4b88      	ldr	r3, [pc, #544]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800206a:	2b00      	cmp	r3, #0
 800206c:	d1f0      	bne.n	8002050 <HAL_RCC_OscConfig+0x2d0>
 800206e:	e000      	b.n	8002072 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002070:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0302 	and.w	r3, r3, #2
 800207a:	2b00      	cmp	r3, #0
 800207c:	d060      	beq.n	8002140 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800207e:	69bb      	ldr	r3, [r7, #24]
 8002080:	2b04      	cmp	r3, #4
 8002082:	d005      	beq.n	8002090 <HAL_RCC_OscConfig+0x310>
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	2b0c      	cmp	r3, #12
 8002088:	d119      	bne.n	80020be <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	2b02      	cmp	r3, #2
 800208e:	d116      	bne.n	80020be <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002090:	4b7c      	ldr	r3, [pc, #496]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002098:	2b00      	cmp	r3, #0
 800209a:	d005      	beq.n	80020a8 <HAL_RCC_OscConfig+0x328>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d101      	bne.n	80020a8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e23f      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020a8:	4b76      	ldr	r3, [pc, #472]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	691b      	ldr	r3, [r3, #16]
 80020b4:	061b      	lsls	r3, r3, #24
 80020b6:	4973      	ldr	r1, [pc, #460]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 80020b8:	4313      	orrs	r3, r2
 80020ba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020bc:	e040      	b.n	8002140 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	68db      	ldr	r3, [r3, #12]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d023      	beq.n	800210e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020c6:	4b6f      	ldr	r3, [pc, #444]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a6e      	ldr	r2, [pc, #440]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 80020cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020d2:	f7ff fb19 	bl	8001708 <HAL_GetTick>
 80020d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020d8:	e008      	b.n	80020ec <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020da:	f7ff fb15 	bl	8001708 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d901      	bls.n	80020ec <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80020e8:	2303      	movs	r3, #3
 80020ea:	e21d      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020ec:	4b65      	ldr	r3, [pc, #404]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d0f0      	beq.n	80020da <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020f8:	4b62      	ldr	r3, [pc, #392]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	691b      	ldr	r3, [r3, #16]
 8002104:	061b      	lsls	r3, r3, #24
 8002106:	495f      	ldr	r1, [pc, #380]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002108:	4313      	orrs	r3, r2
 800210a:	604b      	str	r3, [r1, #4]
 800210c:	e018      	b.n	8002140 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800210e:	4b5d      	ldr	r3, [pc, #372]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a5c      	ldr	r2, [pc, #368]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002114:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002118:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800211a:	f7ff faf5 	bl	8001708 <HAL_GetTick>
 800211e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002120:	e008      	b.n	8002134 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002122:	f7ff faf1 	bl	8001708 <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	2b02      	cmp	r3, #2
 800212e:	d901      	bls.n	8002134 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e1f9      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002134:	4b53      	ldr	r3, [pc, #332]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800213c:	2b00      	cmp	r3, #0
 800213e:	d1f0      	bne.n	8002122 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0308 	and.w	r3, r3, #8
 8002148:	2b00      	cmp	r3, #0
 800214a:	d03c      	beq.n	80021c6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	695b      	ldr	r3, [r3, #20]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d01c      	beq.n	800218e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002154:	4b4b      	ldr	r3, [pc, #300]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002156:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800215a:	4a4a      	ldr	r2, [pc, #296]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 800215c:	f043 0301 	orr.w	r3, r3, #1
 8002160:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002164:	f7ff fad0 	bl	8001708 <HAL_GetTick>
 8002168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800216a:	e008      	b.n	800217e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800216c:	f7ff facc 	bl	8001708 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b02      	cmp	r3, #2
 8002178:	d901      	bls.n	800217e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e1d4      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800217e:	4b41      	ldr	r3, [pc, #260]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002180:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002184:	f003 0302 	and.w	r3, r3, #2
 8002188:	2b00      	cmp	r3, #0
 800218a:	d0ef      	beq.n	800216c <HAL_RCC_OscConfig+0x3ec>
 800218c:	e01b      	b.n	80021c6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800218e:	4b3d      	ldr	r3, [pc, #244]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002190:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002194:	4a3b      	ldr	r2, [pc, #236]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002196:	f023 0301 	bic.w	r3, r3, #1
 800219a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800219e:	f7ff fab3 	bl	8001708 <HAL_GetTick>
 80021a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021a4:	e008      	b.n	80021b8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021a6:	f7ff faaf 	bl	8001708 <HAL_GetTick>
 80021aa:	4602      	mov	r2, r0
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d901      	bls.n	80021b8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80021b4:	2303      	movs	r3, #3
 80021b6:	e1b7      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021b8:	4b32      	ldr	r3, [pc, #200]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 80021ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021be:	f003 0302 	and.w	r3, r3, #2
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d1ef      	bne.n	80021a6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0304 	and.w	r3, r3, #4
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	f000 80a6 	beq.w	8002320 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021d4:	2300      	movs	r3, #0
 80021d6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80021d8:	4b2a      	ldr	r3, [pc, #168]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 80021da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d10d      	bne.n	8002200 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021e4:	4b27      	ldr	r3, [pc, #156]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 80021e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e8:	4a26      	ldr	r2, [pc, #152]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 80021ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80021f0:	4b24      	ldr	r3, [pc, #144]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 80021f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021f8:	60bb      	str	r3, [r7, #8]
 80021fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021fc:	2301      	movs	r3, #1
 80021fe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002200:	4b21      	ldr	r3, [pc, #132]	@ (8002288 <HAL_RCC_OscConfig+0x508>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002208:	2b00      	cmp	r3, #0
 800220a:	d118      	bne.n	800223e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800220c:	4b1e      	ldr	r3, [pc, #120]	@ (8002288 <HAL_RCC_OscConfig+0x508>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a1d      	ldr	r2, [pc, #116]	@ (8002288 <HAL_RCC_OscConfig+0x508>)
 8002212:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002216:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002218:	f7ff fa76 	bl	8001708 <HAL_GetTick>
 800221c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800221e:	e008      	b.n	8002232 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002220:	f7ff fa72 	bl	8001708 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	2b02      	cmp	r3, #2
 800222c:	d901      	bls.n	8002232 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e17a      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002232:	4b15      	ldr	r3, [pc, #84]	@ (8002288 <HAL_RCC_OscConfig+0x508>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800223a:	2b00      	cmp	r3, #0
 800223c:	d0f0      	beq.n	8002220 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	2b01      	cmp	r3, #1
 8002244:	d108      	bne.n	8002258 <HAL_RCC_OscConfig+0x4d8>
 8002246:	4b0f      	ldr	r3, [pc, #60]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002248:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800224c:	4a0d      	ldr	r2, [pc, #52]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 800224e:	f043 0301 	orr.w	r3, r3, #1
 8002252:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002256:	e029      	b.n	80022ac <HAL_RCC_OscConfig+0x52c>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	2b05      	cmp	r3, #5
 800225e:	d115      	bne.n	800228c <HAL_RCC_OscConfig+0x50c>
 8002260:	4b08      	ldr	r3, [pc, #32]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002262:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002266:	4a07      	ldr	r2, [pc, #28]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002268:	f043 0304 	orr.w	r3, r3, #4
 800226c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002270:	4b04      	ldr	r3, [pc, #16]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002276:	4a03      	ldr	r2, [pc, #12]	@ (8002284 <HAL_RCC_OscConfig+0x504>)
 8002278:	f043 0301 	orr.w	r3, r3, #1
 800227c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002280:	e014      	b.n	80022ac <HAL_RCC_OscConfig+0x52c>
 8002282:	bf00      	nop
 8002284:	40021000 	.word	0x40021000
 8002288:	40007000 	.word	0x40007000
 800228c:	4b9c      	ldr	r3, [pc, #624]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 800228e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002292:	4a9b      	ldr	r2, [pc, #620]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 8002294:	f023 0301 	bic.w	r3, r3, #1
 8002298:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800229c:	4b98      	ldr	r3, [pc, #608]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 800229e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022a2:	4a97      	ldr	r2, [pc, #604]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 80022a4:	f023 0304 	bic.w	r3, r3, #4
 80022a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d016      	beq.n	80022e2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022b4:	f7ff fa28 	bl	8001708 <HAL_GetTick>
 80022b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022ba:	e00a      	b.n	80022d2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022bc:	f7ff fa24 	bl	8001708 <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d901      	bls.n	80022d2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e12a      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022d2:	4b8b      	ldr	r3, [pc, #556]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 80022d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022d8:	f003 0302 	and.w	r3, r3, #2
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d0ed      	beq.n	80022bc <HAL_RCC_OscConfig+0x53c>
 80022e0:	e015      	b.n	800230e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022e2:	f7ff fa11 	bl	8001708 <HAL_GetTick>
 80022e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022e8:	e00a      	b.n	8002300 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ea:	f7ff fa0d 	bl	8001708 <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e113      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002300:	4b7f      	ldr	r3, [pc, #508]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 8002302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002306:	f003 0302 	and.w	r3, r3, #2
 800230a:	2b00      	cmp	r3, #0
 800230c:	d1ed      	bne.n	80022ea <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800230e:	7ffb      	ldrb	r3, [r7, #31]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d105      	bne.n	8002320 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002314:	4b7a      	ldr	r3, [pc, #488]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 8002316:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002318:	4a79      	ldr	r2, [pc, #484]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 800231a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800231e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002324:	2b00      	cmp	r3, #0
 8002326:	f000 80fe 	beq.w	8002526 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800232e:	2b02      	cmp	r3, #2
 8002330:	f040 80d0 	bne.w	80024d4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002334:	4b72      	ldr	r3, [pc, #456]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	f003 0203 	and.w	r2, r3, #3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002344:	429a      	cmp	r2, r3
 8002346:	d130      	bne.n	80023aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002352:	3b01      	subs	r3, #1
 8002354:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002356:	429a      	cmp	r2, r3
 8002358:	d127      	bne.n	80023aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002364:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002366:	429a      	cmp	r2, r3
 8002368:	d11f      	bne.n	80023aa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002374:	2a07      	cmp	r2, #7
 8002376:	bf14      	ite	ne
 8002378:	2201      	movne	r2, #1
 800237a:	2200      	moveq	r2, #0
 800237c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800237e:	4293      	cmp	r3, r2
 8002380:	d113      	bne.n	80023aa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800238c:	085b      	lsrs	r3, r3, #1
 800238e:	3b01      	subs	r3, #1
 8002390:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002392:	429a      	cmp	r2, r3
 8002394:	d109      	bne.n	80023aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a0:	085b      	lsrs	r3, r3, #1
 80023a2:	3b01      	subs	r3, #1
 80023a4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d06e      	beq.n	8002488 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	2b0c      	cmp	r3, #12
 80023ae:	d069      	beq.n	8002484 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80023b0:	4b53      	ldr	r3, [pc, #332]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d105      	bne.n	80023c8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80023bc:	4b50      	ldr	r3, [pc, #320]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e0ad      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80023cc:	4b4c      	ldr	r3, [pc, #304]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a4b      	ldr	r2, [pc, #300]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 80023d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023d6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80023d8:	f7ff f996 	bl	8001708 <HAL_GetTick>
 80023dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023de:	e008      	b.n	80023f2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023e0:	f7ff f992 	bl	8001708 <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d901      	bls.n	80023f2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	e09a      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023f2:	4b43      	ldr	r3, [pc, #268]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d1f0      	bne.n	80023e0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023fe:	4b40      	ldr	r3, [pc, #256]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 8002400:	68da      	ldr	r2, [r3, #12]
 8002402:	4b40      	ldr	r3, [pc, #256]	@ (8002504 <HAL_RCC_OscConfig+0x784>)
 8002404:	4013      	ands	r3, r2
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800240e:	3a01      	subs	r2, #1
 8002410:	0112      	lsls	r2, r2, #4
 8002412:	4311      	orrs	r1, r2
 8002414:	687a      	ldr	r2, [r7, #4]
 8002416:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002418:	0212      	lsls	r2, r2, #8
 800241a:	4311      	orrs	r1, r2
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002420:	0852      	lsrs	r2, r2, #1
 8002422:	3a01      	subs	r2, #1
 8002424:	0552      	lsls	r2, r2, #21
 8002426:	4311      	orrs	r1, r2
 8002428:	687a      	ldr	r2, [r7, #4]
 800242a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800242c:	0852      	lsrs	r2, r2, #1
 800242e:	3a01      	subs	r2, #1
 8002430:	0652      	lsls	r2, r2, #25
 8002432:	4311      	orrs	r1, r2
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002438:	0912      	lsrs	r2, r2, #4
 800243a:	0452      	lsls	r2, r2, #17
 800243c:	430a      	orrs	r2, r1
 800243e:	4930      	ldr	r1, [pc, #192]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 8002440:	4313      	orrs	r3, r2
 8002442:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002444:	4b2e      	ldr	r3, [pc, #184]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a2d      	ldr	r2, [pc, #180]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 800244a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800244e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002450:	4b2b      	ldr	r3, [pc, #172]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	4a2a      	ldr	r2, [pc, #168]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 8002456:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800245a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800245c:	f7ff f954 	bl	8001708 <HAL_GetTick>
 8002460:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002462:	e008      	b.n	8002476 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002464:	f7ff f950 	bl	8001708 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b02      	cmp	r3, #2
 8002470:	d901      	bls.n	8002476 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e058      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002476:	4b22      	ldr	r3, [pc, #136]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d0f0      	beq.n	8002464 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002482:	e050      	b.n	8002526 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e04f      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002488:	4b1d      	ldr	r3, [pc, #116]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002490:	2b00      	cmp	r3, #0
 8002492:	d148      	bne.n	8002526 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002494:	4b1a      	ldr	r3, [pc, #104]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a19      	ldr	r2, [pc, #100]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 800249a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800249e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80024a0:	4b17      	ldr	r3, [pc, #92]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	4a16      	ldr	r2, [pc, #88]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 80024a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80024aa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80024ac:	f7ff f92c 	bl	8001708 <HAL_GetTick>
 80024b0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024b2:	e008      	b.n	80024c6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024b4:	f7ff f928 	bl	8001708 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d901      	bls.n	80024c6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	e030      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d0f0      	beq.n	80024b4 <HAL_RCC_OscConfig+0x734>
 80024d2:	e028      	b.n	8002526 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024d4:	69bb      	ldr	r3, [r7, #24]
 80024d6:	2b0c      	cmp	r3, #12
 80024d8:	d023      	beq.n	8002522 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024da:	4b09      	ldr	r3, [pc, #36]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a08      	ldr	r2, [pc, #32]	@ (8002500 <HAL_RCC_OscConfig+0x780>)
 80024e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80024e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024e6:	f7ff f90f 	bl	8001708 <HAL_GetTick>
 80024ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024ec:	e00c      	b.n	8002508 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024ee:	f7ff f90b 	bl	8001708 <HAL_GetTick>
 80024f2:	4602      	mov	r2, r0
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d905      	bls.n	8002508 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80024fc:	2303      	movs	r3, #3
 80024fe:	e013      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
 8002500:	40021000 	.word	0x40021000
 8002504:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002508:	4b09      	ldr	r3, [pc, #36]	@ (8002530 <HAL_RCC_OscConfig+0x7b0>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d1ec      	bne.n	80024ee <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002514:	4b06      	ldr	r3, [pc, #24]	@ (8002530 <HAL_RCC_OscConfig+0x7b0>)
 8002516:	68da      	ldr	r2, [r3, #12]
 8002518:	4905      	ldr	r1, [pc, #20]	@ (8002530 <HAL_RCC_OscConfig+0x7b0>)
 800251a:	4b06      	ldr	r3, [pc, #24]	@ (8002534 <HAL_RCC_OscConfig+0x7b4>)
 800251c:	4013      	ands	r3, r2
 800251e:	60cb      	str	r3, [r1, #12]
 8002520:	e001      	b.n	8002526 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e000      	b.n	8002528 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	3720      	adds	r7, #32
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40021000 	.word	0x40021000
 8002534:	feeefffc 	.word	0xfeeefffc

08002538 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d101      	bne.n	800254c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e0e7      	b.n	800271c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800254c:	4b75      	ldr	r3, [pc, #468]	@ (8002724 <HAL_RCC_ClockConfig+0x1ec>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 0307 	and.w	r3, r3, #7
 8002554:	683a      	ldr	r2, [r7, #0]
 8002556:	429a      	cmp	r2, r3
 8002558:	d910      	bls.n	800257c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800255a:	4b72      	ldr	r3, [pc, #456]	@ (8002724 <HAL_RCC_ClockConfig+0x1ec>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f023 0207 	bic.w	r2, r3, #7
 8002562:	4970      	ldr	r1, [pc, #448]	@ (8002724 <HAL_RCC_ClockConfig+0x1ec>)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	4313      	orrs	r3, r2
 8002568:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800256a:	4b6e      	ldr	r3, [pc, #440]	@ (8002724 <HAL_RCC_ClockConfig+0x1ec>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0307 	and.w	r3, r3, #7
 8002572:	683a      	ldr	r2, [r7, #0]
 8002574:	429a      	cmp	r2, r3
 8002576:	d001      	beq.n	800257c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e0cf      	b.n	800271c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0302 	and.w	r3, r3, #2
 8002584:	2b00      	cmp	r3, #0
 8002586:	d010      	beq.n	80025aa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	4b66      	ldr	r3, [pc, #408]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002594:	429a      	cmp	r2, r3
 8002596:	d908      	bls.n	80025aa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002598:	4b63      	ldr	r3, [pc, #396]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	4960      	ldr	r1, [pc, #384]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 80025a6:	4313      	orrs	r3, r2
 80025a8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d04c      	beq.n	8002650 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	2b03      	cmp	r3, #3
 80025bc:	d107      	bne.n	80025ce <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025be:	4b5a      	ldr	r3, [pc, #360]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d121      	bne.n	800260e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e0a6      	b.n	800271c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d107      	bne.n	80025e6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025d6:	4b54      	ldr	r3, [pc, #336]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d115      	bne.n	800260e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e09a      	b.n	800271c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d107      	bne.n	80025fe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80025ee:	4b4e      	ldr	r3, [pc, #312]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d109      	bne.n	800260e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e08e      	b.n	800271c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e086      	b.n	800271c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800260e:	4b46      	ldr	r3, [pc, #280]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f023 0203 	bic.w	r2, r3, #3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	4943      	ldr	r1, [pc, #268]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 800261c:	4313      	orrs	r3, r2
 800261e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002620:	f7ff f872 	bl	8001708 <HAL_GetTick>
 8002624:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002626:	e00a      	b.n	800263e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002628:	f7ff f86e 	bl	8001708 <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002636:	4293      	cmp	r3, r2
 8002638:	d901      	bls.n	800263e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e06e      	b.n	800271c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800263e:	4b3a      	ldr	r3, [pc, #232]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f003 020c 	and.w	r2, r3, #12
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	429a      	cmp	r2, r3
 800264e:	d1eb      	bne.n	8002628 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d010      	beq.n	800267e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	689a      	ldr	r2, [r3, #8]
 8002660:	4b31      	ldr	r3, [pc, #196]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002668:	429a      	cmp	r2, r3
 800266a:	d208      	bcs.n	800267e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800266c:	4b2e      	ldr	r3, [pc, #184]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	492b      	ldr	r1, [pc, #172]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 800267a:	4313      	orrs	r3, r2
 800267c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800267e:	4b29      	ldr	r3, [pc, #164]	@ (8002724 <HAL_RCC_ClockConfig+0x1ec>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0307 	and.w	r3, r3, #7
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	429a      	cmp	r2, r3
 800268a:	d210      	bcs.n	80026ae <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800268c:	4b25      	ldr	r3, [pc, #148]	@ (8002724 <HAL_RCC_ClockConfig+0x1ec>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f023 0207 	bic.w	r2, r3, #7
 8002694:	4923      	ldr	r1, [pc, #140]	@ (8002724 <HAL_RCC_ClockConfig+0x1ec>)
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	4313      	orrs	r3, r2
 800269a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800269c:	4b21      	ldr	r3, [pc, #132]	@ (8002724 <HAL_RCC_ClockConfig+0x1ec>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0307 	and.w	r3, r3, #7
 80026a4:	683a      	ldr	r2, [r7, #0]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d001      	beq.n	80026ae <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e036      	b.n	800271c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0304 	and.w	r3, r3, #4
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d008      	beq.n	80026cc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	4918      	ldr	r1, [pc, #96]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 80026c8:	4313      	orrs	r3, r2
 80026ca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0308 	and.w	r3, r3, #8
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d009      	beq.n	80026ec <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026d8:	4b13      	ldr	r3, [pc, #76]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	691b      	ldr	r3, [r3, #16]
 80026e4:	00db      	lsls	r3, r3, #3
 80026e6:	4910      	ldr	r1, [pc, #64]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 80026e8:	4313      	orrs	r3, r2
 80026ea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80026ec:	f000 f824 	bl	8002738 <HAL_RCC_GetSysClockFreq>
 80026f0:	4602      	mov	r2, r0
 80026f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	091b      	lsrs	r3, r3, #4
 80026f8:	f003 030f 	and.w	r3, r3, #15
 80026fc:	490b      	ldr	r1, [pc, #44]	@ (800272c <HAL_RCC_ClockConfig+0x1f4>)
 80026fe:	5ccb      	ldrb	r3, [r1, r3]
 8002700:	f003 031f 	and.w	r3, r3, #31
 8002704:	fa22 f303 	lsr.w	r3, r2, r3
 8002708:	4a09      	ldr	r2, [pc, #36]	@ (8002730 <HAL_RCC_ClockConfig+0x1f8>)
 800270a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800270c:	4b09      	ldr	r3, [pc, #36]	@ (8002734 <HAL_RCC_ClockConfig+0x1fc>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4618      	mov	r0, r3
 8002712:	f7fe ffa9 	bl	8001668 <HAL_InitTick>
 8002716:	4603      	mov	r3, r0
 8002718:	72fb      	strb	r3, [r7, #11]

  return status;
 800271a:	7afb      	ldrb	r3, [r7, #11]
}
 800271c:	4618      	mov	r0, r3
 800271e:	3710      	adds	r7, #16
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	40022000 	.word	0x40022000
 8002728:	40021000 	.word	0x40021000
 800272c:	08009360 	.word	0x08009360
 8002730:	20000000 	.word	0x20000000
 8002734:	20000004 	.word	0x20000004

08002738 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002738:	b480      	push	{r7}
 800273a:	b089      	sub	sp, #36	@ 0x24
 800273c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800273e:	2300      	movs	r3, #0
 8002740:	61fb      	str	r3, [r7, #28]
 8002742:	2300      	movs	r3, #0
 8002744:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002746:	4b3e      	ldr	r3, [pc, #248]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x108>)
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f003 030c 	and.w	r3, r3, #12
 800274e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002750:	4b3b      	ldr	r3, [pc, #236]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x108>)
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	f003 0303 	and.w	r3, r3, #3
 8002758:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d005      	beq.n	800276c <HAL_RCC_GetSysClockFreq+0x34>
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	2b0c      	cmp	r3, #12
 8002764:	d121      	bne.n	80027aa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2b01      	cmp	r3, #1
 800276a:	d11e      	bne.n	80027aa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800276c:	4b34      	ldr	r3, [pc, #208]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x108>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0308 	and.w	r3, r3, #8
 8002774:	2b00      	cmp	r3, #0
 8002776:	d107      	bne.n	8002788 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002778:	4b31      	ldr	r3, [pc, #196]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x108>)
 800277a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800277e:	0a1b      	lsrs	r3, r3, #8
 8002780:	f003 030f 	and.w	r3, r3, #15
 8002784:	61fb      	str	r3, [r7, #28]
 8002786:	e005      	b.n	8002794 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002788:	4b2d      	ldr	r3, [pc, #180]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x108>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	091b      	lsrs	r3, r3, #4
 800278e:	f003 030f 	and.w	r3, r3, #15
 8002792:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002794:	4a2b      	ldr	r2, [pc, #172]	@ (8002844 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800279c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d10d      	bne.n	80027c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027a8:	e00a      	b.n	80027c0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	2b04      	cmp	r3, #4
 80027ae:	d102      	bne.n	80027b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80027b0:	4b25      	ldr	r3, [pc, #148]	@ (8002848 <HAL_RCC_GetSysClockFreq+0x110>)
 80027b2:	61bb      	str	r3, [r7, #24]
 80027b4:	e004      	b.n	80027c0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	2b08      	cmp	r3, #8
 80027ba:	d101      	bne.n	80027c0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80027bc:	4b23      	ldr	r3, [pc, #140]	@ (800284c <HAL_RCC_GetSysClockFreq+0x114>)
 80027be:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	2b0c      	cmp	r3, #12
 80027c4:	d134      	bne.n	8002830 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80027c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x108>)
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	f003 0303 	and.w	r3, r3, #3
 80027ce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d003      	beq.n	80027de <HAL_RCC_GetSysClockFreq+0xa6>
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	2b03      	cmp	r3, #3
 80027da:	d003      	beq.n	80027e4 <HAL_RCC_GetSysClockFreq+0xac>
 80027dc:	e005      	b.n	80027ea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80027de:	4b1a      	ldr	r3, [pc, #104]	@ (8002848 <HAL_RCC_GetSysClockFreq+0x110>)
 80027e0:	617b      	str	r3, [r7, #20]
      break;
 80027e2:	e005      	b.n	80027f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80027e4:	4b19      	ldr	r3, [pc, #100]	@ (800284c <HAL_RCC_GetSysClockFreq+0x114>)
 80027e6:	617b      	str	r3, [r7, #20]
      break;
 80027e8:	e002      	b.n	80027f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	617b      	str	r3, [r7, #20]
      break;
 80027ee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80027f0:	4b13      	ldr	r3, [pc, #76]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x108>)
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	091b      	lsrs	r3, r3, #4
 80027f6:	f003 0307 	and.w	r3, r3, #7
 80027fa:	3301      	adds	r3, #1
 80027fc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80027fe:	4b10      	ldr	r3, [pc, #64]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x108>)
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	0a1b      	lsrs	r3, r3, #8
 8002804:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002808:	697a      	ldr	r2, [r7, #20]
 800280a:	fb03 f202 	mul.w	r2, r3, r2
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	fbb2 f3f3 	udiv	r3, r2, r3
 8002814:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002816:	4b0a      	ldr	r3, [pc, #40]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x108>)
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	0e5b      	lsrs	r3, r3, #25
 800281c:	f003 0303 	and.w	r3, r3, #3
 8002820:	3301      	adds	r3, #1
 8002822:	005b      	lsls	r3, r3, #1
 8002824:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002826:	697a      	ldr	r2, [r7, #20]
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	fbb2 f3f3 	udiv	r3, r2, r3
 800282e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002830:	69bb      	ldr	r3, [r7, #24]
}
 8002832:	4618      	mov	r0, r3
 8002834:	3724      	adds	r7, #36	@ 0x24
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	40021000 	.word	0x40021000
 8002844:	08009378 	.word	0x08009378
 8002848:	00f42400 	.word	0x00f42400
 800284c:	007a1200 	.word	0x007a1200

08002850 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002854:	4b03      	ldr	r3, [pc, #12]	@ (8002864 <HAL_RCC_GetHCLKFreq+0x14>)
 8002856:	681b      	ldr	r3, [r3, #0]
}
 8002858:	4618      	mov	r0, r3
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	20000000 	.word	0x20000000

08002868 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800286c:	f7ff fff0 	bl	8002850 <HAL_RCC_GetHCLKFreq>
 8002870:	4602      	mov	r2, r0
 8002872:	4b06      	ldr	r3, [pc, #24]	@ (800288c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	0a1b      	lsrs	r3, r3, #8
 8002878:	f003 0307 	and.w	r3, r3, #7
 800287c:	4904      	ldr	r1, [pc, #16]	@ (8002890 <HAL_RCC_GetPCLK1Freq+0x28>)
 800287e:	5ccb      	ldrb	r3, [r1, r3]
 8002880:	f003 031f 	and.w	r3, r3, #31
 8002884:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002888:	4618      	mov	r0, r3
 800288a:	bd80      	pop	{r7, pc}
 800288c:	40021000 	.word	0x40021000
 8002890:	08009370 	.word	0x08009370

08002894 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002898:	f7ff ffda 	bl	8002850 <HAL_RCC_GetHCLKFreq>
 800289c:	4602      	mov	r2, r0
 800289e:	4b06      	ldr	r3, [pc, #24]	@ (80028b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	0adb      	lsrs	r3, r3, #11
 80028a4:	f003 0307 	and.w	r3, r3, #7
 80028a8:	4904      	ldr	r1, [pc, #16]	@ (80028bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80028aa:	5ccb      	ldrb	r3, [r1, r3]
 80028ac:	f003 031f 	and.w	r3, r3, #31
 80028b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	40021000 	.word	0x40021000
 80028bc:	08009370 	.word	0x08009370

080028c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b086      	sub	sp, #24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80028c8:	2300      	movs	r3, #0
 80028ca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80028cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d003      	beq.n	80028e0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80028d8:	f7ff f9ee 	bl	8001cb8 <HAL_PWREx_GetVoltageRange>
 80028dc:	6178      	str	r0, [r7, #20]
 80028de:	e014      	b.n	800290a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80028e0:	4b25      	ldr	r3, [pc, #148]	@ (8002978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028e4:	4a24      	ldr	r2, [pc, #144]	@ (8002978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80028ec:	4b22      	ldr	r3, [pc, #136]	@ (8002978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028f4:	60fb      	str	r3, [r7, #12]
 80028f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80028f8:	f7ff f9de 	bl	8001cb8 <HAL_PWREx_GetVoltageRange>
 80028fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80028fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002902:	4a1d      	ldr	r2, [pc, #116]	@ (8002978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002904:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002908:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002910:	d10b      	bne.n	800292a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2b80      	cmp	r3, #128	@ 0x80
 8002916:	d919      	bls.n	800294c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2ba0      	cmp	r3, #160	@ 0xa0
 800291c:	d902      	bls.n	8002924 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800291e:	2302      	movs	r3, #2
 8002920:	613b      	str	r3, [r7, #16]
 8002922:	e013      	b.n	800294c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002924:	2301      	movs	r3, #1
 8002926:	613b      	str	r3, [r7, #16]
 8002928:	e010      	b.n	800294c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2b80      	cmp	r3, #128	@ 0x80
 800292e:	d902      	bls.n	8002936 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002930:	2303      	movs	r3, #3
 8002932:	613b      	str	r3, [r7, #16]
 8002934:	e00a      	b.n	800294c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2b80      	cmp	r3, #128	@ 0x80
 800293a:	d102      	bne.n	8002942 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800293c:	2302      	movs	r3, #2
 800293e:	613b      	str	r3, [r7, #16]
 8002940:	e004      	b.n	800294c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2b70      	cmp	r3, #112	@ 0x70
 8002946:	d101      	bne.n	800294c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002948:	2301      	movs	r3, #1
 800294a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800294c:	4b0b      	ldr	r3, [pc, #44]	@ (800297c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f023 0207 	bic.w	r2, r3, #7
 8002954:	4909      	ldr	r1, [pc, #36]	@ (800297c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	4313      	orrs	r3, r2
 800295a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800295c:	4b07      	ldr	r3, [pc, #28]	@ (800297c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0307 	and.w	r3, r3, #7
 8002964:	693a      	ldr	r2, [r7, #16]
 8002966:	429a      	cmp	r2, r3
 8002968:	d001      	beq.n	800296e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e000      	b.n	8002970 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800296e:	2300      	movs	r3, #0
}
 8002970:	4618      	mov	r0, r3
 8002972:	3718      	adds	r7, #24
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	40021000 	.word	0x40021000
 800297c:	40022000 	.word	0x40022000

08002980 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002988:	2300      	movs	r3, #0
 800298a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800298c:	2300      	movs	r3, #0
 800298e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002998:	2b00      	cmp	r3, #0
 800299a:	d041      	beq.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80029a0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80029a4:	d02a      	beq.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80029a6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80029aa:	d824      	bhi.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80029ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80029b0:	d008      	beq.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80029b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80029b6:	d81e      	bhi.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d00a      	beq.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80029bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029c0:	d010      	beq.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80029c2:	e018      	b.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80029c4:	4b86      	ldr	r3, [pc, #536]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	4a85      	ldr	r2, [pc, #532]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029ce:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80029d0:	e015      	b.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	3304      	adds	r3, #4
 80029d6:	2100      	movs	r1, #0
 80029d8:	4618      	mov	r0, r3
 80029da:	f000 fabb 	bl	8002f54 <RCCEx_PLLSAI1_Config>
 80029de:	4603      	mov	r3, r0
 80029e0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80029e2:	e00c      	b.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	3320      	adds	r3, #32
 80029e8:	2100      	movs	r1, #0
 80029ea:	4618      	mov	r0, r3
 80029ec:	f000 fba6 	bl	800313c <RCCEx_PLLSAI2_Config>
 80029f0:	4603      	mov	r3, r0
 80029f2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80029f4:	e003      	b.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	74fb      	strb	r3, [r7, #19]
      break;
 80029fa:	e000      	b.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80029fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80029fe:	7cfb      	ldrb	r3, [r7, #19]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d10b      	bne.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a04:	4b76      	ldr	r3, [pc, #472]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a0a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a12:	4973      	ldr	r1, [pc, #460]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a14:	4313      	orrs	r3, r2
 8002a16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002a1a:	e001      	b.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a1c:	7cfb      	ldrb	r3, [r7, #19]
 8002a1e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d041      	beq.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a30:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002a34:	d02a      	beq.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002a36:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002a3a:	d824      	bhi.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002a3c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002a40:	d008      	beq.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002a42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002a46:	d81e      	bhi.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d00a      	beq.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002a4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a50:	d010      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002a52:	e018      	b.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002a54:	4b62      	ldr	r3, [pc, #392]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	4a61      	ldr	r2, [pc, #388]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a5e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a60:	e015      	b.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	3304      	adds	r3, #4
 8002a66:	2100      	movs	r1, #0
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f000 fa73 	bl	8002f54 <RCCEx_PLLSAI1_Config>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a72:	e00c      	b.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	3320      	adds	r3, #32
 8002a78:	2100      	movs	r1, #0
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f000 fb5e 	bl	800313c <RCCEx_PLLSAI2_Config>
 8002a80:	4603      	mov	r3, r0
 8002a82:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a84:	e003      	b.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	74fb      	strb	r3, [r7, #19]
      break;
 8002a8a:	e000      	b.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002a8c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a8e:	7cfb      	ldrb	r3, [r7, #19]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d10b      	bne.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002a94:	4b52      	ldr	r3, [pc, #328]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a9a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002aa2:	494f      	ldr	r1, [pc, #316]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002aaa:	e001      	b.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002aac:	7cfb      	ldrb	r3, [r7, #19]
 8002aae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f000 80a0 	beq.w	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002ac2:	4b47      	ldr	r3, [pc, #284]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ac6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d101      	bne.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e000      	b.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d00d      	beq.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ad8:	4b41      	ldr	r3, [pc, #260]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ada:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002adc:	4a40      	ldr	r2, [pc, #256]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ade:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ae2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ae4:	4b3e      	ldr	r3, [pc, #248]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ae8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aec:	60bb      	str	r3, [r7, #8]
 8002aee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002af0:	2301      	movs	r3, #1
 8002af2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002af4:	4b3b      	ldr	r3, [pc, #236]	@ (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a3a      	ldr	r2, [pc, #232]	@ (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002afa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002afe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b00:	f7fe fe02 	bl	8001708 <HAL_GetTick>
 8002b04:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b06:	e009      	b.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b08:	f7fe fdfe 	bl	8001708 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d902      	bls.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	74fb      	strb	r3, [r7, #19]
        break;
 8002b1a:	e005      	b.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b1c:	4b31      	ldr	r3, [pc, #196]	@ (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d0ef      	beq.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002b28:	7cfb      	ldrb	r3, [r7, #19]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d15c      	bne.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002b2e:	4b2c      	ldr	r3, [pc, #176]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b34:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b38:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d01f      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d019      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002b4c:	4b24      	ldr	r3, [pc, #144]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b56:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b58:	4b21      	ldr	r3, [pc, #132]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b5e:	4a20      	ldr	r2, [pc, #128]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002b68:	4b1d      	ldr	r3, [pc, #116]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b6e:	4a1c      	ldr	r2, [pc, #112]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002b78:	4a19      	ldr	r2, [pc, #100]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d016      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b8a:	f7fe fdbd 	bl	8001708 <HAL_GetTick>
 8002b8e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b90:	e00b      	b.n	8002baa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b92:	f7fe fdb9 	bl	8001708 <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d902      	bls.n	8002baa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	74fb      	strb	r3, [r7, #19]
            break;
 8002ba8:	e006      	b.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002baa:	4b0d      	ldr	r3, [pc, #52]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bb0:	f003 0302 	and.w	r3, r3, #2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d0ec      	beq.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002bb8:	7cfb      	ldrb	r3, [r7, #19]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d10c      	bne.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bbe:	4b08      	ldr	r3, [pc, #32]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bc4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bce:	4904      	ldr	r1, [pc, #16]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002bd6:	e009      	b.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002bd8:	7cfb      	ldrb	r3, [r7, #19]
 8002bda:	74bb      	strb	r3, [r7, #18]
 8002bdc:	e006      	b.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002bde:	bf00      	nop
 8002be0:	40021000 	.word	0x40021000
 8002be4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002be8:	7cfb      	ldrb	r3, [r7, #19]
 8002bea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bec:	7c7b      	ldrb	r3, [r7, #17]
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d105      	bne.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bf2:	4b9e      	ldr	r3, [pc, #632]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf6:	4a9d      	ldr	r2, [pc, #628]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bf8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bfc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00a      	beq.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c0a:	4b98      	ldr	r3, [pc, #608]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c10:	f023 0203 	bic.w	r2, r3, #3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c18:	4994      	ldr	r1, [pc, #592]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0302 	and.w	r3, r3, #2
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d00a      	beq.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c2c:	4b8f      	ldr	r3, [pc, #572]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c32:	f023 020c 	bic.w	r2, r3, #12
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c3a:	498c      	ldr	r1, [pc, #560]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0304 	and.w	r3, r3, #4
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00a      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002c4e:	4b87      	ldr	r3, [pc, #540]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c54:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5c:	4983      	ldr	r1, [pc, #524]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0308 	and.w	r3, r3, #8
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d00a      	beq.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002c70:	4b7e      	ldr	r3, [pc, #504]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c76:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c7e:	497b      	ldr	r1, [pc, #492]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0310 	and.w	r3, r3, #16
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00a      	beq.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c92:	4b76      	ldr	r3, [pc, #472]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c98:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ca0:	4972      	ldr	r1, [pc, #456]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0320 	and.w	r3, r3, #32
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d00a      	beq.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002cb4:	4b6d      	ldr	r3, [pc, #436]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cc2:	496a      	ldr	r1, [pc, #424]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00a      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002cd6:	4b65      	ldr	r3, [pc, #404]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cdc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ce4:	4961      	ldr	r1, [pc, #388]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d00a      	beq.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002cf8:	4b5c      	ldr	r3, [pc, #368]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cfe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d06:	4959      	ldr	r1, [pc, #356]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d00a      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d1a:	4b54      	ldr	r3, [pc, #336]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d20:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d28:	4950      	ldr	r1, [pc, #320]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d00a      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d3c:	4b4b      	ldr	r3, [pc, #300]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d42:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d4a:	4948      	ldr	r1, [pc, #288]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d00a      	beq.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d5e:	4b43      	ldr	r3, [pc, #268]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d64:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d6c:	493f      	ldr	r1, [pc, #252]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d028      	beq.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d80:	4b3a      	ldr	r3, [pc, #232]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d86:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d8e:	4937      	ldr	r1, [pc, #220]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d9e:	d106      	bne.n	8002dae <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002da0:	4b32      	ldr	r3, [pc, #200]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	4a31      	ldr	r2, [pc, #196]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002da6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002daa:	60d3      	str	r3, [r2, #12]
 8002dac:	e011      	b.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002db2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002db6:	d10c      	bne.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	3304      	adds	r3, #4
 8002dbc:	2101      	movs	r1, #1
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f000 f8c8 	bl	8002f54 <RCCEx_PLLSAI1_Config>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002dc8:	7cfb      	ldrb	r3, [r7, #19]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002dce:	7cfb      	ldrb	r3, [r7, #19]
 8002dd0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d028      	beq.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002dde:	4b23      	ldr	r3, [pc, #140]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002de4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dec:	491f      	ldr	r1, [pc, #124]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002df8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002dfc:	d106      	bne.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002dfe:	4b1b      	ldr	r3, [pc, #108]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	4a1a      	ldr	r2, [pc, #104]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e04:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e08:	60d3      	str	r3, [r2, #12]
 8002e0a:	e011      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e10:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e14:	d10c      	bne.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	3304      	adds	r3, #4
 8002e1a:	2101      	movs	r1, #1
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f000 f899 	bl	8002f54 <RCCEx_PLLSAI1_Config>
 8002e22:	4603      	mov	r3, r0
 8002e24:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e26:	7cfb      	ldrb	r3, [r7, #19]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d001      	beq.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002e2c:	7cfb      	ldrb	r3, [r7, #19]
 8002e2e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d02b      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e42:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e4a:	4908      	ldr	r1, [pc, #32]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e5a:	d109      	bne.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e5c:	4b03      	ldr	r3, [pc, #12]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	4a02      	ldr	r2, [pc, #8]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e66:	60d3      	str	r3, [r2, #12]
 8002e68:	e014      	b.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002e6a:	bf00      	nop
 8002e6c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e74:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e78:	d10c      	bne.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	3304      	adds	r3, #4
 8002e7e:	2101      	movs	r1, #1
 8002e80:	4618      	mov	r0, r3
 8002e82:	f000 f867 	bl	8002f54 <RCCEx_PLLSAI1_Config>
 8002e86:	4603      	mov	r3, r0
 8002e88:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e8a:	7cfb      	ldrb	r3, [r7, #19]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d001      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002e90:	7cfb      	ldrb	r3, [r7, #19]
 8002e92:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d02f      	beq.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ea0:	4b2b      	ldr	r3, [pc, #172]	@ (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ea6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002eae:	4928      	ldr	r1, [pc, #160]	@ (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002eba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002ebe:	d10d      	bne.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	3304      	adds	r3, #4
 8002ec4:	2102      	movs	r1, #2
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f000 f844 	bl	8002f54 <RCCEx_PLLSAI1_Config>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ed0:	7cfb      	ldrb	r3, [r7, #19]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d014      	beq.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002ed6:	7cfb      	ldrb	r3, [r7, #19]
 8002ed8:	74bb      	strb	r3, [r7, #18]
 8002eda:	e011      	b.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002ee0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002ee4:	d10c      	bne.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	3320      	adds	r3, #32
 8002eea:	2102      	movs	r1, #2
 8002eec:	4618      	mov	r0, r3
 8002eee:	f000 f925 	bl	800313c <RCCEx_PLLSAI2_Config>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ef6:	7cfb      	ldrb	r3, [r7, #19]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d001      	beq.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002efc:	7cfb      	ldrb	r3, [r7, #19]
 8002efe:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d00a      	beq.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002f0c:	4b10      	ldr	r3, [pc, #64]	@ (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f12:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f1a:	490d      	ldr	r1, [pc, #52]	@ (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00b      	beq.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002f2e:	4b08      	ldr	r3, [pc, #32]	@ (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f34:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f3e:	4904      	ldr	r1, [pc, #16]	@ (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002f46:	7cbb      	ldrb	r3, [r7, #18]
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3718      	adds	r7, #24
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	40021000 	.word	0x40021000

08002f54 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f62:	4b75      	ldr	r3, [pc, #468]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	f003 0303 	and.w	r3, r3, #3
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d018      	beq.n	8002fa0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002f6e:	4b72      	ldr	r3, [pc, #456]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	f003 0203 	and.w	r2, r3, #3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d10d      	bne.n	8002f9a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
       ||
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d009      	beq.n	8002f9a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002f86:	4b6c      	ldr	r3, [pc, #432]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f88:	68db      	ldr	r3, [r3, #12]
 8002f8a:	091b      	lsrs	r3, r3, #4
 8002f8c:	f003 0307 	and.w	r3, r3, #7
 8002f90:	1c5a      	adds	r2, r3, #1
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
       ||
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d047      	beq.n	800302a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	73fb      	strb	r3, [r7, #15]
 8002f9e:	e044      	b.n	800302a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	2b03      	cmp	r3, #3
 8002fa6:	d018      	beq.n	8002fda <RCCEx_PLLSAI1_Config+0x86>
 8002fa8:	2b03      	cmp	r3, #3
 8002faa:	d825      	bhi.n	8002ff8 <RCCEx_PLLSAI1_Config+0xa4>
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d002      	beq.n	8002fb6 <RCCEx_PLLSAI1_Config+0x62>
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d009      	beq.n	8002fc8 <RCCEx_PLLSAI1_Config+0x74>
 8002fb4:	e020      	b.n	8002ff8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002fb6:	4b60      	ldr	r3, [pc, #384]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0302 	and.w	r3, r3, #2
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d11d      	bne.n	8002ffe <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fc6:	e01a      	b.n	8002ffe <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002fc8:	4b5b      	ldr	r3, [pc, #364]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d116      	bne.n	8003002 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fd8:	e013      	b.n	8003002 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002fda:	4b57      	ldr	r3, [pc, #348]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d10f      	bne.n	8003006 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002fe6:	4b54      	ldr	r3, [pc, #336]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d109      	bne.n	8003006 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002ff6:	e006      	b.n	8003006 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	73fb      	strb	r3, [r7, #15]
      break;
 8002ffc:	e004      	b.n	8003008 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002ffe:	bf00      	nop
 8003000:	e002      	b.n	8003008 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003002:	bf00      	nop
 8003004:	e000      	b.n	8003008 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003006:	bf00      	nop
    }

    if(status == HAL_OK)
 8003008:	7bfb      	ldrb	r3, [r7, #15]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d10d      	bne.n	800302a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800300e:	4b4a      	ldr	r3, [pc, #296]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6819      	ldr	r1, [r3, #0]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	3b01      	subs	r3, #1
 8003020:	011b      	lsls	r3, r3, #4
 8003022:	430b      	orrs	r3, r1
 8003024:	4944      	ldr	r1, [pc, #272]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003026:	4313      	orrs	r3, r2
 8003028:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800302a:	7bfb      	ldrb	r3, [r7, #15]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d17d      	bne.n	800312c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003030:	4b41      	ldr	r3, [pc, #260]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a40      	ldr	r2, [pc, #256]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003036:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800303a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800303c:	f7fe fb64 	bl	8001708 <HAL_GetTick>
 8003040:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003042:	e009      	b.n	8003058 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003044:	f7fe fb60 	bl	8001708 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	2b02      	cmp	r3, #2
 8003050:	d902      	bls.n	8003058 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	73fb      	strb	r3, [r7, #15]
        break;
 8003056:	e005      	b.n	8003064 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003058:	4b37      	ldr	r3, [pc, #220]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1ef      	bne.n	8003044 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003064:	7bfb      	ldrb	r3, [r7, #15]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d160      	bne.n	800312c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d111      	bne.n	8003094 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003070:	4b31      	ldr	r3, [pc, #196]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003072:	691b      	ldr	r3, [r3, #16]
 8003074:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003078:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	6892      	ldr	r2, [r2, #8]
 8003080:	0211      	lsls	r1, r2, #8
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	68d2      	ldr	r2, [r2, #12]
 8003086:	0912      	lsrs	r2, r2, #4
 8003088:	0452      	lsls	r2, r2, #17
 800308a:	430a      	orrs	r2, r1
 800308c:	492a      	ldr	r1, [pc, #168]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 800308e:	4313      	orrs	r3, r2
 8003090:	610b      	str	r3, [r1, #16]
 8003092:	e027      	b.n	80030e4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	2b01      	cmp	r3, #1
 8003098:	d112      	bne.n	80030c0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800309a:	4b27      	ldr	r3, [pc, #156]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 800309c:	691b      	ldr	r3, [r3, #16]
 800309e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80030a2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	6892      	ldr	r2, [r2, #8]
 80030aa:	0211      	lsls	r1, r2, #8
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	6912      	ldr	r2, [r2, #16]
 80030b0:	0852      	lsrs	r2, r2, #1
 80030b2:	3a01      	subs	r2, #1
 80030b4:	0552      	lsls	r2, r2, #21
 80030b6:	430a      	orrs	r2, r1
 80030b8:	491f      	ldr	r1, [pc, #124]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030ba:	4313      	orrs	r3, r2
 80030bc:	610b      	str	r3, [r1, #16]
 80030be:	e011      	b.n	80030e4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030c2:	691b      	ldr	r3, [r3, #16]
 80030c4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80030c8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80030cc:	687a      	ldr	r2, [r7, #4]
 80030ce:	6892      	ldr	r2, [r2, #8]
 80030d0:	0211      	lsls	r1, r2, #8
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	6952      	ldr	r2, [r2, #20]
 80030d6:	0852      	lsrs	r2, r2, #1
 80030d8:	3a01      	subs	r2, #1
 80030da:	0652      	lsls	r2, r2, #25
 80030dc:	430a      	orrs	r2, r1
 80030de:	4916      	ldr	r1, [pc, #88]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80030e4:	4b14      	ldr	r3, [pc, #80]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a13      	ldr	r2, [pc, #76]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80030ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030f0:	f7fe fb0a 	bl	8001708 <HAL_GetTick>
 80030f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80030f6:	e009      	b.n	800310c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030f8:	f7fe fb06 	bl	8001708 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	2b02      	cmp	r3, #2
 8003104:	d902      	bls.n	800310c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	73fb      	strb	r3, [r7, #15]
          break;
 800310a:	e005      	b.n	8003118 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800310c:	4b0a      	ldr	r3, [pc, #40]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d0ef      	beq.n	80030f8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003118:	7bfb      	ldrb	r3, [r7, #15]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d106      	bne.n	800312c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800311e:	4b06      	ldr	r3, [pc, #24]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003120:	691a      	ldr	r2, [r3, #16]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	4904      	ldr	r1, [pc, #16]	@ (8003138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003128:	4313      	orrs	r3, r2
 800312a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800312c:	7bfb      	ldrb	r3, [r7, #15]
}
 800312e:	4618      	mov	r0, r3
 8003130:	3710      	adds	r7, #16
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	40021000 	.word	0x40021000

0800313c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003146:	2300      	movs	r3, #0
 8003148:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800314a:	4b6a      	ldr	r3, [pc, #424]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	f003 0303 	and.w	r3, r3, #3
 8003152:	2b00      	cmp	r3, #0
 8003154:	d018      	beq.n	8003188 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003156:	4b67      	ldr	r3, [pc, #412]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	f003 0203 	and.w	r2, r3, #3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	429a      	cmp	r2, r3
 8003164:	d10d      	bne.n	8003182 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
       ||
 800316a:	2b00      	cmp	r3, #0
 800316c:	d009      	beq.n	8003182 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800316e:	4b61      	ldr	r3, [pc, #388]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	091b      	lsrs	r3, r3, #4
 8003174:	f003 0307 	and.w	r3, r3, #7
 8003178:	1c5a      	adds	r2, r3, #1
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	685b      	ldr	r3, [r3, #4]
       ||
 800317e:	429a      	cmp	r2, r3
 8003180:	d047      	beq.n	8003212 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	73fb      	strb	r3, [r7, #15]
 8003186:	e044      	b.n	8003212 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	2b03      	cmp	r3, #3
 800318e:	d018      	beq.n	80031c2 <RCCEx_PLLSAI2_Config+0x86>
 8003190:	2b03      	cmp	r3, #3
 8003192:	d825      	bhi.n	80031e0 <RCCEx_PLLSAI2_Config+0xa4>
 8003194:	2b01      	cmp	r3, #1
 8003196:	d002      	beq.n	800319e <RCCEx_PLLSAI2_Config+0x62>
 8003198:	2b02      	cmp	r3, #2
 800319a:	d009      	beq.n	80031b0 <RCCEx_PLLSAI2_Config+0x74>
 800319c:	e020      	b.n	80031e0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800319e:	4b55      	ldr	r3, [pc, #340]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0302 	and.w	r3, r3, #2
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d11d      	bne.n	80031e6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031ae:	e01a      	b.n	80031e6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80031b0:	4b50      	ldr	r3, [pc, #320]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d116      	bne.n	80031ea <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031c0:	e013      	b.n	80031ea <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80031c2:	4b4c      	ldr	r3, [pc, #304]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d10f      	bne.n	80031ee <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80031ce:	4b49      	ldr	r3, [pc, #292]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d109      	bne.n	80031ee <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80031de:	e006      	b.n	80031ee <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	73fb      	strb	r3, [r7, #15]
      break;
 80031e4:	e004      	b.n	80031f0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80031e6:	bf00      	nop
 80031e8:	e002      	b.n	80031f0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80031ea:	bf00      	nop
 80031ec:	e000      	b.n	80031f0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80031ee:	bf00      	nop
    }

    if(status == HAL_OK)
 80031f0:	7bfb      	ldrb	r3, [r7, #15]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d10d      	bne.n	8003212 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80031f6:	4b3f      	ldr	r3, [pc, #252]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031f8:	68db      	ldr	r3, [r3, #12]
 80031fa:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6819      	ldr	r1, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	3b01      	subs	r3, #1
 8003208:	011b      	lsls	r3, r3, #4
 800320a:	430b      	orrs	r3, r1
 800320c:	4939      	ldr	r1, [pc, #228]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800320e:	4313      	orrs	r3, r2
 8003210:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003212:	7bfb      	ldrb	r3, [r7, #15]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d167      	bne.n	80032e8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003218:	4b36      	ldr	r3, [pc, #216]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a35      	ldr	r2, [pc, #212]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800321e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003222:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003224:	f7fe fa70 	bl	8001708 <HAL_GetTick>
 8003228:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800322a:	e009      	b.n	8003240 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800322c:	f7fe fa6c 	bl	8001708 <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	2b02      	cmp	r3, #2
 8003238:	d902      	bls.n	8003240 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	73fb      	strb	r3, [r7, #15]
        break;
 800323e:	e005      	b.n	800324c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003240:	4b2c      	ldr	r3, [pc, #176]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1ef      	bne.n	800322c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800324c:	7bfb      	ldrb	r3, [r7, #15]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d14a      	bne.n	80032e8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d111      	bne.n	800327c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003258:	4b26      	ldr	r3, [pc, #152]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800325a:	695b      	ldr	r3, [r3, #20]
 800325c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003260:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	6892      	ldr	r2, [r2, #8]
 8003268:	0211      	lsls	r1, r2, #8
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	68d2      	ldr	r2, [r2, #12]
 800326e:	0912      	lsrs	r2, r2, #4
 8003270:	0452      	lsls	r2, r2, #17
 8003272:	430a      	orrs	r2, r1
 8003274:	491f      	ldr	r1, [pc, #124]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003276:	4313      	orrs	r3, r2
 8003278:	614b      	str	r3, [r1, #20]
 800327a:	e011      	b.n	80032a0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800327c:	4b1d      	ldr	r3, [pc, #116]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800327e:	695b      	ldr	r3, [r3, #20]
 8003280:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003284:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	6892      	ldr	r2, [r2, #8]
 800328c:	0211      	lsls	r1, r2, #8
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	6912      	ldr	r2, [r2, #16]
 8003292:	0852      	lsrs	r2, r2, #1
 8003294:	3a01      	subs	r2, #1
 8003296:	0652      	lsls	r2, r2, #25
 8003298:	430a      	orrs	r2, r1
 800329a:	4916      	ldr	r1, [pc, #88]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800329c:	4313      	orrs	r3, r2
 800329e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80032a0:	4b14      	ldr	r3, [pc, #80]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a13      	ldr	r2, [pc, #76]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032aa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ac:	f7fe fa2c 	bl	8001708 <HAL_GetTick>
 80032b0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80032b2:	e009      	b.n	80032c8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80032b4:	f7fe fa28 	bl	8001708 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d902      	bls.n	80032c8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	73fb      	strb	r3, [r7, #15]
          break;
 80032c6:	e005      	b.n	80032d4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80032c8:	4b0a      	ldr	r3, [pc, #40]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d0ef      	beq.n	80032b4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80032d4:	7bfb      	ldrb	r3, [r7, #15]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d106      	bne.n	80032e8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80032da:	4b06      	ldr	r3, [pc, #24]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032dc:	695a      	ldr	r2, [r3, #20]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	695b      	ldr	r3, [r3, #20]
 80032e2:	4904      	ldr	r1, [pc, #16]	@ (80032f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80032e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	40021000 	.word	0x40021000

080032f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d101      	bne.n	800330a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e040      	b.n	800338c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800330e:	2b00      	cmp	r3, #0
 8003310:	d106      	bne.n	8003320 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f7fe f864 	bl	80013e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2224      	movs	r2, #36	@ 0x24
 8003324:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f022 0201 	bic.w	r2, r2, #1
 8003334:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333a:	2b00      	cmp	r3, #0
 800333c:	d002      	beq.n	8003344 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f000 fc32 	bl	8003ba8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	f000 f977 	bl	8003638 <UART_SetConfig>
 800334a:	4603      	mov	r3, r0
 800334c:	2b01      	cmp	r3, #1
 800334e:	d101      	bne.n	8003354 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e01b      	b.n	800338c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003362:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	689a      	ldr	r2, [r3, #8]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003372:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f042 0201 	orr.w	r2, r2, #1
 8003382:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f000 fcb1 	bl	8003cec <UART_CheckIdleState>
 800338a:	4603      	mov	r3, r0
}
 800338c:	4618      	mov	r0, r3
 800338e:	3708      	adds	r7, #8
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b08a      	sub	sp, #40	@ 0x28
 8003398:	af02      	add	r7, sp, #8
 800339a:	60f8      	str	r0, [r7, #12]
 800339c:	60b9      	str	r1, [r7, #8]
 800339e:	603b      	str	r3, [r7, #0]
 80033a0:	4613      	mov	r3, r2
 80033a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033a8:	2b20      	cmp	r3, #32
 80033aa:	d177      	bne.n	800349c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d002      	beq.n	80033b8 <HAL_UART_Transmit+0x24>
 80033b2:	88fb      	ldrh	r3, [r7, #6]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d101      	bne.n	80033bc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e070      	b.n	800349e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2200      	movs	r2, #0
 80033c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2221      	movs	r2, #33	@ 0x21
 80033c8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033ca:	f7fe f99d 	bl	8001708 <HAL_GetTick>
 80033ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	88fa      	ldrh	r2, [r7, #6]
 80033d4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	88fa      	ldrh	r2, [r7, #6]
 80033dc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033e8:	d108      	bne.n	80033fc <HAL_UART_Transmit+0x68>
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d104      	bne.n	80033fc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80033f2:	2300      	movs	r3, #0
 80033f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	61bb      	str	r3, [r7, #24]
 80033fa:	e003      	b.n	8003404 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003400:	2300      	movs	r3, #0
 8003402:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003404:	e02f      	b.n	8003466 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	9300      	str	r3, [sp, #0]
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	2200      	movs	r2, #0
 800340e:	2180      	movs	r1, #128	@ 0x80
 8003410:	68f8      	ldr	r0, [r7, #12]
 8003412:	f000 fd13 	bl	8003e3c <UART_WaitOnFlagUntilTimeout>
 8003416:	4603      	mov	r3, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	d004      	beq.n	8003426 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2220      	movs	r2, #32
 8003420:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e03b      	b.n	800349e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d10b      	bne.n	8003444 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800342c:	69bb      	ldr	r3, [r7, #24]
 800342e:	881a      	ldrh	r2, [r3, #0]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003438:	b292      	uxth	r2, r2
 800343a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800343c:	69bb      	ldr	r3, [r7, #24]
 800343e:	3302      	adds	r3, #2
 8003440:	61bb      	str	r3, [r7, #24]
 8003442:	e007      	b.n	8003454 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	781a      	ldrb	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	3301      	adds	r3, #1
 8003452:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800345a:	b29b      	uxth	r3, r3
 800345c:	3b01      	subs	r3, #1
 800345e:	b29a      	uxth	r2, r3
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800346c:	b29b      	uxth	r3, r3
 800346e:	2b00      	cmp	r3, #0
 8003470:	d1c9      	bne.n	8003406 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	9300      	str	r3, [sp, #0]
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	2200      	movs	r2, #0
 800347a:	2140      	movs	r1, #64	@ 0x40
 800347c:	68f8      	ldr	r0, [r7, #12]
 800347e:	f000 fcdd 	bl	8003e3c <UART_WaitOnFlagUntilTimeout>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d004      	beq.n	8003492 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2220      	movs	r2, #32
 800348c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e005      	b.n	800349e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2220      	movs	r2, #32
 8003496:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003498:	2300      	movs	r3, #0
 800349a:	e000      	b.n	800349e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800349c:	2302      	movs	r3, #2
  }
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3720      	adds	r7, #32
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}

080034a6 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b08a      	sub	sp, #40	@ 0x28
 80034aa:	af02      	add	r7, sp, #8
 80034ac:	60f8      	str	r0, [r7, #12]
 80034ae:	60b9      	str	r1, [r7, #8]
 80034b0:	603b      	str	r3, [r7, #0]
 80034b2:	4613      	mov	r3, r2
 80034b4:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034bc:	2b20      	cmp	r3, #32
 80034be:	f040 80b6 	bne.w	800362e <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d002      	beq.n	80034ce <HAL_UART_Receive+0x28>
 80034c8:	88fb      	ldrh	r3, [r7, #6]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d101      	bne.n	80034d2 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e0ae      	b.n	8003630 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2200      	movs	r2, #0
 80034d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2222      	movs	r2, #34	@ 0x22
 80034de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2200      	movs	r2, #0
 80034e6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034e8:	f7fe f90e 	bl	8001708 <HAL_GetTick>
 80034ec:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	88fa      	ldrh	r2, [r7, #6]
 80034f2:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	88fa      	ldrh	r2, [r7, #6]
 80034fa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003506:	d10e      	bne.n	8003526 <HAL_UART_Receive+0x80>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	691b      	ldr	r3, [r3, #16]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d105      	bne.n	800351c <HAL_UART_Receive+0x76>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003516:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800351a:	e02d      	b.n	8003578 <HAL_UART_Receive+0xd2>
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	22ff      	movs	r2, #255	@ 0xff
 8003520:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003524:	e028      	b.n	8003578 <HAL_UART_Receive+0xd2>
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d10d      	bne.n	800354a <HAL_UART_Receive+0xa4>
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d104      	bne.n	8003540 <HAL_UART_Receive+0x9a>
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	22ff      	movs	r2, #255	@ 0xff
 800353a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800353e:	e01b      	b.n	8003578 <HAL_UART_Receive+0xd2>
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	227f      	movs	r2, #127	@ 0x7f
 8003544:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003548:	e016      	b.n	8003578 <HAL_UART_Receive+0xd2>
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003552:	d10d      	bne.n	8003570 <HAL_UART_Receive+0xca>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	691b      	ldr	r3, [r3, #16]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d104      	bne.n	8003566 <HAL_UART_Receive+0xc0>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	227f      	movs	r2, #127	@ 0x7f
 8003560:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003564:	e008      	b.n	8003578 <HAL_UART_Receive+0xd2>
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	223f      	movs	r2, #63	@ 0x3f
 800356a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800356e:	e003      	b.n	8003578 <HAL_UART_Receive+0xd2>
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2200      	movs	r2, #0
 8003574:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800357e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003588:	d108      	bne.n	800359c <HAL_UART_Receive+0xf6>
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d104      	bne.n	800359c <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8003592:	2300      	movs	r3, #0
 8003594:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	61bb      	str	r3, [r7, #24]
 800359a:	e003      	b.n	80035a4 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035a0:	2300      	movs	r3, #0
 80035a2:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80035a4:	e037      	b.n	8003616 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	9300      	str	r3, [sp, #0]
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	2200      	movs	r2, #0
 80035ae:	2120      	movs	r1, #32
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f000 fc43 	bl	8003e3c <UART_WaitOnFlagUntilTimeout>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d005      	beq.n	80035c8 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2220      	movs	r2, #32
 80035c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e033      	b.n	8003630 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d10c      	bne.n	80035e8 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80035d4:	b29a      	uxth	r2, r3
 80035d6:	8a7b      	ldrh	r3, [r7, #18]
 80035d8:	4013      	ands	r3, r2
 80035da:	b29a      	uxth	r2, r3
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	3302      	adds	r3, #2
 80035e4:	61bb      	str	r3, [r7, #24]
 80035e6:	e00d      	b.n	8003604 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	b2da      	uxtb	r2, r3
 80035f2:	8a7b      	ldrh	r3, [r7, #18]
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	4013      	ands	r3, r2
 80035f8:	b2da      	uxtb	r2, r3
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	3301      	adds	r3, #1
 8003602:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800360a:	b29b      	uxth	r3, r3
 800360c:	3b01      	subs	r3, #1
 800360e:	b29a      	uxth	r2, r3
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800361c:	b29b      	uxth	r3, r3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d1c1      	bne.n	80035a6 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2220      	movs	r2, #32
 8003626:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800362a:	2300      	movs	r3, #0
 800362c:	e000      	b.n	8003630 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800362e:	2302      	movs	r3, #2
  }
}
 8003630:	4618      	mov	r0, r3
 8003632:	3720      	adds	r7, #32
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003638:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800363c:	b08a      	sub	sp, #40	@ 0x28
 800363e:	af00      	add	r7, sp, #0
 8003640:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003642:	2300      	movs	r3, #0
 8003644:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	689a      	ldr	r2, [r3, #8]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	691b      	ldr	r3, [r3, #16]
 8003650:	431a      	orrs	r2, r3
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	431a      	orrs	r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	69db      	ldr	r3, [r3, #28]
 800365c:	4313      	orrs	r3, r2
 800365e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	4ba4      	ldr	r3, [pc, #656]	@ (80038f8 <UART_SetConfig+0x2c0>)
 8003668:	4013      	ands	r3, r2
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	6812      	ldr	r2, [r2, #0]
 800366e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003670:	430b      	orrs	r3, r1
 8003672:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	68da      	ldr	r2, [r3, #12]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	430a      	orrs	r2, r1
 8003688:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	699b      	ldr	r3, [r3, #24]
 800368e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a99      	ldr	r2, [pc, #612]	@ (80038fc <UART_SetConfig+0x2c4>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d004      	beq.n	80036a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6a1b      	ldr	r3, [r3, #32]
 800369e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036a0:	4313      	orrs	r3, r2
 80036a2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036b4:	430a      	orrs	r2, r1
 80036b6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a90      	ldr	r2, [pc, #576]	@ (8003900 <UART_SetConfig+0x2c8>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d126      	bne.n	8003710 <UART_SetConfig+0xd8>
 80036c2:	4b90      	ldr	r3, [pc, #576]	@ (8003904 <UART_SetConfig+0x2cc>)
 80036c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036c8:	f003 0303 	and.w	r3, r3, #3
 80036cc:	2b03      	cmp	r3, #3
 80036ce:	d81b      	bhi.n	8003708 <UART_SetConfig+0xd0>
 80036d0:	a201      	add	r2, pc, #4	@ (adr r2, 80036d8 <UART_SetConfig+0xa0>)
 80036d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036d6:	bf00      	nop
 80036d8:	080036e9 	.word	0x080036e9
 80036dc:	080036f9 	.word	0x080036f9
 80036e0:	080036f1 	.word	0x080036f1
 80036e4:	08003701 	.word	0x08003701
 80036e8:	2301      	movs	r3, #1
 80036ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80036ee:	e116      	b.n	800391e <UART_SetConfig+0x2e6>
 80036f0:	2302      	movs	r3, #2
 80036f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80036f6:	e112      	b.n	800391e <UART_SetConfig+0x2e6>
 80036f8:	2304      	movs	r3, #4
 80036fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80036fe:	e10e      	b.n	800391e <UART_SetConfig+0x2e6>
 8003700:	2308      	movs	r3, #8
 8003702:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003706:	e10a      	b.n	800391e <UART_SetConfig+0x2e6>
 8003708:	2310      	movs	r3, #16
 800370a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800370e:	e106      	b.n	800391e <UART_SetConfig+0x2e6>
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a7c      	ldr	r2, [pc, #496]	@ (8003908 <UART_SetConfig+0x2d0>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d138      	bne.n	800378c <UART_SetConfig+0x154>
 800371a:	4b7a      	ldr	r3, [pc, #488]	@ (8003904 <UART_SetConfig+0x2cc>)
 800371c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003720:	f003 030c 	and.w	r3, r3, #12
 8003724:	2b0c      	cmp	r3, #12
 8003726:	d82d      	bhi.n	8003784 <UART_SetConfig+0x14c>
 8003728:	a201      	add	r2, pc, #4	@ (adr r2, 8003730 <UART_SetConfig+0xf8>)
 800372a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800372e:	bf00      	nop
 8003730:	08003765 	.word	0x08003765
 8003734:	08003785 	.word	0x08003785
 8003738:	08003785 	.word	0x08003785
 800373c:	08003785 	.word	0x08003785
 8003740:	08003775 	.word	0x08003775
 8003744:	08003785 	.word	0x08003785
 8003748:	08003785 	.word	0x08003785
 800374c:	08003785 	.word	0x08003785
 8003750:	0800376d 	.word	0x0800376d
 8003754:	08003785 	.word	0x08003785
 8003758:	08003785 	.word	0x08003785
 800375c:	08003785 	.word	0x08003785
 8003760:	0800377d 	.word	0x0800377d
 8003764:	2300      	movs	r3, #0
 8003766:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800376a:	e0d8      	b.n	800391e <UART_SetConfig+0x2e6>
 800376c:	2302      	movs	r3, #2
 800376e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003772:	e0d4      	b.n	800391e <UART_SetConfig+0x2e6>
 8003774:	2304      	movs	r3, #4
 8003776:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800377a:	e0d0      	b.n	800391e <UART_SetConfig+0x2e6>
 800377c:	2308      	movs	r3, #8
 800377e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003782:	e0cc      	b.n	800391e <UART_SetConfig+0x2e6>
 8003784:	2310      	movs	r3, #16
 8003786:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800378a:	e0c8      	b.n	800391e <UART_SetConfig+0x2e6>
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a5e      	ldr	r2, [pc, #376]	@ (800390c <UART_SetConfig+0x2d4>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d125      	bne.n	80037e2 <UART_SetConfig+0x1aa>
 8003796:	4b5b      	ldr	r3, [pc, #364]	@ (8003904 <UART_SetConfig+0x2cc>)
 8003798:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800379c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80037a0:	2b30      	cmp	r3, #48	@ 0x30
 80037a2:	d016      	beq.n	80037d2 <UART_SetConfig+0x19a>
 80037a4:	2b30      	cmp	r3, #48	@ 0x30
 80037a6:	d818      	bhi.n	80037da <UART_SetConfig+0x1a2>
 80037a8:	2b20      	cmp	r3, #32
 80037aa:	d00a      	beq.n	80037c2 <UART_SetConfig+0x18a>
 80037ac:	2b20      	cmp	r3, #32
 80037ae:	d814      	bhi.n	80037da <UART_SetConfig+0x1a2>
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d002      	beq.n	80037ba <UART_SetConfig+0x182>
 80037b4:	2b10      	cmp	r3, #16
 80037b6:	d008      	beq.n	80037ca <UART_SetConfig+0x192>
 80037b8:	e00f      	b.n	80037da <UART_SetConfig+0x1a2>
 80037ba:	2300      	movs	r3, #0
 80037bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037c0:	e0ad      	b.n	800391e <UART_SetConfig+0x2e6>
 80037c2:	2302      	movs	r3, #2
 80037c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037c8:	e0a9      	b.n	800391e <UART_SetConfig+0x2e6>
 80037ca:	2304      	movs	r3, #4
 80037cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037d0:	e0a5      	b.n	800391e <UART_SetConfig+0x2e6>
 80037d2:	2308      	movs	r3, #8
 80037d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037d8:	e0a1      	b.n	800391e <UART_SetConfig+0x2e6>
 80037da:	2310      	movs	r3, #16
 80037dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037e0:	e09d      	b.n	800391e <UART_SetConfig+0x2e6>
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a4a      	ldr	r2, [pc, #296]	@ (8003910 <UART_SetConfig+0x2d8>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d125      	bne.n	8003838 <UART_SetConfig+0x200>
 80037ec:	4b45      	ldr	r3, [pc, #276]	@ (8003904 <UART_SetConfig+0x2cc>)
 80037ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037f2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80037f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80037f8:	d016      	beq.n	8003828 <UART_SetConfig+0x1f0>
 80037fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80037fc:	d818      	bhi.n	8003830 <UART_SetConfig+0x1f8>
 80037fe:	2b80      	cmp	r3, #128	@ 0x80
 8003800:	d00a      	beq.n	8003818 <UART_SetConfig+0x1e0>
 8003802:	2b80      	cmp	r3, #128	@ 0x80
 8003804:	d814      	bhi.n	8003830 <UART_SetConfig+0x1f8>
 8003806:	2b00      	cmp	r3, #0
 8003808:	d002      	beq.n	8003810 <UART_SetConfig+0x1d8>
 800380a:	2b40      	cmp	r3, #64	@ 0x40
 800380c:	d008      	beq.n	8003820 <UART_SetConfig+0x1e8>
 800380e:	e00f      	b.n	8003830 <UART_SetConfig+0x1f8>
 8003810:	2300      	movs	r3, #0
 8003812:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003816:	e082      	b.n	800391e <UART_SetConfig+0x2e6>
 8003818:	2302      	movs	r3, #2
 800381a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800381e:	e07e      	b.n	800391e <UART_SetConfig+0x2e6>
 8003820:	2304      	movs	r3, #4
 8003822:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003826:	e07a      	b.n	800391e <UART_SetConfig+0x2e6>
 8003828:	2308      	movs	r3, #8
 800382a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800382e:	e076      	b.n	800391e <UART_SetConfig+0x2e6>
 8003830:	2310      	movs	r3, #16
 8003832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003836:	e072      	b.n	800391e <UART_SetConfig+0x2e6>
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a35      	ldr	r2, [pc, #212]	@ (8003914 <UART_SetConfig+0x2dc>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d12a      	bne.n	8003898 <UART_SetConfig+0x260>
 8003842:	4b30      	ldr	r3, [pc, #192]	@ (8003904 <UART_SetConfig+0x2cc>)
 8003844:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003848:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800384c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003850:	d01a      	beq.n	8003888 <UART_SetConfig+0x250>
 8003852:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003856:	d81b      	bhi.n	8003890 <UART_SetConfig+0x258>
 8003858:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800385c:	d00c      	beq.n	8003878 <UART_SetConfig+0x240>
 800385e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003862:	d815      	bhi.n	8003890 <UART_SetConfig+0x258>
 8003864:	2b00      	cmp	r3, #0
 8003866:	d003      	beq.n	8003870 <UART_SetConfig+0x238>
 8003868:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800386c:	d008      	beq.n	8003880 <UART_SetConfig+0x248>
 800386e:	e00f      	b.n	8003890 <UART_SetConfig+0x258>
 8003870:	2300      	movs	r3, #0
 8003872:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003876:	e052      	b.n	800391e <UART_SetConfig+0x2e6>
 8003878:	2302      	movs	r3, #2
 800387a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800387e:	e04e      	b.n	800391e <UART_SetConfig+0x2e6>
 8003880:	2304      	movs	r3, #4
 8003882:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003886:	e04a      	b.n	800391e <UART_SetConfig+0x2e6>
 8003888:	2308      	movs	r3, #8
 800388a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800388e:	e046      	b.n	800391e <UART_SetConfig+0x2e6>
 8003890:	2310      	movs	r3, #16
 8003892:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003896:	e042      	b.n	800391e <UART_SetConfig+0x2e6>
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a17      	ldr	r2, [pc, #92]	@ (80038fc <UART_SetConfig+0x2c4>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d13a      	bne.n	8003918 <UART_SetConfig+0x2e0>
 80038a2:	4b18      	ldr	r3, [pc, #96]	@ (8003904 <UART_SetConfig+0x2cc>)
 80038a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80038ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80038b0:	d01a      	beq.n	80038e8 <UART_SetConfig+0x2b0>
 80038b2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80038b6:	d81b      	bhi.n	80038f0 <UART_SetConfig+0x2b8>
 80038b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038bc:	d00c      	beq.n	80038d8 <UART_SetConfig+0x2a0>
 80038be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038c2:	d815      	bhi.n	80038f0 <UART_SetConfig+0x2b8>
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d003      	beq.n	80038d0 <UART_SetConfig+0x298>
 80038c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038cc:	d008      	beq.n	80038e0 <UART_SetConfig+0x2a8>
 80038ce:	e00f      	b.n	80038f0 <UART_SetConfig+0x2b8>
 80038d0:	2300      	movs	r3, #0
 80038d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038d6:	e022      	b.n	800391e <UART_SetConfig+0x2e6>
 80038d8:	2302      	movs	r3, #2
 80038da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038de:	e01e      	b.n	800391e <UART_SetConfig+0x2e6>
 80038e0:	2304      	movs	r3, #4
 80038e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038e6:	e01a      	b.n	800391e <UART_SetConfig+0x2e6>
 80038e8:	2308      	movs	r3, #8
 80038ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038ee:	e016      	b.n	800391e <UART_SetConfig+0x2e6>
 80038f0:	2310      	movs	r3, #16
 80038f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038f6:	e012      	b.n	800391e <UART_SetConfig+0x2e6>
 80038f8:	efff69f3 	.word	0xefff69f3
 80038fc:	40008000 	.word	0x40008000
 8003900:	40013800 	.word	0x40013800
 8003904:	40021000 	.word	0x40021000
 8003908:	40004400 	.word	0x40004400
 800390c:	40004800 	.word	0x40004800
 8003910:	40004c00 	.word	0x40004c00
 8003914:	40005000 	.word	0x40005000
 8003918:	2310      	movs	r3, #16
 800391a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a9f      	ldr	r2, [pc, #636]	@ (8003ba0 <UART_SetConfig+0x568>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d17a      	bne.n	8003a1e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003928:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800392c:	2b08      	cmp	r3, #8
 800392e:	d824      	bhi.n	800397a <UART_SetConfig+0x342>
 8003930:	a201      	add	r2, pc, #4	@ (adr r2, 8003938 <UART_SetConfig+0x300>)
 8003932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003936:	bf00      	nop
 8003938:	0800395d 	.word	0x0800395d
 800393c:	0800397b 	.word	0x0800397b
 8003940:	08003965 	.word	0x08003965
 8003944:	0800397b 	.word	0x0800397b
 8003948:	0800396b 	.word	0x0800396b
 800394c:	0800397b 	.word	0x0800397b
 8003950:	0800397b 	.word	0x0800397b
 8003954:	0800397b 	.word	0x0800397b
 8003958:	08003973 	.word	0x08003973
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800395c:	f7fe ff84 	bl	8002868 <HAL_RCC_GetPCLK1Freq>
 8003960:	61f8      	str	r0, [r7, #28]
        break;
 8003962:	e010      	b.n	8003986 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003964:	4b8f      	ldr	r3, [pc, #572]	@ (8003ba4 <UART_SetConfig+0x56c>)
 8003966:	61fb      	str	r3, [r7, #28]
        break;
 8003968:	e00d      	b.n	8003986 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800396a:	f7fe fee5 	bl	8002738 <HAL_RCC_GetSysClockFreq>
 800396e:	61f8      	str	r0, [r7, #28]
        break;
 8003970:	e009      	b.n	8003986 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003972:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003976:	61fb      	str	r3, [r7, #28]
        break;
 8003978:	e005      	b.n	8003986 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800397a:	2300      	movs	r3, #0
 800397c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003984:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	2b00      	cmp	r3, #0
 800398a:	f000 80fb 	beq.w	8003b84 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	685a      	ldr	r2, [r3, #4]
 8003992:	4613      	mov	r3, r2
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	4413      	add	r3, r2
 8003998:	69fa      	ldr	r2, [r7, #28]
 800399a:	429a      	cmp	r2, r3
 800399c:	d305      	bcc.n	80039aa <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80039a4:	69fa      	ldr	r2, [r7, #28]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d903      	bls.n	80039b2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80039b0:	e0e8      	b.n	8003b84 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	2200      	movs	r2, #0
 80039b6:	461c      	mov	r4, r3
 80039b8:	4615      	mov	r5, r2
 80039ba:	f04f 0200 	mov.w	r2, #0
 80039be:	f04f 0300 	mov.w	r3, #0
 80039c2:	022b      	lsls	r3, r5, #8
 80039c4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80039c8:	0222      	lsls	r2, r4, #8
 80039ca:	68f9      	ldr	r1, [r7, #12]
 80039cc:	6849      	ldr	r1, [r1, #4]
 80039ce:	0849      	lsrs	r1, r1, #1
 80039d0:	2000      	movs	r0, #0
 80039d2:	4688      	mov	r8, r1
 80039d4:	4681      	mov	r9, r0
 80039d6:	eb12 0a08 	adds.w	sl, r2, r8
 80039da:	eb43 0b09 	adc.w	fp, r3, r9
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	603b      	str	r3, [r7, #0]
 80039e6:	607a      	str	r2, [r7, #4]
 80039e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039ec:	4650      	mov	r0, sl
 80039ee:	4659      	mov	r1, fp
 80039f0:	f7fd f94a 	bl	8000c88 <__aeabi_uldivmod>
 80039f4:	4602      	mov	r2, r0
 80039f6:	460b      	mov	r3, r1
 80039f8:	4613      	mov	r3, r2
 80039fa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a02:	d308      	bcc.n	8003a16 <UART_SetConfig+0x3de>
 8003a04:	69bb      	ldr	r3, [r7, #24]
 8003a06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a0a:	d204      	bcs.n	8003a16 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	60da      	str	r2, [r3, #12]
 8003a14:	e0b6      	b.n	8003b84 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003a1c:	e0b2      	b.n	8003b84 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	69db      	ldr	r3, [r3, #28]
 8003a22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a26:	d15e      	bne.n	8003ae6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003a28:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003a2c:	2b08      	cmp	r3, #8
 8003a2e:	d828      	bhi.n	8003a82 <UART_SetConfig+0x44a>
 8003a30:	a201      	add	r2, pc, #4	@ (adr r2, 8003a38 <UART_SetConfig+0x400>)
 8003a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a36:	bf00      	nop
 8003a38:	08003a5d 	.word	0x08003a5d
 8003a3c:	08003a65 	.word	0x08003a65
 8003a40:	08003a6d 	.word	0x08003a6d
 8003a44:	08003a83 	.word	0x08003a83
 8003a48:	08003a73 	.word	0x08003a73
 8003a4c:	08003a83 	.word	0x08003a83
 8003a50:	08003a83 	.word	0x08003a83
 8003a54:	08003a83 	.word	0x08003a83
 8003a58:	08003a7b 	.word	0x08003a7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a5c:	f7fe ff04 	bl	8002868 <HAL_RCC_GetPCLK1Freq>
 8003a60:	61f8      	str	r0, [r7, #28]
        break;
 8003a62:	e014      	b.n	8003a8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a64:	f7fe ff16 	bl	8002894 <HAL_RCC_GetPCLK2Freq>
 8003a68:	61f8      	str	r0, [r7, #28]
        break;
 8003a6a:	e010      	b.n	8003a8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a6c:	4b4d      	ldr	r3, [pc, #308]	@ (8003ba4 <UART_SetConfig+0x56c>)
 8003a6e:	61fb      	str	r3, [r7, #28]
        break;
 8003a70:	e00d      	b.n	8003a8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a72:	f7fe fe61 	bl	8002738 <HAL_RCC_GetSysClockFreq>
 8003a76:	61f8      	str	r0, [r7, #28]
        break;
 8003a78:	e009      	b.n	8003a8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a7e:	61fb      	str	r3, [r7, #28]
        break;
 8003a80:	e005      	b.n	8003a8e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003a82:	2300      	movs	r3, #0
 8003a84:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003a8c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d077      	beq.n	8003b84 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	005a      	lsls	r2, r3, #1
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	085b      	lsrs	r3, r3, #1
 8003a9e:	441a      	add	r2, r3
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	2b0f      	cmp	r3, #15
 8003aae:	d916      	bls.n	8003ade <UART_SetConfig+0x4a6>
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ab6:	d212      	bcs.n	8003ade <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	b29b      	uxth	r3, r3
 8003abc:	f023 030f 	bic.w	r3, r3, #15
 8003ac0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	085b      	lsrs	r3, r3, #1
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	f003 0307 	and.w	r3, r3, #7
 8003acc:	b29a      	uxth	r2, r3
 8003ace:	8afb      	ldrh	r3, [r7, #22]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	8afa      	ldrh	r2, [r7, #22]
 8003ada:	60da      	str	r2, [r3, #12]
 8003adc:	e052      	b.n	8003b84 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003ae4:	e04e      	b.n	8003b84 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003ae6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003aea:	2b08      	cmp	r3, #8
 8003aec:	d827      	bhi.n	8003b3e <UART_SetConfig+0x506>
 8003aee:	a201      	add	r2, pc, #4	@ (adr r2, 8003af4 <UART_SetConfig+0x4bc>)
 8003af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003af4:	08003b19 	.word	0x08003b19
 8003af8:	08003b21 	.word	0x08003b21
 8003afc:	08003b29 	.word	0x08003b29
 8003b00:	08003b3f 	.word	0x08003b3f
 8003b04:	08003b2f 	.word	0x08003b2f
 8003b08:	08003b3f 	.word	0x08003b3f
 8003b0c:	08003b3f 	.word	0x08003b3f
 8003b10:	08003b3f 	.word	0x08003b3f
 8003b14:	08003b37 	.word	0x08003b37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b18:	f7fe fea6 	bl	8002868 <HAL_RCC_GetPCLK1Freq>
 8003b1c:	61f8      	str	r0, [r7, #28]
        break;
 8003b1e:	e014      	b.n	8003b4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b20:	f7fe feb8 	bl	8002894 <HAL_RCC_GetPCLK2Freq>
 8003b24:	61f8      	str	r0, [r7, #28]
        break;
 8003b26:	e010      	b.n	8003b4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b28:	4b1e      	ldr	r3, [pc, #120]	@ (8003ba4 <UART_SetConfig+0x56c>)
 8003b2a:	61fb      	str	r3, [r7, #28]
        break;
 8003b2c:	e00d      	b.n	8003b4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b2e:	f7fe fe03 	bl	8002738 <HAL_RCC_GetSysClockFreq>
 8003b32:	61f8      	str	r0, [r7, #28]
        break;
 8003b34:	e009      	b.n	8003b4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b3a:	61fb      	str	r3, [r7, #28]
        break;
 8003b3c:	e005      	b.n	8003b4a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003b48:	bf00      	nop
    }

    if (pclk != 0U)
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d019      	beq.n	8003b84 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	085a      	lsrs	r2, r3, #1
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	441a      	add	r2, r3
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b62:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b64:	69bb      	ldr	r3, [r7, #24]
 8003b66:	2b0f      	cmp	r3, #15
 8003b68:	d909      	bls.n	8003b7e <UART_SetConfig+0x546>
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b70:	d205      	bcs.n	8003b7e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	60da      	str	r2, [r3, #12]
 8003b7c:	e002      	b.n	8003b84 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2200      	movs	r2, #0
 8003b88:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003b90:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3728      	adds	r7, #40	@ 0x28
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b9e:	bf00      	nop
 8003ba0:	40008000 	.word	0x40008000
 8003ba4:	00f42400 	.word	0x00f42400

08003ba8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b083      	sub	sp, #12
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb4:	f003 0308 	and.w	r3, r3, #8
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d00a      	beq.n	8003bd2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	430a      	orrs	r2, r1
 8003bd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd6:	f003 0301 	and.w	r3, r3, #1
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00a      	beq.n	8003bf4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	430a      	orrs	r2, r1
 8003bf2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d00a      	beq.n	8003c16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	430a      	orrs	r2, r1
 8003c14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c1a:	f003 0304 	and.w	r3, r3, #4
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d00a      	beq.n	8003c38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	430a      	orrs	r2, r1
 8003c36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c3c:	f003 0310 	and.w	r3, r3, #16
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d00a      	beq.n	8003c5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	430a      	orrs	r2, r1
 8003c58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5e:	f003 0320 	and.w	r3, r3, #32
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d00a      	beq.n	8003c7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	430a      	orrs	r2, r1
 8003c7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d01a      	beq.n	8003cbe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ca6:	d10a      	bne.n	8003cbe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	430a      	orrs	r2, r1
 8003cbc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d00a      	beq.n	8003ce0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	430a      	orrs	r2, r1
 8003cde:	605a      	str	r2, [r3, #4]
  }
}
 8003ce0:	bf00      	nop
 8003ce2:	370c      	adds	r7, #12
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr

08003cec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b098      	sub	sp, #96	@ 0x60
 8003cf0:	af02      	add	r7, sp, #8
 8003cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003cfc:	f7fd fd04 	bl	8001708 <HAL_GetTick>
 8003d00:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0308 	and.w	r3, r3, #8
 8003d0c:	2b08      	cmp	r3, #8
 8003d0e:	d12e      	bne.n	8003d6e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d10:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003d14:	9300      	str	r3, [sp, #0]
 8003d16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f000 f88c 	bl	8003e3c <UART_WaitOnFlagUntilTimeout>
 8003d24:	4603      	mov	r3, r0
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d021      	beq.n	8003d6e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d32:	e853 3f00 	ldrex	r3, [r3]
 8003d36:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	461a      	mov	r2, r3
 8003d46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d48:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d4a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003d4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d50:	e841 2300 	strex	r3, r2, [r1]
 8003d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003d56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1e6      	bne.n	8003d2a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2220      	movs	r2, #32
 8003d60:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e062      	b.n	8003e34 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0304 	and.w	r3, r3, #4
 8003d78:	2b04      	cmp	r3, #4
 8003d7a:	d149      	bne.n	8003e10 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d7c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003d80:	9300      	str	r3, [sp, #0]
 8003d82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d84:	2200      	movs	r2, #0
 8003d86:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f000 f856 	bl	8003e3c <UART_WaitOnFlagUntilTimeout>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d03c      	beq.n	8003e10 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d9e:	e853 3f00 	ldrex	r3, [r3]
 8003da2:	623b      	str	r3, [r7, #32]
   return(result);
 8003da4:	6a3b      	ldr	r3, [r7, #32]
 8003da6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003daa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	461a      	mov	r2, r3
 8003db2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003db4:	633b      	str	r3, [r7, #48]	@ 0x30
 8003db6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003dba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003dbc:	e841 2300 	strex	r3, r2, [r1]
 8003dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1e6      	bne.n	8003d96 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	3308      	adds	r3, #8
 8003dce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	e853 3f00 	ldrex	r3, [r3]
 8003dd6:	60fb      	str	r3, [r7, #12]
   return(result);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f023 0301 	bic.w	r3, r3, #1
 8003dde:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	3308      	adds	r3, #8
 8003de6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003de8:	61fa      	str	r2, [r7, #28]
 8003dea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dec:	69b9      	ldr	r1, [r7, #24]
 8003dee:	69fa      	ldr	r2, [r7, #28]
 8003df0:	e841 2300 	strex	r3, r2, [r1]
 8003df4:	617b      	str	r3, [r7, #20]
   return(result);
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d1e5      	bne.n	8003dc8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2220      	movs	r2, #32
 8003e00:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e011      	b.n	8003e34 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2220      	movs	r2, #32
 8003e14:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2220      	movs	r2, #32
 8003e1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003e32:	2300      	movs	r3, #0
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3758      	adds	r7, #88	@ 0x58
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	60b9      	str	r1, [r7, #8]
 8003e46:	603b      	str	r3, [r7, #0]
 8003e48:	4613      	mov	r3, r2
 8003e4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e4c:	e04f      	b.n	8003eee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e4e:	69bb      	ldr	r3, [r7, #24]
 8003e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e54:	d04b      	beq.n	8003eee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e56:	f7fd fc57 	bl	8001708 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d302      	bcc.n	8003e6c <UART_WaitOnFlagUntilTimeout+0x30>
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d101      	bne.n	8003e70 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e04e      	b.n	8003f0e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0304 	and.w	r3, r3, #4
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d037      	beq.n	8003eee <UART_WaitOnFlagUntilTimeout+0xb2>
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	2b80      	cmp	r3, #128	@ 0x80
 8003e82:	d034      	beq.n	8003eee <UART_WaitOnFlagUntilTimeout+0xb2>
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	2b40      	cmp	r3, #64	@ 0x40
 8003e88:	d031      	beq.n	8003eee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	69db      	ldr	r3, [r3, #28]
 8003e90:	f003 0308 	and.w	r3, r3, #8
 8003e94:	2b08      	cmp	r3, #8
 8003e96:	d110      	bne.n	8003eba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2208      	movs	r2, #8
 8003e9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ea0:	68f8      	ldr	r0, [r7, #12]
 8003ea2:	f000 f838 	bl	8003f16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2208      	movs	r2, #8
 8003eaa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e029      	b.n	8003f0e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	69db      	ldr	r3, [r3, #28]
 8003ec0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ec4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ec8:	d111      	bne.n	8003eee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003ed2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ed4:	68f8      	ldr	r0, [r7, #12]
 8003ed6:	f000 f81e 	bl	8003f16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2220      	movs	r2, #32
 8003ede:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e00f      	b.n	8003f0e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	69da      	ldr	r2, [r3, #28]
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	68ba      	ldr	r2, [r7, #8]
 8003efa:	429a      	cmp	r2, r3
 8003efc:	bf0c      	ite	eq
 8003efe:	2301      	moveq	r3, #1
 8003f00:	2300      	movne	r3, #0
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	461a      	mov	r2, r3
 8003f06:	79fb      	ldrb	r3, [r7, #7]
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d0a0      	beq.n	8003e4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3710      	adds	r7, #16
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}

08003f16 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f16:	b480      	push	{r7}
 8003f18:	b095      	sub	sp, #84	@ 0x54
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f26:	e853 3f00 	ldrex	r3, [r3]
 8003f2a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f2e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	461a      	mov	r2, r3
 8003f3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f3e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f40:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f44:	e841 2300 	strex	r3, r2, [r1]
 8003f48:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d1e6      	bne.n	8003f1e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	3308      	adds	r3, #8
 8003f56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f58:	6a3b      	ldr	r3, [r7, #32]
 8003f5a:	e853 3f00 	ldrex	r3, [r3]
 8003f5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	f023 0301 	bic.w	r3, r3, #1
 8003f66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	3308      	adds	r3, #8
 8003f6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f70:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f72:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f78:	e841 2300 	strex	r3, r2, [r1]
 8003f7c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1e5      	bne.n	8003f50 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d118      	bne.n	8003fbe <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	e853 3f00 	ldrex	r3, [r3]
 8003f98:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	f023 0310 	bic.w	r3, r3, #16
 8003fa0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003faa:	61bb      	str	r3, [r7, #24]
 8003fac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fae:	6979      	ldr	r1, [r7, #20]
 8003fb0:	69ba      	ldr	r2, [r7, #24]
 8003fb2:	e841 2300 	strex	r3, r2, [r1]
 8003fb6:	613b      	str	r3, [r7, #16]
   return(result);
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1e6      	bne.n	8003f8c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2220      	movs	r2, #32
 8003fc2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003fd2:	bf00      	nop
 8003fd4:	3754      	adds	r7, #84	@ 0x54
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr

08003fde <__cvt>:
 8003fde:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003fe2:	ec57 6b10 	vmov	r6, r7, d0
 8003fe6:	2f00      	cmp	r7, #0
 8003fe8:	460c      	mov	r4, r1
 8003fea:	4619      	mov	r1, r3
 8003fec:	463b      	mov	r3, r7
 8003fee:	bfbb      	ittet	lt
 8003ff0:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003ff4:	461f      	movlt	r7, r3
 8003ff6:	2300      	movge	r3, #0
 8003ff8:	232d      	movlt	r3, #45	@ 0x2d
 8003ffa:	700b      	strb	r3, [r1, #0]
 8003ffc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003ffe:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004002:	4691      	mov	r9, r2
 8004004:	f023 0820 	bic.w	r8, r3, #32
 8004008:	bfbc      	itt	lt
 800400a:	4632      	movlt	r2, r6
 800400c:	4616      	movlt	r6, r2
 800400e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004012:	d005      	beq.n	8004020 <__cvt+0x42>
 8004014:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004018:	d100      	bne.n	800401c <__cvt+0x3e>
 800401a:	3401      	adds	r4, #1
 800401c:	2102      	movs	r1, #2
 800401e:	e000      	b.n	8004022 <__cvt+0x44>
 8004020:	2103      	movs	r1, #3
 8004022:	ab03      	add	r3, sp, #12
 8004024:	9301      	str	r3, [sp, #4]
 8004026:	ab02      	add	r3, sp, #8
 8004028:	9300      	str	r3, [sp, #0]
 800402a:	ec47 6b10 	vmov	d0, r6, r7
 800402e:	4653      	mov	r3, sl
 8004030:	4622      	mov	r2, r4
 8004032:	f001 fa3d 	bl	80054b0 <_dtoa_r>
 8004036:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800403a:	4605      	mov	r5, r0
 800403c:	d119      	bne.n	8004072 <__cvt+0x94>
 800403e:	f019 0f01 	tst.w	r9, #1
 8004042:	d00e      	beq.n	8004062 <__cvt+0x84>
 8004044:	eb00 0904 	add.w	r9, r0, r4
 8004048:	2200      	movs	r2, #0
 800404a:	2300      	movs	r3, #0
 800404c:	4630      	mov	r0, r6
 800404e:	4639      	mov	r1, r7
 8004050:	f7fc fd3a 	bl	8000ac8 <__aeabi_dcmpeq>
 8004054:	b108      	cbz	r0, 800405a <__cvt+0x7c>
 8004056:	f8cd 900c 	str.w	r9, [sp, #12]
 800405a:	2230      	movs	r2, #48	@ 0x30
 800405c:	9b03      	ldr	r3, [sp, #12]
 800405e:	454b      	cmp	r3, r9
 8004060:	d31e      	bcc.n	80040a0 <__cvt+0xc2>
 8004062:	9b03      	ldr	r3, [sp, #12]
 8004064:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004066:	1b5b      	subs	r3, r3, r5
 8004068:	4628      	mov	r0, r5
 800406a:	6013      	str	r3, [r2, #0]
 800406c:	b004      	add	sp, #16
 800406e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004072:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004076:	eb00 0904 	add.w	r9, r0, r4
 800407a:	d1e5      	bne.n	8004048 <__cvt+0x6a>
 800407c:	7803      	ldrb	r3, [r0, #0]
 800407e:	2b30      	cmp	r3, #48	@ 0x30
 8004080:	d10a      	bne.n	8004098 <__cvt+0xba>
 8004082:	2200      	movs	r2, #0
 8004084:	2300      	movs	r3, #0
 8004086:	4630      	mov	r0, r6
 8004088:	4639      	mov	r1, r7
 800408a:	f7fc fd1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800408e:	b918      	cbnz	r0, 8004098 <__cvt+0xba>
 8004090:	f1c4 0401 	rsb	r4, r4, #1
 8004094:	f8ca 4000 	str.w	r4, [sl]
 8004098:	f8da 3000 	ldr.w	r3, [sl]
 800409c:	4499      	add	r9, r3
 800409e:	e7d3      	b.n	8004048 <__cvt+0x6a>
 80040a0:	1c59      	adds	r1, r3, #1
 80040a2:	9103      	str	r1, [sp, #12]
 80040a4:	701a      	strb	r2, [r3, #0]
 80040a6:	e7d9      	b.n	800405c <__cvt+0x7e>

080040a8 <__exponent>:
 80040a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040aa:	2900      	cmp	r1, #0
 80040ac:	bfba      	itte	lt
 80040ae:	4249      	neglt	r1, r1
 80040b0:	232d      	movlt	r3, #45	@ 0x2d
 80040b2:	232b      	movge	r3, #43	@ 0x2b
 80040b4:	2909      	cmp	r1, #9
 80040b6:	7002      	strb	r2, [r0, #0]
 80040b8:	7043      	strb	r3, [r0, #1]
 80040ba:	dd29      	ble.n	8004110 <__exponent+0x68>
 80040bc:	f10d 0307 	add.w	r3, sp, #7
 80040c0:	461d      	mov	r5, r3
 80040c2:	270a      	movs	r7, #10
 80040c4:	461a      	mov	r2, r3
 80040c6:	fbb1 f6f7 	udiv	r6, r1, r7
 80040ca:	fb07 1416 	mls	r4, r7, r6, r1
 80040ce:	3430      	adds	r4, #48	@ 0x30
 80040d0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80040d4:	460c      	mov	r4, r1
 80040d6:	2c63      	cmp	r4, #99	@ 0x63
 80040d8:	f103 33ff 	add.w	r3, r3, #4294967295
 80040dc:	4631      	mov	r1, r6
 80040de:	dcf1      	bgt.n	80040c4 <__exponent+0x1c>
 80040e0:	3130      	adds	r1, #48	@ 0x30
 80040e2:	1e94      	subs	r4, r2, #2
 80040e4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80040e8:	1c41      	adds	r1, r0, #1
 80040ea:	4623      	mov	r3, r4
 80040ec:	42ab      	cmp	r3, r5
 80040ee:	d30a      	bcc.n	8004106 <__exponent+0x5e>
 80040f0:	f10d 0309 	add.w	r3, sp, #9
 80040f4:	1a9b      	subs	r3, r3, r2
 80040f6:	42ac      	cmp	r4, r5
 80040f8:	bf88      	it	hi
 80040fa:	2300      	movhi	r3, #0
 80040fc:	3302      	adds	r3, #2
 80040fe:	4403      	add	r3, r0
 8004100:	1a18      	subs	r0, r3, r0
 8004102:	b003      	add	sp, #12
 8004104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004106:	f813 6b01 	ldrb.w	r6, [r3], #1
 800410a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800410e:	e7ed      	b.n	80040ec <__exponent+0x44>
 8004110:	2330      	movs	r3, #48	@ 0x30
 8004112:	3130      	adds	r1, #48	@ 0x30
 8004114:	7083      	strb	r3, [r0, #2]
 8004116:	70c1      	strb	r1, [r0, #3]
 8004118:	1d03      	adds	r3, r0, #4
 800411a:	e7f1      	b.n	8004100 <__exponent+0x58>

0800411c <_printf_float>:
 800411c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004120:	b08d      	sub	sp, #52	@ 0x34
 8004122:	460c      	mov	r4, r1
 8004124:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004128:	4616      	mov	r6, r2
 800412a:	461f      	mov	r7, r3
 800412c:	4605      	mov	r5, r0
 800412e:	f001 f8b9 	bl	80052a4 <_localeconv_r>
 8004132:	6803      	ldr	r3, [r0, #0]
 8004134:	9304      	str	r3, [sp, #16]
 8004136:	4618      	mov	r0, r3
 8004138:	f7fc f89a 	bl	8000270 <strlen>
 800413c:	2300      	movs	r3, #0
 800413e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004140:	f8d8 3000 	ldr.w	r3, [r8]
 8004144:	9005      	str	r0, [sp, #20]
 8004146:	3307      	adds	r3, #7
 8004148:	f023 0307 	bic.w	r3, r3, #7
 800414c:	f103 0208 	add.w	r2, r3, #8
 8004150:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004154:	f8d4 b000 	ldr.w	fp, [r4]
 8004158:	f8c8 2000 	str.w	r2, [r8]
 800415c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004160:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004164:	9307      	str	r3, [sp, #28]
 8004166:	f8cd 8018 	str.w	r8, [sp, #24]
 800416a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800416e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004172:	4b9c      	ldr	r3, [pc, #624]	@ (80043e4 <_printf_float+0x2c8>)
 8004174:	f04f 32ff 	mov.w	r2, #4294967295
 8004178:	f7fc fcd8 	bl	8000b2c <__aeabi_dcmpun>
 800417c:	bb70      	cbnz	r0, 80041dc <_printf_float+0xc0>
 800417e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004182:	4b98      	ldr	r3, [pc, #608]	@ (80043e4 <_printf_float+0x2c8>)
 8004184:	f04f 32ff 	mov.w	r2, #4294967295
 8004188:	f7fc fcb2 	bl	8000af0 <__aeabi_dcmple>
 800418c:	bb30      	cbnz	r0, 80041dc <_printf_float+0xc0>
 800418e:	2200      	movs	r2, #0
 8004190:	2300      	movs	r3, #0
 8004192:	4640      	mov	r0, r8
 8004194:	4649      	mov	r1, r9
 8004196:	f7fc fca1 	bl	8000adc <__aeabi_dcmplt>
 800419a:	b110      	cbz	r0, 80041a2 <_printf_float+0x86>
 800419c:	232d      	movs	r3, #45	@ 0x2d
 800419e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041a2:	4a91      	ldr	r2, [pc, #580]	@ (80043e8 <_printf_float+0x2cc>)
 80041a4:	4b91      	ldr	r3, [pc, #580]	@ (80043ec <_printf_float+0x2d0>)
 80041a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80041aa:	bf94      	ite	ls
 80041ac:	4690      	movls	r8, r2
 80041ae:	4698      	movhi	r8, r3
 80041b0:	2303      	movs	r3, #3
 80041b2:	6123      	str	r3, [r4, #16]
 80041b4:	f02b 0304 	bic.w	r3, fp, #4
 80041b8:	6023      	str	r3, [r4, #0]
 80041ba:	f04f 0900 	mov.w	r9, #0
 80041be:	9700      	str	r7, [sp, #0]
 80041c0:	4633      	mov	r3, r6
 80041c2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80041c4:	4621      	mov	r1, r4
 80041c6:	4628      	mov	r0, r5
 80041c8:	f000 f9d2 	bl	8004570 <_printf_common>
 80041cc:	3001      	adds	r0, #1
 80041ce:	f040 808d 	bne.w	80042ec <_printf_float+0x1d0>
 80041d2:	f04f 30ff 	mov.w	r0, #4294967295
 80041d6:	b00d      	add	sp, #52	@ 0x34
 80041d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041dc:	4642      	mov	r2, r8
 80041de:	464b      	mov	r3, r9
 80041e0:	4640      	mov	r0, r8
 80041e2:	4649      	mov	r1, r9
 80041e4:	f7fc fca2 	bl	8000b2c <__aeabi_dcmpun>
 80041e8:	b140      	cbz	r0, 80041fc <_printf_float+0xe0>
 80041ea:	464b      	mov	r3, r9
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	bfbc      	itt	lt
 80041f0:	232d      	movlt	r3, #45	@ 0x2d
 80041f2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80041f6:	4a7e      	ldr	r2, [pc, #504]	@ (80043f0 <_printf_float+0x2d4>)
 80041f8:	4b7e      	ldr	r3, [pc, #504]	@ (80043f4 <_printf_float+0x2d8>)
 80041fa:	e7d4      	b.n	80041a6 <_printf_float+0x8a>
 80041fc:	6863      	ldr	r3, [r4, #4]
 80041fe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004202:	9206      	str	r2, [sp, #24]
 8004204:	1c5a      	adds	r2, r3, #1
 8004206:	d13b      	bne.n	8004280 <_printf_float+0x164>
 8004208:	2306      	movs	r3, #6
 800420a:	6063      	str	r3, [r4, #4]
 800420c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004210:	2300      	movs	r3, #0
 8004212:	6022      	str	r2, [r4, #0]
 8004214:	9303      	str	r3, [sp, #12]
 8004216:	ab0a      	add	r3, sp, #40	@ 0x28
 8004218:	e9cd a301 	strd	sl, r3, [sp, #4]
 800421c:	ab09      	add	r3, sp, #36	@ 0x24
 800421e:	9300      	str	r3, [sp, #0]
 8004220:	6861      	ldr	r1, [r4, #4]
 8004222:	ec49 8b10 	vmov	d0, r8, r9
 8004226:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800422a:	4628      	mov	r0, r5
 800422c:	f7ff fed7 	bl	8003fde <__cvt>
 8004230:	9b06      	ldr	r3, [sp, #24]
 8004232:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004234:	2b47      	cmp	r3, #71	@ 0x47
 8004236:	4680      	mov	r8, r0
 8004238:	d129      	bne.n	800428e <_printf_float+0x172>
 800423a:	1cc8      	adds	r0, r1, #3
 800423c:	db02      	blt.n	8004244 <_printf_float+0x128>
 800423e:	6863      	ldr	r3, [r4, #4]
 8004240:	4299      	cmp	r1, r3
 8004242:	dd41      	ble.n	80042c8 <_printf_float+0x1ac>
 8004244:	f1aa 0a02 	sub.w	sl, sl, #2
 8004248:	fa5f fa8a 	uxtb.w	sl, sl
 800424c:	3901      	subs	r1, #1
 800424e:	4652      	mov	r2, sl
 8004250:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004254:	9109      	str	r1, [sp, #36]	@ 0x24
 8004256:	f7ff ff27 	bl	80040a8 <__exponent>
 800425a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800425c:	1813      	adds	r3, r2, r0
 800425e:	2a01      	cmp	r2, #1
 8004260:	4681      	mov	r9, r0
 8004262:	6123      	str	r3, [r4, #16]
 8004264:	dc02      	bgt.n	800426c <_printf_float+0x150>
 8004266:	6822      	ldr	r2, [r4, #0]
 8004268:	07d2      	lsls	r2, r2, #31
 800426a:	d501      	bpl.n	8004270 <_printf_float+0x154>
 800426c:	3301      	adds	r3, #1
 800426e:	6123      	str	r3, [r4, #16]
 8004270:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004274:	2b00      	cmp	r3, #0
 8004276:	d0a2      	beq.n	80041be <_printf_float+0xa2>
 8004278:	232d      	movs	r3, #45	@ 0x2d
 800427a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800427e:	e79e      	b.n	80041be <_printf_float+0xa2>
 8004280:	9a06      	ldr	r2, [sp, #24]
 8004282:	2a47      	cmp	r2, #71	@ 0x47
 8004284:	d1c2      	bne.n	800420c <_printf_float+0xf0>
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1c0      	bne.n	800420c <_printf_float+0xf0>
 800428a:	2301      	movs	r3, #1
 800428c:	e7bd      	b.n	800420a <_printf_float+0xee>
 800428e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004292:	d9db      	bls.n	800424c <_printf_float+0x130>
 8004294:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004298:	d118      	bne.n	80042cc <_printf_float+0x1b0>
 800429a:	2900      	cmp	r1, #0
 800429c:	6863      	ldr	r3, [r4, #4]
 800429e:	dd0b      	ble.n	80042b8 <_printf_float+0x19c>
 80042a0:	6121      	str	r1, [r4, #16]
 80042a2:	b913      	cbnz	r3, 80042aa <_printf_float+0x18e>
 80042a4:	6822      	ldr	r2, [r4, #0]
 80042a6:	07d0      	lsls	r0, r2, #31
 80042a8:	d502      	bpl.n	80042b0 <_printf_float+0x194>
 80042aa:	3301      	adds	r3, #1
 80042ac:	440b      	add	r3, r1
 80042ae:	6123      	str	r3, [r4, #16]
 80042b0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80042b2:	f04f 0900 	mov.w	r9, #0
 80042b6:	e7db      	b.n	8004270 <_printf_float+0x154>
 80042b8:	b913      	cbnz	r3, 80042c0 <_printf_float+0x1a4>
 80042ba:	6822      	ldr	r2, [r4, #0]
 80042bc:	07d2      	lsls	r2, r2, #31
 80042be:	d501      	bpl.n	80042c4 <_printf_float+0x1a8>
 80042c0:	3302      	adds	r3, #2
 80042c2:	e7f4      	b.n	80042ae <_printf_float+0x192>
 80042c4:	2301      	movs	r3, #1
 80042c6:	e7f2      	b.n	80042ae <_printf_float+0x192>
 80042c8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80042cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80042ce:	4299      	cmp	r1, r3
 80042d0:	db05      	blt.n	80042de <_printf_float+0x1c2>
 80042d2:	6823      	ldr	r3, [r4, #0]
 80042d4:	6121      	str	r1, [r4, #16]
 80042d6:	07d8      	lsls	r0, r3, #31
 80042d8:	d5ea      	bpl.n	80042b0 <_printf_float+0x194>
 80042da:	1c4b      	adds	r3, r1, #1
 80042dc:	e7e7      	b.n	80042ae <_printf_float+0x192>
 80042de:	2900      	cmp	r1, #0
 80042e0:	bfd4      	ite	le
 80042e2:	f1c1 0202 	rsble	r2, r1, #2
 80042e6:	2201      	movgt	r2, #1
 80042e8:	4413      	add	r3, r2
 80042ea:	e7e0      	b.n	80042ae <_printf_float+0x192>
 80042ec:	6823      	ldr	r3, [r4, #0]
 80042ee:	055a      	lsls	r2, r3, #21
 80042f0:	d407      	bmi.n	8004302 <_printf_float+0x1e6>
 80042f2:	6923      	ldr	r3, [r4, #16]
 80042f4:	4642      	mov	r2, r8
 80042f6:	4631      	mov	r1, r6
 80042f8:	4628      	mov	r0, r5
 80042fa:	47b8      	blx	r7
 80042fc:	3001      	adds	r0, #1
 80042fe:	d12b      	bne.n	8004358 <_printf_float+0x23c>
 8004300:	e767      	b.n	80041d2 <_printf_float+0xb6>
 8004302:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004306:	f240 80dd 	bls.w	80044c4 <_printf_float+0x3a8>
 800430a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800430e:	2200      	movs	r2, #0
 8004310:	2300      	movs	r3, #0
 8004312:	f7fc fbd9 	bl	8000ac8 <__aeabi_dcmpeq>
 8004316:	2800      	cmp	r0, #0
 8004318:	d033      	beq.n	8004382 <_printf_float+0x266>
 800431a:	4a37      	ldr	r2, [pc, #220]	@ (80043f8 <_printf_float+0x2dc>)
 800431c:	2301      	movs	r3, #1
 800431e:	4631      	mov	r1, r6
 8004320:	4628      	mov	r0, r5
 8004322:	47b8      	blx	r7
 8004324:	3001      	adds	r0, #1
 8004326:	f43f af54 	beq.w	80041d2 <_printf_float+0xb6>
 800432a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800432e:	4543      	cmp	r3, r8
 8004330:	db02      	blt.n	8004338 <_printf_float+0x21c>
 8004332:	6823      	ldr	r3, [r4, #0]
 8004334:	07d8      	lsls	r0, r3, #31
 8004336:	d50f      	bpl.n	8004358 <_printf_float+0x23c>
 8004338:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800433c:	4631      	mov	r1, r6
 800433e:	4628      	mov	r0, r5
 8004340:	47b8      	blx	r7
 8004342:	3001      	adds	r0, #1
 8004344:	f43f af45 	beq.w	80041d2 <_printf_float+0xb6>
 8004348:	f04f 0900 	mov.w	r9, #0
 800434c:	f108 38ff 	add.w	r8, r8, #4294967295
 8004350:	f104 0a1a 	add.w	sl, r4, #26
 8004354:	45c8      	cmp	r8, r9
 8004356:	dc09      	bgt.n	800436c <_printf_float+0x250>
 8004358:	6823      	ldr	r3, [r4, #0]
 800435a:	079b      	lsls	r3, r3, #30
 800435c:	f100 8103 	bmi.w	8004566 <_printf_float+0x44a>
 8004360:	68e0      	ldr	r0, [r4, #12]
 8004362:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004364:	4298      	cmp	r0, r3
 8004366:	bfb8      	it	lt
 8004368:	4618      	movlt	r0, r3
 800436a:	e734      	b.n	80041d6 <_printf_float+0xba>
 800436c:	2301      	movs	r3, #1
 800436e:	4652      	mov	r2, sl
 8004370:	4631      	mov	r1, r6
 8004372:	4628      	mov	r0, r5
 8004374:	47b8      	blx	r7
 8004376:	3001      	adds	r0, #1
 8004378:	f43f af2b 	beq.w	80041d2 <_printf_float+0xb6>
 800437c:	f109 0901 	add.w	r9, r9, #1
 8004380:	e7e8      	b.n	8004354 <_printf_float+0x238>
 8004382:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004384:	2b00      	cmp	r3, #0
 8004386:	dc39      	bgt.n	80043fc <_printf_float+0x2e0>
 8004388:	4a1b      	ldr	r2, [pc, #108]	@ (80043f8 <_printf_float+0x2dc>)
 800438a:	2301      	movs	r3, #1
 800438c:	4631      	mov	r1, r6
 800438e:	4628      	mov	r0, r5
 8004390:	47b8      	blx	r7
 8004392:	3001      	adds	r0, #1
 8004394:	f43f af1d 	beq.w	80041d2 <_printf_float+0xb6>
 8004398:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800439c:	ea59 0303 	orrs.w	r3, r9, r3
 80043a0:	d102      	bne.n	80043a8 <_printf_float+0x28c>
 80043a2:	6823      	ldr	r3, [r4, #0]
 80043a4:	07d9      	lsls	r1, r3, #31
 80043a6:	d5d7      	bpl.n	8004358 <_printf_float+0x23c>
 80043a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80043ac:	4631      	mov	r1, r6
 80043ae:	4628      	mov	r0, r5
 80043b0:	47b8      	blx	r7
 80043b2:	3001      	adds	r0, #1
 80043b4:	f43f af0d 	beq.w	80041d2 <_printf_float+0xb6>
 80043b8:	f04f 0a00 	mov.w	sl, #0
 80043bc:	f104 0b1a 	add.w	fp, r4, #26
 80043c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043c2:	425b      	negs	r3, r3
 80043c4:	4553      	cmp	r3, sl
 80043c6:	dc01      	bgt.n	80043cc <_printf_float+0x2b0>
 80043c8:	464b      	mov	r3, r9
 80043ca:	e793      	b.n	80042f4 <_printf_float+0x1d8>
 80043cc:	2301      	movs	r3, #1
 80043ce:	465a      	mov	r2, fp
 80043d0:	4631      	mov	r1, r6
 80043d2:	4628      	mov	r0, r5
 80043d4:	47b8      	blx	r7
 80043d6:	3001      	adds	r0, #1
 80043d8:	f43f aefb 	beq.w	80041d2 <_printf_float+0xb6>
 80043dc:	f10a 0a01 	add.w	sl, sl, #1
 80043e0:	e7ee      	b.n	80043c0 <_printf_float+0x2a4>
 80043e2:	bf00      	nop
 80043e4:	7fefffff 	.word	0x7fefffff
 80043e8:	080093a8 	.word	0x080093a8
 80043ec:	080093ac 	.word	0x080093ac
 80043f0:	080093b0 	.word	0x080093b0
 80043f4:	080093b4 	.word	0x080093b4
 80043f8:	08009748 	.word	0x08009748
 80043fc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80043fe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004402:	4553      	cmp	r3, sl
 8004404:	bfa8      	it	ge
 8004406:	4653      	movge	r3, sl
 8004408:	2b00      	cmp	r3, #0
 800440a:	4699      	mov	r9, r3
 800440c:	dc36      	bgt.n	800447c <_printf_float+0x360>
 800440e:	f04f 0b00 	mov.w	fp, #0
 8004412:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004416:	f104 021a 	add.w	r2, r4, #26
 800441a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800441c:	9306      	str	r3, [sp, #24]
 800441e:	eba3 0309 	sub.w	r3, r3, r9
 8004422:	455b      	cmp	r3, fp
 8004424:	dc31      	bgt.n	800448a <_printf_float+0x36e>
 8004426:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004428:	459a      	cmp	sl, r3
 800442a:	dc3a      	bgt.n	80044a2 <_printf_float+0x386>
 800442c:	6823      	ldr	r3, [r4, #0]
 800442e:	07da      	lsls	r2, r3, #31
 8004430:	d437      	bmi.n	80044a2 <_printf_float+0x386>
 8004432:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004434:	ebaa 0903 	sub.w	r9, sl, r3
 8004438:	9b06      	ldr	r3, [sp, #24]
 800443a:	ebaa 0303 	sub.w	r3, sl, r3
 800443e:	4599      	cmp	r9, r3
 8004440:	bfa8      	it	ge
 8004442:	4699      	movge	r9, r3
 8004444:	f1b9 0f00 	cmp.w	r9, #0
 8004448:	dc33      	bgt.n	80044b2 <_printf_float+0x396>
 800444a:	f04f 0800 	mov.w	r8, #0
 800444e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004452:	f104 0b1a 	add.w	fp, r4, #26
 8004456:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004458:	ebaa 0303 	sub.w	r3, sl, r3
 800445c:	eba3 0309 	sub.w	r3, r3, r9
 8004460:	4543      	cmp	r3, r8
 8004462:	f77f af79 	ble.w	8004358 <_printf_float+0x23c>
 8004466:	2301      	movs	r3, #1
 8004468:	465a      	mov	r2, fp
 800446a:	4631      	mov	r1, r6
 800446c:	4628      	mov	r0, r5
 800446e:	47b8      	blx	r7
 8004470:	3001      	adds	r0, #1
 8004472:	f43f aeae 	beq.w	80041d2 <_printf_float+0xb6>
 8004476:	f108 0801 	add.w	r8, r8, #1
 800447a:	e7ec      	b.n	8004456 <_printf_float+0x33a>
 800447c:	4642      	mov	r2, r8
 800447e:	4631      	mov	r1, r6
 8004480:	4628      	mov	r0, r5
 8004482:	47b8      	blx	r7
 8004484:	3001      	adds	r0, #1
 8004486:	d1c2      	bne.n	800440e <_printf_float+0x2f2>
 8004488:	e6a3      	b.n	80041d2 <_printf_float+0xb6>
 800448a:	2301      	movs	r3, #1
 800448c:	4631      	mov	r1, r6
 800448e:	4628      	mov	r0, r5
 8004490:	9206      	str	r2, [sp, #24]
 8004492:	47b8      	blx	r7
 8004494:	3001      	adds	r0, #1
 8004496:	f43f ae9c 	beq.w	80041d2 <_printf_float+0xb6>
 800449a:	9a06      	ldr	r2, [sp, #24]
 800449c:	f10b 0b01 	add.w	fp, fp, #1
 80044a0:	e7bb      	b.n	800441a <_printf_float+0x2fe>
 80044a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80044a6:	4631      	mov	r1, r6
 80044a8:	4628      	mov	r0, r5
 80044aa:	47b8      	blx	r7
 80044ac:	3001      	adds	r0, #1
 80044ae:	d1c0      	bne.n	8004432 <_printf_float+0x316>
 80044b0:	e68f      	b.n	80041d2 <_printf_float+0xb6>
 80044b2:	9a06      	ldr	r2, [sp, #24]
 80044b4:	464b      	mov	r3, r9
 80044b6:	4442      	add	r2, r8
 80044b8:	4631      	mov	r1, r6
 80044ba:	4628      	mov	r0, r5
 80044bc:	47b8      	blx	r7
 80044be:	3001      	adds	r0, #1
 80044c0:	d1c3      	bne.n	800444a <_printf_float+0x32e>
 80044c2:	e686      	b.n	80041d2 <_printf_float+0xb6>
 80044c4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80044c8:	f1ba 0f01 	cmp.w	sl, #1
 80044cc:	dc01      	bgt.n	80044d2 <_printf_float+0x3b6>
 80044ce:	07db      	lsls	r3, r3, #31
 80044d0:	d536      	bpl.n	8004540 <_printf_float+0x424>
 80044d2:	2301      	movs	r3, #1
 80044d4:	4642      	mov	r2, r8
 80044d6:	4631      	mov	r1, r6
 80044d8:	4628      	mov	r0, r5
 80044da:	47b8      	blx	r7
 80044dc:	3001      	adds	r0, #1
 80044de:	f43f ae78 	beq.w	80041d2 <_printf_float+0xb6>
 80044e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80044e6:	4631      	mov	r1, r6
 80044e8:	4628      	mov	r0, r5
 80044ea:	47b8      	blx	r7
 80044ec:	3001      	adds	r0, #1
 80044ee:	f43f ae70 	beq.w	80041d2 <_printf_float+0xb6>
 80044f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80044f6:	2200      	movs	r2, #0
 80044f8:	2300      	movs	r3, #0
 80044fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80044fe:	f7fc fae3 	bl	8000ac8 <__aeabi_dcmpeq>
 8004502:	b9c0      	cbnz	r0, 8004536 <_printf_float+0x41a>
 8004504:	4653      	mov	r3, sl
 8004506:	f108 0201 	add.w	r2, r8, #1
 800450a:	4631      	mov	r1, r6
 800450c:	4628      	mov	r0, r5
 800450e:	47b8      	blx	r7
 8004510:	3001      	adds	r0, #1
 8004512:	d10c      	bne.n	800452e <_printf_float+0x412>
 8004514:	e65d      	b.n	80041d2 <_printf_float+0xb6>
 8004516:	2301      	movs	r3, #1
 8004518:	465a      	mov	r2, fp
 800451a:	4631      	mov	r1, r6
 800451c:	4628      	mov	r0, r5
 800451e:	47b8      	blx	r7
 8004520:	3001      	adds	r0, #1
 8004522:	f43f ae56 	beq.w	80041d2 <_printf_float+0xb6>
 8004526:	f108 0801 	add.w	r8, r8, #1
 800452a:	45d0      	cmp	r8, sl
 800452c:	dbf3      	blt.n	8004516 <_printf_float+0x3fa>
 800452e:	464b      	mov	r3, r9
 8004530:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004534:	e6df      	b.n	80042f6 <_printf_float+0x1da>
 8004536:	f04f 0800 	mov.w	r8, #0
 800453a:	f104 0b1a 	add.w	fp, r4, #26
 800453e:	e7f4      	b.n	800452a <_printf_float+0x40e>
 8004540:	2301      	movs	r3, #1
 8004542:	4642      	mov	r2, r8
 8004544:	e7e1      	b.n	800450a <_printf_float+0x3ee>
 8004546:	2301      	movs	r3, #1
 8004548:	464a      	mov	r2, r9
 800454a:	4631      	mov	r1, r6
 800454c:	4628      	mov	r0, r5
 800454e:	47b8      	blx	r7
 8004550:	3001      	adds	r0, #1
 8004552:	f43f ae3e 	beq.w	80041d2 <_printf_float+0xb6>
 8004556:	f108 0801 	add.w	r8, r8, #1
 800455a:	68e3      	ldr	r3, [r4, #12]
 800455c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800455e:	1a5b      	subs	r3, r3, r1
 8004560:	4543      	cmp	r3, r8
 8004562:	dcf0      	bgt.n	8004546 <_printf_float+0x42a>
 8004564:	e6fc      	b.n	8004360 <_printf_float+0x244>
 8004566:	f04f 0800 	mov.w	r8, #0
 800456a:	f104 0919 	add.w	r9, r4, #25
 800456e:	e7f4      	b.n	800455a <_printf_float+0x43e>

08004570 <_printf_common>:
 8004570:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004574:	4616      	mov	r6, r2
 8004576:	4698      	mov	r8, r3
 8004578:	688a      	ldr	r2, [r1, #8]
 800457a:	690b      	ldr	r3, [r1, #16]
 800457c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004580:	4293      	cmp	r3, r2
 8004582:	bfb8      	it	lt
 8004584:	4613      	movlt	r3, r2
 8004586:	6033      	str	r3, [r6, #0]
 8004588:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800458c:	4607      	mov	r7, r0
 800458e:	460c      	mov	r4, r1
 8004590:	b10a      	cbz	r2, 8004596 <_printf_common+0x26>
 8004592:	3301      	adds	r3, #1
 8004594:	6033      	str	r3, [r6, #0]
 8004596:	6823      	ldr	r3, [r4, #0]
 8004598:	0699      	lsls	r1, r3, #26
 800459a:	bf42      	ittt	mi
 800459c:	6833      	ldrmi	r3, [r6, #0]
 800459e:	3302      	addmi	r3, #2
 80045a0:	6033      	strmi	r3, [r6, #0]
 80045a2:	6825      	ldr	r5, [r4, #0]
 80045a4:	f015 0506 	ands.w	r5, r5, #6
 80045a8:	d106      	bne.n	80045b8 <_printf_common+0x48>
 80045aa:	f104 0a19 	add.w	sl, r4, #25
 80045ae:	68e3      	ldr	r3, [r4, #12]
 80045b0:	6832      	ldr	r2, [r6, #0]
 80045b2:	1a9b      	subs	r3, r3, r2
 80045b4:	42ab      	cmp	r3, r5
 80045b6:	dc26      	bgt.n	8004606 <_printf_common+0x96>
 80045b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80045bc:	6822      	ldr	r2, [r4, #0]
 80045be:	3b00      	subs	r3, #0
 80045c0:	bf18      	it	ne
 80045c2:	2301      	movne	r3, #1
 80045c4:	0692      	lsls	r2, r2, #26
 80045c6:	d42b      	bmi.n	8004620 <_printf_common+0xb0>
 80045c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80045cc:	4641      	mov	r1, r8
 80045ce:	4638      	mov	r0, r7
 80045d0:	47c8      	blx	r9
 80045d2:	3001      	adds	r0, #1
 80045d4:	d01e      	beq.n	8004614 <_printf_common+0xa4>
 80045d6:	6823      	ldr	r3, [r4, #0]
 80045d8:	6922      	ldr	r2, [r4, #16]
 80045da:	f003 0306 	and.w	r3, r3, #6
 80045de:	2b04      	cmp	r3, #4
 80045e0:	bf02      	ittt	eq
 80045e2:	68e5      	ldreq	r5, [r4, #12]
 80045e4:	6833      	ldreq	r3, [r6, #0]
 80045e6:	1aed      	subeq	r5, r5, r3
 80045e8:	68a3      	ldr	r3, [r4, #8]
 80045ea:	bf0c      	ite	eq
 80045ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80045f0:	2500      	movne	r5, #0
 80045f2:	4293      	cmp	r3, r2
 80045f4:	bfc4      	itt	gt
 80045f6:	1a9b      	subgt	r3, r3, r2
 80045f8:	18ed      	addgt	r5, r5, r3
 80045fa:	2600      	movs	r6, #0
 80045fc:	341a      	adds	r4, #26
 80045fe:	42b5      	cmp	r5, r6
 8004600:	d11a      	bne.n	8004638 <_printf_common+0xc8>
 8004602:	2000      	movs	r0, #0
 8004604:	e008      	b.n	8004618 <_printf_common+0xa8>
 8004606:	2301      	movs	r3, #1
 8004608:	4652      	mov	r2, sl
 800460a:	4641      	mov	r1, r8
 800460c:	4638      	mov	r0, r7
 800460e:	47c8      	blx	r9
 8004610:	3001      	adds	r0, #1
 8004612:	d103      	bne.n	800461c <_printf_common+0xac>
 8004614:	f04f 30ff 	mov.w	r0, #4294967295
 8004618:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800461c:	3501      	adds	r5, #1
 800461e:	e7c6      	b.n	80045ae <_printf_common+0x3e>
 8004620:	18e1      	adds	r1, r4, r3
 8004622:	1c5a      	adds	r2, r3, #1
 8004624:	2030      	movs	r0, #48	@ 0x30
 8004626:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800462a:	4422      	add	r2, r4
 800462c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004630:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004634:	3302      	adds	r3, #2
 8004636:	e7c7      	b.n	80045c8 <_printf_common+0x58>
 8004638:	2301      	movs	r3, #1
 800463a:	4622      	mov	r2, r4
 800463c:	4641      	mov	r1, r8
 800463e:	4638      	mov	r0, r7
 8004640:	47c8      	blx	r9
 8004642:	3001      	adds	r0, #1
 8004644:	d0e6      	beq.n	8004614 <_printf_common+0xa4>
 8004646:	3601      	adds	r6, #1
 8004648:	e7d9      	b.n	80045fe <_printf_common+0x8e>
	...

0800464c <_printf_i>:
 800464c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004650:	7e0f      	ldrb	r7, [r1, #24]
 8004652:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004654:	2f78      	cmp	r7, #120	@ 0x78
 8004656:	4691      	mov	r9, r2
 8004658:	4680      	mov	r8, r0
 800465a:	460c      	mov	r4, r1
 800465c:	469a      	mov	sl, r3
 800465e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004662:	d807      	bhi.n	8004674 <_printf_i+0x28>
 8004664:	2f62      	cmp	r7, #98	@ 0x62
 8004666:	d80a      	bhi.n	800467e <_printf_i+0x32>
 8004668:	2f00      	cmp	r7, #0
 800466a:	f000 80d2 	beq.w	8004812 <_printf_i+0x1c6>
 800466e:	2f58      	cmp	r7, #88	@ 0x58
 8004670:	f000 80b9 	beq.w	80047e6 <_printf_i+0x19a>
 8004674:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004678:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800467c:	e03a      	b.n	80046f4 <_printf_i+0xa8>
 800467e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004682:	2b15      	cmp	r3, #21
 8004684:	d8f6      	bhi.n	8004674 <_printf_i+0x28>
 8004686:	a101      	add	r1, pc, #4	@ (adr r1, 800468c <_printf_i+0x40>)
 8004688:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800468c:	080046e5 	.word	0x080046e5
 8004690:	080046f9 	.word	0x080046f9
 8004694:	08004675 	.word	0x08004675
 8004698:	08004675 	.word	0x08004675
 800469c:	08004675 	.word	0x08004675
 80046a0:	08004675 	.word	0x08004675
 80046a4:	080046f9 	.word	0x080046f9
 80046a8:	08004675 	.word	0x08004675
 80046ac:	08004675 	.word	0x08004675
 80046b0:	08004675 	.word	0x08004675
 80046b4:	08004675 	.word	0x08004675
 80046b8:	080047f9 	.word	0x080047f9
 80046bc:	08004723 	.word	0x08004723
 80046c0:	080047b3 	.word	0x080047b3
 80046c4:	08004675 	.word	0x08004675
 80046c8:	08004675 	.word	0x08004675
 80046cc:	0800481b 	.word	0x0800481b
 80046d0:	08004675 	.word	0x08004675
 80046d4:	08004723 	.word	0x08004723
 80046d8:	08004675 	.word	0x08004675
 80046dc:	08004675 	.word	0x08004675
 80046e0:	080047bb 	.word	0x080047bb
 80046e4:	6833      	ldr	r3, [r6, #0]
 80046e6:	1d1a      	adds	r2, r3, #4
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	6032      	str	r2, [r6, #0]
 80046ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80046f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80046f4:	2301      	movs	r3, #1
 80046f6:	e09d      	b.n	8004834 <_printf_i+0x1e8>
 80046f8:	6833      	ldr	r3, [r6, #0]
 80046fa:	6820      	ldr	r0, [r4, #0]
 80046fc:	1d19      	adds	r1, r3, #4
 80046fe:	6031      	str	r1, [r6, #0]
 8004700:	0606      	lsls	r6, r0, #24
 8004702:	d501      	bpl.n	8004708 <_printf_i+0xbc>
 8004704:	681d      	ldr	r5, [r3, #0]
 8004706:	e003      	b.n	8004710 <_printf_i+0xc4>
 8004708:	0645      	lsls	r5, r0, #25
 800470a:	d5fb      	bpl.n	8004704 <_printf_i+0xb8>
 800470c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004710:	2d00      	cmp	r5, #0
 8004712:	da03      	bge.n	800471c <_printf_i+0xd0>
 8004714:	232d      	movs	r3, #45	@ 0x2d
 8004716:	426d      	negs	r5, r5
 8004718:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800471c:	4859      	ldr	r0, [pc, #356]	@ (8004884 <_printf_i+0x238>)
 800471e:	230a      	movs	r3, #10
 8004720:	e011      	b.n	8004746 <_printf_i+0xfa>
 8004722:	6821      	ldr	r1, [r4, #0]
 8004724:	6833      	ldr	r3, [r6, #0]
 8004726:	0608      	lsls	r0, r1, #24
 8004728:	f853 5b04 	ldr.w	r5, [r3], #4
 800472c:	d402      	bmi.n	8004734 <_printf_i+0xe8>
 800472e:	0649      	lsls	r1, r1, #25
 8004730:	bf48      	it	mi
 8004732:	b2ad      	uxthmi	r5, r5
 8004734:	2f6f      	cmp	r7, #111	@ 0x6f
 8004736:	4853      	ldr	r0, [pc, #332]	@ (8004884 <_printf_i+0x238>)
 8004738:	6033      	str	r3, [r6, #0]
 800473a:	bf14      	ite	ne
 800473c:	230a      	movne	r3, #10
 800473e:	2308      	moveq	r3, #8
 8004740:	2100      	movs	r1, #0
 8004742:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004746:	6866      	ldr	r6, [r4, #4]
 8004748:	60a6      	str	r6, [r4, #8]
 800474a:	2e00      	cmp	r6, #0
 800474c:	bfa2      	ittt	ge
 800474e:	6821      	ldrge	r1, [r4, #0]
 8004750:	f021 0104 	bicge.w	r1, r1, #4
 8004754:	6021      	strge	r1, [r4, #0]
 8004756:	b90d      	cbnz	r5, 800475c <_printf_i+0x110>
 8004758:	2e00      	cmp	r6, #0
 800475a:	d04b      	beq.n	80047f4 <_printf_i+0x1a8>
 800475c:	4616      	mov	r6, r2
 800475e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004762:	fb03 5711 	mls	r7, r3, r1, r5
 8004766:	5dc7      	ldrb	r7, [r0, r7]
 8004768:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800476c:	462f      	mov	r7, r5
 800476e:	42bb      	cmp	r3, r7
 8004770:	460d      	mov	r5, r1
 8004772:	d9f4      	bls.n	800475e <_printf_i+0x112>
 8004774:	2b08      	cmp	r3, #8
 8004776:	d10b      	bne.n	8004790 <_printf_i+0x144>
 8004778:	6823      	ldr	r3, [r4, #0]
 800477a:	07df      	lsls	r7, r3, #31
 800477c:	d508      	bpl.n	8004790 <_printf_i+0x144>
 800477e:	6923      	ldr	r3, [r4, #16]
 8004780:	6861      	ldr	r1, [r4, #4]
 8004782:	4299      	cmp	r1, r3
 8004784:	bfde      	ittt	le
 8004786:	2330      	movle	r3, #48	@ 0x30
 8004788:	f806 3c01 	strble.w	r3, [r6, #-1]
 800478c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004790:	1b92      	subs	r2, r2, r6
 8004792:	6122      	str	r2, [r4, #16]
 8004794:	f8cd a000 	str.w	sl, [sp]
 8004798:	464b      	mov	r3, r9
 800479a:	aa03      	add	r2, sp, #12
 800479c:	4621      	mov	r1, r4
 800479e:	4640      	mov	r0, r8
 80047a0:	f7ff fee6 	bl	8004570 <_printf_common>
 80047a4:	3001      	adds	r0, #1
 80047a6:	d14a      	bne.n	800483e <_printf_i+0x1f2>
 80047a8:	f04f 30ff 	mov.w	r0, #4294967295
 80047ac:	b004      	add	sp, #16
 80047ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047b2:	6823      	ldr	r3, [r4, #0]
 80047b4:	f043 0320 	orr.w	r3, r3, #32
 80047b8:	6023      	str	r3, [r4, #0]
 80047ba:	4833      	ldr	r0, [pc, #204]	@ (8004888 <_printf_i+0x23c>)
 80047bc:	2778      	movs	r7, #120	@ 0x78
 80047be:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80047c2:	6823      	ldr	r3, [r4, #0]
 80047c4:	6831      	ldr	r1, [r6, #0]
 80047c6:	061f      	lsls	r7, r3, #24
 80047c8:	f851 5b04 	ldr.w	r5, [r1], #4
 80047cc:	d402      	bmi.n	80047d4 <_printf_i+0x188>
 80047ce:	065f      	lsls	r7, r3, #25
 80047d0:	bf48      	it	mi
 80047d2:	b2ad      	uxthmi	r5, r5
 80047d4:	6031      	str	r1, [r6, #0]
 80047d6:	07d9      	lsls	r1, r3, #31
 80047d8:	bf44      	itt	mi
 80047da:	f043 0320 	orrmi.w	r3, r3, #32
 80047de:	6023      	strmi	r3, [r4, #0]
 80047e0:	b11d      	cbz	r5, 80047ea <_printf_i+0x19e>
 80047e2:	2310      	movs	r3, #16
 80047e4:	e7ac      	b.n	8004740 <_printf_i+0xf4>
 80047e6:	4827      	ldr	r0, [pc, #156]	@ (8004884 <_printf_i+0x238>)
 80047e8:	e7e9      	b.n	80047be <_printf_i+0x172>
 80047ea:	6823      	ldr	r3, [r4, #0]
 80047ec:	f023 0320 	bic.w	r3, r3, #32
 80047f0:	6023      	str	r3, [r4, #0]
 80047f2:	e7f6      	b.n	80047e2 <_printf_i+0x196>
 80047f4:	4616      	mov	r6, r2
 80047f6:	e7bd      	b.n	8004774 <_printf_i+0x128>
 80047f8:	6833      	ldr	r3, [r6, #0]
 80047fa:	6825      	ldr	r5, [r4, #0]
 80047fc:	6961      	ldr	r1, [r4, #20]
 80047fe:	1d18      	adds	r0, r3, #4
 8004800:	6030      	str	r0, [r6, #0]
 8004802:	062e      	lsls	r6, r5, #24
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	d501      	bpl.n	800480c <_printf_i+0x1c0>
 8004808:	6019      	str	r1, [r3, #0]
 800480a:	e002      	b.n	8004812 <_printf_i+0x1c6>
 800480c:	0668      	lsls	r0, r5, #25
 800480e:	d5fb      	bpl.n	8004808 <_printf_i+0x1bc>
 8004810:	8019      	strh	r1, [r3, #0]
 8004812:	2300      	movs	r3, #0
 8004814:	6123      	str	r3, [r4, #16]
 8004816:	4616      	mov	r6, r2
 8004818:	e7bc      	b.n	8004794 <_printf_i+0x148>
 800481a:	6833      	ldr	r3, [r6, #0]
 800481c:	1d1a      	adds	r2, r3, #4
 800481e:	6032      	str	r2, [r6, #0]
 8004820:	681e      	ldr	r6, [r3, #0]
 8004822:	6862      	ldr	r2, [r4, #4]
 8004824:	2100      	movs	r1, #0
 8004826:	4630      	mov	r0, r6
 8004828:	f7fb fcd2 	bl	80001d0 <memchr>
 800482c:	b108      	cbz	r0, 8004832 <_printf_i+0x1e6>
 800482e:	1b80      	subs	r0, r0, r6
 8004830:	6060      	str	r0, [r4, #4]
 8004832:	6863      	ldr	r3, [r4, #4]
 8004834:	6123      	str	r3, [r4, #16]
 8004836:	2300      	movs	r3, #0
 8004838:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800483c:	e7aa      	b.n	8004794 <_printf_i+0x148>
 800483e:	6923      	ldr	r3, [r4, #16]
 8004840:	4632      	mov	r2, r6
 8004842:	4649      	mov	r1, r9
 8004844:	4640      	mov	r0, r8
 8004846:	47d0      	blx	sl
 8004848:	3001      	adds	r0, #1
 800484a:	d0ad      	beq.n	80047a8 <_printf_i+0x15c>
 800484c:	6823      	ldr	r3, [r4, #0]
 800484e:	079b      	lsls	r3, r3, #30
 8004850:	d413      	bmi.n	800487a <_printf_i+0x22e>
 8004852:	68e0      	ldr	r0, [r4, #12]
 8004854:	9b03      	ldr	r3, [sp, #12]
 8004856:	4298      	cmp	r0, r3
 8004858:	bfb8      	it	lt
 800485a:	4618      	movlt	r0, r3
 800485c:	e7a6      	b.n	80047ac <_printf_i+0x160>
 800485e:	2301      	movs	r3, #1
 8004860:	4632      	mov	r2, r6
 8004862:	4649      	mov	r1, r9
 8004864:	4640      	mov	r0, r8
 8004866:	47d0      	blx	sl
 8004868:	3001      	adds	r0, #1
 800486a:	d09d      	beq.n	80047a8 <_printf_i+0x15c>
 800486c:	3501      	adds	r5, #1
 800486e:	68e3      	ldr	r3, [r4, #12]
 8004870:	9903      	ldr	r1, [sp, #12]
 8004872:	1a5b      	subs	r3, r3, r1
 8004874:	42ab      	cmp	r3, r5
 8004876:	dcf2      	bgt.n	800485e <_printf_i+0x212>
 8004878:	e7eb      	b.n	8004852 <_printf_i+0x206>
 800487a:	2500      	movs	r5, #0
 800487c:	f104 0619 	add.w	r6, r4, #25
 8004880:	e7f5      	b.n	800486e <_printf_i+0x222>
 8004882:	bf00      	nop
 8004884:	080093b8 	.word	0x080093b8
 8004888:	080093c9 	.word	0x080093c9

0800488c <_scanf_float>:
 800488c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004890:	b087      	sub	sp, #28
 8004892:	4617      	mov	r7, r2
 8004894:	9303      	str	r3, [sp, #12]
 8004896:	688b      	ldr	r3, [r1, #8]
 8004898:	1e5a      	subs	r2, r3, #1
 800489a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800489e:	bf81      	itttt	hi
 80048a0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80048a4:	eb03 0b05 	addhi.w	fp, r3, r5
 80048a8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80048ac:	608b      	strhi	r3, [r1, #8]
 80048ae:	680b      	ldr	r3, [r1, #0]
 80048b0:	460a      	mov	r2, r1
 80048b2:	f04f 0500 	mov.w	r5, #0
 80048b6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80048ba:	f842 3b1c 	str.w	r3, [r2], #28
 80048be:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80048c2:	4680      	mov	r8, r0
 80048c4:	460c      	mov	r4, r1
 80048c6:	bf98      	it	ls
 80048c8:	f04f 0b00 	movls.w	fp, #0
 80048cc:	9201      	str	r2, [sp, #4]
 80048ce:	4616      	mov	r6, r2
 80048d0:	46aa      	mov	sl, r5
 80048d2:	46a9      	mov	r9, r5
 80048d4:	9502      	str	r5, [sp, #8]
 80048d6:	68a2      	ldr	r2, [r4, #8]
 80048d8:	b152      	cbz	r2, 80048f0 <_scanf_float+0x64>
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	781b      	ldrb	r3, [r3, #0]
 80048de:	2b4e      	cmp	r3, #78	@ 0x4e
 80048e0:	d864      	bhi.n	80049ac <_scanf_float+0x120>
 80048e2:	2b40      	cmp	r3, #64	@ 0x40
 80048e4:	d83c      	bhi.n	8004960 <_scanf_float+0xd4>
 80048e6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80048ea:	b2c8      	uxtb	r0, r1
 80048ec:	280e      	cmp	r0, #14
 80048ee:	d93a      	bls.n	8004966 <_scanf_float+0xda>
 80048f0:	f1b9 0f00 	cmp.w	r9, #0
 80048f4:	d003      	beq.n	80048fe <_scanf_float+0x72>
 80048f6:	6823      	ldr	r3, [r4, #0]
 80048f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048fc:	6023      	str	r3, [r4, #0]
 80048fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004902:	f1ba 0f01 	cmp.w	sl, #1
 8004906:	f200 8117 	bhi.w	8004b38 <_scanf_float+0x2ac>
 800490a:	9b01      	ldr	r3, [sp, #4]
 800490c:	429e      	cmp	r6, r3
 800490e:	f200 8108 	bhi.w	8004b22 <_scanf_float+0x296>
 8004912:	2001      	movs	r0, #1
 8004914:	b007      	add	sp, #28
 8004916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800491a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800491e:	2a0d      	cmp	r2, #13
 8004920:	d8e6      	bhi.n	80048f0 <_scanf_float+0x64>
 8004922:	a101      	add	r1, pc, #4	@ (adr r1, 8004928 <_scanf_float+0x9c>)
 8004924:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004928:	08004a6f 	.word	0x08004a6f
 800492c:	080048f1 	.word	0x080048f1
 8004930:	080048f1 	.word	0x080048f1
 8004934:	080048f1 	.word	0x080048f1
 8004938:	08004acf 	.word	0x08004acf
 800493c:	08004aa7 	.word	0x08004aa7
 8004940:	080048f1 	.word	0x080048f1
 8004944:	080048f1 	.word	0x080048f1
 8004948:	08004a7d 	.word	0x08004a7d
 800494c:	080048f1 	.word	0x080048f1
 8004950:	080048f1 	.word	0x080048f1
 8004954:	080048f1 	.word	0x080048f1
 8004958:	080048f1 	.word	0x080048f1
 800495c:	08004a35 	.word	0x08004a35
 8004960:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004964:	e7db      	b.n	800491e <_scanf_float+0x92>
 8004966:	290e      	cmp	r1, #14
 8004968:	d8c2      	bhi.n	80048f0 <_scanf_float+0x64>
 800496a:	a001      	add	r0, pc, #4	@ (adr r0, 8004970 <_scanf_float+0xe4>)
 800496c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004970:	08004a25 	.word	0x08004a25
 8004974:	080048f1 	.word	0x080048f1
 8004978:	08004a25 	.word	0x08004a25
 800497c:	08004abb 	.word	0x08004abb
 8004980:	080048f1 	.word	0x080048f1
 8004984:	080049cd 	.word	0x080049cd
 8004988:	08004a0b 	.word	0x08004a0b
 800498c:	08004a0b 	.word	0x08004a0b
 8004990:	08004a0b 	.word	0x08004a0b
 8004994:	08004a0b 	.word	0x08004a0b
 8004998:	08004a0b 	.word	0x08004a0b
 800499c:	08004a0b 	.word	0x08004a0b
 80049a0:	08004a0b 	.word	0x08004a0b
 80049a4:	08004a0b 	.word	0x08004a0b
 80049a8:	08004a0b 	.word	0x08004a0b
 80049ac:	2b6e      	cmp	r3, #110	@ 0x6e
 80049ae:	d809      	bhi.n	80049c4 <_scanf_float+0x138>
 80049b0:	2b60      	cmp	r3, #96	@ 0x60
 80049b2:	d8b2      	bhi.n	800491a <_scanf_float+0x8e>
 80049b4:	2b54      	cmp	r3, #84	@ 0x54
 80049b6:	d07b      	beq.n	8004ab0 <_scanf_float+0x224>
 80049b8:	2b59      	cmp	r3, #89	@ 0x59
 80049ba:	d199      	bne.n	80048f0 <_scanf_float+0x64>
 80049bc:	2d07      	cmp	r5, #7
 80049be:	d197      	bne.n	80048f0 <_scanf_float+0x64>
 80049c0:	2508      	movs	r5, #8
 80049c2:	e02c      	b.n	8004a1e <_scanf_float+0x192>
 80049c4:	2b74      	cmp	r3, #116	@ 0x74
 80049c6:	d073      	beq.n	8004ab0 <_scanf_float+0x224>
 80049c8:	2b79      	cmp	r3, #121	@ 0x79
 80049ca:	e7f6      	b.n	80049ba <_scanf_float+0x12e>
 80049cc:	6821      	ldr	r1, [r4, #0]
 80049ce:	05c8      	lsls	r0, r1, #23
 80049d0:	d51b      	bpl.n	8004a0a <_scanf_float+0x17e>
 80049d2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80049d6:	6021      	str	r1, [r4, #0]
 80049d8:	f109 0901 	add.w	r9, r9, #1
 80049dc:	f1bb 0f00 	cmp.w	fp, #0
 80049e0:	d003      	beq.n	80049ea <_scanf_float+0x15e>
 80049e2:	3201      	adds	r2, #1
 80049e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80049e8:	60a2      	str	r2, [r4, #8]
 80049ea:	68a3      	ldr	r3, [r4, #8]
 80049ec:	3b01      	subs	r3, #1
 80049ee:	60a3      	str	r3, [r4, #8]
 80049f0:	6923      	ldr	r3, [r4, #16]
 80049f2:	3301      	adds	r3, #1
 80049f4:	6123      	str	r3, [r4, #16]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	3b01      	subs	r3, #1
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	607b      	str	r3, [r7, #4]
 80049fe:	f340 8087 	ble.w	8004b10 <_scanf_float+0x284>
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	3301      	adds	r3, #1
 8004a06:	603b      	str	r3, [r7, #0]
 8004a08:	e765      	b.n	80048d6 <_scanf_float+0x4a>
 8004a0a:	eb1a 0105 	adds.w	r1, sl, r5
 8004a0e:	f47f af6f 	bne.w	80048f0 <_scanf_float+0x64>
 8004a12:	6822      	ldr	r2, [r4, #0]
 8004a14:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004a18:	6022      	str	r2, [r4, #0]
 8004a1a:	460d      	mov	r5, r1
 8004a1c:	468a      	mov	sl, r1
 8004a1e:	f806 3b01 	strb.w	r3, [r6], #1
 8004a22:	e7e2      	b.n	80049ea <_scanf_float+0x15e>
 8004a24:	6822      	ldr	r2, [r4, #0]
 8004a26:	0610      	lsls	r0, r2, #24
 8004a28:	f57f af62 	bpl.w	80048f0 <_scanf_float+0x64>
 8004a2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004a30:	6022      	str	r2, [r4, #0]
 8004a32:	e7f4      	b.n	8004a1e <_scanf_float+0x192>
 8004a34:	f1ba 0f00 	cmp.w	sl, #0
 8004a38:	d10e      	bne.n	8004a58 <_scanf_float+0x1cc>
 8004a3a:	f1b9 0f00 	cmp.w	r9, #0
 8004a3e:	d10e      	bne.n	8004a5e <_scanf_float+0x1d2>
 8004a40:	6822      	ldr	r2, [r4, #0]
 8004a42:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004a46:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004a4a:	d108      	bne.n	8004a5e <_scanf_float+0x1d2>
 8004a4c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004a50:	6022      	str	r2, [r4, #0]
 8004a52:	f04f 0a01 	mov.w	sl, #1
 8004a56:	e7e2      	b.n	8004a1e <_scanf_float+0x192>
 8004a58:	f1ba 0f02 	cmp.w	sl, #2
 8004a5c:	d055      	beq.n	8004b0a <_scanf_float+0x27e>
 8004a5e:	2d01      	cmp	r5, #1
 8004a60:	d002      	beq.n	8004a68 <_scanf_float+0x1dc>
 8004a62:	2d04      	cmp	r5, #4
 8004a64:	f47f af44 	bne.w	80048f0 <_scanf_float+0x64>
 8004a68:	3501      	adds	r5, #1
 8004a6a:	b2ed      	uxtb	r5, r5
 8004a6c:	e7d7      	b.n	8004a1e <_scanf_float+0x192>
 8004a6e:	f1ba 0f01 	cmp.w	sl, #1
 8004a72:	f47f af3d 	bne.w	80048f0 <_scanf_float+0x64>
 8004a76:	f04f 0a02 	mov.w	sl, #2
 8004a7a:	e7d0      	b.n	8004a1e <_scanf_float+0x192>
 8004a7c:	b97d      	cbnz	r5, 8004a9e <_scanf_float+0x212>
 8004a7e:	f1b9 0f00 	cmp.w	r9, #0
 8004a82:	f47f af38 	bne.w	80048f6 <_scanf_float+0x6a>
 8004a86:	6822      	ldr	r2, [r4, #0]
 8004a88:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004a8c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004a90:	f040 8108 	bne.w	8004ca4 <_scanf_float+0x418>
 8004a94:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004a98:	6022      	str	r2, [r4, #0]
 8004a9a:	2501      	movs	r5, #1
 8004a9c:	e7bf      	b.n	8004a1e <_scanf_float+0x192>
 8004a9e:	2d03      	cmp	r5, #3
 8004aa0:	d0e2      	beq.n	8004a68 <_scanf_float+0x1dc>
 8004aa2:	2d05      	cmp	r5, #5
 8004aa4:	e7de      	b.n	8004a64 <_scanf_float+0x1d8>
 8004aa6:	2d02      	cmp	r5, #2
 8004aa8:	f47f af22 	bne.w	80048f0 <_scanf_float+0x64>
 8004aac:	2503      	movs	r5, #3
 8004aae:	e7b6      	b.n	8004a1e <_scanf_float+0x192>
 8004ab0:	2d06      	cmp	r5, #6
 8004ab2:	f47f af1d 	bne.w	80048f0 <_scanf_float+0x64>
 8004ab6:	2507      	movs	r5, #7
 8004ab8:	e7b1      	b.n	8004a1e <_scanf_float+0x192>
 8004aba:	6822      	ldr	r2, [r4, #0]
 8004abc:	0591      	lsls	r1, r2, #22
 8004abe:	f57f af17 	bpl.w	80048f0 <_scanf_float+0x64>
 8004ac2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004ac6:	6022      	str	r2, [r4, #0]
 8004ac8:	f8cd 9008 	str.w	r9, [sp, #8]
 8004acc:	e7a7      	b.n	8004a1e <_scanf_float+0x192>
 8004ace:	6822      	ldr	r2, [r4, #0]
 8004ad0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004ad4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004ad8:	d006      	beq.n	8004ae8 <_scanf_float+0x25c>
 8004ada:	0550      	lsls	r0, r2, #21
 8004adc:	f57f af08 	bpl.w	80048f0 <_scanf_float+0x64>
 8004ae0:	f1b9 0f00 	cmp.w	r9, #0
 8004ae4:	f000 80de 	beq.w	8004ca4 <_scanf_float+0x418>
 8004ae8:	0591      	lsls	r1, r2, #22
 8004aea:	bf58      	it	pl
 8004aec:	9902      	ldrpl	r1, [sp, #8]
 8004aee:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004af2:	bf58      	it	pl
 8004af4:	eba9 0101 	subpl.w	r1, r9, r1
 8004af8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004afc:	bf58      	it	pl
 8004afe:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004b02:	6022      	str	r2, [r4, #0]
 8004b04:	f04f 0900 	mov.w	r9, #0
 8004b08:	e789      	b.n	8004a1e <_scanf_float+0x192>
 8004b0a:	f04f 0a03 	mov.w	sl, #3
 8004b0e:	e786      	b.n	8004a1e <_scanf_float+0x192>
 8004b10:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004b14:	4639      	mov	r1, r7
 8004b16:	4640      	mov	r0, r8
 8004b18:	4798      	blx	r3
 8004b1a:	2800      	cmp	r0, #0
 8004b1c:	f43f aedb 	beq.w	80048d6 <_scanf_float+0x4a>
 8004b20:	e6e6      	b.n	80048f0 <_scanf_float+0x64>
 8004b22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004b26:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004b2a:	463a      	mov	r2, r7
 8004b2c:	4640      	mov	r0, r8
 8004b2e:	4798      	blx	r3
 8004b30:	6923      	ldr	r3, [r4, #16]
 8004b32:	3b01      	subs	r3, #1
 8004b34:	6123      	str	r3, [r4, #16]
 8004b36:	e6e8      	b.n	800490a <_scanf_float+0x7e>
 8004b38:	1e6b      	subs	r3, r5, #1
 8004b3a:	2b06      	cmp	r3, #6
 8004b3c:	d824      	bhi.n	8004b88 <_scanf_float+0x2fc>
 8004b3e:	2d02      	cmp	r5, #2
 8004b40:	d836      	bhi.n	8004bb0 <_scanf_float+0x324>
 8004b42:	9b01      	ldr	r3, [sp, #4]
 8004b44:	429e      	cmp	r6, r3
 8004b46:	f67f aee4 	bls.w	8004912 <_scanf_float+0x86>
 8004b4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004b4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004b52:	463a      	mov	r2, r7
 8004b54:	4640      	mov	r0, r8
 8004b56:	4798      	blx	r3
 8004b58:	6923      	ldr	r3, [r4, #16]
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	6123      	str	r3, [r4, #16]
 8004b5e:	e7f0      	b.n	8004b42 <_scanf_float+0x2b6>
 8004b60:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004b64:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004b68:	463a      	mov	r2, r7
 8004b6a:	4640      	mov	r0, r8
 8004b6c:	4798      	blx	r3
 8004b6e:	6923      	ldr	r3, [r4, #16]
 8004b70:	3b01      	subs	r3, #1
 8004b72:	6123      	str	r3, [r4, #16]
 8004b74:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004b78:	fa5f fa8a 	uxtb.w	sl, sl
 8004b7c:	f1ba 0f02 	cmp.w	sl, #2
 8004b80:	d1ee      	bne.n	8004b60 <_scanf_float+0x2d4>
 8004b82:	3d03      	subs	r5, #3
 8004b84:	b2ed      	uxtb	r5, r5
 8004b86:	1b76      	subs	r6, r6, r5
 8004b88:	6823      	ldr	r3, [r4, #0]
 8004b8a:	05da      	lsls	r2, r3, #23
 8004b8c:	d530      	bpl.n	8004bf0 <_scanf_float+0x364>
 8004b8e:	055b      	lsls	r3, r3, #21
 8004b90:	d511      	bpl.n	8004bb6 <_scanf_float+0x32a>
 8004b92:	9b01      	ldr	r3, [sp, #4]
 8004b94:	429e      	cmp	r6, r3
 8004b96:	f67f aebc 	bls.w	8004912 <_scanf_float+0x86>
 8004b9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004b9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004ba2:	463a      	mov	r2, r7
 8004ba4:	4640      	mov	r0, r8
 8004ba6:	4798      	blx	r3
 8004ba8:	6923      	ldr	r3, [r4, #16]
 8004baa:	3b01      	subs	r3, #1
 8004bac:	6123      	str	r3, [r4, #16]
 8004bae:	e7f0      	b.n	8004b92 <_scanf_float+0x306>
 8004bb0:	46aa      	mov	sl, r5
 8004bb2:	46b3      	mov	fp, r6
 8004bb4:	e7de      	b.n	8004b74 <_scanf_float+0x2e8>
 8004bb6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004bba:	6923      	ldr	r3, [r4, #16]
 8004bbc:	2965      	cmp	r1, #101	@ 0x65
 8004bbe:	f103 33ff 	add.w	r3, r3, #4294967295
 8004bc2:	f106 35ff 	add.w	r5, r6, #4294967295
 8004bc6:	6123      	str	r3, [r4, #16]
 8004bc8:	d00c      	beq.n	8004be4 <_scanf_float+0x358>
 8004bca:	2945      	cmp	r1, #69	@ 0x45
 8004bcc:	d00a      	beq.n	8004be4 <_scanf_float+0x358>
 8004bce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004bd2:	463a      	mov	r2, r7
 8004bd4:	4640      	mov	r0, r8
 8004bd6:	4798      	blx	r3
 8004bd8:	6923      	ldr	r3, [r4, #16]
 8004bda:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004bde:	3b01      	subs	r3, #1
 8004be0:	1eb5      	subs	r5, r6, #2
 8004be2:	6123      	str	r3, [r4, #16]
 8004be4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004be8:	463a      	mov	r2, r7
 8004bea:	4640      	mov	r0, r8
 8004bec:	4798      	blx	r3
 8004bee:	462e      	mov	r6, r5
 8004bf0:	6822      	ldr	r2, [r4, #0]
 8004bf2:	f012 0210 	ands.w	r2, r2, #16
 8004bf6:	d001      	beq.n	8004bfc <_scanf_float+0x370>
 8004bf8:	2000      	movs	r0, #0
 8004bfa:	e68b      	b.n	8004914 <_scanf_float+0x88>
 8004bfc:	7032      	strb	r2, [r6, #0]
 8004bfe:	6823      	ldr	r3, [r4, #0]
 8004c00:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004c04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c08:	d11c      	bne.n	8004c44 <_scanf_float+0x3b8>
 8004c0a:	9b02      	ldr	r3, [sp, #8]
 8004c0c:	454b      	cmp	r3, r9
 8004c0e:	eba3 0209 	sub.w	r2, r3, r9
 8004c12:	d123      	bne.n	8004c5c <_scanf_float+0x3d0>
 8004c14:	9901      	ldr	r1, [sp, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	4640      	mov	r0, r8
 8004c1a:	f002 fdc1 	bl	80077a0 <_strtod_r>
 8004c1e:	9b03      	ldr	r3, [sp, #12]
 8004c20:	6821      	ldr	r1, [r4, #0]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f011 0f02 	tst.w	r1, #2
 8004c28:	ec57 6b10 	vmov	r6, r7, d0
 8004c2c:	f103 0204 	add.w	r2, r3, #4
 8004c30:	d01f      	beq.n	8004c72 <_scanf_float+0x3e6>
 8004c32:	9903      	ldr	r1, [sp, #12]
 8004c34:	600a      	str	r2, [r1, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	e9c3 6700 	strd	r6, r7, [r3]
 8004c3c:	68e3      	ldr	r3, [r4, #12]
 8004c3e:	3301      	adds	r3, #1
 8004c40:	60e3      	str	r3, [r4, #12]
 8004c42:	e7d9      	b.n	8004bf8 <_scanf_float+0x36c>
 8004c44:	9b04      	ldr	r3, [sp, #16]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d0e4      	beq.n	8004c14 <_scanf_float+0x388>
 8004c4a:	9905      	ldr	r1, [sp, #20]
 8004c4c:	230a      	movs	r3, #10
 8004c4e:	3101      	adds	r1, #1
 8004c50:	4640      	mov	r0, r8
 8004c52:	f002 fe25 	bl	80078a0 <_strtol_r>
 8004c56:	9b04      	ldr	r3, [sp, #16]
 8004c58:	9e05      	ldr	r6, [sp, #20]
 8004c5a:	1ac2      	subs	r2, r0, r3
 8004c5c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004c60:	429e      	cmp	r6, r3
 8004c62:	bf28      	it	cs
 8004c64:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004c68:	4910      	ldr	r1, [pc, #64]	@ (8004cac <_scanf_float+0x420>)
 8004c6a:	4630      	mov	r0, r6
 8004c6c:	f000 fa1a 	bl	80050a4 <siprintf>
 8004c70:	e7d0      	b.n	8004c14 <_scanf_float+0x388>
 8004c72:	f011 0f04 	tst.w	r1, #4
 8004c76:	9903      	ldr	r1, [sp, #12]
 8004c78:	600a      	str	r2, [r1, #0]
 8004c7a:	d1dc      	bne.n	8004c36 <_scanf_float+0x3aa>
 8004c7c:	681d      	ldr	r5, [r3, #0]
 8004c7e:	4632      	mov	r2, r6
 8004c80:	463b      	mov	r3, r7
 8004c82:	4630      	mov	r0, r6
 8004c84:	4639      	mov	r1, r7
 8004c86:	f7fb ff51 	bl	8000b2c <__aeabi_dcmpun>
 8004c8a:	b128      	cbz	r0, 8004c98 <_scanf_float+0x40c>
 8004c8c:	4808      	ldr	r0, [pc, #32]	@ (8004cb0 <_scanf_float+0x424>)
 8004c8e:	f000 fb81 	bl	8005394 <nanf>
 8004c92:	ed85 0a00 	vstr	s0, [r5]
 8004c96:	e7d1      	b.n	8004c3c <_scanf_float+0x3b0>
 8004c98:	4630      	mov	r0, r6
 8004c9a:	4639      	mov	r1, r7
 8004c9c:	f7fb ffa4 	bl	8000be8 <__aeabi_d2f>
 8004ca0:	6028      	str	r0, [r5, #0]
 8004ca2:	e7cb      	b.n	8004c3c <_scanf_float+0x3b0>
 8004ca4:	f04f 0900 	mov.w	r9, #0
 8004ca8:	e629      	b.n	80048fe <_scanf_float+0x72>
 8004caa:	bf00      	nop
 8004cac:	080093da 	.word	0x080093da
 8004cb0:	08009790 	.word	0x08009790

08004cb4 <std>:
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	b510      	push	{r4, lr}
 8004cb8:	4604      	mov	r4, r0
 8004cba:	e9c0 3300 	strd	r3, r3, [r0]
 8004cbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004cc2:	6083      	str	r3, [r0, #8]
 8004cc4:	8181      	strh	r1, [r0, #12]
 8004cc6:	6643      	str	r3, [r0, #100]	@ 0x64
 8004cc8:	81c2      	strh	r2, [r0, #14]
 8004cca:	6183      	str	r3, [r0, #24]
 8004ccc:	4619      	mov	r1, r3
 8004cce:	2208      	movs	r2, #8
 8004cd0:	305c      	adds	r0, #92	@ 0x5c
 8004cd2:	f000 fadf 	bl	8005294 <memset>
 8004cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8004d0c <std+0x58>)
 8004cd8:	6263      	str	r3, [r4, #36]	@ 0x24
 8004cda:	4b0d      	ldr	r3, [pc, #52]	@ (8004d10 <std+0x5c>)
 8004cdc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004cde:	4b0d      	ldr	r3, [pc, #52]	@ (8004d14 <std+0x60>)
 8004ce0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8004d18 <std+0x64>)
 8004ce4:	6323      	str	r3, [r4, #48]	@ 0x30
 8004ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8004d1c <std+0x68>)
 8004ce8:	6224      	str	r4, [r4, #32]
 8004cea:	429c      	cmp	r4, r3
 8004cec:	d006      	beq.n	8004cfc <std+0x48>
 8004cee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004cf2:	4294      	cmp	r4, r2
 8004cf4:	d002      	beq.n	8004cfc <std+0x48>
 8004cf6:	33d0      	adds	r3, #208	@ 0xd0
 8004cf8:	429c      	cmp	r4, r3
 8004cfa:	d105      	bne.n	8004d08 <std+0x54>
 8004cfc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004d00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d04:	f000 bb42 	b.w	800538c <__retarget_lock_init_recursive>
 8004d08:	bd10      	pop	{r4, pc}
 8004d0a:	bf00      	nop
 8004d0c:	080050e5 	.word	0x080050e5
 8004d10:	08005107 	.word	0x08005107
 8004d14:	0800513f 	.word	0x0800513f
 8004d18:	08005163 	.word	0x08005163
 8004d1c:	20000284 	.word	0x20000284

08004d20 <stdio_exit_handler>:
 8004d20:	4a02      	ldr	r2, [pc, #8]	@ (8004d2c <stdio_exit_handler+0xc>)
 8004d22:	4903      	ldr	r1, [pc, #12]	@ (8004d30 <stdio_exit_handler+0x10>)
 8004d24:	4803      	ldr	r0, [pc, #12]	@ (8004d34 <stdio_exit_handler+0x14>)
 8004d26:	f000 b869 	b.w	8004dfc <_fwalk_sglue>
 8004d2a:	bf00      	nop
 8004d2c:	2000000c 	.word	0x2000000c
 8004d30:	080084dd 	.word	0x080084dd
 8004d34:	2000001c 	.word	0x2000001c

08004d38 <cleanup_stdio>:
 8004d38:	6841      	ldr	r1, [r0, #4]
 8004d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8004d6c <cleanup_stdio+0x34>)
 8004d3c:	4299      	cmp	r1, r3
 8004d3e:	b510      	push	{r4, lr}
 8004d40:	4604      	mov	r4, r0
 8004d42:	d001      	beq.n	8004d48 <cleanup_stdio+0x10>
 8004d44:	f003 fbca 	bl	80084dc <_fflush_r>
 8004d48:	68a1      	ldr	r1, [r4, #8]
 8004d4a:	4b09      	ldr	r3, [pc, #36]	@ (8004d70 <cleanup_stdio+0x38>)
 8004d4c:	4299      	cmp	r1, r3
 8004d4e:	d002      	beq.n	8004d56 <cleanup_stdio+0x1e>
 8004d50:	4620      	mov	r0, r4
 8004d52:	f003 fbc3 	bl	80084dc <_fflush_r>
 8004d56:	68e1      	ldr	r1, [r4, #12]
 8004d58:	4b06      	ldr	r3, [pc, #24]	@ (8004d74 <cleanup_stdio+0x3c>)
 8004d5a:	4299      	cmp	r1, r3
 8004d5c:	d004      	beq.n	8004d68 <cleanup_stdio+0x30>
 8004d5e:	4620      	mov	r0, r4
 8004d60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d64:	f003 bbba 	b.w	80084dc <_fflush_r>
 8004d68:	bd10      	pop	{r4, pc}
 8004d6a:	bf00      	nop
 8004d6c:	20000284 	.word	0x20000284
 8004d70:	200002ec 	.word	0x200002ec
 8004d74:	20000354 	.word	0x20000354

08004d78 <global_stdio_init.part.0>:
 8004d78:	b510      	push	{r4, lr}
 8004d7a:	4b0b      	ldr	r3, [pc, #44]	@ (8004da8 <global_stdio_init.part.0+0x30>)
 8004d7c:	4c0b      	ldr	r4, [pc, #44]	@ (8004dac <global_stdio_init.part.0+0x34>)
 8004d7e:	4a0c      	ldr	r2, [pc, #48]	@ (8004db0 <global_stdio_init.part.0+0x38>)
 8004d80:	601a      	str	r2, [r3, #0]
 8004d82:	4620      	mov	r0, r4
 8004d84:	2200      	movs	r2, #0
 8004d86:	2104      	movs	r1, #4
 8004d88:	f7ff ff94 	bl	8004cb4 <std>
 8004d8c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004d90:	2201      	movs	r2, #1
 8004d92:	2109      	movs	r1, #9
 8004d94:	f7ff ff8e 	bl	8004cb4 <std>
 8004d98:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004d9c:	2202      	movs	r2, #2
 8004d9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004da2:	2112      	movs	r1, #18
 8004da4:	f7ff bf86 	b.w	8004cb4 <std>
 8004da8:	200003bc 	.word	0x200003bc
 8004dac:	20000284 	.word	0x20000284
 8004db0:	08004d21 	.word	0x08004d21

08004db4 <__sfp_lock_acquire>:
 8004db4:	4801      	ldr	r0, [pc, #4]	@ (8004dbc <__sfp_lock_acquire+0x8>)
 8004db6:	f000 baea 	b.w	800538e <__retarget_lock_acquire_recursive>
 8004dba:	bf00      	nop
 8004dbc:	200003c5 	.word	0x200003c5

08004dc0 <__sfp_lock_release>:
 8004dc0:	4801      	ldr	r0, [pc, #4]	@ (8004dc8 <__sfp_lock_release+0x8>)
 8004dc2:	f000 bae5 	b.w	8005390 <__retarget_lock_release_recursive>
 8004dc6:	bf00      	nop
 8004dc8:	200003c5 	.word	0x200003c5

08004dcc <__sinit>:
 8004dcc:	b510      	push	{r4, lr}
 8004dce:	4604      	mov	r4, r0
 8004dd0:	f7ff fff0 	bl	8004db4 <__sfp_lock_acquire>
 8004dd4:	6a23      	ldr	r3, [r4, #32]
 8004dd6:	b11b      	cbz	r3, 8004de0 <__sinit+0x14>
 8004dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ddc:	f7ff bff0 	b.w	8004dc0 <__sfp_lock_release>
 8004de0:	4b04      	ldr	r3, [pc, #16]	@ (8004df4 <__sinit+0x28>)
 8004de2:	6223      	str	r3, [r4, #32]
 8004de4:	4b04      	ldr	r3, [pc, #16]	@ (8004df8 <__sinit+0x2c>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d1f5      	bne.n	8004dd8 <__sinit+0xc>
 8004dec:	f7ff ffc4 	bl	8004d78 <global_stdio_init.part.0>
 8004df0:	e7f2      	b.n	8004dd8 <__sinit+0xc>
 8004df2:	bf00      	nop
 8004df4:	08004d39 	.word	0x08004d39
 8004df8:	200003bc 	.word	0x200003bc

08004dfc <_fwalk_sglue>:
 8004dfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e00:	4607      	mov	r7, r0
 8004e02:	4688      	mov	r8, r1
 8004e04:	4614      	mov	r4, r2
 8004e06:	2600      	movs	r6, #0
 8004e08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004e0c:	f1b9 0901 	subs.w	r9, r9, #1
 8004e10:	d505      	bpl.n	8004e1e <_fwalk_sglue+0x22>
 8004e12:	6824      	ldr	r4, [r4, #0]
 8004e14:	2c00      	cmp	r4, #0
 8004e16:	d1f7      	bne.n	8004e08 <_fwalk_sglue+0xc>
 8004e18:	4630      	mov	r0, r6
 8004e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e1e:	89ab      	ldrh	r3, [r5, #12]
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d907      	bls.n	8004e34 <_fwalk_sglue+0x38>
 8004e24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004e28:	3301      	adds	r3, #1
 8004e2a:	d003      	beq.n	8004e34 <_fwalk_sglue+0x38>
 8004e2c:	4629      	mov	r1, r5
 8004e2e:	4638      	mov	r0, r7
 8004e30:	47c0      	blx	r8
 8004e32:	4306      	orrs	r6, r0
 8004e34:	3568      	adds	r5, #104	@ 0x68
 8004e36:	e7e9      	b.n	8004e0c <_fwalk_sglue+0x10>

08004e38 <iprintf>:
 8004e38:	b40f      	push	{r0, r1, r2, r3}
 8004e3a:	b507      	push	{r0, r1, r2, lr}
 8004e3c:	4906      	ldr	r1, [pc, #24]	@ (8004e58 <iprintf+0x20>)
 8004e3e:	ab04      	add	r3, sp, #16
 8004e40:	6808      	ldr	r0, [r1, #0]
 8004e42:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e46:	6881      	ldr	r1, [r0, #8]
 8004e48:	9301      	str	r3, [sp, #4]
 8004e4a:	f002 fead 	bl	8007ba8 <_vfiprintf_r>
 8004e4e:	b003      	add	sp, #12
 8004e50:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e54:	b004      	add	sp, #16
 8004e56:	4770      	bx	lr
 8004e58:	20000018 	.word	0x20000018

08004e5c <_puts_r>:
 8004e5c:	6a03      	ldr	r3, [r0, #32]
 8004e5e:	b570      	push	{r4, r5, r6, lr}
 8004e60:	6884      	ldr	r4, [r0, #8]
 8004e62:	4605      	mov	r5, r0
 8004e64:	460e      	mov	r6, r1
 8004e66:	b90b      	cbnz	r3, 8004e6c <_puts_r+0x10>
 8004e68:	f7ff ffb0 	bl	8004dcc <__sinit>
 8004e6c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004e6e:	07db      	lsls	r3, r3, #31
 8004e70:	d405      	bmi.n	8004e7e <_puts_r+0x22>
 8004e72:	89a3      	ldrh	r3, [r4, #12]
 8004e74:	0598      	lsls	r0, r3, #22
 8004e76:	d402      	bmi.n	8004e7e <_puts_r+0x22>
 8004e78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004e7a:	f000 fa88 	bl	800538e <__retarget_lock_acquire_recursive>
 8004e7e:	89a3      	ldrh	r3, [r4, #12]
 8004e80:	0719      	lsls	r1, r3, #28
 8004e82:	d502      	bpl.n	8004e8a <_puts_r+0x2e>
 8004e84:	6923      	ldr	r3, [r4, #16]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d135      	bne.n	8004ef6 <_puts_r+0x9a>
 8004e8a:	4621      	mov	r1, r4
 8004e8c:	4628      	mov	r0, r5
 8004e8e:	f000 f9ab 	bl	80051e8 <__swsetup_r>
 8004e92:	b380      	cbz	r0, 8004ef6 <_puts_r+0x9a>
 8004e94:	f04f 35ff 	mov.w	r5, #4294967295
 8004e98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004e9a:	07da      	lsls	r2, r3, #31
 8004e9c:	d405      	bmi.n	8004eaa <_puts_r+0x4e>
 8004e9e:	89a3      	ldrh	r3, [r4, #12]
 8004ea0:	059b      	lsls	r3, r3, #22
 8004ea2:	d402      	bmi.n	8004eaa <_puts_r+0x4e>
 8004ea4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ea6:	f000 fa73 	bl	8005390 <__retarget_lock_release_recursive>
 8004eaa:	4628      	mov	r0, r5
 8004eac:	bd70      	pop	{r4, r5, r6, pc}
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	da04      	bge.n	8004ebc <_puts_r+0x60>
 8004eb2:	69a2      	ldr	r2, [r4, #24]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	dc17      	bgt.n	8004ee8 <_puts_r+0x8c>
 8004eb8:	290a      	cmp	r1, #10
 8004eba:	d015      	beq.n	8004ee8 <_puts_r+0x8c>
 8004ebc:	6823      	ldr	r3, [r4, #0]
 8004ebe:	1c5a      	adds	r2, r3, #1
 8004ec0:	6022      	str	r2, [r4, #0]
 8004ec2:	7019      	strb	r1, [r3, #0]
 8004ec4:	68a3      	ldr	r3, [r4, #8]
 8004ec6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004eca:	3b01      	subs	r3, #1
 8004ecc:	60a3      	str	r3, [r4, #8]
 8004ece:	2900      	cmp	r1, #0
 8004ed0:	d1ed      	bne.n	8004eae <_puts_r+0x52>
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	da11      	bge.n	8004efa <_puts_r+0x9e>
 8004ed6:	4622      	mov	r2, r4
 8004ed8:	210a      	movs	r1, #10
 8004eda:	4628      	mov	r0, r5
 8004edc:	f000 f945 	bl	800516a <__swbuf_r>
 8004ee0:	3001      	adds	r0, #1
 8004ee2:	d0d7      	beq.n	8004e94 <_puts_r+0x38>
 8004ee4:	250a      	movs	r5, #10
 8004ee6:	e7d7      	b.n	8004e98 <_puts_r+0x3c>
 8004ee8:	4622      	mov	r2, r4
 8004eea:	4628      	mov	r0, r5
 8004eec:	f000 f93d 	bl	800516a <__swbuf_r>
 8004ef0:	3001      	adds	r0, #1
 8004ef2:	d1e7      	bne.n	8004ec4 <_puts_r+0x68>
 8004ef4:	e7ce      	b.n	8004e94 <_puts_r+0x38>
 8004ef6:	3e01      	subs	r6, #1
 8004ef8:	e7e4      	b.n	8004ec4 <_puts_r+0x68>
 8004efa:	6823      	ldr	r3, [r4, #0]
 8004efc:	1c5a      	adds	r2, r3, #1
 8004efe:	6022      	str	r2, [r4, #0]
 8004f00:	220a      	movs	r2, #10
 8004f02:	701a      	strb	r2, [r3, #0]
 8004f04:	e7ee      	b.n	8004ee4 <_puts_r+0x88>
	...

08004f08 <puts>:
 8004f08:	4b02      	ldr	r3, [pc, #8]	@ (8004f14 <puts+0xc>)
 8004f0a:	4601      	mov	r1, r0
 8004f0c:	6818      	ldr	r0, [r3, #0]
 8004f0e:	f7ff bfa5 	b.w	8004e5c <_puts_r>
 8004f12:	bf00      	nop
 8004f14:	20000018 	.word	0x20000018

08004f18 <iscanf>:
 8004f18:	b40f      	push	{r0, r1, r2, r3}
 8004f1a:	b507      	push	{r0, r1, r2, lr}
 8004f1c:	4906      	ldr	r1, [pc, #24]	@ (8004f38 <iscanf+0x20>)
 8004f1e:	ab04      	add	r3, sp, #16
 8004f20:	6808      	ldr	r0, [r1, #0]
 8004f22:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f26:	6841      	ldr	r1, [r0, #4]
 8004f28:	9301      	str	r3, [sp, #4]
 8004f2a:	f003 f8f1 	bl	8008110 <_vfiscanf_r>
 8004f2e:	b003      	add	sp, #12
 8004f30:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f34:	b004      	add	sp, #16
 8004f36:	4770      	bx	lr
 8004f38:	20000018 	.word	0x20000018

08004f3c <setvbuf>:
 8004f3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004f40:	461d      	mov	r5, r3
 8004f42:	4b57      	ldr	r3, [pc, #348]	@ (80050a0 <setvbuf+0x164>)
 8004f44:	681f      	ldr	r7, [r3, #0]
 8004f46:	4604      	mov	r4, r0
 8004f48:	460e      	mov	r6, r1
 8004f4a:	4690      	mov	r8, r2
 8004f4c:	b127      	cbz	r7, 8004f58 <setvbuf+0x1c>
 8004f4e:	6a3b      	ldr	r3, [r7, #32]
 8004f50:	b913      	cbnz	r3, 8004f58 <setvbuf+0x1c>
 8004f52:	4638      	mov	r0, r7
 8004f54:	f7ff ff3a 	bl	8004dcc <__sinit>
 8004f58:	f1b8 0f02 	cmp.w	r8, #2
 8004f5c:	d006      	beq.n	8004f6c <setvbuf+0x30>
 8004f5e:	f1b8 0f01 	cmp.w	r8, #1
 8004f62:	f200 809a 	bhi.w	800509a <setvbuf+0x15e>
 8004f66:	2d00      	cmp	r5, #0
 8004f68:	f2c0 8097 	blt.w	800509a <setvbuf+0x15e>
 8004f6c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004f6e:	07d9      	lsls	r1, r3, #31
 8004f70:	d405      	bmi.n	8004f7e <setvbuf+0x42>
 8004f72:	89a3      	ldrh	r3, [r4, #12]
 8004f74:	059a      	lsls	r2, r3, #22
 8004f76:	d402      	bmi.n	8004f7e <setvbuf+0x42>
 8004f78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f7a:	f000 fa08 	bl	800538e <__retarget_lock_acquire_recursive>
 8004f7e:	4621      	mov	r1, r4
 8004f80:	4638      	mov	r0, r7
 8004f82:	f003 faab 	bl	80084dc <_fflush_r>
 8004f86:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004f88:	b141      	cbz	r1, 8004f9c <setvbuf+0x60>
 8004f8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004f8e:	4299      	cmp	r1, r3
 8004f90:	d002      	beq.n	8004f98 <setvbuf+0x5c>
 8004f92:	4638      	mov	r0, r7
 8004f94:	f001 f850 	bl	8006038 <_free_r>
 8004f98:	2300      	movs	r3, #0
 8004f9a:	6363      	str	r3, [r4, #52]	@ 0x34
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	61a3      	str	r3, [r4, #24]
 8004fa0:	6063      	str	r3, [r4, #4]
 8004fa2:	89a3      	ldrh	r3, [r4, #12]
 8004fa4:	061b      	lsls	r3, r3, #24
 8004fa6:	d503      	bpl.n	8004fb0 <setvbuf+0x74>
 8004fa8:	6921      	ldr	r1, [r4, #16]
 8004faa:	4638      	mov	r0, r7
 8004fac:	f001 f844 	bl	8006038 <_free_r>
 8004fb0:	89a3      	ldrh	r3, [r4, #12]
 8004fb2:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8004fb6:	f023 0303 	bic.w	r3, r3, #3
 8004fba:	f1b8 0f02 	cmp.w	r8, #2
 8004fbe:	81a3      	strh	r3, [r4, #12]
 8004fc0:	d061      	beq.n	8005086 <setvbuf+0x14a>
 8004fc2:	ab01      	add	r3, sp, #4
 8004fc4:	466a      	mov	r2, sp
 8004fc6:	4621      	mov	r1, r4
 8004fc8:	4638      	mov	r0, r7
 8004fca:	f003 faaf 	bl	800852c <__swhatbuf_r>
 8004fce:	89a3      	ldrh	r3, [r4, #12]
 8004fd0:	4318      	orrs	r0, r3
 8004fd2:	81a0      	strh	r0, [r4, #12]
 8004fd4:	bb2d      	cbnz	r5, 8005022 <setvbuf+0xe6>
 8004fd6:	9d00      	ldr	r5, [sp, #0]
 8004fd8:	4628      	mov	r0, r5
 8004fda:	f001 f877 	bl	80060cc <malloc>
 8004fde:	4606      	mov	r6, r0
 8004fe0:	2800      	cmp	r0, #0
 8004fe2:	d152      	bne.n	800508a <setvbuf+0x14e>
 8004fe4:	f8dd 9000 	ldr.w	r9, [sp]
 8004fe8:	45a9      	cmp	r9, r5
 8004fea:	d140      	bne.n	800506e <setvbuf+0x132>
 8004fec:	f04f 35ff 	mov.w	r5, #4294967295
 8004ff0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ff4:	f043 0202 	orr.w	r2, r3, #2
 8004ff8:	81a2      	strh	r2, [r4, #12]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	60a2      	str	r2, [r4, #8]
 8004ffe:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8005002:	6022      	str	r2, [r4, #0]
 8005004:	6122      	str	r2, [r4, #16]
 8005006:	2201      	movs	r2, #1
 8005008:	6162      	str	r2, [r4, #20]
 800500a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800500c:	07d6      	lsls	r6, r2, #31
 800500e:	d404      	bmi.n	800501a <setvbuf+0xde>
 8005010:	0598      	lsls	r0, r3, #22
 8005012:	d402      	bmi.n	800501a <setvbuf+0xde>
 8005014:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005016:	f000 f9bb 	bl	8005390 <__retarget_lock_release_recursive>
 800501a:	4628      	mov	r0, r5
 800501c:	b003      	add	sp, #12
 800501e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005022:	2e00      	cmp	r6, #0
 8005024:	d0d8      	beq.n	8004fd8 <setvbuf+0x9c>
 8005026:	6a3b      	ldr	r3, [r7, #32]
 8005028:	b913      	cbnz	r3, 8005030 <setvbuf+0xf4>
 800502a:	4638      	mov	r0, r7
 800502c:	f7ff fece 	bl	8004dcc <__sinit>
 8005030:	f1b8 0f01 	cmp.w	r8, #1
 8005034:	bf08      	it	eq
 8005036:	89a3      	ldrheq	r3, [r4, #12]
 8005038:	6026      	str	r6, [r4, #0]
 800503a:	bf04      	itt	eq
 800503c:	f043 0301 	orreq.w	r3, r3, #1
 8005040:	81a3      	strheq	r3, [r4, #12]
 8005042:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005046:	f013 0208 	ands.w	r2, r3, #8
 800504a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800504e:	d01e      	beq.n	800508e <setvbuf+0x152>
 8005050:	07d9      	lsls	r1, r3, #31
 8005052:	bf41      	itttt	mi
 8005054:	2200      	movmi	r2, #0
 8005056:	426d      	negmi	r5, r5
 8005058:	60a2      	strmi	r2, [r4, #8]
 800505a:	61a5      	strmi	r5, [r4, #24]
 800505c:	bf58      	it	pl
 800505e:	60a5      	strpl	r5, [r4, #8]
 8005060:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005062:	07d2      	lsls	r2, r2, #31
 8005064:	d401      	bmi.n	800506a <setvbuf+0x12e>
 8005066:	059b      	lsls	r3, r3, #22
 8005068:	d513      	bpl.n	8005092 <setvbuf+0x156>
 800506a:	2500      	movs	r5, #0
 800506c:	e7d5      	b.n	800501a <setvbuf+0xde>
 800506e:	4648      	mov	r0, r9
 8005070:	f001 f82c 	bl	80060cc <malloc>
 8005074:	4606      	mov	r6, r0
 8005076:	2800      	cmp	r0, #0
 8005078:	d0b8      	beq.n	8004fec <setvbuf+0xb0>
 800507a:	89a3      	ldrh	r3, [r4, #12]
 800507c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005080:	81a3      	strh	r3, [r4, #12]
 8005082:	464d      	mov	r5, r9
 8005084:	e7cf      	b.n	8005026 <setvbuf+0xea>
 8005086:	2500      	movs	r5, #0
 8005088:	e7b2      	b.n	8004ff0 <setvbuf+0xb4>
 800508a:	46a9      	mov	r9, r5
 800508c:	e7f5      	b.n	800507a <setvbuf+0x13e>
 800508e:	60a2      	str	r2, [r4, #8]
 8005090:	e7e6      	b.n	8005060 <setvbuf+0x124>
 8005092:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005094:	f000 f97c 	bl	8005390 <__retarget_lock_release_recursive>
 8005098:	e7e7      	b.n	800506a <setvbuf+0x12e>
 800509a:	f04f 35ff 	mov.w	r5, #4294967295
 800509e:	e7bc      	b.n	800501a <setvbuf+0xde>
 80050a0:	20000018 	.word	0x20000018

080050a4 <siprintf>:
 80050a4:	b40e      	push	{r1, r2, r3}
 80050a6:	b500      	push	{lr}
 80050a8:	b09c      	sub	sp, #112	@ 0x70
 80050aa:	ab1d      	add	r3, sp, #116	@ 0x74
 80050ac:	9002      	str	r0, [sp, #8]
 80050ae:	9006      	str	r0, [sp, #24]
 80050b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80050b4:	4809      	ldr	r0, [pc, #36]	@ (80050dc <siprintf+0x38>)
 80050b6:	9107      	str	r1, [sp, #28]
 80050b8:	9104      	str	r1, [sp, #16]
 80050ba:	4909      	ldr	r1, [pc, #36]	@ (80050e0 <siprintf+0x3c>)
 80050bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80050c0:	9105      	str	r1, [sp, #20]
 80050c2:	6800      	ldr	r0, [r0, #0]
 80050c4:	9301      	str	r3, [sp, #4]
 80050c6:	a902      	add	r1, sp, #8
 80050c8:	f002 fc48 	bl	800795c <_svfiprintf_r>
 80050cc:	9b02      	ldr	r3, [sp, #8]
 80050ce:	2200      	movs	r2, #0
 80050d0:	701a      	strb	r2, [r3, #0]
 80050d2:	b01c      	add	sp, #112	@ 0x70
 80050d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80050d8:	b003      	add	sp, #12
 80050da:	4770      	bx	lr
 80050dc:	20000018 	.word	0x20000018
 80050e0:	ffff0208 	.word	0xffff0208

080050e4 <__sread>:
 80050e4:	b510      	push	{r4, lr}
 80050e6:	460c      	mov	r4, r1
 80050e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050ec:	f000 f900 	bl	80052f0 <_read_r>
 80050f0:	2800      	cmp	r0, #0
 80050f2:	bfab      	itete	ge
 80050f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80050f6:	89a3      	ldrhlt	r3, [r4, #12]
 80050f8:	181b      	addge	r3, r3, r0
 80050fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80050fe:	bfac      	ite	ge
 8005100:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005102:	81a3      	strhlt	r3, [r4, #12]
 8005104:	bd10      	pop	{r4, pc}

08005106 <__swrite>:
 8005106:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800510a:	461f      	mov	r7, r3
 800510c:	898b      	ldrh	r3, [r1, #12]
 800510e:	05db      	lsls	r3, r3, #23
 8005110:	4605      	mov	r5, r0
 8005112:	460c      	mov	r4, r1
 8005114:	4616      	mov	r6, r2
 8005116:	d505      	bpl.n	8005124 <__swrite+0x1e>
 8005118:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800511c:	2302      	movs	r3, #2
 800511e:	2200      	movs	r2, #0
 8005120:	f000 f8d4 	bl	80052cc <_lseek_r>
 8005124:	89a3      	ldrh	r3, [r4, #12]
 8005126:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800512a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800512e:	81a3      	strh	r3, [r4, #12]
 8005130:	4632      	mov	r2, r6
 8005132:	463b      	mov	r3, r7
 8005134:	4628      	mov	r0, r5
 8005136:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800513a:	f000 b8eb 	b.w	8005314 <_write_r>

0800513e <__sseek>:
 800513e:	b510      	push	{r4, lr}
 8005140:	460c      	mov	r4, r1
 8005142:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005146:	f000 f8c1 	bl	80052cc <_lseek_r>
 800514a:	1c43      	adds	r3, r0, #1
 800514c:	89a3      	ldrh	r3, [r4, #12]
 800514e:	bf15      	itete	ne
 8005150:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005152:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005156:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800515a:	81a3      	strheq	r3, [r4, #12]
 800515c:	bf18      	it	ne
 800515e:	81a3      	strhne	r3, [r4, #12]
 8005160:	bd10      	pop	{r4, pc}

08005162 <__sclose>:
 8005162:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005166:	f000 b8a1 	b.w	80052ac <_close_r>

0800516a <__swbuf_r>:
 800516a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800516c:	460e      	mov	r6, r1
 800516e:	4614      	mov	r4, r2
 8005170:	4605      	mov	r5, r0
 8005172:	b118      	cbz	r0, 800517c <__swbuf_r+0x12>
 8005174:	6a03      	ldr	r3, [r0, #32]
 8005176:	b90b      	cbnz	r3, 800517c <__swbuf_r+0x12>
 8005178:	f7ff fe28 	bl	8004dcc <__sinit>
 800517c:	69a3      	ldr	r3, [r4, #24]
 800517e:	60a3      	str	r3, [r4, #8]
 8005180:	89a3      	ldrh	r3, [r4, #12]
 8005182:	071a      	lsls	r2, r3, #28
 8005184:	d501      	bpl.n	800518a <__swbuf_r+0x20>
 8005186:	6923      	ldr	r3, [r4, #16]
 8005188:	b943      	cbnz	r3, 800519c <__swbuf_r+0x32>
 800518a:	4621      	mov	r1, r4
 800518c:	4628      	mov	r0, r5
 800518e:	f000 f82b 	bl	80051e8 <__swsetup_r>
 8005192:	b118      	cbz	r0, 800519c <__swbuf_r+0x32>
 8005194:	f04f 37ff 	mov.w	r7, #4294967295
 8005198:	4638      	mov	r0, r7
 800519a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800519c:	6823      	ldr	r3, [r4, #0]
 800519e:	6922      	ldr	r2, [r4, #16]
 80051a0:	1a98      	subs	r0, r3, r2
 80051a2:	6963      	ldr	r3, [r4, #20]
 80051a4:	b2f6      	uxtb	r6, r6
 80051a6:	4283      	cmp	r3, r0
 80051a8:	4637      	mov	r7, r6
 80051aa:	dc05      	bgt.n	80051b8 <__swbuf_r+0x4e>
 80051ac:	4621      	mov	r1, r4
 80051ae:	4628      	mov	r0, r5
 80051b0:	f003 f994 	bl	80084dc <_fflush_r>
 80051b4:	2800      	cmp	r0, #0
 80051b6:	d1ed      	bne.n	8005194 <__swbuf_r+0x2a>
 80051b8:	68a3      	ldr	r3, [r4, #8]
 80051ba:	3b01      	subs	r3, #1
 80051bc:	60a3      	str	r3, [r4, #8]
 80051be:	6823      	ldr	r3, [r4, #0]
 80051c0:	1c5a      	adds	r2, r3, #1
 80051c2:	6022      	str	r2, [r4, #0]
 80051c4:	701e      	strb	r6, [r3, #0]
 80051c6:	6962      	ldr	r2, [r4, #20]
 80051c8:	1c43      	adds	r3, r0, #1
 80051ca:	429a      	cmp	r2, r3
 80051cc:	d004      	beq.n	80051d8 <__swbuf_r+0x6e>
 80051ce:	89a3      	ldrh	r3, [r4, #12]
 80051d0:	07db      	lsls	r3, r3, #31
 80051d2:	d5e1      	bpl.n	8005198 <__swbuf_r+0x2e>
 80051d4:	2e0a      	cmp	r6, #10
 80051d6:	d1df      	bne.n	8005198 <__swbuf_r+0x2e>
 80051d8:	4621      	mov	r1, r4
 80051da:	4628      	mov	r0, r5
 80051dc:	f003 f97e 	bl	80084dc <_fflush_r>
 80051e0:	2800      	cmp	r0, #0
 80051e2:	d0d9      	beq.n	8005198 <__swbuf_r+0x2e>
 80051e4:	e7d6      	b.n	8005194 <__swbuf_r+0x2a>
	...

080051e8 <__swsetup_r>:
 80051e8:	b538      	push	{r3, r4, r5, lr}
 80051ea:	4b29      	ldr	r3, [pc, #164]	@ (8005290 <__swsetup_r+0xa8>)
 80051ec:	4605      	mov	r5, r0
 80051ee:	6818      	ldr	r0, [r3, #0]
 80051f0:	460c      	mov	r4, r1
 80051f2:	b118      	cbz	r0, 80051fc <__swsetup_r+0x14>
 80051f4:	6a03      	ldr	r3, [r0, #32]
 80051f6:	b90b      	cbnz	r3, 80051fc <__swsetup_r+0x14>
 80051f8:	f7ff fde8 	bl	8004dcc <__sinit>
 80051fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005200:	0719      	lsls	r1, r3, #28
 8005202:	d422      	bmi.n	800524a <__swsetup_r+0x62>
 8005204:	06da      	lsls	r2, r3, #27
 8005206:	d407      	bmi.n	8005218 <__swsetup_r+0x30>
 8005208:	2209      	movs	r2, #9
 800520a:	602a      	str	r2, [r5, #0]
 800520c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005210:	81a3      	strh	r3, [r4, #12]
 8005212:	f04f 30ff 	mov.w	r0, #4294967295
 8005216:	e033      	b.n	8005280 <__swsetup_r+0x98>
 8005218:	0758      	lsls	r0, r3, #29
 800521a:	d512      	bpl.n	8005242 <__swsetup_r+0x5a>
 800521c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800521e:	b141      	cbz	r1, 8005232 <__swsetup_r+0x4a>
 8005220:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005224:	4299      	cmp	r1, r3
 8005226:	d002      	beq.n	800522e <__swsetup_r+0x46>
 8005228:	4628      	mov	r0, r5
 800522a:	f000 ff05 	bl	8006038 <_free_r>
 800522e:	2300      	movs	r3, #0
 8005230:	6363      	str	r3, [r4, #52]	@ 0x34
 8005232:	89a3      	ldrh	r3, [r4, #12]
 8005234:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005238:	81a3      	strh	r3, [r4, #12]
 800523a:	2300      	movs	r3, #0
 800523c:	6063      	str	r3, [r4, #4]
 800523e:	6923      	ldr	r3, [r4, #16]
 8005240:	6023      	str	r3, [r4, #0]
 8005242:	89a3      	ldrh	r3, [r4, #12]
 8005244:	f043 0308 	orr.w	r3, r3, #8
 8005248:	81a3      	strh	r3, [r4, #12]
 800524a:	6923      	ldr	r3, [r4, #16]
 800524c:	b94b      	cbnz	r3, 8005262 <__swsetup_r+0x7a>
 800524e:	89a3      	ldrh	r3, [r4, #12]
 8005250:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005254:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005258:	d003      	beq.n	8005262 <__swsetup_r+0x7a>
 800525a:	4621      	mov	r1, r4
 800525c:	4628      	mov	r0, r5
 800525e:	f003 f98b 	bl	8008578 <__smakebuf_r>
 8005262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005266:	f013 0201 	ands.w	r2, r3, #1
 800526a:	d00a      	beq.n	8005282 <__swsetup_r+0x9a>
 800526c:	2200      	movs	r2, #0
 800526e:	60a2      	str	r2, [r4, #8]
 8005270:	6962      	ldr	r2, [r4, #20]
 8005272:	4252      	negs	r2, r2
 8005274:	61a2      	str	r2, [r4, #24]
 8005276:	6922      	ldr	r2, [r4, #16]
 8005278:	b942      	cbnz	r2, 800528c <__swsetup_r+0xa4>
 800527a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800527e:	d1c5      	bne.n	800520c <__swsetup_r+0x24>
 8005280:	bd38      	pop	{r3, r4, r5, pc}
 8005282:	0799      	lsls	r1, r3, #30
 8005284:	bf58      	it	pl
 8005286:	6962      	ldrpl	r2, [r4, #20]
 8005288:	60a2      	str	r2, [r4, #8]
 800528a:	e7f4      	b.n	8005276 <__swsetup_r+0x8e>
 800528c:	2000      	movs	r0, #0
 800528e:	e7f7      	b.n	8005280 <__swsetup_r+0x98>
 8005290:	20000018 	.word	0x20000018

08005294 <memset>:
 8005294:	4402      	add	r2, r0
 8005296:	4603      	mov	r3, r0
 8005298:	4293      	cmp	r3, r2
 800529a:	d100      	bne.n	800529e <memset+0xa>
 800529c:	4770      	bx	lr
 800529e:	f803 1b01 	strb.w	r1, [r3], #1
 80052a2:	e7f9      	b.n	8005298 <memset+0x4>

080052a4 <_localeconv_r>:
 80052a4:	4800      	ldr	r0, [pc, #0]	@ (80052a8 <_localeconv_r+0x4>)
 80052a6:	4770      	bx	lr
 80052a8:	20000158 	.word	0x20000158

080052ac <_close_r>:
 80052ac:	b538      	push	{r3, r4, r5, lr}
 80052ae:	4d06      	ldr	r5, [pc, #24]	@ (80052c8 <_close_r+0x1c>)
 80052b0:	2300      	movs	r3, #0
 80052b2:	4604      	mov	r4, r0
 80052b4:	4608      	mov	r0, r1
 80052b6:	602b      	str	r3, [r5, #0]
 80052b8:	f7fc f816 	bl	80012e8 <_close>
 80052bc:	1c43      	adds	r3, r0, #1
 80052be:	d102      	bne.n	80052c6 <_close_r+0x1a>
 80052c0:	682b      	ldr	r3, [r5, #0]
 80052c2:	b103      	cbz	r3, 80052c6 <_close_r+0x1a>
 80052c4:	6023      	str	r3, [r4, #0]
 80052c6:	bd38      	pop	{r3, r4, r5, pc}
 80052c8:	200003c0 	.word	0x200003c0

080052cc <_lseek_r>:
 80052cc:	b538      	push	{r3, r4, r5, lr}
 80052ce:	4d07      	ldr	r5, [pc, #28]	@ (80052ec <_lseek_r+0x20>)
 80052d0:	4604      	mov	r4, r0
 80052d2:	4608      	mov	r0, r1
 80052d4:	4611      	mov	r1, r2
 80052d6:	2200      	movs	r2, #0
 80052d8:	602a      	str	r2, [r5, #0]
 80052da:	461a      	mov	r2, r3
 80052dc:	f004 f800 	bl	80092e0 <_lseek>
 80052e0:	1c43      	adds	r3, r0, #1
 80052e2:	d102      	bne.n	80052ea <_lseek_r+0x1e>
 80052e4:	682b      	ldr	r3, [r5, #0]
 80052e6:	b103      	cbz	r3, 80052ea <_lseek_r+0x1e>
 80052e8:	6023      	str	r3, [r4, #0]
 80052ea:	bd38      	pop	{r3, r4, r5, pc}
 80052ec:	200003c0 	.word	0x200003c0

080052f0 <_read_r>:
 80052f0:	b538      	push	{r3, r4, r5, lr}
 80052f2:	4d07      	ldr	r5, [pc, #28]	@ (8005310 <_read_r+0x20>)
 80052f4:	4604      	mov	r4, r0
 80052f6:	4608      	mov	r0, r1
 80052f8:	4611      	mov	r1, r2
 80052fa:	2200      	movs	r2, #0
 80052fc:	602a      	str	r2, [r5, #0]
 80052fe:	461a      	mov	r2, r3
 8005300:	f7fc f80a 	bl	8001318 <_read>
 8005304:	1c43      	adds	r3, r0, #1
 8005306:	d102      	bne.n	800530e <_read_r+0x1e>
 8005308:	682b      	ldr	r3, [r5, #0]
 800530a:	b103      	cbz	r3, 800530e <_read_r+0x1e>
 800530c:	6023      	str	r3, [r4, #0]
 800530e:	bd38      	pop	{r3, r4, r5, pc}
 8005310:	200003c0 	.word	0x200003c0

08005314 <_write_r>:
 8005314:	b538      	push	{r3, r4, r5, lr}
 8005316:	4d07      	ldr	r5, [pc, #28]	@ (8005334 <_write_r+0x20>)
 8005318:	4604      	mov	r4, r0
 800531a:	4608      	mov	r0, r1
 800531c:	4611      	mov	r1, r2
 800531e:	2200      	movs	r2, #0
 8005320:	602a      	str	r2, [r5, #0]
 8005322:	461a      	mov	r2, r3
 8005324:	f7fb ffb4 	bl	8001290 <_write>
 8005328:	1c43      	adds	r3, r0, #1
 800532a:	d102      	bne.n	8005332 <_write_r+0x1e>
 800532c:	682b      	ldr	r3, [r5, #0]
 800532e:	b103      	cbz	r3, 8005332 <_write_r+0x1e>
 8005330:	6023      	str	r3, [r4, #0]
 8005332:	bd38      	pop	{r3, r4, r5, pc}
 8005334:	200003c0 	.word	0x200003c0

08005338 <__errno>:
 8005338:	4b01      	ldr	r3, [pc, #4]	@ (8005340 <__errno+0x8>)
 800533a:	6818      	ldr	r0, [r3, #0]
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop
 8005340:	20000018 	.word	0x20000018

08005344 <__libc_init_array>:
 8005344:	b570      	push	{r4, r5, r6, lr}
 8005346:	4d0d      	ldr	r5, [pc, #52]	@ (800537c <__libc_init_array+0x38>)
 8005348:	4c0d      	ldr	r4, [pc, #52]	@ (8005380 <__libc_init_array+0x3c>)
 800534a:	1b64      	subs	r4, r4, r5
 800534c:	10a4      	asrs	r4, r4, #2
 800534e:	2600      	movs	r6, #0
 8005350:	42a6      	cmp	r6, r4
 8005352:	d109      	bne.n	8005368 <__libc_init_array+0x24>
 8005354:	4d0b      	ldr	r5, [pc, #44]	@ (8005384 <__libc_init_array+0x40>)
 8005356:	4c0c      	ldr	r4, [pc, #48]	@ (8005388 <__libc_init_array+0x44>)
 8005358:	f003 ffca 	bl	80092f0 <_init>
 800535c:	1b64      	subs	r4, r4, r5
 800535e:	10a4      	asrs	r4, r4, #2
 8005360:	2600      	movs	r6, #0
 8005362:	42a6      	cmp	r6, r4
 8005364:	d105      	bne.n	8005372 <__libc_init_array+0x2e>
 8005366:	bd70      	pop	{r4, r5, r6, pc}
 8005368:	f855 3b04 	ldr.w	r3, [r5], #4
 800536c:	4798      	blx	r3
 800536e:	3601      	adds	r6, #1
 8005370:	e7ee      	b.n	8005350 <__libc_init_array+0xc>
 8005372:	f855 3b04 	ldr.w	r3, [r5], #4
 8005376:	4798      	blx	r3
 8005378:	3601      	adds	r6, #1
 800537a:	e7f2      	b.n	8005362 <__libc_init_array+0x1e>
 800537c:	080097fc 	.word	0x080097fc
 8005380:	080097fc 	.word	0x080097fc
 8005384:	080097fc 	.word	0x080097fc
 8005388:	08009800 	.word	0x08009800

0800538c <__retarget_lock_init_recursive>:
 800538c:	4770      	bx	lr

0800538e <__retarget_lock_acquire_recursive>:
 800538e:	4770      	bx	lr

08005390 <__retarget_lock_release_recursive>:
 8005390:	4770      	bx	lr
	...

08005394 <nanf>:
 8005394:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800539c <nanf+0x8>
 8005398:	4770      	bx	lr
 800539a:	bf00      	nop
 800539c:	7fc00000 	.word	0x7fc00000

080053a0 <quorem>:
 80053a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053a4:	6903      	ldr	r3, [r0, #16]
 80053a6:	690c      	ldr	r4, [r1, #16]
 80053a8:	42a3      	cmp	r3, r4
 80053aa:	4607      	mov	r7, r0
 80053ac:	db7e      	blt.n	80054ac <quorem+0x10c>
 80053ae:	3c01      	subs	r4, #1
 80053b0:	f101 0814 	add.w	r8, r1, #20
 80053b4:	00a3      	lsls	r3, r4, #2
 80053b6:	f100 0514 	add.w	r5, r0, #20
 80053ba:	9300      	str	r3, [sp, #0]
 80053bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80053c0:	9301      	str	r3, [sp, #4]
 80053c2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80053c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80053ca:	3301      	adds	r3, #1
 80053cc:	429a      	cmp	r2, r3
 80053ce:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80053d2:	fbb2 f6f3 	udiv	r6, r2, r3
 80053d6:	d32e      	bcc.n	8005436 <quorem+0x96>
 80053d8:	f04f 0a00 	mov.w	sl, #0
 80053dc:	46c4      	mov	ip, r8
 80053de:	46ae      	mov	lr, r5
 80053e0:	46d3      	mov	fp, sl
 80053e2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80053e6:	b298      	uxth	r0, r3
 80053e8:	fb06 a000 	mla	r0, r6, r0, sl
 80053ec:	0c02      	lsrs	r2, r0, #16
 80053ee:	0c1b      	lsrs	r3, r3, #16
 80053f0:	fb06 2303 	mla	r3, r6, r3, r2
 80053f4:	f8de 2000 	ldr.w	r2, [lr]
 80053f8:	b280      	uxth	r0, r0
 80053fa:	b292      	uxth	r2, r2
 80053fc:	1a12      	subs	r2, r2, r0
 80053fe:	445a      	add	r2, fp
 8005400:	f8de 0000 	ldr.w	r0, [lr]
 8005404:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005408:	b29b      	uxth	r3, r3
 800540a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800540e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005412:	b292      	uxth	r2, r2
 8005414:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005418:	45e1      	cmp	r9, ip
 800541a:	f84e 2b04 	str.w	r2, [lr], #4
 800541e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005422:	d2de      	bcs.n	80053e2 <quorem+0x42>
 8005424:	9b00      	ldr	r3, [sp, #0]
 8005426:	58eb      	ldr	r3, [r5, r3]
 8005428:	b92b      	cbnz	r3, 8005436 <quorem+0x96>
 800542a:	9b01      	ldr	r3, [sp, #4]
 800542c:	3b04      	subs	r3, #4
 800542e:	429d      	cmp	r5, r3
 8005430:	461a      	mov	r2, r3
 8005432:	d32f      	bcc.n	8005494 <quorem+0xf4>
 8005434:	613c      	str	r4, [r7, #16]
 8005436:	4638      	mov	r0, r7
 8005438:	f001 f9c2 	bl	80067c0 <__mcmp>
 800543c:	2800      	cmp	r0, #0
 800543e:	db25      	blt.n	800548c <quorem+0xec>
 8005440:	4629      	mov	r1, r5
 8005442:	2000      	movs	r0, #0
 8005444:	f858 2b04 	ldr.w	r2, [r8], #4
 8005448:	f8d1 c000 	ldr.w	ip, [r1]
 800544c:	fa1f fe82 	uxth.w	lr, r2
 8005450:	fa1f f38c 	uxth.w	r3, ip
 8005454:	eba3 030e 	sub.w	r3, r3, lr
 8005458:	4403      	add	r3, r0
 800545a:	0c12      	lsrs	r2, r2, #16
 800545c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005460:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005464:	b29b      	uxth	r3, r3
 8005466:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800546a:	45c1      	cmp	r9, r8
 800546c:	f841 3b04 	str.w	r3, [r1], #4
 8005470:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005474:	d2e6      	bcs.n	8005444 <quorem+0xa4>
 8005476:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800547a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800547e:	b922      	cbnz	r2, 800548a <quorem+0xea>
 8005480:	3b04      	subs	r3, #4
 8005482:	429d      	cmp	r5, r3
 8005484:	461a      	mov	r2, r3
 8005486:	d30b      	bcc.n	80054a0 <quorem+0x100>
 8005488:	613c      	str	r4, [r7, #16]
 800548a:	3601      	adds	r6, #1
 800548c:	4630      	mov	r0, r6
 800548e:	b003      	add	sp, #12
 8005490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005494:	6812      	ldr	r2, [r2, #0]
 8005496:	3b04      	subs	r3, #4
 8005498:	2a00      	cmp	r2, #0
 800549a:	d1cb      	bne.n	8005434 <quorem+0x94>
 800549c:	3c01      	subs	r4, #1
 800549e:	e7c6      	b.n	800542e <quorem+0x8e>
 80054a0:	6812      	ldr	r2, [r2, #0]
 80054a2:	3b04      	subs	r3, #4
 80054a4:	2a00      	cmp	r2, #0
 80054a6:	d1ef      	bne.n	8005488 <quorem+0xe8>
 80054a8:	3c01      	subs	r4, #1
 80054aa:	e7ea      	b.n	8005482 <quorem+0xe2>
 80054ac:	2000      	movs	r0, #0
 80054ae:	e7ee      	b.n	800548e <quorem+0xee>

080054b0 <_dtoa_r>:
 80054b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054b4:	69c7      	ldr	r7, [r0, #28]
 80054b6:	b099      	sub	sp, #100	@ 0x64
 80054b8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80054bc:	ec55 4b10 	vmov	r4, r5, d0
 80054c0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80054c2:	9109      	str	r1, [sp, #36]	@ 0x24
 80054c4:	4683      	mov	fp, r0
 80054c6:	920e      	str	r2, [sp, #56]	@ 0x38
 80054c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80054ca:	b97f      	cbnz	r7, 80054ec <_dtoa_r+0x3c>
 80054cc:	2010      	movs	r0, #16
 80054ce:	f000 fdfd 	bl	80060cc <malloc>
 80054d2:	4602      	mov	r2, r0
 80054d4:	f8cb 001c 	str.w	r0, [fp, #28]
 80054d8:	b920      	cbnz	r0, 80054e4 <_dtoa_r+0x34>
 80054da:	4ba7      	ldr	r3, [pc, #668]	@ (8005778 <_dtoa_r+0x2c8>)
 80054dc:	21ef      	movs	r1, #239	@ 0xef
 80054de:	48a7      	ldr	r0, [pc, #668]	@ (800577c <_dtoa_r+0x2cc>)
 80054e0:	f003 fa6e 	bl	80089c0 <__assert_func>
 80054e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80054e8:	6007      	str	r7, [r0, #0]
 80054ea:	60c7      	str	r7, [r0, #12]
 80054ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80054f0:	6819      	ldr	r1, [r3, #0]
 80054f2:	b159      	cbz	r1, 800550c <_dtoa_r+0x5c>
 80054f4:	685a      	ldr	r2, [r3, #4]
 80054f6:	604a      	str	r2, [r1, #4]
 80054f8:	2301      	movs	r3, #1
 80054fa:	4093      	lsls	r3, r2
 80054fc:	608b      	str	r3, [r1, #8]
 80054fe:	4658      	mov	r0, fp
 8005500:	f000 feda 	bl	80062b8 <_Bfree>
 8005504:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005508:	2200      	movs	r2, #0
 800550a:	601a      	str	r2, [r3, #0]
 800550c:	1e2b      	subs	r3, r5, #0
 800550e:	bfb9      	ittee	lt
 8005510:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005514:	9303      	strlt	r3, [sp, #12]
 8005516:	2300      	movge	r3, #0
 8005518:	6033      	strge	r3, [r6, #0]
 800551a:	9f03      	ldr	r7, [sp, #12]
 800551c:	4b98      	ldr	r3, [pc, #608]	@ (8005780 <_dtoa_r+0x2d0>)
 800551e:	bfbc      	itt	lt
 8005520:	2201      	movlt	r2, #1
 8005522:	6032      	strlt	r2, [r6, #0]
 8005524:	43bb      	bics	r3, r7
 8005526:	d112      	bne.n	800554e <_dtoa_r+0x9e>
 8005528:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800552a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800552e:	6013      	str	r3, [r2, #0]
 8005530:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005534:	4323      	orrs	r3, r4
 8005536:	f000 854d 	beq.w	8005fd4 <_dtoa_r+0xb24>
 800553a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800553c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005794 <_dtoa_r+0x2e4>
 8005540:	2b00      	cmp	r3, #0
 8005542:	f000 854f 	beq.w	8005fe4 <_dtoa_r+0xb34>
 8005546:	f10a 0303 	add.w	r3, sl, #3
 800554a:	f000 bd49 	b.w	8005fe0 <_dtoa_r+0xb30>
 800554e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005552:	2200      	movs	r2, #0
 8005554:	ec51 0b17 	vmov	r0, r1, d7
 8005558:	2300      	movs	r3, #0
 800555a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800555e:	f7fb fab3 	bl	8000ac8 <__aeabi_dcmpeq>
 8005562:	4680      	mov	r8, r0
 8005564:	b158      	cbz	r0, 800557e <_dtoa_r+0xce>
 8005566:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005568:	2301      	movs	r3, #1
 800556a:	6013      	str	r3, [r2, #0]
 800556c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800556e:	b113      	cbz	r3, 8005576 <_dtoa_r+0xc6>
 8005570:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005572:	4b84      	ldr	r3, [pc, #528]	@ (8005784 <_dtoa_r+0x2d4>)
 8005574:	6013      	str	r3, [r2, #0]
 8005576:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005798 <_dtoa_r+0x2e8>
 800557a:	f000 bd33 	b.w	8005fe4 <_dtoa_r+0xb34>
 800557e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005582:	aa16      	add	r2, sp, #88	@ 0x58
 8005584:	a917      	add	r1, sp, #92	@ 0x5c
 8005586:	4658      	mov	r0, fp
 8005588:	f001 fa3a 	bl	8006a00 <__d2b>
 800558c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005590:	4681      	mov	r9, r0
 8005592:	2e00      	cmp	r6, #0
 8005594:	d077      	beq.n	8005686 <_dtoa_r+0x1d6>
 8005596:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005598:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800559c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80055a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80055a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80055ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80055b0:	4619      	mov	r1, r3
 80055b2:	2200      	movs	r2, #0
 80055b4:	4b74      	ldr	r3, [pc, #464]	@ (8005788 <_dtoa_r+0x2d8>)
 80055b6:	f7fa fe67 	bl	8000288 <__aeabi_dsub>
 80055ba:	a369      	add	r3, pc, #420	@ (adr r3, 8005760 <_dtoa_r+0x2b0>)
 80055bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c0:	f7fb f81a 	bl	80005f8 <__aeabi_dmul>
 80055c4:	a368      	add	r3, pc, #416	@ (adr r3, 8005768 <_dtoa_r+0x2b8>)
 80055c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ca:	f7fa fe5f 	bl	800028c <__adddf3>
 80055ce:	4604      	mov	r4, r0
 80055d0:	4630      	mov	r0, r6
 80055d2:	460d      	mov	r5, r1
 80055d4:	f7fa ffa6 	bl	8000524 <__aeabi_i2d>
 80055d8:	a365      	add	r3, pc, #404	@ (adr r3, 8005770 <_dtoa_r+0x2c0>)
 80055da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055de:	f7fb f80b 	bl	80005f8 <__aeabi_dmul>
 80055e2:	4602      	mov	r2, r0
 80055e4:	460b      	mov	r3, r1
 80055e6:	4620      	mov	r0, r4
 80055e8:	4629      	mov	r1, r5
 80055ea:	f7fa fe4f 	bl	800028c <__adddf3>
 80055ee:	4604      	mov	r4, r0
 80055f0:	460d      	mov	r5, r1
 80055f2:	f7fb fab1 	bl	8000b58 <__aeabi_d2iz>
 80055f6:	2200      	movs	r2, #0
 80055f8:	4607      	mov	r7, r0
 80055fa:	2300      	movs	r3, #0
 80055fc:	4620      	mov	r0, r4
 80055fe:	4629      	mov	r1, r5
 8005600:	f7fb fa6c 	bl	8000adc <__aeabi_dcmplt>
 8005604:	b140      	cbz	r0, 8005618 <_dtoa_r+0x168>
 8005606:	4638      	mov	r0, r7
 8005608:	f7fa ff8c 	bl	8000524 <__aeabi_i2d>
 800560c:	4622      	mov	r2, r4
 800560e:	462b      	mov	r3, r5
 8005610:	f7fb fa5a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005614:	b900      	cbnz	r0, 8005618 <_dtoa_r+0x168>
 8005616:	3f01      	subs	r7, #1
 8005618:	2f16      	cmp	r7, #22
 800561a:	d851      	bhi.n	80056c0 <_dtoa_r+0x210>
 800561c:	4b5b      	ldr	r3, [pc, #364]	@ (800578c <_dtoa_r+0x2dc>)
 800561e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005626:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800562a:	f7fb fa57 	bl	8000adc <__aeabi_dcmplt>
 800562e:	2800      	cmp	r0, #0
 8005630:	d048      	beq.n	80056c4 <_dtoa_r+0x214>
 8005632:	3f01      	subs	r7, #1
 8005634:	2300      	movs	r3, #0
 8005636:	9312      	str	r3, [sp, #72]	@ 0x48
 8005638:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800563a:	1b9b      	subs	r3, r3, r6
 800563c:	1e5a      	subs	r2, r3, #1
 800563e:	bf44      	itt	mi
 8005640:	f1c3 0801 	rsbmi	r8, r3, #1
 8005644:	2300      	movmi	r3, #0
 8005646:	9208      	str	r2, [sp, #32]
 8005648:	bf54      	ite	pl
 800564a:	f04f 0800 	movpl.w	r8, #0
 800564e:	9308      	strmi	r3, [sp, #32]
 8005650:	2f00      	cmp	r7, #0
 8005652:	db39      	blt.n	80056c8 <_dtoa_r+0x218>
 8005654:	9b08      	ldr	r3, [sp, #32]
 8005656:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005658:	443b      	add	r3, r7
 800565a:	9308      	str	r3, [sp, #32]
 800565c:	2300      	movs	r3, #0
 800565e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005662:	2b09      	cmp	r3, #9
 8005664:	d864      	bhi.n	8005730 <_dtoa_r+0x280>
 8005666:	2b05      	cmp	r3, #5
 8005668:	bfc4      	itt	gt
 800566a:	3b04      	subgt	r3, #4
 800566c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800566e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005670:	f1a3 0302 	sub.w	r3, r3, #2
 8005674:	bfcc      	ite	gt
 8005676:	2400      	movgt	r4, #0
 8005678:	2401      	movle	r4, #1
 800567a:	2b03      	cmp	r3, #3
 800567c:	d863      	bhi.n	8005746 <_dtoa_r+0x296>
 800567e:	e8df f003 	tbb	[pc, r3]
 8005682:	372a      	.short	0x372a
 8005684:	5535      	.short	0x5535
 8005686:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800568a:	441e      	add	r6, r3
 800568c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005690:	2b20      	cmp	r3, #32
 8005692:	bfc1      	itttt	gt
 8005694:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005698:	409f      	lslgt	r7, r3
 800569a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800569e:	fa24 f303 	lsrgt.w	r3, r4, r3
 80056a2:	bfd6      	itet	le
 80056a4:	f1c3 0320 	rsble	r3, r3, #32
 80056a8:	ea47 0003 	orrgt.w	r0, r7, r3
 80056ac:	fa04 f003 	lslle.w	r0, r4, r3
 80056b0:	f7fa ff28 	bl	8000504 <__aeabi_ui2d>
 80056b4:	2201      	movs	r2, #1
 80056b6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80056ba:	3e01      	subs	r6, #1
 80056bc:	9214      	str	r2, [sp, #80]	@ 0x50
 80056be:	e777      	b.n	80055b0 <_dtoa_r+0x100>
 80056c0:	2301      	movs	r3, #1
 80056c2:	e7b8      	b.n	8005636 <_dtoa_r+0x186>
 80056c4:	9012      	str	r0, [sp, #72]	@ 0x48
 80056c6:	e7b7      	b.n	8005638 <_dtoa_r+0x188>
 80056c8:	427b      	negs	r3, r7
 80056ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80056cc:	2300      	movs	r3, #0
 80056ce:	eba8 0807 	sub.w	r8, r8, r7
 80056d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80056d4:	e7c4      	b.n	8005660 <_dtoa_r+0x1b0>
 80056d6:	2300      	movs	r3, #0
 80056d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80056da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80056dc:	2b00      	cmp	r3, #0
 80056de:	dc35      	bgt.n	800574c <_dtoa_r+0x29c>
 80056e0:	2301      	movs	r3, #1
 80056e2:	9300      	str	r3, [sp, #0]
 80056e4:	9307      	str	r3, [sp, #28]
 80056e6:	461a      	mov	r2, r3
 80056e8:	920e      	str	r2, [sp, #56]	@ 0x38
 80056ea:	e00b      	b.n	8005704 <_dtoa_r+0x254>
 80056ec:	2301      	movs	r3, #1
 80056ee:	e7f3      	b.n	80056d8 <_dtoa_r+0x228>
 80056f0:	2300      	movs	r3, #0
 80056f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80056f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80056f6:	18fb      	adds	r3, r7, r3
 80056f8:	9300      	str	r3, [sp, #0]
 80056fa:	3301      	adds	r3, #1
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	9307      	str	r3, [sp, #28]
 8005700:	bfb8      	it	lt
 8005702:	2301      	movlt	r3, #1
 8005704:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005708:	2100      	movs	r1, #0
 800570a:	2204      	movs	r2, #4
 800570c:	f102 0514 	add.w	r5, r2, #20
 8005710:	429d      	cmp	r5, r3
 8005712:	d91f      	bls.n	8005754 <_dtoa_r+0x2a4>
 8005714:	6041      	str	r1, [r0, #4]
 8005716:	4658      	mov	r0, fp
 8005718:	f000 fd8e 	bl	8006238 <_Balloc>
 800571c:	4682      	mov	sl, r0
 800571e:	2800      	cmp	r0, #0
 8005720:	d13c      	bne.n	800579c <_dtoa_r+0x2ec>
 8005722:	4b1b      	ldr	r3, [pc, #108]	@ (8005790 <_dtoa_r+0x2e0>)
 8005724:	4602      	mov	r2, r0
 8005726:	f240 11af 	movw	r1, #431	@ 0x1af
 800572a:	e6d8      	b.n	80054de <_dtoa_r+0x2e>
 800572c:	2301      	movs	r3, #1
 800572e:	e7e0      	b.n	80056f2 <_dtoa_r+0x242>
 8005730:	2401      	movs	r4, #1
 8005732:	2300      	movs	r3, #0
 8005734:	9309      	str	r3, [sp, #36]	@ 0x24
 8005736:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005738:	f04f 33ff 	mov.w	r3, #4294967295
 800573c:	9300      	str	r3, [sp, #0]
 800573e:	9307      	str	r3, [sp, #28]
 8005740:	2200      	movs	r2, #0
 8005742:	2312      	movs	r3, #18
 8005744:	e7d0      	b.n	80056e8 <_dtoa_r+0x238>
 8005746:	2301      	movs	r3, #1
 8005748:	930b      	str	r3, [sp, #44]	@ 0x2c
 800574a:	e7f5      	b.n	8005738 <_dtoa_r+0x288>
 800574c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800574e:	9300      	str	r3, [sp, #0]
 8005750:	9307      	str	r3, [sp, #28]
 8005752:	e7d7      	b.n	8005704 <_dtoa_r+0x254>
 8005754:	3101      	adds	r1, #1
 8005756:	0052      	lsls	r2, r2, #1
 8005758:	e7d8      	b.n	800570c <_dtoa_r+0x25c>
 800575a:	bf00      	nop
 800575c:	f3af 8000 	nop.w
 8005760:	636f4361 	.word	0x636f4361
 8005764:	3fd287a7 	.word	0x3fd287a7
 8005768:	8b60c8b3 	.word	0x8b60c8b3
 800576c:	3fc68a28 	.word	0x3fc68a28
 8005770:	509f79fb 	.word	0x509f79fb
 8005774:	3fd34413 	.word	0x3fd34413
 8005778:	080093ec 	.word	0x080093ec
 800577c:	08009403 	.word	0x08009403
 8005780:	7ff00000 	.word	0x7ff00000
 8005784:	08009749 	.word	0x08009749
 8005788:	3ff80000 	.word	0x3ff80000
 800578c:	08009500 	.word	0x08009500
 8005790:	0800945b 	.word	0x0800945b
 8005794:	080093e8 	.word	0x080093e8
 8005798:	08009748 	.word	0x08009748
 800579c:	f8db 301c 	ldr.w	r3, [fp, #28]
 80057a0:	6018      	str	r0, [r3, #0]
 80057a2:	9b07      	ldr	r3, [sp, #28]
 80057a4:	2b0e      	cmp	r3, #14
 80057a6:	f200 80a4 	bhi.w	80058f2 <_dtoa_r+0x442>
 80057aa:	2c00      	cmp	r4, #0
 80057ac:	f000 80a1 	beq.w	80058f2 <_dtoa_r+0x442>
 80057b0:	2f00      	cmp	r7, #0
 80057b2:	dd33      	ble.n	800581c <_dtoa_r+0x36c>
 80057b4:	4bad      	ldr	r3, [pc, #692]	@ (8005a6c <_dtoa_r+0x5bc>)
 80057b6:	f007 020f 	and.w	r2, r7, #15
 80057ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80057be:	ed93 7b00 	vldr	d7, [r3]
 80057c2:	05f8      	lsls	r0, r7, #23
 80057c4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80057c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80057cc:	d516      	bpl.n	80057fc <_dtoa_r+0x34c>
 80057ce:	4ba8      	ldr	r3, [pc, #672]	@ (8005a70 <_dtoa_r+0x5c0>)
 80057d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80057d8:	f7fb f838 	bl	800084c <__aeabi_ddiv>
 80057dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057e0:	f004 040f 	and.w	r4, r4, #15
 80057e4:	2603      	movs	r6, #3
 80057e6:	4da2      	ldr	r5, [pc, #648]	@ (8005a70 <_dtoa_r+0x5c0>)
 80057e8:	b954      	cbnz	r4, 8005800 <_dtoa_r+0x350>
 80057ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057f2:	f7fb f82b 	bl	800084c <__aeabi_ddiv>
 80057f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057fa:	e028      	b.n	800584e <_dtoa_r+0x39e>
 80057fc:	2602      	movs	r6, #2
 80057fe:	e7f2      	b.n	80057e6 <_dtoa_r+0x336>
 8005800:	07e1      	lsls	r1, r4, #31
 8005802:	d508      	bpl.n	8005816 <_dtoa_r+0x366>
 8005804:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005808:	e9d5 2300 	ldrd	r2, r3, [r5]
 800580c:	f7fa fef4 	bl	80005f8 <__aeabi_dmul>
 8005810:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005814:	3601      	adds	r6, #1
 8005816:	1064      	asrs	r4, r4, #1
 8005818:	3508      	adds	r5, #8
 800581a:	e7e5      	b.n	80057e8 <_dtoa_r+0x338>
 800581c:	f000 80d2 	beq.w	80059c4 <_dtoa_r+0x514>
 8005820:	427c      	negs	r4, r7
 8005822:	4b92      	ldr	r3, [pc, #584]	@ (8005a6c <_dtoa_r+0x5bc>)
 8005824:	4d92      	ldr	r5, [pc, #584]	@ (8005a70 <_dtoa_r+0x5c0>)
 8005826:	f004 020f 	and.w	r2, r4, #15
 800582a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800582e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005832:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005836:	f7fa fedf 	bl	80005f8 <__aeabi_dmul>
 800583a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800583e:	1124      	asrs	r4, r4, #4
 8005840:	2300      	movs	r3, #0
 8005842:	2602      	movs	r6, #2
 8005844:	2c00      	cmp	r4, #0
 8005846:	f040 80b2 	bne.w	80059ae <_dtoa_r+0x4fe>
 800584a:	2b00      	cmp	r3, #0
 800584c:	d1d3      	bne.n	80057f6 <_dtoa_r+0x346>
 800584e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005850:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005854:	2b00      	cmp	r3, #0
 8005856:	f000 80b7 	beq.w	80059c8 <_dtoa_r+0x518>
 800585a:	4b86      	ldr	r3, [pc, #536]	@ (8005a74 <_dtoa_r+0x5c4>)
 800585c:	2200      	movs	r2, #0
 800585e:	4620      	mov	r0, r4
 8005860:	4629      	mov	r1, r5
 8005862:	f7fb f93b 	bl	8000adc <__aeabi_dcmplt>
 8005866:	2800      	cmp	r0, #0
 8005868:	f000 80ae 	beq.w	80059c8 <_dtoa_r+0x518>
 800586c:	9b07      	ldr	r3, [sp, #28]
 800586e:	2b00      	cmp	r3, #0
 8005870:	f000 80aa 	beq.w	80059c8 <_dtoa_r+0x518>
 8005874:	9b00      	ldr	r3, [sp, #0]
 8005876:	2b00      	cmp	r3, #0
 8005878:	dd37      	ble.n	80058ea <_dtoa_r+0x43a>
 800587a:	1e7b      	subs	r3, r7, #1
 800587c:	9304      	str	r3, [sp, #16]
 800587e:	4620      	mov	r0, r4
 8005880:	4b7d      	ldr	r3, [pc, #500]	@ (8005a78 <_dtoa_r+0x5c8>)
 8005882:	2200      	movs	r2, #0
 8005884:	4629      	mov	r1, r5
 8005886:	f7fa feb7 	bl	80005f8 <__aeabi_dmul>
 800588a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800588e:	9c00      	ldr	r4, [sp, #0]
 8005890:	3601      	adds	r6, #1
 8005892:	4630      	mov	r0, r6
 8005894:	f7fa fe46 	bl	8000524 <__aeabi_i2d>
 8005898:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800589c:	f7fa feac 	bl	80005f8 <__aeabi_dmul>
 80058a0:	4b76      	ldr	r3, [pc, #472]	@ (8005a7c <_dtoa_r+0x5cc>)
 80058a2:	2200      	movs	r2, #0
 80058a4:	f7fa fcf2 	bl	800028c <__adddf3>
 80058a8:	4605      	mov	r5, r0
 80058aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80058ae:	2c00      	cmp	r4, #0
 80058b0:	f040 808d 	bne.w	80059ce <_dtoa_r+0x51e>
 80058b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058b8:	4b71      	ldr	r3, [pc, #452]	@ (8005a80 <_dtoa_r+0x5d0>)
 80058ba:	2200      	movs	r2, #0
 80058bc:	f7fa fce4 	bl	8000288 <__aeabi_dsub>
 80058c0:	4602      	mov	r2, r0
 80058c2:	460b      	mov	r3, r1
 80058c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80058c8:	462a      	mov	r2, r5
 80058ca:	4633      	mov	r3, r6
 80058cc:	f7fb f924 	bl	8000b18 <__aeabi_dcmpgt>
 80058d0:	2800      	cmp	r0, #0
 80058d2:	f040 828b 	bne.w	8005dec <_dtoa_r+0x93c>
 80058d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058da:	462a      	mov	r2, r5
 80058dc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80058e0:	f7fb f8fc 	bl	8000adc <__aeabi_dcmplt>
 80058e4:	2800      	cmp	r0, #0
 80058e6:	f040 8128 	bne.w	8005b3a <_dtoa_r+0x68a>
 80058ea:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80058ee:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80058f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	f2c0 815a 	blt.w	8005bae <_dtoa_r+0x6fe>
 80058fa:	2f0e      	cmp	r7, #14
 80058fc:	f300 8157 	bgt.w	8005bae <_dtoa_r+0x6fe>
 8005900:	4b5a      	ldr	r3, [pc, #360]	@ (8005a6c <_dtoa_r+0x5bc>)
 8005902:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005906:	ed93 7b00 	vldr	d7, [r3]
 800590a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800590c:	2b00      	cmp	r3, #0
 800590e:	ed8d 7b00 	vstr	d7, [sp]
 8005912:	da03      	bge.n	800591c <_dtoa_r+0x46c>
 8005914:	9b07      	ldr	r3, [sp, #28]
 8005916:	2b00      	cmp	r3, #0
 8005918:	f340 8101 	ble.w	8005b1e <_dtoa_r+0x66e>
 800591c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005920:	4656      	mov	r6, sl
 8005922:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005926:	4620      	mov	r0, r4
 8005928:	4629      	mov	r1, r5
 800592a:	f7fa ff8f 	bl	800084c <__aeabi_ddiv>
 800592e:	f7fb f913 	bl	8000b58 <__aeabi_d2iz>
 8005932:	4680      	mov	r8, r0
 8005934:	f7fa fdf6 	bl	8000524 <__aeabi_i2d>
 8005938:	e9dd 2300 	ldrd	r2, r3, [sp]
 800593c:	f7fa fe5c 	bl	80005f8 <__aeabi_dmul>
 8005940:	4602      	mov	r2, r0
 8005942:	460b      	mov	r3, r1
 8005944:	4620      	mov	r0, r4
 8005946:	4629      	mov	r1, r5
 8005948:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800594c:	f7fa fc9c 	bl	8000288 <__aeabi_dsub>
 8005950:	f806 4b01 	strb.w	r4, [r6], #1
 8005954:	9d07      	ldr	r5, [sp, #28]
 8005956:	eba6 040a 	sub.w	r4, r6, sl
 800595a:	42a5      	cmp	r5, r4
 800595c:	4602      	mov	r2, r0
 800595e:	460b      	mov	r3, r1
 8005960:	f040 8117 	bne.w	8005b92 <_dtoa_r+0x6e2>
 8005964:	f7fa fc92 	bl	800028c <__adddf3>
 8005968:	e9dd 2300 	ldrd	r2, r3, [sp]
 800596c:	4604      	mov	r4, r0
 800596e:	460d      	mov	r5, r1
 8005970:	f7fb f8d2 	bl	8000b18 <__aeabi_dcmpgt>
 8005974:	2800      	cmp	r0, #0
 8005976:	f040 80f9 	bne.w	8005b6c <_dtoa_r+0x6bc>
 800597a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800597e:	4620      	mov	r0, r4
 8005980:	4629      	mov	r1, r5
 8005982:	f7fb f8a1 	bl	8000ac8 <__aeabi_dcmpeq>
 8005986:	b118      	cbz	r0, 8005990 <_dtoa_r+0x4e0>
 8005988:	f018 0f01 	tst.w	r8, #1
 800598c:	f040 80ee 	bne.w	8005b6c <_dtoa_r+0x6bc>
 8005990:	4649      	mov	r1, r9
 8005992:	4658      	mov	r0, fp
 8005994:	f000 fc90 	bl	80062b8 <_Bfree>
 8005998:	2300      	movs	r3, #0
 800599a:	7033      	strb	r3, [r6, #0]
 800599c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800599e:	3701      	adds	r7, #1
 80059a0:	601f      	str	r7, [r3, #0]
 80059a2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	f000 831d 	beq.w	8005fe4 <_dtoa_r+0xb34>
 80059aa:	601e      	str	r6, [r3, #0]
 80059ac:	e31a      	b.n	8005fe4 <_dtoa_r+0xb34>
 80059ae:	07e2      	lsls	r2, r4, #31
 80059b0:	d505      	bpl.n	80059be <_dtoa_r+0x50e>
 80059b2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80059b6:	f7fa fe1f 	bl	80005f8 <__aeabi_dmul>
 80059ba:	3601      	adds	r6, #1
 80059bc:	2301      	movs	r3, #1
 80059be:	1064      	asrs	r4, r4, #1
 80059c0:	3508      	adds	r5, #8
 80059c2:	e73f      	b.n	8005844 <_dtoa_r+0x394>
 80059c4:	2602      	movs	r6, #2
 80059c6:	e742      	b.n	800584e <_dtoa_r+0x39e>
 80059c8:	9c07      	ldr	r4, [sp, #28]
 80059ca:	9704      	str	r7, [sp, #16]
 80059cc:	e761      	b.n	8005892 <_dtoa_r+0x3e2>
 80059ce:	4b27      	ldr	r3, [pc, #156]	@ (8005a6c <_dtoa_r+0x5bc>)
 80059d0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80059d2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80059d6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80059da:	4454      	add	r4, sl
 80059dc:	2900      	cmp	r1, #0
 80059de:	d053      	beq.n	8005a88 <_dtoa_r+0x5d8>
 80059e0:	4928      	ldr	r1, [pc, #160]	@ (8005a84 <_dtoa_r+0x5d4>)
 80059e2:	2000      	movs	r0, #0
 80059e4:	f7fa ff32 	bl	800084c <__aeabi_ddiv>
 80059e8:	4633      	mov	r3, r6
 80059ea:	462a      	mov	r2, r5
 80059ec:	f7fa fc4c 	bl	8000288 <__aeabi_dsub>
 80059f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80059f4:	4656      	mov	r6, sl
 80059f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059fa:	f7fb f8ad 	bl	8000b58 <__aeabi_d2iz>
 80059fe:	4605      	mov	r5, r0
 8005a00:	f7fa fd90 	bl	8000524 <__aeabi_i2d>
 8005a04:	4602      	mov	r2, r0
 8005a06:	460b      	mov	r3, r1
 8005a08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a0c:	f7fa fc3c 	bl	8000288 <__aeabi_dsub>
 8005a10:	3530      	adds	r5, #48	@ 0x30
 8005a12:	4602      	mov	r2, r0
 8005a14:	460b      	mov	r3, r1
 8005a16:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a1a:	f806 5b01 	strb.w	r5, [r6], #1
 8005a1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a22:	f7fb f85b 	bl	8000adc <__aeabi_dcmplt>
 8005a26:	2800      	cmp	r0, #0
 8005a28:	d171      	bne.n	8005b0e <_dtoa_r+0x65e>
 8005a2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a2e:	4911      	ldr	r1, [pc, #68]	@ (8005a74 <_dtoa_r+0x5c4>)
 8005a30:	2000      	movs	r0, #0
 8005a32:	f7fa fc29 	bl	8000288 <__aeabi_dsub>
 8005a36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a3a:	f7fb f84f 	bl	8000adc <__aeabi_dcmplt>
 8005a3e:	2800      	cmp	r0, #0
 8005a40:	f040 8095 	bne.w	8005b6e <_dtoa_r+0x6be>
 8005a44:	42a6      	cmp	r6, r4
 8005a46:	f43f af50 	beq.w	80058ea <_dtoa_r+0x43a>
 8005a4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8005a78 <_dtoa_r+0x5c8>)
 8005a50:	2200      	movs	r2, #0
 8005a52:	f7fa fdd1 	bl	80005f8 <__aeabi_dmul>
 8005a56:	4b08      	ldr	r3, [pc, #32]	@ (8005a78 <_dtoa_r+0x5c8>)
 8005a58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a62:	f7fa fdc9 	bl	80005f8 <__aeabi_dmul>
 8005a66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a6a:	e7c4      	b.n	80059f6 <_dtoa_r+0x546>
 8005a6c:	08009500 	.word	0x08009500
 8005a70:	080094d8 	.word	0x080094d8
 8005a74:	3ff00000 	.word	0x3ff00000
 8005a78:	40240000 	.word	0x40240000
 8005a7c:	401c0000 	.word	0x401c0000
 8005a80:	40140000 	.word	0x40140000
 8005a84:	3fe00000 	.word	0x3fe00000
 8005a88:	4631      	mov	r1, r6
 8005a8a:	4628      	mov	r0, r5
 8005a8c:	f7fa fdb4 	bl	80005f8 <__aeabi_dmul>
 8005a90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a94:	9415      	str	r4, [sp, #84]	@ 0x54
 8005a96:	4656      	mov	r6, sl
 8005a98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a9c:	f7fb f85c 	bl	8000b58 <__aeabi_d2iz>
 8005aa0:	4605      	mov	r5, r0
 8005aa2:	f7fa fd3f 	bl	8000524 <__aeabi_i2d>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	460b      	mov	r3, r1
 8005aaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005aae:	f7fa fbeb 	bl	8000288 <__aeabi_dsub>
 8005ab2:	3530      	adds	r5, #48	@ 0x30
 8005ab4:	f806 5b01 	strb.w	r5, [r6], #1
 8005ab8:	4602      	mov	r2, r0
 8005aba:	460b      	mov	r3, r1
 8005abc:	42a6      	cmp	r6, r4
 8005abe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005ac2:	f04f 0200 	mov.w	r2, #0
 8005ac6:	d124      	bne.n	8005b12 <_dtoa_r+0x662>
 8005ac8:	4bac      	ldr	r3, [pc, #688]	@ (8005d7c <_dtoa_r+0x8cc>)
 8005aca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005ace:	f7fa fbdd 	bl	800028c <__adddf3>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	460b      	mov	r3, r1
 8005ad6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ada:	f7fb f81d 	bl	8000b18 <__aeabi_dcmpgt>
 8005ade:	2800      	cmp	r0, #0
 8005ae0:	d145      	bne.n	8005b6e <_dtoa_r+0x6be>
 8005ae2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005ae6:	49a5      	ldr	r1, [pc, #660]	@ (8005d7c <_dtoa_r+0x8cc>)
 8005ae8:	2000      	movs	r0, #0
 8005aea:	f7fa fbcd 	bl	8000288 <__aeabi_dsub>
 8005aee:	4602      	mov	r2, r0
 8005af0:	460b      	mov	r3, r1
 8005af2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005af6:	f7fa fff1 	bl	8000adc <__aeabi_dcmplt>
 8005afa:	2800      	cmp	r0, #0
 8005afc:	f43f aef5 	beq.w	80058ea <_dtoa_r+0x43a>
 8005b00:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005b02:	1e73      	subs	r3, r6, #1
 8005b04:	9315      	str	r3, [sp, #84]	@ 0x54
 8005b06:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005b0a:	2b30      	cmp	r3, #48	@ 0x30
 8005b0c:	d0f8      	beq.n	8005b00 <_dtoa_r+0x650>
 8005b0e:	9f04      	ldr	r7, [sp, #16]
 8005b10:	e73e      	b.n	8005990 <_dtoa_r+0x4e0>
 8005b12:	4b9b      	ldr	r3, [pc, #620]	@ (8005d80 <_dtoa_r+0x8d0>)
 8005b14:	f7fa fd70 	bl	80005f8 <__aeabi_dmul>
 8005b18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b1c:	e7bc      	b.n	8005a98 <_dtoa_r+0x5e8>
 8005b1e:	d10c      	bne.n	8005b3a <_dtoa_r+0x68a>
 8005b20:	4b98      	ldr	r3, [pc, #608]	@ (8005d84 <_dtoa_r+0x8d4>)
 8005b22:	2200      	movs	r2, #0
 8005b24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b28:	f7fa fd66 	bl	80005f8 <__aeabi_dmul>
 8005b2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b30:	f7fa ffe8 	bl	8000b04 <__aeabi_dcmpge>
 8005b34:	2800      	cmp	r0, #0
 8005b36:	f000 8157 	beq.w	8005de8 <_dtoa_r+0x938>
 8005b3a:	2400      	movs	r4, #0
 8005b3c:	4625      	mov	r5, r4
 8005b3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b40:	43db      	mvns	r3, r3
 8005b42:	9304      	str	r3, [sp, #16]
 8005b44:	4656      	mov	r6, sl
 8005b46:	2700      	movs	r7, #0
 8005b48:	4621      	mov	r1, r4
 8005b4a:	4658      	mov	r0, fp
 8005b4c:	f000 fbb4 	bl	80062b8 <_Bfree>
 8005b50:	2d00      	cmp	r5, #0
 8005b52:	d0dc      	beq.n	8005b0e <_dtoa_r+0x65e>
 8005b54:	b12f      	cbz	r7, 8005b62 <_dtoa_r+0x6b2>
 8005b56:	42af      	cmp	r7, r5
 8005b58:	d003      	beq.n	8005b62 <_dtoa_r+0x6b2>
 8005b5a:	4639      	mov	r1, r7
 8005b5c:	4658      	mov	r0, fp
 8005b5e:	f000 fbab 	bl	80062b8 <_Bfree>
 8005b62:	4629      	mov	r1, r5
 8005b64:	4658      	mov	r0, fp
 8005b66:	f000 fba7 	bl	80062b8 <_Bfree>
 8005b6a:	e7d0      	b.n	8005b0e <_dtoa_r+0x65e>
 8005b6c:	9704      	str	r7, [sp, #16]
 8005b6e:	4633      	mov	r3, r6
 8005b70:	461e      	mov	r6, r3
 8005b72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005b76:	2a39      	cmp	r2, #57	@ 0x39
 8005b78:	d107      	bne.n	8005b8a <_dtoa_r+0x6da>
 8005b7a:	459a      	cmp	sl, r3
 8005b7c:	d1f8      	bne.n	8005b70 <_dtoa_r+0x6c0>
 8005b7e:	9a04      	ldr	r2, [sp, #16]
 8005b80:	3201      	adds	r2, #1
 8005b82:	9204      	str	r2, [sp, #16]
 8005b84:	2230      	movs	r2, #48	@ 0x30
 8005b86:	f88a 2000 	strb.w	r2, [sl]
 8005b8a:	781a      	ldrb	r2, [r3, #0]
 8005b8c:	3201      	adds	r2, #1
 8005b8e:	701a      	strb	r2, [r3, #0]
 8005b90:	e7bd      	b.n	8005b0e <_dtoa_r+0x65e>
 8005b92:	4b7b      	ldr	r3, [pc, #492]	@ (8005d80 <_dtoa_r+0x8d0>)
 8005b94:	2200      	movs	r2, #0
 8005b96:	f7fa fd2f 	bl	80005f8 <__aeabi_dmul>
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	4604      	mov	r4, r0
 8005ba0:	460d      	mov	r5, r1
 8005ba2:	f7fa ff91 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ba6:	2800      	cmp	r0, #0
 8005ba8:	f43f aebb 	beq.w	8005922 <_dtoa_r+0x472>
 8005bac:	e6f0      	b.n	8005990 <_dtoa_r+0x4e0>
 8005bae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005bb0:	2a00      	cmp	r2, #0
 8005bb2:	f000 80db 	beq.w	8005d6c <_dtoa_r+0x8bc>
 8005bb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005bb8:	2a01      	cmp	r2, #1
 8005bba:	f300 80bf 	bgt.w	8005d3c <_dtoa_r+0x88c>
 8005bbe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005bc0:	2a00      	cmp	r2, #0
 8005bc2:	f000 80b7 	beq.w	8005d34 <_dtoa_r+0x884>
 8005bc6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005bca:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005bcc:	4646      	mov	r6, r8
 8005bce:	9a08      	ldr	r2, [sp, #32]
 8005bd0:	2101      	movs	r1, #1
 8005bd2:	441a      	add	r2, r3
 8005bd4:	4658      	mov	r0, fp
 8005bd6:	4498      	add	r8, r3
 8005bd8:	9208      	str	r2, [sp, #32]
 8005bda:	f000 fc6b 	bl	80064b4 <__i2b>
 8005bde:	4605      	mov	r5, r0
 8005be0:	b15e      	cbz	r6, 8005bfa <_dtoa_r+0x74a>
 8005be2:	9b08      	ldr	r3, [sp, #32]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	dd08      	ble.n	8005bfa <_dtoa_r+0x74a>
 8005be8:	42b3      	cmp	r3, r6
 8005bea:	9a08      	ldr	r2, [sp, #32]
 8005bec:	bfa8      	it	ge
 8005bee:	4633      	movge	r3, r6
 8005bf0:	eba8 0803 	sub.w	r8, r8, r3
 8005bf4:	1af6      	subs	r6, r6, r3
 8005bf6:	1ad3      	subs	r3, r2, r3
 8005bf8:	9308      	str	r3, [sp, #32]
 8005bfa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bfc:	b1f3      	cbz	r3, 8005c3c <_dtoa_r+0x78c>
 8005bfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	f000 80b7 	beq.w	8005d74 <_dtoa_r+0x8c4>
 8005c06:	b18c      	cbz	r4, 8005c2c <_dtoa_r+0x77c>
 8005c08:	4629      	mov	r1, r5
 8005c0a:	4622      	mov	r2, r4
 8005c0c:	4658      	mov	r0, fp
 8005c0e:	f000 fd11 	bl	8006634 <__pow5mult>
 8005c12:	464a      	mov	r2, r9
 8005c14:	4601      	mov	r1, r0
 8005c16:	4605      	mov	r5, r0
 8005c18:	4658      	mov	r0, fp
 8005c1a:	f000 fc61 	bl	80064e0 <__multiply>
 8005c1e:	4649      	mov	r1, r9
 8005c20:	9004      	str	r0, [sp, #16]
 8005c22:	4658      	mov	r0, fp
 8005c24:	f000 fb48 	bl	80062b8 <_Bfree>
 8005c28:	9b04      	ldr	r3, [sp, #16]
 8005c2a:	4699      	mov	r9, r3
 8005c2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c2e:	1b1a      	subs	r2, r3, r4
 8005c30:	d004      	beq.n	8005c3c <_dtoa_r+0x78c>
 8005c32:	4649      	mov	r1, r9
 8005c34:	4658      	mov	r0, fp
 8005c36:	f000 fcfd 	bl	8006634 <__pow5mult>
 8005c3a:	4681      	mov	r9, r0
 8005c3c:	2101      	movs	r1, #1
 8005c3e:	4658      	mov	r0, fp
 8005c40:	f000 fc38 	bl	80064b4 <__i2b>
 8005c44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c46:	4604      	mov	r4, r0
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	f000 81cf 	beq.w	8005fec <_dtoa_r+0xb3c>
 8005c4e:	461a      	mov	r2, r3
 8005c50:	4601      	mov	r1, r0
 8005c52:	4658      	mov	r0, fp
 8005c54:	f000 fcee 	bl	8006634 <__pow5mult>
 8005c58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	4604      	mov	r4, r0
 8005c5e:	f300 8095 	bgt.w	8005d8c <_dtoa_r+0x8dc>
 8005c62:	9b02      	ldr	r3, [sp, #8]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	f040 8087 	bne.w	8005d78 <_dtoa_r+0x8c8>
 8005c6a:	9b03      	ldr	r3, [sp, #12]
 8005c6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	f040 8089 	bne.w	8005d88 <_dtoa_r+0x8d8>
 8005c76:	9b03      	ldr	r3, [sp, #12]
 8005c78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005c7c:	0d1b      	lsrs	r3, r3, #20
 8005c7e:	051b      	lsls	r3, r3, #20
 8005c80:	b12b      	cbz	r3, 8005c8e <_dtoa_r+0x7de>
 8005c82:	9b08      	ldr	r3, [sp, #32]
 8005c84:	3301      	adds	r3, #1
 8005c86:	9308      	str	r3, [sp, #32]
 8005c88:	f108 0801 	add.w	r8, r8, #1
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	f000 81b0 	beq.w	8005ff8 <_dtoa_r+0xb48>
 8005c98:	6923      	ldr	r3, [r4, #16]
 8005c9a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005c9e:	6918      	ldr	r0, [r3, #16]
 8005ca0:	f000 fbbc 	bl	800641c <__hi0bits>
 8005ca4:	f1c0 0020 	rsb	r0, r0, #32
 8005ca8:	9b08      	ldr	r3, [sp, #32]
 8005caa:	4418      	add	r0, r3
 8005cac:	f010 001f 	ands.w	r0, r0, #31
 8005cb0:	d077      	beq.n	8005da2 <_dtoa_r+0x8f2>
 8005cb2:	f1c0 0320 	rsb	r3, r0, #32
 8005cb6:	2b04      	cmp	r3, #4
 8005cb8:	dd6b      	ble.n	8005d92 <_dtoa_r+0x8e2>
 8005cba:	9b08      	ldr	r3, [sp, #32]
 8005cbc:	f1c0 001c 	rsb	r0, r0, #28
 8005cc0:	4403      	add	r3, r0
 8005cc2:	4480      	add	r8, r0
 8005cc4:	4406      	add	r6, r0
 8005cc6:	9308      	str	r3, [sp, #32]
 8005cc8:	f1b8 0f00 	cmp.w	r8, #0
 8005ccc:	dd05      	ble.n	8005cda <_dtoa_r+0x82a>
 8005cce:	4649      	mov	r1, r9
 8005cd0:	4642      	mov	r2, r8
 8005cd2:	4658      	mov	r0, fp
 8005cd4:	f000 fd08 	bl	80066e8 <__lshift>
 8005cd8:	4681      	mov	r9, r0
 8005cda:	9b08      	ldr	r3, [sp, #32]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	dd05      	ble.n	8005cec <_dtoa_r+0x83c>
 8005ce0:	4621      	mov	r1, r4
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	4658      	mov	r0, fp
 8005ce6:	f000 fcff 	bl	80066e8 <__lshift>
 8005cea:	4604      	mov	r4, r0
 8005cec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d059      	beq.n	8005da6 <_dtoa_r+0x8f6>
 8005cf2:	4621      	mov	r1, r4
 8005cf4:	4648      	mov	r0, r9
 8005cf6:	f000 fd63 	bl	80067c0 <__mcmp>
 8005cfa:	2800      	cmp	r0, #0
 8005cfc:	da53      	bge.n	8005da6 <_dtoa_r+0x8f6>
 8005cfe:	1e7b      	subs	r3, r7, #1
 8005d00:	9304      	str	r3, [sp, #16]
 8005d02:	4649      	mov	r1, r9
 8005d04:	2300      	movs	r3, #0
 8005d06:	220a      	movs	r2, #10
 8005d08:	4658      	mov	r0, fp
 8005d0a:	f000 faf7 	bl	80062fc <__multadd>
 8005d0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d10:	4681      	mov	r9, r0
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	f000 8172 	beq.w	8005ffc <_dtoa_r+0xb4c>
 8005d18:	2300      	movs	r3, #0
 8005d1a:	4629      	mov	r1, r5
 8005d1c:	220a      	movs	r2, #10
 8005d1e:	4658      	mov	r0, fp
 8005d20:	f000 faec 	bl	80062fc <__multadd>
 8005d24:	9b00      	ldr	r3, [sp, #0]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	4605      	mov	r5, r0
 8005d2a:	dc67      	bgt.n	8005dfc <_dtoa_r+0x94c>
 8005d2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d2e:	2b02      	cmp	r3, #2
 8005d30:	dc41      	bgt.n	8005db6 <_dtoa_r+0x906>
 8005d32:	e063      	b.n	8005dfc <_dtoa_r+0x94c>
 8005d34:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005d36:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005d3a:	e746      	b.n	8005bca <_dtoa_r+0x71a>
 8005d3c:	9b07      	ldr	r3, [sp, #28]
 8005d3e:	1e5c      	subs	r4, r3, #1
 8005d40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d42:	42a3      	cmp	r3, r4
 8005d44:	bfbf      	itttt	lt
 8005d46:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005d48:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005d4a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005d4c:	1ae3      	sublt	r3, r4, r3
 8005d4e:	bfb4      	ite	lt
 8005d50:	18d2      	addlt	r2, r2, r3
 8005d52:	1b1c      	subge	r4, r3, r4
 8005d54:	9b07      	ldr	r3, [sp, #28]
 8005d56:	bfbc      	itt	lt
 8005d58:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005d5a:	2400      	movlt	r4, #0
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	bfb5      	itete	lt
 8005d60:	eba8 0603 	sublt.w	r6, r8, r3
 8005d64:	9b07      	ldrge	r3, [sp, #28]
 8005d66:	2300      	movlt	r3, #0
 8005d68:	4646      	movge	r6, r8
 8005d6a:	e730      	b.n	8005bce <_dtoa_r+0x71e>
 8005d6c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005d6e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005d70:	4646      	mov	r6, r8
 8005d72:	e735      	b.n	8005be0 <_dtoa_r+0x730>
 8005d74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005d76:	e75c      	b.n	8005c32 <_dtoa_r+0x782>
 8005d78:	2300      	movs	r3, #0
 8005d7a:	e788      	b.n	8005c8e <_dtoa_r+0x7de>
 8005d7c:	3fe00000 	.word	0x3fe00000
 8005d80:	40240000 	.word	0x40240000
 8005d84:	40140000 	.word	0x40140000
 8005d88:	9b02      	ldr	r3, [sp, #8]
 8005d8a:	e780      	b.n	8005c8e <_dtoa_r+0x7de>
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d90:	e782      	b.n	8005c98 <_dtoa_r+0x7e8>
 8005d92:	d099      	beq.n	8005cc8 <_dtoa_r+0x818>
 8005d94:	9a08      	ldr	r2, [sp, #32]
 8005d96:	331c      	adds	r3, #28
 8005d98:	441a      	add	r2, r3
 8005d9a:	4498      	add	r8, r3
 8005d9c:	441e      	add	r6, r3
 8005d9e:	9208      	str	r2, [sp, #32]
 8005da0:	e792      	b.n	8005cc8 <_dtoa_r+0x818>
 8005da2:	4603      	mov	r3, r0
 8005da4:	e7f6      	b.n	8005d94 <_dtoa_r+0x8e4>
 8005da6:	9b07      	ldr	r3, [sp, #28]
 8005da8:	9704      	str	r7, [sp, #16]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	dc20      	bgt.n	8005df0 <_dtoa_r+0x940>
 8005dae:	9300      	str	r3, [sp, #0]
 8005db0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005db2:	2b02      	cmp	r3, #2
 8005db4:	dd1e      	ble.n	8005df4 <_dtoa_r+0x944>
 8005db6:	9b00      	ldr	r3, [sp, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	f47f aec0 	bne.w	8005b3e <_dtoa_r+0x68e>
 8005dbe:	4621      	mov	r1, r4
 8005dc0:	2205      	movs	r2, #5
 8005dc2:	4658      	mov	r0, fp
 8005dc4:	f000 fa9a 	bl	80062fc <__multadd>
 8005dc8:	4601      	mov	r1, r0
 8005dca:	4604      	mov	r4, r0
 8005dcc:	4648      	mov	r0, r9
 8005dce:	f000 fcf7 	bl	80067c0 <__mcmp>
 8005dd2:	2800      	cmp	r0, #0
 8005dd4:	f77f aeb3 	ble.w	8005b3e <_dtoa_r+0x68e>
 8005dd8:	4656      	mov	r6, sl
 8005dda:	2331      	movs	r3, #49	@ 0x31
 8005ddc:	f806 3b01 	strb.w	r3, [r6], #1
 8005de0:	9b04      	ldr	r3, [sp, #16]
 8005de2:	3301      	adds	r3, #1
 8005de4:	9304      	str	r3, [sp, #16]
 8005de6:	e6ae      	b.n	8005b46 <_dtoa_r+0x696>
 8005de8:	9c07      	ldr	r4, [sp, #28]
 8005dea:	9704      	str	r7, [sp, #16]
 8005dec:	4625      	mov	r5, r4
 8005dee:	e7f3      	b.n	8005dd8 <_dtoa_r+0x928>
 8005df0:	9b07      	ldr	r3, [sp, #28]
 8005df2:	9300      	str	r3, [sp, #0]
 8005df4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	f000 8104 	beq.w	8006004 <_dtoa_r+0xb54>
 8005dfc:	2e00      	cmp	r6, #0
 8005dfe:	dd05      	ble.n	8005e0c <_dtoa_r+0x95c>
 8005e00:	4629      	mov	r1, r5
 8005e02:	4632      	mov	r2, r6
 8005e04:	4658      	mov	r0, fp
 8005e06:	f000 fc6f 	bl	80066e8 <__lshift>
 8005e0a:	4605      	mov	r5, r0
 8005e0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d05a      	beq.n	8005ec8 <_dtoa_r+0xa18>
 8005e12:	6869      	ldr	r1, [r5, #4]
 8005e14:	4658      	mov	r0, fp
 8005e16:	f000 fa0f 	bl	8006238 <_Balloc>
 8005e1a:	4606      	mov	r6, r0
 8005e1c:	b928      	cbnz	r0, 8005e2a <_dtoa_r+0x97a>
 8005e1e:	4b84      	ldr	r3, [pc, #528]	@ (8006030 <_dtoa_r+0xb80>)
 8005e20:	4602      	mov	r2, r0
 8005e22:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005e26:	f7ff bb5a 	b.w	80054de <_dtoa_r+0x2e>
 8005e2a:	692a      	ldr	r2, [r5, #16]
 8005e2c:	3202      	adds	r2, #2
 8005e2e:	0092      	lsls	r2, r2, #2
 8005e30:	f105 010c 	add.w	r1, r5, #12
 8005e34:	300c      	adds	r0, #12
 8005e36:	f002 fdad 	bl	8008994 <memcpy>
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	4631      	mov	r1, r6
 8005e3e:	4658      	mov	r0, fp
 8005e40:	f000 fc52 	bl	80066e8 <__lshift>
 8005e44:	f10a 0301 	add.w	r3, sl, #1
 8005e48:	9307      	str	r3, [sp, #28]
 8005e4a:	9b00      	ldr	r3, [sp, #0]
 8005e4c:	4453      	add	r3, sl
 8005e4e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005e50:	9b02      	ldr	r3, [sp, #8]
 8005e52:	f003 0301 	and.w	r3, r3, #1
 8005e56:	462f      	mov	r7, r5
 8005e58:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e5a:	4605      	mov	r5, r0
 8005e5c:	9b07      	ldr	r3, [sp, #28]
 8005e5e:	4621      	mov	r1, r4
 8005e60:	3b01      	subs	r3, #1
 8005e62:	4648      	mov	r0, r9
 8005e64:	9300      	str	r3, [sp, #0]
 8005e66:	f7ff fa9b 	bl	80053a0 <quorem>
 8005e6a:	4639      	mov	r1, r7
 8005e6c:	9002      	str	r0, [sp, #8]
 8005e6e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005e72:	4648      	mov	r0, r9
 8005e74:	f000 fca4 	bl	80067c0 <__mcmp>
 8005e78:	462a      	mov	r2, r5
 8005e7a:	9008      	str	r0, [sp, #32]
 8005e7c:	4621      	mov	r1, r4
 8005e7e:	4658      	mov	r0, fp
 8005e80:	f000 fcba 	bl	80067f8 <__mdiff>
 8005e84:	68c2      	ldr	r2, [r0, #12]
 8005e86:	4606      	mov	r6, r0
 8005e88:	bb02      	cbnz	r2, 8005ecc <_dtoa_r+0xa1c>
 8005e8a:	4601      	mov	r1, r0
 8005e8c:	4648      	mov	r0, r9
 8005e8e:	f000 fc97 	bl	80067c0 <__mcmp>
 8005e92:	4602      	mov	r2, r0
 8005e94:	4631      	mov	r1, r6
 8005e96:	4658      	mov	r0, fp
 8005e98:	920e      	str	r2, [sp, #56]	@ 0x38
 8005e9a:	f000 fa0d 	bl	80062b8 <_Bfree>
 8005e9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ea0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005ea2:	9e07      	ldr	r6, [sp, #28]
 8005ea4:	ea43 0102 	orr.w	r1, r3, r2
 8005ea8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005eaa:	4319      	orrs	r1, r3
 8005eac:	d110      	bne.n	8005ed0 <_dtoa_r+0xa20>
 8005eae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005eb2:	d029      	beq.n	8005f08 <_dtoa_r+0xa58>
 8005eb4:	9b08      	ldr	r3, [sp, #32]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	dd02      	ble.n	8005ec0 <_dtoa_r+0xa10>
 8005eba:	9b02      	ldr	r3, [sp, #8]
 8005ebc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005ec0:	9b00      	ldr	r3, [sp, #0]
 8005ec2:	f883 8000 	strb.w	r8, [r3]
 8005ec6:	e63f      	b.n	8005b48 <_dtoa_r+0x698>
 8005ec8:	4628      	mov	r0, r5
 8005eca:	e7bb      	b.n	8005e44 <_dtoa_r+0x994>
 8005ecc:	2201      	movs	r2, #1
 8005ece:	e7e1      	b.n	8005e94 <_dtoa_r+0x9e4>
 8005ed0:	9b08      	ldr	r3, [sp, #32]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	db04      	blt.n	8005ee0 <_dtoa_r+0xa30>
 8005ed6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005ed8:	430b      	orrs	r3, r1
 8005eda:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005edc:	430b      	orrs	r3, r1
 8005ede:	d120      	bne.n	8005f22 <_dtoa_r+0xa72>
 8005ee0:	2a00      	cmp	r2, #0
 8005ee2:	dded      	ble.n	8005ec0 <_dtoa_r+0xa10>
 8005ee4:	4649      	mov	r1, r9
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	4658      	mov	r0, fp
 8005eea:	f000 fbfd 	bl	80066e8 <__lshift>
 8005eee:	4621      	mov	r1, r4
 8005ef0:	4681      	mov	r9, r0
 8005ef2:	f000 fc65 	bl	80067c0 <__mcmp>
 8005ef6:	2800      	cmp	r0, #0
 8005ef8:	dc03      	bgt.n	8005f02 <_dtoa_r+0xa52>
 8005efa:	d1e1      	bne.n	8005ec0 <_dtoa_r+0xa10>
 8005efc:	f018 0f01 	tst.w	r8, #1
 8005f00:	d0de      	beq.n	8005ec0 <_dtoa_r+0xa10>
 8005f02:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005f06:	d1d8      	bne.n	8005eba <_dtoa_r+0xa0a>
 8005f08:	9a00      	ldr	r2, [sp, #0]
 8005f0a:	2339      	movs	r3, #57	@ 0x39
 8005f0c:	7013      	strb	r3, [r2, #0]
 8005f0e:	4633      	mov	r3, r6
 8005f10:	461e      	mov	r6, r3
 8005f12:	3b01      	subs	r3, #1
 8005f14:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005f18:	2a39      	cmp	r2, #57	@ 0x39
 8005f1a:	d052      	beq.n	8005fc2 <_dtoa_r+0xb12>
 8005f1c:	3201      	adds	r2, #1
 8005f1e:	701a      	strb	r2, [r3, #0]
 8005f20:	e612      	b.n	8005b48 <_dtoa_r+0x698>
 8005f22:	2a00      	cmp	r2, #0
 8005f24:	dd07      	ble.n	8005f36 <_dtoa_r+0xa86>
 8005f26:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005f2a:	d0ed      	beq.n	8005f08 <_dtoa_r+0xa58>
 8005f2c:	9a00      	ldr	r2, [sp, #0]
 8005f2e:	f108 0301 	add.w	r3, r8, #1
 8005f32:	7013      	strb	r3, [r2, #0]
 8005f34:	e608      	b.n	8005b48 <_dtoa_r+0x698>
 8005f36:	9b07      	ldr	r3, [sp, #28]
 8005f38:	9a07      	ldr	r2, [sp, #28]
 8005f3a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005f3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d028      	beq.n	8005f96 <_dtoa_r+0xae6>
 8005f44:	4649      	mov	r1, r9
 8005f46:	2300      	movs	r3, #0
 8005f48:	220a      	movs	r2, #10
 8005f4a:	4658      	mov	r0, fp
 8005f4c:	f000 f9d6 	bl	80062fc <__multadd>
 8005f50:	42af      	cmp	r7, r5
 8005f52:	4681      	mov	r9, r0
 8005f54:	f04f 0300 	mov.w	r3, #0
 8005f58:	f04f 020a 	mov.w	r2, #10
 8005f5c:	4639      	mov	r1, r7
 8005f5e:	4658      	mov	r0, fp
 8005f60:	d107      	bne.n	8005f72 <_dtoa_r+0xac2>
 8005f62:	f000 f9cb 	bl	80062fc <__multadd>
 8005f66:	4607      	mov	r7, r0
 8005f68:	4605      	mov	r5, r0
 8005f6a:	9b07      	ldr	r3, [sp, #28]
 8005f6c:	3301      	adds	r3, #1
 8005f6e:	9307      	str	r3, [sp, #28]
 8005f70:	e774      	b.n	8005e5c <_dtoa_r+0x9ac>
 8005f72:	f000 f9c3 	bl	80062fc <__multadd>
 8005f76:	4629      	mov	r1, r5
 8005f78:	4607      	mov	r7, r0
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	220a      	movs	r2, #10
 8005f7e:	4658      	mov	r0, fp
 8005f80:	f000 f9bc 	bl	80062fc <__multadd>
 8005f84:	4605      	mov	r5, r0
 8005f86:	e7f0      	b.n	8005f6a <_dtoa_r+0xaba>
 8005f88:	9b00      	ldr	r3, [sp, #0]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	bfcc      	ite	gt
 8005f8e:	461e      	movgt	r6, r3
 8005f90:	2601      	movle	r6, #1
 8005f92:	4456      	add	r6, sl
 8005f94:	2700      	movs	r7, #0
 8005f96:	4649      	mov	r1, r9
 8005f98:	2201      	movs	r2, #1
 8005f9a:	4658      	mov	r0, fp
 8005f9c:	f000 fba4 	bl	80066e8 <__lshift>
 8005fa0:	4621      	mov	r1, r4
 8005fa2:	4681      	mov	r9, r0
 8005fa4:	f000 fc0c 	bl	80067c0 <__mcmp>
 8005fa8:	2800      	cmp	r0, #0
 8005faa:	dcb0      	bgt.n	8005f0e <_dtoa_r+0xa5e>
 8005fac:	d102      	bne.n	8005fb4 <_dtoa_r+0xb04>
 8005fae:	f018 0f01 	tst.w	r8, #1
 8005fb2:	d1ac      	bne.n	8005f0e <_dtoa_r+0xa5e>
 8005fb4:	4633      	mov	r3, r6
 8005fb6:	461e      	mov	r6, r3
 8005fb8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005fbc:	2a30      	cmp	r2, #48	@ 0x30
 8005fbe:	d0fa      	beq.n	8005fb6 <_dtoa_r+0xb06>
 8005fc0:	e5c2      	b.n	8005b48 <_dtoa_r+0x698>
 8005fc2:	459a      	cmp	sl, r3
 8005fc4:	d1a4      	bne.n	8005f10 <_dtoa_r+0xa60>
 8005fc6:	9b04      	ldr	r3, [sp, #16]
 8005fc8:	3301      	adds	r3, #1
 8005fca:	9304      	str	r3, [sp, #16]
 8005fcc:	2331      	movs	r3, #49	@ 0x31
 8005fce:	f88a 3000 	strb.w	r3, [sl]
 8005fd2:	e5b9      	b.n	8005b48 <_dtoa_r+0x698>
 8005fd4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005fd6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006034 <_dtoa_r+0xb84>
 8005fda:	b11b      	cbz	r3, 8005fe4 <_dtoa_r+0xb34>
 8005fdc:	f10a 0308 	add.w	r3, sl, #8
 8005fe0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005fe2:	6013      	str	r3, [r2, #0]
 8005fe4:	4650      	mov	r0, sl
 8005fe6:	b019      	add	sp, #100	@ 0x64
 8005fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	f77f ae37 	ble.w	8005c62 <_dtoa_r+0x7b2>
 8005ff4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ff6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ff8:	2001      	movs	r0, #1
 8005ffa:	e655      	b.n	8005ca8 <_dtoa_r+0x7f8>
 8005ffc:	9b00      	ldr	r3, [sp, #0]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	f77f aed6 	ble.w	8005db0 <_dtoa_r+0x900>
 8006004:	4656      	mov	r6, sl
 8006006:	4621      	mov	r1, r4
 8006008:	4648      	mov	r0, r9
 800600a:	f7ff f9c9 	bl	80053a0 <quorem>
 800600e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006012:	f806 8b01 	strb.w	r8, [r6], #1
 8006016:	9b00      	ldr	r3, [sp, #0]
 8006018:	eba6 020a 	sub.w	r2, r6, sl
 800601c:	4293      	cmp	r3, r2
 800601e:	ddb3      	ble.n	8005f88 <_dtoa_r+0xad8>
 8006020:	4649      	mov	r1, r9
 8006022:	2300      	movs	r3, #0
 8006024:	220a      	movs	r2, #10
 8006026:	4658      	mov	r0, fp
 8006028:	f000 f968 	bl	80062fc <__multadd>
 800602c:	4681      	mov	r9, r0
 800602e:	e7ea      	b.n	8006006 <_dtoa_r+0xb56>
 8006030:	0800945b 	.word	0x0800945b
 8006034:	080093df 	.word	0x080093df

08006038 <_free_r>:
 8006038:	b538      	push	{r3, r4, r5, lr}
 800603a:	4605      	mov	r5, r0
 800603c:	2900      	cmp	r1, #0
 800603e:	d041      	beq.n	80060c4 <_free_r+0x8c>
 8006040:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006044:	1f0c      	subs	r4, r1, #4
 8006046:	2b00      	cmp	r3, #0
 8006048:	bfb8      	it	lt
 800604a:	18e4      	addlt	r4, r4, r3
 800604c:	f000 f8e8 	bl	8006220 <__malloc_lock>
 8006050:	4a1d      	ldr	r2, [pc, #116]	@ (80060c8 <_free_r+0x90>)
 8006052:	6813      	ldr	r3, [r2, #0]
 8006054:	b933      	cbnz	r3, 8006064 <_free_r+0x2c>
 8006056:	6063      	str	r3, [r4, #4]
 8006058:	6014      	str	r4, [r2, #0]
 800605a:	4628      	mov	r0, r5
 800605c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006060:	f000 b8e4 	b.w	800622c <__malloc_unlock>
 8006064:	42a3      	cmp	r3, r4
 8006066:	d908      	bls.n	800607a <_free_r+0x42>
 8006068:	6820      	ldr	r0, [r4, #0]
 800606a:	1821      	adds	r1, r4, r0
 800606c:	428b      	cmp	r3, r1
 800606e:	bf01      	itttt	eq
 8006070:	6819      	ldreq	r1, [r3, #0]
 8006072:	685b      	ldreq	r3, [r3, #4]
 8006074:	1809      	addeq	r1, r1, r0
 8006076:	6021      	streq	r1, [r4, #0]
 8006078:	e7ed      	b.n	8006056 <_free_r+0x1e>
 800607a:	461a      	mov	r2, r3
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	b10b      	cbz	r3, 8006084 <_free_r+0x4c>
 8006080:	42a3      	cmp	r3, r4
 8006082:	d9fa      	bls.n	800607a <_free_r+0x42>
 8006084:	6811      	ldr	r1, [r2, #0]
 8006086:	1850      	adds	r0, r2, r1
 8006088:	42a0      	cmp	r0, r4
 800608a:	d10b      	bne.n	80060a4 <_free_r+0x6c>
 800608c:	6820      	ldr	r0, [r4, #0]
 800608e:	4401      	add	r1, r0
 8006090:	1850      	adds	r0, r2, r1
 8006092:	4283      	cmp	r3, r0
 8006094:	6011      	str	r1, [r2, #0]
 8006096:	d1e0      	bne.n	800605a <_free_r+0x22>
 8006098:	6818      	ldr	r0, [r3, #0]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	6053      	str	r3, [r2, #4]
 800609e:	4408      	add	r0, r1
 80060a0:	6010      	str	r0, [r2, #0]
 80060a2:	e7da      	b.n	800605a <_free_r+0x22>
 80060a4:	d902      	bls.n	80060ac <_free_r+0x74>
 80060a6:	230c      	movs	r3, #12
 80060a8:	602b      	str	r3, [r5, #0]
 80060aa:	e7d6      	b.n	800605a <_free_r+0x22>
 80060ac:	6820      	ldr	r0, [r4, #0]
 80060ae:	1821      	adds	r1, r4, r0
 80060b0:	428b      	cmp	r3, r1
 80060b2:	bf04      	itt	eq
 80060b4:	6819      	ldreq	r1, [r3, #0]
 80060b6:	685b      	ldreq	r3, [r3, #4]
 80060b8:	6063      	str	r3, [r4, #4]
 80060ba:	bf04      	itt	eq
 80060bc:	1809      	addeq	r1, r1, r0
 80060be:	6021      	streq	r1, [r4, #0]
 80060c0:	6054      	str	r4, [r2, #4]
 80060c2:	e7ca      	b.n	800605a <_free_r+0x22>
 80060c4:	bd38      	pop	{r3, r4, r5, pc}
 80060c6:	bf00      	nop
 80060c8:	200003cc 	.word	0x200003cc

080060cc <malloc>:
 80060cc:	4b02      	ldr	r3, [pc, #8]	@ (80060d8 <malloc+0xc>)
 80060ce:	4601      	mov	r1, r0
 80060d0:	6818      	ldr	r0, [r3, #0]
 80060d2:	f000 b825 	b.w	8006120 <_malloc_r>
 80060d6:	bf00      	nop
 80060d8:	20000018 	.word	0x20000018

080060dc <sbrk_aligned>:
 80060dc:	b570      	push	{r4, r5, r6, lr}
 80060de:	4e0f      	ldr	r6, [pc, #60]	@ (800611c <sbrk_aligned+0x40>)
 80060e0:	460c      	mov	r4, r1
 80060e2:	6831      	ldr	r1, [r6, #0]
 80060e4:	4605      	mov	r5, r0
 80060e6:	b911      	cbnz	r1, 80060ee <sbrk_aligned+0x12>
 80060e8:	f002 fc44 	bl	8008974 <_sbrk_r>
 80060ec:	6030      	str	r0, [r6, #0]
 80060ee:	4621      	mov	r1, r4
 80060f0:	4628      	mov	r0, r5
 80060f2:	f002 fc3f 	bl	8008974 <_sbrk_r>
 80060f6:	1c43      	adds	r3, r0, #1
 80060f8:	d103      	bne.n	8006102 <sbrk_aligned+0x26>
 80060fa:	f04f 34ff 	mov.w	r4, #4294967295
 80060fe:	4620      	mov	r0, r4
 8006100:	bd70      	pop	{r4, r5, r6, pc}
 8006102:	1cc4      	adds	r4, r0, #3
 8006104:	f024 0403 	bic.w	r4, r4, #3
 8006108:	42a0      	cmp	r0, r4
 800610a:	d0f8      	beq.n	80060fe <sbrk_aligned+0x22>
 800610c:	1a21      	subs	r1, r4, r0
 800610e:	4628      	mov	r0, r5
 8006110:	f002 fc30 	bl	8008974 <_sbrk_r>
 8006114:	3001      	adds	r0, #1
 8006116:	d1f2      	bne.n	80060fe <sbrk_aligned+0x22>
 8006118:	e7ef      	b.n	80060fa <sbrk_aligned+0x1e>
 800611a:	bf00      	nop
 800611c:	200003c8 	.word	0x200003c8

08006120 <_malloc_r>:
 8006120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006124:	1ccd      	adds	r5, r1, #3
 8006126:	f025 0503 	bic.w	r5, r5, #3
 800612a:	3508      	adds	r5, #8
 800612c:	2d0c      	cmp	r5, #12
 800612e:	bf38      	it	cc
 8006130:	250c      	movcc	r5, #12
 8006132:	2d00      	cmp	r5, #0
 8006134:	4606      	mov	r6, r0
 8006136:	db01      	blt.n	800613c <_malloc_r+0x1c>
 8006138:	42a9      	cmp	r1, r5
 800613a:	d904      	bls.n	8006146 <_malloc_r+0x26>
 800613c:	230c      	movs	r3, #12
 800613e:	6033      	str	r3, [r6, #0]
 8006140:	2000      	movs	r0, #0
 8006142:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006146:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800621c <_malloc_r+0xfc>
 800614a:	f000 f869 	bl	8006220 <__malloc_lock>
 800614e:	f8d8 3000 	ldr.w	r3, [r8]
 8006152:	461c      	mov	r4, r3
 8006154:	bb44      	cbnz	r4, 80061a8 <_malloc_r+0x88>
 8006156:	4629      	mov	r1, r5
 8006158:	4630      	mov	r0, r6
 800615a:	f7ff ffbf 	bl	80060dc <sbrk_aligned>
 800615e:	1c43      	adds	r3, r0, #1
 8006160:	4604      	mov	r4, r0
 8006162:	d158      	bne.n	8006216 <_malloc_r+0xf6>
 8006164:	f8d8 4000 	ldr.w	r4, [r8]
 8006168:	4627      	mov	r7, r4
 800616a:	2f00      	cmp	r7, #0
 800616c:	d143      	bne.n	80061f6 <_malloc_r+0xd6>
 800616e:	2c00      	cmp	r4, #0
 8006170:	d04b      	beq.n	800620a <_malloc_r+0xea>
 8006172:	6823      	ldr	r3, [r4, #0]
 8006174:	4639      	mov	r1, r7
 8006176:	4630      	mov	r0, r6
 8006178:	eb04 0903 	add.w	r9, r4, r3
 800617c:	f002 fbfa 	bl	8008974 <_sbrk_r>
 8006180:	4581      	cmp	r9, r0
 8006182:	d142      	bne.n	800620a <_malloc_r+0xea>
 8006184:	6821      	ldr	r1, [r4, #0]
 8006186:	1a6d      	subs	r5, r5, r1
 8006188:	4629      	mov	r1, r5
 800618a:	4630      	mov	r0, r6
 800618c:	f7ff ffa6 	bl	80060dc <sbrk_aligned>
 8006190:	3001      	adds	r0, #1
 8006192:	d03a      	beq.n	800620a <_malloc_r+0xea>
 8006194:	6823      	ldr	r3, [r4, #0]
 8006196:	442b      	add	r3, r5
 8006198:	6023      	str	r3, [r4, #0]
 800619a:	f8d8 3000 	ldr.w	r3, [r8]
 800619e:	685a      	ldr	r2, [r3, #4]
 80061a0:	bb62      	cbnz	r2, 80061fc <_malloc_r+0xdc>
 80061a2:	f8c8 7000 	str.w	r7, [r8]
 80061a6:	e00f      	b.n	80061c8 <_malloc_r+0xa8>
 80061a8:	6822      	ldr	r2, [r4, #0]
 80061aa:	1b52      	subs	r2, r2, r5
 80061ac:	d420      	bmi.n	80061f0 <_malloc_r+0xd0>
 80061ae:	2a0b      	cmp	r2, #11
 80061b0:	d917      	bls.n	80061e2 <_malloc_r+0xc2>
 80061b2:	1961      	adds	r1, r4, r5
 80061b4:	42a3      	cmp	r3, r4
 80061b6:	6025      	str	r5, [r4, #0]
 80061b8:	bf18      	it	ne
 80061ba:	6059      	strne	r1, [r3, #4]
 80061bc:	6863      	ldr	r3, [r4, #4]
 80061be:	bf08      	it	eq
 80061c0:	f8c8 1000 	streq.w	r1, [r8]
 80061c4:	5162      	str	r2, [r4, r5]
 80061c6:	604b      	str	r3, [r1, #4]
 80061c8:	4630      	mov	r0, r6
 80061ca:	f000 f82f 	bl	800622c <__malloc_unlock>
 80061ce:	f104 000b 	add.w	r0, r4, #11
 80061d2:	1d23      	adds	r3, r4, #4
 80061d4:	f020 0007 	bic.w	r0, r0, #7
 80061d8:	1ac2      	subs	r2, r0, r3
 80061da:	bf1c      	itt	ne
 80061dc:	1a1b      	subne	r3, r3, r0
 80061de:	50a3      	strne	r3, [r4, r2]
 80061e0:	e7af      	b.n	8006142 <_malloc_r+0x22>
 80061e2:	6862      	ldr	r2, [r4, #4]
 80061e4:	42a3      	cmp	r3, r4
 80061e6:	bf0c      	ite	eq
 80061e8:	f8c8 2000 	streq.w	r2, [r8]
 80061ec:	605a      	strne	r2, [r3, #4]
 80061ee:	e7eb      	b.n	80061c8 <_malloc_r+0xa8>
 80061f0:	4623      	mov	r3, r4
 80061f2:	6864      	ldr	r4, [r4, #4]
 80061f4:	e7ae      	b.n	8006154 <_malloc_r+0x34>
 80061f6:	463c      	mov	r4, r7
 80061f8:	687f      	ldr	r7, [r7, #4]
 80061fa:	e7b6      	b.n	800616a <_malloc_r+0x4a>
 80061fc:	461a      	mov	r2, r3
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	42a3      	cmp	r3, r4
 8006202:	d1fb      	bne.n	80061fc <_malloc_r+0xdc>
 8006204:	2300      	movs	r3, #0
 8006206:	6053      	str	r3, [r2, #4]
 8006208:	e7de      	b.n	80061c8 <_malloc_r+0xa8>
 800620a:	230c      	movs	r3, #12
 800620c:	6033      	str	r3, [r6, #0]
 800620e:	4630      	mov	r0, r6
 8006210:	f000 f80c 	bl	800622c <__malloc_unlock>
 8006214:	e794      	b.n	8006140 <_malloc_r+0x20>
 8006216:	6005      	str	r5, [r0, #0]
 8006218:	e7d6      	b.n	80061c8 <_malloc_r+0xa8>
 800621a:	bf00      	nop
 800621c:	200003cc 	.word	0x200003cc

08006220 <__malloc_lock>:
 8006220:	4801      	ldr	r0, [pc, #4]	@ (8006228 <__malloc_lock+0x8>)
 8006222:	f7ff b8b4 	b.w	800538e <__retarget_lock_acquire_recursive>
 8006226:	bf00      	nop
 8006228:	200003c4 	.word	0x200003c4

0800622c <__malloc_unlock>:
 800622c:	4801      	ldr	r0, [pc, #4]	@ (8006234 <__malloc_unlock+0x8>)
 800622e:	f7ff b8af 	b.w	8005390 <__retarget_lock_release_recursive>
 8006232:	bf00      	nop
 8006234:	200003c4 	.word	0x200003c4

08006238 <_Balloc>:
 8006238:	b570      	push	{r4, r5, r6, lr}
 800623a:	69c6      	ldr	r6, [r0, #28]
 800623c:	4604      	mov	r4, r0
 800623e:	460d      	mov	r5, r1
 8006240:	b976      	cbnz	r6, 8006260 <_Balloc+0x28>
 8006242:	2010      	movs	r0, #16
 8006244:	f7ff ff42 	bl	80060cc <malloc>
 8006248:	4602      	mov	r2, r0
 800624a:	61e0      	str	r0, [r4, #28]
 800624c:	b920      	cbnz	r0, 8006258 <_Balloc+0x20>
 800624e:	4b18      	ldr	r3, [pc, #96]	@ (80062b0 <_Balloc+0x78>)
 8006250:	4818      	ldr	r0, [pc, #96]	@ (80062b4 <_Balloc+0x7c>)
 8006252:	216b      	movs	r1, #107	@ 0x6b
 8006254:	f002 fbb4 	bl	80089c0 <__assert_func>
 8006258:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800625c:	6006      	str	r6, [r0, #0]
 800625e:	60c6      	str	r6, [r0, #12]
 8006260:	69e6      	ldr	r6, [r4, #28]
 8006262:	68f3      	ldr	r3, [r6, #12]
 8006264:	b183      	cbz	r3, 8006288 <_Balloc+0x50>
 8006266:	69e3      	ldr	r3, [r4, #28]
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800626e:	b9b8      	cbnz	r0, 80062a0 <_Balloc+0x68>
 8006270:	2101      	movs	r1, #1
 8006272:	fa01 f605 	lsl.w	r6, r1, r5
 8006276:	1d72      	adds	r2, r6, #5
 8006278:	0092      	lsls	r2, r2, #2
 800627a:	4620      	mov	r0, r4
 800627c:	f002 fbbe 	bl	80089fc <_calloc_r>
 8006280:	b160      	cbz	r0, 800629c <_Balloc+0x64>
 8006282:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006286:	e00e      	b.n	80062a6 <_Balloc+0x6e>
 8006288:	2221      	movs	r2, #33	@ 0x21
 800628a:	2104      	movs	r1, #4
 800628c:	4620      	mov	r0, r4
 800628e:	f002 fbb5 	bl	80089fc <_calloc_r>
 8006292:	69e3      	ldr	r3, [r4, #28]
 8006294:	60f0      	str	r0, [r6, #12]
 8006296:	68db      	ldr	r3, [r3, #12]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d1e4      	bne.n	8006266 <_Balloc+0x2e>
 800629c:	2000      	movs	r0, #0
 800629e:	bd70      	pop	{r4, r5, r6, pc}
 80062a0:	6802      	ldr	r2, [r0, #0]
 80062a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80062a6:	2300      	movs	r3, #0
 80062a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80062ac:	e7f7      	b.n	800629e <_Balloc+0x66>
 80062ae:	bf00      	nop
 80062b0:	080093ec 	.word	0x080093ec
 80062b4:	0800946c 	.word	0x0800946c

080062b8 <_Bfree>:
 80062b8:	b570      	push	{r4, r5, r6, lr}
 80062ba:	69c6      	ldr	r6, [r0, #28]
 80062bc:	4605      	mov	r5, r0
 80062be:	460c      	mov	r4, r1
 80062c0:	b976      	cbnz	r6, 80062e0 <_Bfree+0x28>
 80062c2:	2010      	movs	r0, #16
 80062c4:	f7ff ff02 	bl	80060cc <malloc>
 80062c8:	4602      	mov	r2, r0
 80062ca:	61e8      	str	r0, [r5, #28]
 80062cc:	b920      	cbnz	r0, 80062d8 <_Bfree+0x20>
 80062ce:	4b09      	ldr	r3, [pc, #36]	@ (80062f4 <_Bfree+0x3c>)
 80062d0:	4809      	ldr	r0, [pc, #36]	@ (80062f8 <_Bfree+0x40>)
 80062d2:	218f      	movs	r1, #143	@ 0x8f
 80062d4:	f002 fb74 	bl	80089c0 <__assert_func>
 80062d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80062dc:	6006      	str	r6, [r0, #0]
 80062de:	60c6      	str	r6, [r0, #12]
 80062e0:	b13c      	cbz	r4, 80062f2 <_Bfree+0x3a>
 80062e2:	69eb      	ldr	r3, [r5, #28]
 80062e4:	6862      	ldr	r2, [r4, #4]
 80062e6:	68db      	ldr	r3, [r3, #12]
 80062e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80062ec:	6021      	str	r1, [r4, #0]
 80062ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80062f2:	bd70      	pop	{r4, r5, r6, pc}
 80062f4:	080093ec 	.word	0x080093ec
 80062f8:	0800946c 	.word	0x0800946c

080062fc <__multadd>:
 80062fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006300:	690d      	ldr	r5, [r1, #16]
 8006302:	4607      	mov	r7, r0
 8006304:	460c      	mov	r4, r1
 8006306:	461e      	mov	r6, r3
 8006308:	f101 0c14 	add.w	ip, r1, #20
 800630c:	2000      	movs	r0, #0
 800630e:	f8dc 3000 	ldr.w	r3, [ip]
 8006312:	b299      	uxth	r1, r3
 8006314:	fb02 6101 	mla	r1, r2, r1, r6
 8006318:	0c1e      	lsrs	r6, r3, #16
 800631a:	0c0b      	lsrs	r3, r1, #16
 800631c:	fb02 3306 	mla	r3, r2, r6, r3
 8006320:	b289      	uxth	r1, r1
 8006322:	3001      	adds	r0, #1
 8006324:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006328:	4285      	cmp	r5, r0
 800632a:	f84c 1b04 	str.w	r1, [ip], #4
 800632e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006332:	dcec      	bgt.n	800630e <__multadd+0x12>
 8006334:	b30e      	cbz	r6, 800637a <__multadd+0x7e>
 8006336:	68a3      	ldr	r3, [r4, #8]
 8006338:	42ab      	cmp	r3, r5
 800633a:	dc19      	bgt.n	8006370 <__multadd+0x74>
 800633c:	6861      	ldr	r1, [r4, #4]
 800633e:	4638      	mov	r0, r7
 8006340:	3101      	adds	r1, #1
 8006342:	f7ff ff79 	bl	8006238 <_Balloc>
 8006346:	4680      	mov	r8, r0
 8006348:	b928      	cbnz	r0, 8006356 <__multadd+0x5a>
 800634a:	4602      	mov	r2, r0
 800634c:	4b0c      	ldr	r3, [pc, #48]	@ (8006380 <__multadd+0x84>)
 800634e:	480d      	ldr	r0, [pc, #52]	@ (8006384 <__multadd+0x88>)
 8006350:	21ba      	movs	r1, #186	@ 0xba
 8006352:	f002 fb35 	bl	80089c0 <__assert_func>
 8006356:	6922      	ldr	r2, [r4, #16]
 8006358:	3202      	adds	r2, #2
 800635a:	f104 010c 	add.w	r1, r4, #12
 800635e:	0092      	lsls	r2, r2, #2
 8006360:	300c      	adds	r0, #12
 8006362:	f002 fb17 	bl	8008994 <memcpy>
 8006366:	4621      	mov	r1, r4
 8006368:	4638      	mov	r0, r7
 800636a:	f7ff ffa5 	bl	80062b8 <_Bfree>
 800636e:	4644      	mov	r4, r8
 8006370:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006374:	3501      	adds	r5, #1
 8006376:	615e      	str	r6, [r3, #20]
 8006378:	6125      	str	r5, [r4, #16]
 800637a:	4620      	mov	r0, r4
 800637c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006380:	0800945b 	.word	0x0800945b
 8006384:	0800946c 	.word	0x0800946c

08006388 <__s2b>:
 8006388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800638c:	460c      	mov	r4, r1
 800638e:	4615      	mov	r5, r2
 8006390:	461f      	mov	r7, r3
 8006392:	2209      	movs	r2, #9
 8006394:	3308      	adds	r3, #8
 8006396:	4606      	mov	r6, r0
 8006398:	fb93 f3f2 	sdiv	r3, r3, r2
 800639c:	2100      	movs	r1, #0
 800639e:	2201      	movs	r2, #1
 80063a0:	429a      	cmp	r2, r3
 80063a2:	db09      	blt.n	80063b8 <__s2b+0x30>
 80063a4:	4630      	mov	r0, r6
 80063a6:	f7ff ff47 	bl	8006238 <_Balloc>
 80063aa:	b940      	cbnz	r0, 80063be <__s2b+0x36>
 80063ac:	4602      	mov	r2, r0
 80063ae:	4b19      	ldr	r3, [pc, #100]	@ (8006414 <__s2b+0x8c>)
 80063b0:	4819      	ldr	r0, [pc, #100]	@ (8006418 <__s2b+0x90>)
 80063b2:	21d3      	movs	r1, #211	@ 0xd3
 80063b4:	f002 fb04 	bl	80089c0 <__assert_func>
 80063b8:	0052      	lsls	r2, r2, #1
 80063ba:	3101      	adds	r1, #1
 80063bc:	e7f0      	b.n	80063a0 <__s2b+0x18>
 80063be:	9b08      	ldr	r3, [sp, #32]
 80063c0:	6143      	str	r3, [r0, #20]
 80063c2:	2d09      	cmp	r5, #9
 80063c4:	f04f 0301 	mov.w	r3, #1
 80063c8:	6103      	str	r3, [r0, #16]
 80063ca:	dd16      	ble.n	80063fa <__s2b+0x72>
 80063cc:	f104 0909 	add.w	r9, r4, #9
 80063d0:	46c8      	mov	r8, r9
 80063d2:	442c      	add	r4, r5
 80063d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80063d8:	4601      	mov	r1, r0
 80063da:	3b30      	subs	r3, #48	@ 0x30
 80063dc:	220a      	movs	r2, #10
 80063de:	4630      	mov	r0, r6
 80063e0:	f7ff ff8c 	bl	80062fc <__multadd>
 80063e4:	45a0      	cmp	r8, r4
 80063e6:	d1f5      	bne.n	80063d4 <__s2b+0x4c>
 80063e8:	f1a5 0408 	sub.w	r4, r5, #8
 80063ec:	444c      	add	r4, r9
 80063ee:	1b2d      	subs	r5, r5, r4
 80063f0:	1963      	adds	r3, r4, r5
 80063f2:	42bb      	cmp	r3, r7
 80063f4:	db04      	blt.n	8006400 <__s2b+0x78>
 80063f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063fa:	340a      	adds	r4, #10
 80063fc:	2509      	movs	r5, #9
 80063fe:	e7f6      	b.n	80063ee <__s2b+0x66>
 8006400:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006404:	4601      	mov	r1, r0
 8006406:	3b30      	subs	r3, #48	@ 0x30
 8006408:	220a      	movs	r2, #10
 800640a:	4630      	mov	r0, r6
 800640c:	f7ff ff76 	bl	80062fc <__multadd>
 8006410:	e7ee      	b.n	80063f0 <__s2b+0x68>
 8006412:	bf00      	nop
 8006414:	0800945b 	.word	0x0800945b
 8006418:	0800946c 	.word	0x0800946c

0800641c <__hi0bits>:
 800641c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006420:	4603      	mov	r3, r0
 8006422:	bf36      	itet	cc
 8006424:	0403      	lslcc	r3, r0, #16
 8006426:	2000      	movcs	r0, #0
 8006428:	2010      	movcc	r0, #16
 800642a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800642e:	bf3c      	itt	cc
 8006430:	021b      	lslcc	r3, r3, #8
 8006432:	3008      	addcc	r0, #8
 8006434:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006438:	bf3c      	itt	cc
 800643a:	011b      	lslcc	r3, r3, #4
 800643c:	3004      	addcc	r0, #4
 800643e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006442:	bf3c      	itt	cc
 8006444:	009b      	lslcc	r3, r3, #2
 8006446:	3002      	addcc	r0, #2
 8006448:	2b00      	cmp	r3, #0
 800644a:	db05      	blt.n	8006458 <__hi0bits+0x3c>
 800644c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006450:	f100 0001 	add.w	r0, r0, #1
 8006454:	bf08      	it	eq
 8006456:	2020      	moveq	r0, #32
 8006458:	4770      	bx	lr

0800645a <__lo0bits>:
 800645a:	6803      	ldr	r3, [r0, #0]
 800645c:	4602      	mov	r2, r0
 800645e:	f013 0007 	ands.w	r0, r3, #7
 8006462:	d00b      	beq.n	800647c <__lo0bits+0x22>
 8006464:	07d9      	lsls	r1, r3, #31
 8006466:	d421      	bmi.n	80064ac <__lo0bits+0x52>
 8006468:	0798      	lsls	r0, r3, #30
 800646a:	bf49      	itett	mi
 800646c:	085b      	lsrmi	r3, r3, #1
 800646e:	089b      	lsrpl	r3, r3, #2
 8006470:	2001      	movmi	r0, #1
 8006472:	6013      	strmi	r3, [r2, #0]
 8006474:	bf5c      	itt	pl
 8006476:	6013      	strpl	r3, [r2, #0]
 8006478:	2002      	movpl	r0, #2
 800647a:	4770      	bx	lr
 800647c:	b299      	uxth	r1, r3
 800647e:	b909      	cbnz	r1, 8006484 <__lo0bits+0x2a>
 8006480:	0c1b      	lsrs	r3, r3, #16
 8006482:	2010      	movs	r0, #16
 8006484:	b2d9      	uxtb	r1, r3
 8006486:	b909      	cbnz	r1, 800648c <__lo0bits+0x32>
 8006488:	3008      	adds	r0, #8
 800648a:	0a1b      	lsrs	r3, r3, #8
 800648c:	0719      	lsls	r1, r3, #28
 800648e:	bf04      	itt	eq
 8006490:	091b      	lsreq	r3, r3, #4
 8006492:	3004      	addeq	r0, #4
 8006494:	0799      	lsls	r1, r3, #30
 8006496:	bf04      	itt	eq
 8006498:	089b      	lsreq	r3, r3, #2
 800649a:	3002      	addeq	r0, #2
 800649c:	07d9      	lsls	r1, r3, #31
 800649e:	d403      	bmi.n	80064a8 <__lo0bits+0x4e>
 80064a0:	085b      	lsrs	r3, r3, #1
 80064a2:	f100 0001 	add.w	r0, r0, #1
 80064a6:	d003      	beq.n	80064b0 <__lo0bits+0x56>
 80064a8:	6013      	str	r3, [r2, #0]
 80064aa:	4770      	bx	lr
 80064ac:	2000      	movs	r0, #0
 80064ae:	4770      	bx	lr
 80064b0:	2020      	movs	r0, #32
 80064b2:	4770      	bx	lr

080064b4 <__i2b>:
 80064b4:	b510      	push	{r4, lr}
 80064b6:	460c      	mov	r4, r1
 80064b8:	2101      	movs	r1, #1
 80064ba:	f7ff febd 	bl	8006238 <_Balloc>
 80064be:	4602      	mov	r2, r0
 80064c0:	b928      	cbnz	r0, 80064ce <__i2b+0x1a>
 80064c2:	4b05      	ldr	r3, [pc, #20]	@ (80064d8 <__i2b+0x24>)
 80064c4:	4805      	ldr	r0, [pc, #20]	@ (80064dc <__i2b+0x28>)
 80064c6:	f240 1145 	movw	r1, #325	@ 0x145
 80064ca:	f002 fa79 	bl	80089c0 <__assert_func>
 80064ce:	2301      	movs	r3, #1
 80064d0:	6144      	str	r4, [r0, #20]
 80064d2:	6103      	str	r3, [r0, #16]
 80064d4:	bd10      	pop	{r4, pc}
 80064d6:	bf00      	nop
 80064d8:	0800945b 	.word	0x0800945b
 80064dc:	0800946c 	.word	0x0800946c

080064e0 <__multiply>:
 80064e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064e4:	4614      	mov	r4, r2
 80064e6:	690a      	ldr	r2, [r1, #16]
 80064e8:	6923      	ldr	r3, [r4, #16]
 80064ea:	429a      	cmp	r2, r3
 80064ec:	bfa8      	it	ge
 80064ee:	4623      	movge	r3, r4
 80064f0:	460f      	mov	r7, r1
 80064f2:	bfa4      	itt	ge
 80064f4:	460c      	movge	r4, r1
 80064f6:	461f      	movge	r7, r3
 80064f8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80064fc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006500:	68a3      	ldr	r3, [r4, #8]
 8006502:	6861      	ldr	r1, [r4, #4]
 8006504:	eb0a 0609 	add.w	r6, sl, r9
 8006508:	42b3      	cmp	r3, r6
 800650a:	b085      	sub	sp, #20
 800650c:	bfb8      	it	lt
 800650e:	3101      	addlt	r1, #1
 8006510:	f7ff fe92 	bl	8006238 <_Balloc>
 8006514:	b930      	cbnz	r0, 8006524 <__multiply+0x44>
 8006516:	4602      	mov	r2, r0
 8006518:	4b44      	ldr	r3, [pc, #272]	@ (800662c <__multiply+0x14c>)
 800651a:	4845      	ldr	r0, [pc, #276]	@ (8006630 <__multiply+0x150>)
 800651c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006520:	f002 fa4e 	bl	80089c0 <__assert_func>
 8006524:	f100 0514 	add.w	r5, r0, #20
 8006528:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800652c:	462b      	mov	r3, r5
 800652e:	2200      	movs	r2, #0
 8006530:	4543      	cmp	r3, r8
 8006532:	d321      	bcc.n	8006578 <__multiply+0x98>
 8006534:	f107 0114 	add.w	r1, r7, #20
 8006538:	f104 0214 	add.w	r2, r4, #20
 800653c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006540:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006544:	9302      	str	r3, [sp, #8]
 8006546:	1b13      	subs	r3, r2, r4
 8006548:	3b15      	subs	r3, #21
 800654a:	f023 0303 	bic.w	r3, r3, #3
 800654e:	3304      	adds	r3, #4
 8006550:	f104 0715 	add.w	r7, r4, #21
 8006554:	42ba      	cmp	r2, r7
 8006556:	bf38      	it	cc
 8006558:	2304      	movcc	r3, #4
 800655a:	9301      	str	r3, [sp, #4]
 800655c:	9b02      	ldr	r3, [sp, #8]
 800655e:	9103      	str	r1, [sp, #12]
 8006560:	428b      	cmp	r3, r1
 8006562:	d80c      	bhi.n	800657e <__multiply+0x9e>
 8006564:	2e00      	cmp	r6, #0
 8006566:	dd03      	ble.n	8006570 <__multiply+0x90>
 8006568:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800656c:	2b00      	cmp	r3, #0
 800656e:	d05b      	beq.n	8006628 <__multiply+0x148>
 8006570:	6106      	str	r6, [r0, #16]
 8006572:	b005      	add	sp, #20
 8006574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006578:	f843 2b04 	str.w	r2, [r3], #4
 800657c:	e7d8      	b.n	8006530 <__multiply+0x50>
 800657e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006582:	f1ba 0f00 	cmp.w	sl, #0
 8006586:	d024      	beq.n	80065d2 <__multiply+0xf2>
 8006588:	f104 0e14 	add.w	lr, r4, #20
 800658c:	46a9      	mov	r9, r5
 800658e:	f04f 0c00 	mov.w	ip, #0
 8006592:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006596:	f8d9 3000 	ldr.w	r3, [r9]
 800659a:	fa1f fb87 	uxth.w	fp, r7
 800659e:	b29b      	uxth	r3, r3
 80065a0:	fb0a 330b 	mla	r3, sl, fp, r3
 80065a4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80065a8:	f8d9 7000 	ldr.w	r7, [r9]
 80065ac:	4463      	add	r3, ip
 80065ae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80065b2:	fb0a c70b 	mla	r7, sl, fp, ip
 80065b6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80065c0:	4572      	cmp	r2, lr
 80065c2:	f849 3b04 	str.w	r3, [r9], #4
 80065c6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80065ca:	d8e2      	bhi.n	8006592 <__multiply+0xb2>
 80065cc:	9b01      	ldr	r3, [sp, #4]
 80065ce:	f845 c003 	str.w	ip, [r5, r3]
 80065d2:	9b03      	ldr	r3, [sp, #12]
 80065d4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80065d8:	3104      	adds	r1, #4
 80065da:	f1b9 0f00 	cmp.w	r9, #0
 80065de:	d021      	beq.n	8006624 <__multiply+0x144>
 80065e0:	682b      	ldr	r3, [r5, #0]
 80065e2:	f104 0c14 	add.w	ip, r4, #20
 80065e6:	46ae      	mov	lr, r5
 80065e8:	f04f 0a00 	mov.w	sl, #0
 80065ec:	f8bc b000 	ldrh.w	fp, [ip]
 80065f0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80065f4:	fb09 770b 	mla	r7, r9, fp, r7
 80065f8:	4457      	add	r7, sl
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006600:	f84e 3b04 	str.w	r3, [lr], #4
 8006604:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006608:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800660c:	f8be 3000 	ldrh.w	r3, [lr]
 8006610:	fb09 330a 	mla	r3, r9, sl, r3
 8006614:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006618:	4562      	cmp	r2, ip
 800661a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800661e:	d8e5      	bhi.n	80065ec <__multiply+0x10c>
 8006620:	9f01      	ldr	r7, [sp, #4]
 8006622:	51eb      	str	r3, [r5, r7]
 8006624:	3504      	adds	r5, #4
 8006626:	e799      	b.n	800655c <__multiply+0x7c>
 8006628:	3e01      	subs	r6, #1
 800662a:	e79b      	b.n	8006564 <__multiply+0x84>
 800662c:	0800945b 	.word	0x0800945b
 8006630:	0800946c 	.word	0x0800946c

08006634 <__pow5mult>:
 8006634:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006638:	4615      	mov	r5, r2
 800663a:	f012 0203 	ands.w	r2, r2, #3
 800663e:	4607      	mov	r7, r0
 8006640:	460e      	mov	r6, r1
 8006642:	d007      	beq.n	8006654 <__pow5mult+0x20>
 8006644:	4c25      	ldr	r4, [pc, #148]	@ (80066dc <__pow5mult+0xa8>)
 8006646:	3a01      	subs	r2, #1
 8006648:	2300      	movs	r3, #0
 800664a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800664e:	f7ff fe55 	bl	80062fc <__multadd>
 8006652:	4606      	mov	r6, r0
 8006654:	10ad      	asrs	r5, r5, #2
 8006656:	d03d      	beq.n	80066d4 <__pow5mult+0xa0>
 8006658:	69fc      	ldr	r4, [r7, #28]
 800665a:	b97c      	cbnz	r4, 800667c <__pow5mult+0x48>
 800665c:	2010      	movs	r0, #16
 800665e:	f7ff fd35 	bl	80060cc <malloc>
 8006662:	4602      	mov	r2, r0
 8006664:	61f8      	str	r0, [r7, #28]
 8006666:	b928      	cbnz	r0, 8006674 <__pow5mult+0x40>
 8006668:	4b1d      	ldr	r3, [pc, #116]	@ (80066e0 <__pow5mult+0xac>)
 800666a:	481e      	ldr	r0, [pc, #120]	@ (80066e4 <__pow5mult+0xb0>)
 800666c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006670:	f002 f9a6 	bl	80089c0 <__assert_func>
 8006674:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006678:	6004      	str	r4, [r0, #0]
 800667a:	60c4      	str	r4, [r0, #12]
 800667c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006680:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006684:	b94c      	cbnz	r4, 800669a <__pow5mult+0x66>
 8006686:	f240 2171 	movw	r1, #625	@ 0x271
 800668a:	4638      	mov	r0, r7
 800668c:	f7ff ff12 	bl	80064b4 <__i2b>
 8006690:	2300      	movs	r3, #0
 8006692:	f8c8 0008 	str.w	r0, [r8, #8]
 8006696:	4604      	mov	r4, r0
 8006698:	6003      	str	r3, [r0, #0]
 800669a:	f04f 0900 	mov.w	r9, #0
 800669e:	07eb      	lsls	r3, r5, #31
 80066a0:	d50a      	bpl.n	80066b8 <__pow5mult+0x84>
 80066a2:	4631      	mov	r1, r6
 80066a4:	4622      	mov	r2, r4
 80066a6:	4638      	mov	r0, r7
 80066a8:	f7ff ff1a 	bl	80064e0 <__multiply>
 80066ac:	4631      	mov	r1, r6
 80066ae:	4680      	mov	r8, r0
 80066b0:	4638      	mov	r0, r7
 80066b2:	f7ff fe01 	bl	80062b8 <_Bfree>
 80066b6:	4646      	mov	r6, r8
 80066b8:	106d      	asrs	r5, r5, #1
 80066ba:	d00b      	beq.n	80066d4 <__pow5mult+0xa0>
 80066bc:	6820      	ldr	r0, [r4, #0]
 80066be:	b938      	cbnz	r0, 80066d0 <__pow5mult+0x9c>
 80066c0:	4622      	mov	r2, r4
 80066c2:	4621      	mov	r1, r4
 80066c4:	4638      	mov	r0, r7
 80066c6:	f7ff ff0b 	bl	80064e0 <__multiply>
 80066ca:	6020      	str	r0, [r4, #0]
 80066cc:	f8c0 9000 	str.w	r9, [r0]
 80066d0:	4604      	mov	r4, r0
 80066d2:	e7e4      	b.n	800669e <__pow5mult+0x6a>
 80066d4:	4630      	mov	r0, r6
 80066d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066da:	bf00      	nop
 80066dc:	080094c8 	.word	0x080094c8
 80066e0:	080093ec 	.word	0x080093ec
 80066e4:	0800946c 	.word	0x0800946c

080066e8 <__lshift>:
 80066e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066ec:	460c      	mov	r4, r1
 80066ee:	6849      	ldr	r1, [r1, #4]
 80066f0:	6923      	ldr	r3, [r4, #16]
 80066f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80066f6:	68a3      	ldr	r3, [r4, #8]
 80066f8:	4607      	mov	r7, r0
 80066fa:	4691      	mov	r9, r2
 80066fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006700:	f108 0601 	add.w	r6, r8, #1
 8006704:	42b3      	cmp	r3, r6
 8006706:	db0b      	blt.n	8006720 <__lshift+0x38>
 8006708:	4638      	mov	r0, r7
 800670a:	f7ff fd95 	bl	8006238 <_Balloc>
 800670e:	4605      	mov	r5, r0
 8006710:	b948      	cbnz	r0, 8006726 <__lshift+0x3e>
 8006712:	4602      	mov	r2, r0
 8006714:	4b28      	ldr	r3, [pc, #160]	@ (80067b8 <__lshift+0xd0>)
 8006716:	4829      	ldr	r0, [pc, #164]	@ (80067bc <__lshift+0xd4>)
 8006718:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800671c:	f002 f950 	bl	80089c0 <__assert_func>
 8006720:	3101      	adds	r1, #1
 8006722:	005b      	lsls	r3, r3, #1
 8006724:	e7ee      	b.n	8006704 <__lshift+0x1c>
 8006726:	2300      	movs	r3, #0
 8006728:	f100 0114 	add.w	r1, r0, #20
 800672c:	f100 0210 	add.w	r2, r0, #16
 8006730:	4618      	mov	r0, r3
 8006732:	4553      	cmp	r3, sl
 8006734:	db33      	blt.n	800679e <__lshift+0xb6>
 8006736:	6920      	ldr	r0, [r4, #16]
 8006738:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800673c:	f104 0314 	add.w	r3, r4, #20
 8006740:	f019 091f 	ands.w	r9, r9, #31
 8006744:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006748:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800674c:	d02b      	beq.n	80067a6 <__lshift+0xbe>
 800674e:	f1c9 0e20 	rsb	lr, r9, #32
 8006752:	468a      	mov	sl, r1
 8006754:	2200      	movs	r2, #0
 8006756:	6818      	ldr	r0, [r3, #0]
 8006758:	fa00 f009 	lsl.w	r0, r0, r9
 800675c:	4310      	orrs	r0, r2
 800675e:	f84a 0b04 	str.w	r0, [sl], #4
 8006762:	f853 2b04 	ldr.w	r2, [r3], #4
 8006766:	459c      	cmp	ip, r3
 8006768:	fa22 f20e 	lsr.w	r2, r2, lr
 800676c:	d8f3      	bhi.n	8006756 <__lshift+0x6e>
 800676e:	ebac 0304 	sub.w	r3, ip, r4
 8006772:	3b15      	subs	r3, #21
 8006774:	f023 0303 	bic.w	r3, r3, #3
 8006778:	3304      	adds	r3, #4
 800677a:	f104 0015 	add.w	r0, r4, #21
 800677e:	4584      	cmp	ip, r0
 8006780:	bf38      	it	cc
 8006782:	2304      	movcc	r3, #4
 8006784:	50ca      	str	r2, [r1, r3]
 8006786:	b10a      	cbz	r2, 800678c <__lshift+0xa4>
 8006788:	f108 0602 	add.w	r6, r8, #2
 800678c:	3e01      	subs	r6, #1
 800678e:	4638      	mov	r0, r7
 8006790:	612e      	str	r6, [r5, #16]
 8006792:	4621      	mov	r1, r4
 8006794:	f7ff fd90 	bl	80062b8 <_Bfree>
 8006798:	4628      	mov	r0, r5
 800679a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800679e:	f842 0f04 	str.w	r0, [r2, #4]!
 80067a2:	3301      	adds	r3, #1
 80067a4:	e7c5      	b.n	8006732 <__lshift+0x4a>
 80067a6:	3904      	subs	r1, #4
 80067a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80067ac:	f841 2f04 	str.w	r2, [r1, #4]!
 80067b0:	459c      	cmp	ip, r3
 80067b2:	d8f9      	bhi.n	80067a8 <__lshift+0xc0>
 80067b4:	e7ea      	b.n	800678c <__lshift+0xa4>
 80067b6:	bf00      	nop
 80067b8:	0800945b 	.word	0x0800945b
 80067bc:	0800946c 	.word	0x0800946c

080067c0 <__mcmp>:
 80067c0:	690a      	ldr	r2, [r1, #16]
 80067c2:	4603      	mov	r3, r0
 80067c4:	6900      	ldr	r0, [r0, #16]
 80067c6:	1a80      	subs	r0, r0, r2
 80067c8:	b530      	push	{r4, r5, lr}
 80067ca:	d10e      	bne.n	80067ea <__mcmp+0x2a>
 80067cc:	3314      	adds	r3, #20
 80067ce:	3114      	adds	r1, #20
 80067d0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80067d4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80067d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80067dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80067e0:	4295      	cmp	r5, r2
 80067e2:	d003      	beq.n	80067ec <__mcmp+0x2c>
 80067e4:	d205      	bcs.n	80067f2 <__mcmp+0x32>
 80067e6:	f04f 30ff 	mov.w	r0, #4294967295
 80067ea:	bd30      	pop	{r4, r5, pc}
 80067ec:	42a3      	cmp	r3, r4
 80067ee:	d3f3      	bcc.n	80067d8 <__mcmp+0x18>
 80067f0:	e7fb      	b.n	80067ea <__mcmp+0x2a>
 80067f2:	2001      	movs	r0, #1
 80067f4:	e7f9      	b.n	80067ea <__mcmp+0x2a>
	...

080067f8 <__mdiff>:
 80067f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067fc:	4689      	mov	r9, r1
 80067fe:	4606      	mov	r6, r0
 8006800:	4611      	mov	r1, r2
 8006802:	4648      	mov	r0, r9
 8006804:	4614      	mov	r4, r2
 8006806:	f7ff ffdb 	bl	80067c0 <__mcmp>
 800680a:	1e05      	subs	r5, r0, #0
 800680c:	d112      	bne.n	8006834 <__mdiff+0x3c>
 800680e:	4629      	mov	r1, r5
 8006810:	4630      	mov	r0, r6
 8006812:	f7ff fd11 	bl	8006238 <_Balloc>
 8006816:	4602      	mov	r2, r0
 8006818:	b928      	cbnz	r0, 8006826 <__mdiff+0x2e>
 800681a:	4b3f      	ldr	r3, [pc, #252]	@ (8006918 <__mdiff+0x120>)
 800681c:	f240 2137 	movw	r1, #567	@ 0x237
 8006820:	483e      	ldr	r0, [pc, #248]	@ (800691c <__mdiff+0x124>)
 8006822:	f002 f8cd 	bl	80089c0 <__assert_func>
 8006826:	2301      	movs	r3, #1
 8006828:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800682c:	4610      	mov	r0, r2
 800682e:	b003      	add	sp, #12
 8006830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006834:	bfbc      	itt	lt
 8006836:	464b      	movlt	r3, r9
 8006838:	46a1      	movlt	r9, r4
 800683a:	4630      	mov	r0, r6
 800683c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006840:	bfba      	itte	lt
 8006842:	461c      	movlt	r4, r3
 8006844:	2501      	movlt	r5, #1
 8006846:	2500      	movge	r5, #0
 8006848:	f7ff fcf6 	bl	8006238 <_Balloc>
 800684c:	4602      	mov	r2, r0
 800684e:	b918      	cbnz	r0, 8006858 <__mdiff+0x60>
 8006850:	4b31      	ldr	r3, [pc, #196]	@ (8006918 <__mdiff+0x120>)
 8006852:	f240 2145 	movw	r1, #581	@ 0x245
 8006856:	e7e3      	b.n	8006820 <__mdiff+0x28>
 8006858:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800685c:	6926      	ldr	r6, [r4, #16]
 800685e:	60c5      	str	r5, [r0, #12]
 8006860:	f109 0310 	add.w	r3, r9, #16
 8006864:	f109 0514 	add.w	r5, r9, #20
 8006868:	f104 0e14 	add.w	lr, r4, #20
 800686c:	f100 0b14 	add.w	fp, r0, #20
 8006870:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006874:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006878:	9301      	str	r3, [sp, #4]
 800687a:	46d9      	mov	r9, fp
 800687c:	f04f 0c00 	mov.w	ip, #0
 8006880:	9b01      	ldr	r3, [sp, #4]
 8006882:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006886:	f853 af04 	ldr.w	sl, [r3, #4]!
 800688a:	9301      	str	r3, [sp, #4]
 800688c:	fa1f f38a 	uxth.w	r3, sl
 8006890:	4619      	mov	r1, r3
 8006892:	b283      	uxth	r3, r0
 8006894:	1acb      	subs	r3, r1, r3
 8006896:	0c00      	lsrs	r0, r0, #16
 8006898:	4463      	add	r3, ip
 800689a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800689e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80068a8:	4576      	cmp	r6, lr
 80068aa:	f849 3b04 	str.w	r3, [r9], #4
 80068ae:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80068b2:	d8e5      	bhi.n	8006880 <__mdiff+0x88>
 80068b4:	1b33      	subs	r3, r6, r4
 80068b6:	3b15      	subs	r3, #21
 80068b8:	f023 0303 	bic.w	r3, r3, #3
 80068bc:	3415      	adds	r4, #21
 80068be:	3304      	adds	r3, #4
 80068c0:	42a6      	cmp	r6, r4
 80068c2:	bf38      	it	cc
 80068c4:	2304      	movcc	r3, #4
 80068c6:	441d      	add	r5, r3
 80068c8:	445b      	add	r3, fp
 80068ca:	461e      	mov	r6, r3
 80068cc:	462c      	mov	r4, r5
 80068ce:	4544      	cmp	r4, r8
 80068d0:	d30e      	bcc.n	80068f0 <__mdiff+0xf8>
 80068d2:	f108 0103 	add.w	r1, r8, #3
 80068d6:	1b49      	subs	r1, r1, r5
 80068d8:	f021 0103 	bic.w	r1, r1, #3
 80068dc:	3d03      	subs	r5, #3
 80068de:	45a8      	cmp	r8, r5
 80068e0:	bf38      	it	cc
 80068e2:	2100      	movcc	r1, #0
 80068e4:	440b      	add	r3, r1
 80068e6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80068ea:	b191      	cbz	r1, 8006912 <__mdiff+0x11a>
 80068ec:	6117      	str	r7, [r2, #16]
 80068ee:	e79d      	b.n	800682c <__mdiff+0x34>
 80068f0:	f854 1b04 	ldr.w	r1, [r4], #4
 80068f4:	46e6      	mov	lr, ip
 80068f6:	0c08      	lsrs	r0, r1, #16
 80068f8:	fa1c fc81 	uxtah	ip, ip, r1
 80068fc:	4471      	add	r1, lr
 80068fe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006902:	b289      	uxth	r1, r1
 8006904:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006908:	f846 1b04 	str.w	r1, [r6], #4
 800690c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006910:	e7dd      	b.n	80068ce <__mdiff+0xd6>
 8006912:	3f01      	subs	r7, #1
 8006914:	e7e7      	b.n	80068e6 <__mdiff+0xee>
 8006916:	bf00      	nop
 8006918:	0800945b 	.word	0x0800945b
 800691c:	0800946c 	.word	0x0800946c

08006920 <__ulp>:
 8006920:	b082      	sub	sp, #8
 8006922:	ed8d 0b00 	vstr	d0, [sp]
 8006926:	9a01      	ldr	r2, [sp, #4]
 8006928:	4b0f      	ldr	r3, [pc, #60]	@ (8006968 <__ulp+0x48>)
 800692a:	4013      	ands	r3, r2
 800692c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006930:	2b00      	cmp	r3, #0
 8006932:	dc08      	bgt.n	8006946 <__ulp+0x26>
 8006934:	425b      	negs	r3, r3
 8006936:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800693a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800693e:	da04      	bge.n	800694a <__ulp+0x2a>
 8006940:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006944:	4113      	asrs	r3, r2
 8006946:	2200      	movs	r2, #0
 8006948:	e008      	b.n	800695c <__ulp+0x3c>
 800694a:	f1a2 0314 	sub.w	r3, r2, #20
 800694e:	2b1e      	cmp	r3, #30
 8006950:	bfda      	itte	le
 8006952:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006956:	40da      	lsrle	r2, r3
 8006958:	2201      	movgt	r2, #1
 800695a:	2300      	movs	r3, #0
 800695c:	4619      	mov	r1, r3
 800695e:	4610      	mov	r0, r2
 8006960:	ec41 0b10 	vmov	d0, r0, r1
 8006964:	b002      	add	sp, #8
 8006966:	4770      	bx	lr
 8006968:	7ff00000 	.word	0x7ff00000

0800696c <__b2d>:
 800696c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006970:	6906      	ldr	r6, [r0, #16]
 8006972:	f100 0814 	add.w	r8, r0, #20
 8006976:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800697a:	1f37      	subs	r7, r6, #4
 800697c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006980:	4610      	mov	r0, r2
 8006982:	f7ff fd4b 	bl	800641c <__hi0bits>
 8006986:	f1c0 0320 	rsb	r3, r0, #32
 800698a:	280a      	cmp	r0, #10
 800698c:	600b      	str	r3, [r1, #0]
 800698e:	491b      	ldr	r1, [pc, #108]	@ (80069fc <__b2d+0x90>)
 8006990:	dc15      	bgt.n	80069be <__b2d+0x52>
 8006992:	f1c0 0c0b 	rsb	ip, r0, #11
 8006996:	fa22 f30c 	lsr.w	r3, r2, ip
 800699a:	45b8      	cmp	r8, r7
 800699c:	ea43 0501 	orr.w	r5, r3, r1
 80069a0:	bf34      	ite	cc
 80069a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80069a6:	2300      	movcs	r3, #0
 80069a8:	3015      	adds	r0, #21
 80069aa:	fa02 f000 	lsl.w	r0, r2, r0
 80069ae:	fa23 f30c 	lsr.w	r3, r3, ip
 80069b2:	4303      	orrs	r3, r0
 80069b4:	461c      	mov	r4, r3
 80069b6:	ec45 4b10 	vmov	d0, r4, r5
 80069ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069be:	45b8      	cmp	r8, r7
 80069c0:	bf3a      	itte	cc
 80069c2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80069c6:	f1a6 0708 	subcc.w	r7, r6, #8
 80069ca:	2300      	movcs	r3, #0
 80069cc:	380b      	subs	r0, #11
 80069ce:	d012      	beq.n	80069f6 <__b2d+0x8a>
 80069d0:	f1c0 0120 	rsb	r1, r0, #32
 80069d4:	fa23 f401 	lsr.w	r4, r3, r1
 80069d8:	4082      	lsls	r2, r0
 80069da:	4322      	orrs	r2, r4
 80069dc:	4547      	cmp	r7, r8
 80069de:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80069e2:	bf8c      	ite	hi
 80069e4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80069e8:	2200      	movls	r2, #0
 80069ea:	4083      	lsls	r3, r0
 80069ec:	40ca      	lsrs	r2, r1
 80069ee:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80069f2:	4313      	orrs	r3, r2
 80069f4:	e7de      	b.n	80069b4 <__b2d+0x48>
 80069f6:	ea42 0501 	orr.w	r5, r2, r1
 80069fa:	e7db      	b.n	80069b4 <__b2d+0x48>
 80069fc:	3ff00000 	.word	0x3ff00000

08006a00 <__d2b>:
 8006a00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006a04:	460f      	mov	r7, r1
 8006a06:	2101      	movs	r1, #1
 8006a08:	ec59 8b10 	vmov	r8, r9, d0
 8006a0c:	4616      	mov	r6, r2
 8006a0e:	f7ff fc13 	bl	8006238 <_Balloc>
 8006a12:	4604      	mov	r4, r0
 8006a14:	b930      	cbnz	r0, 8006a24 <__d2b+0x24>
 8006a16:	4602      	mov	r2, r0
 8006a18:	4b23      	ldr	r3, [pc, #140]	@ (8006aa8 <__d2b+0xa8>)
 8006a1a:	4824      	ldr	r0, [pc, #144]	@ (8006aac <__d2b+0xac>)
 8006a1c:	f240 310f 	movw	r1, #783	@ 0x30f
 8006a20:	f001 ffce 	bl	80089c0 <__assert_func>
 8006a24:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006a28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a2c:	b10d      	cbz	r5, 8006a32 <__d2b+0x32>
 8006a2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a32:	9301      	str	r3, [sp, #4]
 8006a34:	f1b8 0300 	subs.w	r3, r8, #0
 8006a38:	d023      	beq.n	8006a82 <__d2b+0x82>
 8006a3a:	4668      	mov	r0, sp
 8006a3c:	9300      	str	r3, [sp, #0]
 8006a3e:	f7ff fd0c 	bl	800645a <__lo0bits>
 8006a42:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006a46:	b1d0      	cbz	r0, 8006a7e <__d2b+0x7e>
 8006a48:	f1c0 0320 	rsb	r3, r0, #32
 8006a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a50:	430b      	orrs	r3, r1
 8006a52:	40c2      	lsrs	r2, r0
 8006a54:	6163      	str	r3, [r4, #20]
 8006a56:	9201      	str	r2, [sp, #4]
 8006a58:	9b01      	ldr	r3, [sp, #4]
 8006a5a:	61a3      	str	r3, [r4, #24]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	bf0c      	ite	eq
 8006a60:	2201      	moveq	r2, #1
 8006a62:	2202      	movne	r2, #2
 8006a64:	6122      	str	r2, [r4, #16]
 8006a66:	b1a5      	cbz	r5, 8006a92 <__d2b+0x92>
 8006a68:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006a6c:	4405      	add	r5, r0
 8006a6e:	603d      	str	r5, [r7, #0]
 8006a70:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006a74:	6030      	str	r0, [r6, #0]
 8006a76:	4620      	mov	r0, r4
 8006a78:	b003      	add	sp, #12
 8006a7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a7e:	6161      	str	r1, [r4, #20]
 8006a80:	e7ea      	b.n	8006a58 <__d2b+0x58>
 8006a82:	a801      	add	r0, sp, #4
 8006a84:	f7ff fce9 	bl	800645a <__lo0bits>
 8006a88:	9b01      	ldr	r3, [sp, #4]
 8006a8a:	6163      	str	r3, [r4, #20]
 8006a8c:	3020      	adds	r0, #32
 8006a8e:	2201      	movs	r2, #1
 8006a90:	e7e8      	b.n	8006a64 <__d2b+0x64>
 8006a92:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006a96:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006a9a:	6038      	str	r0, [r7, #0]
 8006a9c:	6918      	ldr	r0, [r3, #16]
 8006a9e:	f7ff fcbd 	bl	800641c <__hi0bits>
 8006aa2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006aa6:	e7e5      	b.n	8006a74 <__d2b+0x74>
 8006aa8:	0800945b 	.word	0x0800945b
 8006aac:	0800946c 	.word	0x0800946c

08006ab0 <__ratio>:
 8006ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab4:	b085      	sub	sp, #20
 8006ab6:	e9cd 1000 	strd	r1, r0, [sp]
 8006aba:	a902      	add	r1, sp, #8
 8006abc:	f7ff ff56 	bl	800696c <__b2d>
 8006ac0:	9800      	ldr	r0, [sp, #0]
 8006ac2:	a903      	add	r1, sp, #12
 8006ac4:	ec55 4b10 	vmov	r4, r5, d0
 8006ac8:	f7ff ff50 	bl	800696c <__b2d>
 8006acc:	9b01      	ldr	r3, [sp, #4]
 8006ace:	6919      	ldr	r1, [r3, #16]
 8006ad0:	9b00      	ldr	r3, [sp, #0]
 8006ad2:	691b      	ldr	r3, [r3, #16]
 8006ad4:	1ac9      	subs	r1, r1, r3
 8006ad6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006ada:	1a9b      	subs	r3, r3, r2
 8006adc:	ec5b ab10 	vmov	sl, fp, d0
 8006ae0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	bfce      	itee	gt
 8006ae8:	462a      	movgt	r2, r5
 8006aea:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006aee:	465a      	movle	r2, fp
 8006af0:	462f      	mov	r7, r5
 8006af2:	46d9      	mov	r9, fp
 8006af4:	bfcc      	ite	gt
 8006af6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006afa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006afe:	464b      	mov	r3, r9
 8006b00:	4652      	mov	r2, sl
 8006b02:	4620      	mov	r0, r4
 8006b04:	4639      	mov	r1, r7
 8006b06:	f7f9 fea1 	bl	800084c <__aeabi_ddiv>
 8006b0a:	ec41 0b10 	vmov	d0, r0, r1
 8006b0e:	b005      	add	sp, #20
 8006b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006b14 <__copybits>:
 8006b14:	3901      	subs	r1, #1
 8006b16:	b570      	push	{r4, r5, r6, lr}
 8006b18:	1149      	asrs	r1, r1, #5
 8006b1a:	6914      	ldr	r4, [r2, #16]
 8006b1c:	3101      	adds	r1, #1
 8006b1e:	f102 0314 	add.w	r3, r2, #20
 8006b22:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006b26:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006b2a:	1f05      	subs	r5, r0, #4
 8006b2c:	42a3      	cmp	r3, r4
 8006b2e:	d30c      	bcc.n	8006b4a <__copybits+0x36>
 8006b30:	1aa3      	subs	r3, r4, r2
 8006b32:	3b11      	subs	r3, #17
 8006b34:	f023 0303 	bic.w	r3, r3, #3
 8006b38:	3211      	adds	r2, #17
 8006b3a:	42a2      	cmp	r2, r4
 8006b3c:	bf88      	it	hi
 8006b3e:	2300      	movhi	r3, #0
 8006b40:	4418      	add	r0, r3
 8006b42:	2300      	movs	r3, #0
 8006b44:	4288      	cmp	r0, r1
 8006b46:	d305      	bcc.n	8006b54 <__copybits+0x40>
 8006b48:	bd70      	pop	{r4, r5, r6, pc}
 8006b4a:	f853 6b04 	ldr.w	r6, [r3], #4
 8006b4e:	f845 6f04 	str.w	r6, [r5, #4]!
 8006b52:	e7eb      	b.n	8006b2c <__copybits+0x18>
 8006b54:	f840 3b04 	str.w	r3, [r0], #4
 8006b58:	e7f4      	b.n	8006b44 <__copybits+0x30>

08006b5a <__any_on>:
 8006b5a:	f100 0214 	add.w	r2, r0, #20
 8006b5e:	6900      	ldr	r0, [r0, #16]
 8006b60:	114b      	asrs	r3, r1, #5
 8006b62:	4298      	cmp	r0, r3
 8006b64:	b510      	push	{r4, lr}
 8006b66:	db11      	blt.n	8006b8c <__any_on+0x32>
 8006b68:	dd0a      	ble.n	8006b80 <__any_on+0x26>
 8006b6a:	f011 011f 	ands.w	r1, r1, #31
 8006b6e:	d007      	beq.n	8006b80 <__any_on+0x26>
 8006b70:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006b74:	fa24 f001 	lsr.w	r0, r4, r1
 8006b78:	fa00 f101 	lsl.w	r1, r0, r1
 8006b7c:	428c      	cmp	r4, r1
 8006b7e:	d10b      	bne.n	8006b98 <__any_on+0x3e>
 8006b80:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d803      	bhi.n	8006b90 <__any_on+0x36>
 8006b88:	2000      	movs	r0, #0
 8006b8a:	bd10      	pop	{r4, pc}
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	e7f7      	b.n	8006b80 <__any_on+0x26>
 8006b90:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006b94:	2900      	cmp	r1, #0
 8006b96:	d0f5      	beq.n	8006b84 <__any_on+0x2a>
 8006b98:	2001      	movs	r0, #1
 8006b9a:	e7f6      	b.n	8006b8a <__any_on+0x30>

08006b9c <sulp>:
 8006b9c:	b570      	push	{r4, r5, r6, lr}
 8006b9e:	4604      	mov	r4, r0
 8006ba0:	460d      	mov	r5, r1
 8006ba2:	ec45 4b10 	vmov	d0, r4, r5
 8006ba6:	4616      	mov	r6, r2
 8006ba8:	f7ff feba 	bl	8006920 <__ulp>
 8006bac:	ec51 0b10 	vmov	r0, r1, d0
 8006bb0:	b17e      	cbz	r6, 8006bd2 <sulp+0x36>
 8006bb2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006bb6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	dd09      	ble.n	8006bd2 <sulp+0x36>
 8006bbe:	051b      	lsls	r3, r3, #20
 8006bc0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006bc4:	2400      	movs	r4, #0
 8006bc6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006bca:	4622      	mov	r2, r4
 8006bcc:	462b      	mov	r3, r5
 8006bce:	f7f9 fd13 	bl	80005f8 <__aeabi_dmul>
 8006bd2:	ec41 0b10 	vmov	d0, r0, r1
 8006bd6:	bd70      	pop	{r4, r5, r6, pc}

08006bd8 <_strtod_l>:
 8006bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bdc:	b09f      	sub	sp, #124	@ 0x7c
 8006bde:	460c      	mov	r4, r1
 8006be0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006be2:	2200      	movs	r2, #0
 8006be4:	921a      	str	r2, [sp, #104]	@ 0x68
 8006be6:	9005      	str	r0, [sp, #20]
 8006be8:	f04f 0a00 	mov.w	sl, #0
 8006bec:	f04f 0b00 	mov.w	fp, #0
 8006bf0:	460a      	mov	r2, r1
 8006bf2:	9219      	str	r2, [sp, #100]	@ 0x64
 8006bf4:	7811      	ldrb	r1, [r2, #0]
 8006bf6:	292b      	cmp	r1, #43	@ 0x2b
 8006bf8:	d04a      	beq.n	8006c90 <_strtod_l+0xb8>
 8006bfa:	d838      	bhi.n	8006c6e <_strtod_l+0x96>
 8006bfc:	290d      	cmp	r1, #13
 8006bfe:	d832      	bhi.n	8006c66 <_strtod_l+0x8e>
 8006c00:	2908      	cmp	r1, #8
 8006c02:	d832      	bhi.n	8006c6a <_strtod_l+0x92>
 8006c04:	2900      	cmp	r1, #0
 8006c06:	d03b      	beq.n	8006c80 <_strtod_l+0xa8>
 8006c08:	2200      	movs	r2, #0
 8006c0a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006c0c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006c0e:	782a      	ldrb	r2, [r5, #0]
 8006c10:	2a30      	cmp	r2, #48	@ 0x30
 8006c12:	f040 80b3 	bne.w	8006d7c <_strtod_l+0x1a4>
 8006c16:	786a      	ldrb	r2, [r5, #1]
 8006c18:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006c1c:	2a58      	cmp	r2, #88	@ 0x58
 8006c1e:	d16e      	bne.n	8006cfe <_strtod_l+0x126>
 8006c20:	9302      	str	r3, [sp, #8]
 8006c22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c24:	9301      	str	r3, [sp, #4]
 8006c26:	ab1a      	add	r3, sp, #104	@ 0x68
 8006c28:	9300      	str	r3, [sp, #0]
 8006c2a:	4a8e      	ldr	r2, [pc, #568]	@ (8006e64 <_strtod_l+0x28c>)
 8006c2c:	9805      	ldr	r0, [sp, #20]
 8006c2e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006c30:	a919      	add	r1, sp, #100	@ 0x64
 8006c32:	f001 ff5f 	bl	8008af4 <__gethex>
 8006c36:	f010 060f 	ands.w	r6, r0, #15
 8006c3a:	4604      	mov	r4, r0
 8006c3c:	d005      	beq.n	8006c4a <_strtod_l+0x72>
 8006c3e:	2e06      	cmp	r6, #6
 8006c40:	d128      	bne.n	8006c94 <_strtod_l+0xbc>
 8006c42:	3501      	adds	r5, #1
 8006c44:	2300      	movs	r3, #0
 8006c46:	9519      	str	r5, [sp, #100]	@ 0x64
 8006c48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c4a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	f040 858e 	bne.w	800776e <_strtod_l+0xb96>
 8006c52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c54:	b1cb      	cbz	r3, 8006c8a <_strtod_l+0xb2>
 8006c56:	4652      	mov	r2, sl
 8006c58:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8006c5c:	ec43 2b10 	vmov	d0, r2, r3
 8006c60:	b01f      	add	sp, #124	@ 0x7c
 8006c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c66:	2920      	cmp	r1, #32
 8006c68:	d1ce      	bne.n	8006c08 <_strtod_l+0x30>
 8006c6a:	3201      	adds	r2, #1
 8006c6c:	e7c1      	b.n	8006bf2 <_strtod_l+0x1a>
 8006c6e:	292d      	cmp	r1, #45	@ 0x2d
 8006c70:	d1ca      	bne.n	8006c08 <_strtod_l+0x30>
 8006c72:	2101      	movs	r1, #1
 8006c74:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006c76:	1c51      	adds	r1, r2, #1
 8006c78:	9119      	str	r1, [sp, #100]	@ 0x64
 8006c7a:	7852      	ldrb	r2, [r2, #1]
 8006c7c:	2a00      	cmp	r2, #0
 8006c7e:	d1c5      	bne.n	8006c0c <_strtod_l+0x34>
 8006c80:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006c82:	9419      	str	r4, [sp, #100]	@ 0x64
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	f040 8570 	bne.w	800776a <_strtod_l+0xb92>
 8006c8a:	4652      	mov	r2, sl
 8006c8c:	465b      	mov	r3, fp
 8006c8e:	e7e5      	b.n	8006c5c <_strtod_l+0x84>
 8006c90:	2100      	movs	r1, #0
 8006c92:	e7ef      	b.n	8006c74 <_strtod_l+0x9c>
 8006c94:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006c96:	b13a      	cbz	r2, 8006ca8 <_strtod_l+0xd0>
 8006c98:	2135      	movs	r1, #53	@ 0x35
 8006c9a:	a81c      	add	r0, sp, #112	@ 0x70
 8006c9c:	f7ff ff3a 	bl	8006b14 <__copybits>
 8006ca0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006ca2:	9805      	ldr	r0, [sp, #20]
 8006ca4:	f7ff fb08 	bl	80062b8 <_Bfree>
 8006ca8:	3e01      	subs	r6, #1
 8006caa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006cac:	2e04      	cmp	r6, #4
 8006cae:	d806      	bhi.n	8006cbe <_strtod_l+0xe6>
 8006cb0:	e8df f006 	tbb	[pc, r6]
 8006cb4:	201d0314 	.word	0x201d0314
 8006cb8:	14          	.byte	0x14
 8006cb9:	00          	.byte	0x00
 8006cba:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006cbe:	05e1      	lsls	r1, r4, #23
 8006cc0:	bf48      	it	mi
 8006cc2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006cc6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006cca:	0d1b      	lsrs	r3, r3, #20
 8006ccc:	051b      	lsls	r3, r3, #20
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d1bb      	bne.n	8006c4a <_strtod_l+0x72>
 8006cd2:	f7fe fb31 	bl	8005338 <__errno>
 8006cd6:	2322      	movs	r3, #34	@ 0x22
 8006cd8:	6003      	str	r3, [r0, #0]
 8006cda:	e7b6      	b.n	8006c4a <_strtod_l+0x72>
 8006cdc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006ce0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006ce4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006ce8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006cec:	e7e7      	b.n	8006cbe <_strtod_l+0xe6>
 8006cee:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8006e6c <_strtod_l+0x294>
 8006cf2:	e7e4      	b.n	8006cbe <_strtod_l+0xe6>
 8006cf4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006cf8:	f04f 3aff 	mov.w	sl, #4294967295
 8006cfc:	e7df      	b.n	8006cbe <_strtod_l+0xe6>
 8006cfe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d00:	1c5a      	adds	r2, r3, #1
 8006d02:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d04:	785b      	ldrb	r3, [r3, #1]
 8006d06:	2b30      	cmp	r3, #48	@ 0x30
 8006d08:	d0f9      	beq.n	8006cfe <_strtod_l+0x126>
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d09d      	beq.n	8006c4a <_strtod_l+0x72>
 8006d0e:	2301      	movs	r3, #1
 8006d10:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d12:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d14:	930c      	str	r3, [sp, #48]	@ 0x30
 8006d16:	2300      	movs	r3, #0
 8006d18:	9308      	str	r3, [sp, #32]
 8006d1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d1c:	461f      	mov	r7, r3
 8006d1e:	220a      	movs	r2, #10
 8006d20:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006d22:	7805      	ldrb	r5, [r0, #0]
 8006d24:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006d28:	b2d9      	uxtb	r1, r3
 8006d2a:	2909      	cmp	r1, #9
 8006d2c:	d928      	bls.n	8006d80 <_strtod_l+0x1a8>
 8006d2e:	494e      	ldr	r1, [pc, #312]	@ (8006e68 <_strtod_l+0x290>)
 8006d30:	2201      	movs	r2, #1
 8006d32:	f001 fdeb 	bl	800890c <strncmp>
 8006d36:	2800      	cmp	r0, #0
 8006d38:	d032      	beq.n	8006da0 <_strtod_l+0x1c8>
 8006d3a:	2000      	movs	r0, #0
 8006d3c:	462a      	mov	r2, r5
 8006d3e:	4681      	mov	r9, r0
 8006d40:	463d      	mov	r5, r7
 8006d42:	4603      	mov	r3, r0
 8006d44:	2a65      	cmp	r2, #101	@ 0x65
 8006d46:	d001      	beq.n	8006d4c <_strtod_l+0x174>
 8006d48:	2a45      	cmp	r2, #69	@ 0x45
 8006d4a:	d114      	bne.n	8006d76 <_strtod_l+0x19e>
 8006d4c:	b91d      	cbnz	r5, 8006d56 <_strtod_l+0x17e>
 8006d4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d50:	4302      	orrs	r2, r0
 8006d52:	d095      	beq.n	8006c80 <_strtod_l+0xa8>
 8006d54:	2500      	movs	r5, #0
 8006d56:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006d58:	1c62      	adds	r2, r4, #1
 8006d5a:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d5c:	7862      	ldrb	r2, [r4, #1]
 8006d5e:	2a2b      	cmp	r2, #43	@ 0x2b
 8006d60:	d077      	beq.n	8006e52 <_strtod_l+0x27a>
 8006d62:	2a2d      	cmp	r2, #45	@ 0x2d
 8006d64:	d07b      	beq.n	8006e5e <_strtod_l+0x286>
 8006d66:	f04f 0c00 	mov.w	ip, #0
 8006d6a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006d6e:	2909      	cmp	r1, #9
 8006d70:	f240 8082 	bls.w	8006e78 <_strtod_l+0x2a0>
 8006d74:	9419      	str	r4, [sp, #100]	@ 0x64
 8006d76:	f04f 0800 	mov.w	r8, #0
 8006d7a:	e0a2      	b.n	8006ec2 <_strtod_l+0x2ea>
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	e7c7      	b.n	8006d10 <_strtod_l+0x138>
 8006d80:	2f08      	cmp	r7, #8
 8006d82:	bfd5      	itete	le
 8006d84:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8006d86:	9908      	ldrgt	r1, [sp, #32]
 8006d88:	fb02 3301 	mlale	r3, r2, r1, r3
 8006d8c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006d90:	f100 0001 	add.w	r0, r0, #1
 8006d94:	bfd4      	ite	le
 8006d96:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006d98:	9308      	strgt	r3, [sp, #32]
 8006d9a:	3701      	adds	r7, #1
 8006d9c:	9019      	str	r0, [sp, #100]	@ 0x64
 8006d9e:	e7bf      	b.n	8006d20 <_strtod_l+0x148>
 8006da0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006da2:	1c5a      	adds	r2, r3, #1
 8006da4:	9219      	str	r2, [sp, #100]	@ 0x64
 8006da6:	785a      	ldrb	r2, [r3, #1]
 8006da8:	b37f      	cbz	r7, 8006e0a <_strtod_l+0x232>
 8006daa:	4681      	mov	r9, r0
 8006dac:	463d      	mov	r5, r7
 8006dae:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006db2:	2b09      	cmp	r3, #9
 8006db4:	d912      	bls.n	8006ddc <_strtod_l+0x204>
 8006db6:	2301      	movs	r3, #1
 8006db8:	e7c4      	b.n	8006d44 <_strtod_l+0x16c>
 8006dba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006dbc:	1c5a      	adds	r2, r3, #1
 8006dbe:	9219      	str	r2, [sp, #100]	@ 0x64
 8006dc0:	785a      	ldrb	r2, [r3, #1]
 8006dc2:	3001      	adds	r0, #1
 8006dc4:	2a30      	cmp	r2, #48	@ 0x30
 8006dc6:	d0f8      	beq.n	8006dba <_strtod_l+0x1e2>
 8006dc8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006dcc:	2b08      	cmp	r3, #8
 8006dce:	f200 84d3 	bhi.w	8007778 <_strtod_l+0xba0>
 8006dd2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006dd4:	930c      	str	r3, [sp, #48]	@ 0x30
 8006dd6:	4681      	mov	r9, r0
 8006dd8:	2000      	movs	r0, #0
 8006dda:	4605      	mov	r5, r0
 8006ddc:	3a30      	subs	r2, #48	@ 0x30
 8006dde:	f100 0301 	add.w	r3, r0, #1
 8006de2:	d02a      	beq.n	8006e3a <_strtod_l+0x262>
 8006de4:	4499      	add	r9, r3
 8006de6:	eb00 0c05 	add.w	ip, r0, r5
 8006dea:	462b      	mov	r3, r5
 8006dec:	210a      	movs	r1, #10
 8006dee:	4563      	cmp	r3, ip
 8006df0:	d10d      	bne.n	8006e0e <_strtod_l+0x236>
 8006df2:	1c69      	adds	r1, r5, #1
 8006df4:	4401      	add	r1, r0
 8006df6:	4428      	add	r0, r5
 8006df8:	2808      	cmp	r0, #8
 8006dfa:	dc16      	bgt.n	8006e2a <_strtod_l+0x252>
 8006dfc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006dfe:	230a      	movs	r3, #10
 8006e00:	fb03 2300 	mla	r3, r3, r0, r2
 8006e04:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e06:	2300      	movs	r3, #0
 8006e08:	e018      	b.n	8006e3c <_strtod_l+0x264>
 8006e0a:	4638      	mov	r0, r7
 8006e0c:	e7da      	b.n	8006dc4 <_strtod_l+0x1ec>
 8006e0e:	2b08      	cmp	r3, #8
 8006e10:	f103 0301 	add.w	r3, r3, #1
 8006e14:	dc03      	bgt.n	8006e1e <_strtod_l+0x246>
 8006e16:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006e18:	434e      	muls	r6, r1
 8006e1a:	960a      	str	r6, [sp, #40]	@ 0x28
 8006e1c:	e7e7      	b.n	8006dee <_strtod_l+0x216>
 8006e1e:	2b10      	cmp	r3, #16
 8006e20:	bfde      	ittt	le
 8006e22:	9e08      	ldrle	r6, [sp, #32]
 8006e24:	434e      	mulle	r6, r1
 8006e26:	9608      	strle	r6, [sp, #32]
 8006e28:	e7e1      	b.n	8006dee <_strtod_l+0x216>
 8006e2a:	280f      	cmp	r0, #15
 8006e2c:	dceb      	bgt.n	8006e06 <_strtod_l+0x22e>
 8006e2e:	9808      	ldr	r0, [sp, #32]
 8006e30:	230a      	movs	r3, #10
 8006e32:	fb03 2300 	mla	r3, r3, r0, r2
 8006e36:	9308      	str	r3, [sp, #32]
 8006e38:	e7e5      	b.n	8006e06 <_strtod_l+0x22e>
 8006e3a:	4629      	mov	r1, r5
 8006e3c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006e3e:	1c50      	adds	r0, r2, #1
 8006e40:	9019      	str	r0, [sp, #100]	@ 0x64
 8006e42:	7852      	ldrb	r2, [r2, #1]
 8006e44:	4618      	mov	r0, r3
 8006e46:	460d      	mov	r5, r1
 8006e48:	e7b1      	b.n	8006dae <_strtod_l+0x1d6>
 8006e4a:	f04f 0900 	mov.w	r9, #0
 8006e4e:	2301      	movs	r3, #1
 8006e50:	e77d      	b.n	8006d4e <_strtod_l+0x176>
 8006e52:	f04f 0c00 	mov.w	ip, #0
 8006e56:	1ca2      	adds	r2, r4, #2
 8006e58:	9219      	str	r2, [sp, #100]	@ 0x64
 8006e5a:	78a2      	ldrb	r2, [r4, #2]
 8006e5c:	e785      	b.n	8006d6a <_strtod_l+0x192>
 8006e5e:	f04f 0c01 	mov.w	ip, #1
 8006e62:	e7f8      	b.n	8006e56 <_strtod_l+0x27e>
 8006e64:	080095e0 	.word	0x080095e0
 8006e68:	080095c8 	.word	0x080095c8
 8006e6c:	7ff00000 	.word	0x7ff00000
 8006e70:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006e72:	1c51      	adds	r1, r2, #1
 8006e74:	9119      	str	r1, [sp, #100]	@ 0x64
 8006e76:	7852      	ldrb	r2, [r2, #1]
 8006e78:	2a30      	cmp	r2, #48	@ 0x30
 8006e7a:	d0f9      	beq.n	8006e70 <_strtod_l+0x298>
 8006e7c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006e80:	2908      	cmp	r1, #8
 8006e82:	f63f af78 	bhi.w	8006d76 <_strtod_l+0x19e>
 8006e86:	3a30      	subs	r2, #48	@ 0x30
 8006e88:	920e      	str	r2, [sp, #56]	@ 0x38
 8006e8a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006e8c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006e8e:	f04f 080a 	mov.w	r8, #10
 8006e92:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006e94:	1c56      	adds	r6, r2, #1
 8006e96:	9619      	str	r6, [sp, #100]	@ 0x64
 8006e98:	7852      	ldrb	r2, [r2, #1]
 8006e9a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006e9e:	f1be 0f09 	cmp.w	lr, #9
 8006ea2:	d939      	bls.n	8006f18 <_strtod_l+0x340>
 8006ea4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006ea6:	1a76      	subs	r6, r6, r1
 8006ea8:	2e08      	cmp	r6, #8
 8006eaa:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006eae:	dc03      	bgt.n	8006eb8 <_strtod_l+0x2e0>
 8006eb0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006eb2:	4588      	cmp	r8, r1
 8006eb4:	bfa8      	it	ge
 8006eb6:	4688      	movge	r8, r1
 8006eb8:	f1bc 0f00 	cmp.w	ip, #0
 8006ebc:	d001      	beq.n	8006ec2 <_strtod_l+0x2ea>
 8006ebe:	f1c8 0800 	rsb	r8, r8, #0
 8006ec2:	2d00      	cmp	r5, #0
 8006ec4:	d14e      	bne.n	8006f64 <_strtod_l+0x38c>
 8006ec6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006ec8:	4308      	orrs	r0, r1
 8006eca:	f47f aebe 	bne.w	8006c4a <_strtod_l+0x72>
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	f47f aed6 	bne.w	8006c80 <_strtod_l+0xa8>
 8006ed4:	2a69      	cmp	r2, #105	@ 0x69
 8006ed6:	d028      	beq.n	8006f2a <_strtod_l+0x352>
 8006ed8:	dc25      	bgt.n	8006f26 <_strtod_l+0x34e>
 8006eda:	2a49      	cmp	r2, #73	@ 0x49
 8006edc:	d025      	beq.n	8006f2a <_strtod_l+0x352>
 8006ede:	2a4e      	cmp	r2, #78	@ 0x4e
 8006ee0:	f47f aece 	bne.w	8006c80 <_strtod_l+0xa8>
 8006ee4:	499b      	ldr	r1, [pc, #620]	@ (8007154 <_strtod_l+0x57c>)
 8006ee6:	a819      	add	r0, sp, #100	@ 0x64
 8006ee8:	f002 f826 	bl	8008f38 <__match>
 8006eec:	2800      	cmp	r0, #0
 8006eee:	f43f aec7 	beq.w	8006c80 <_strtod_l+0xa8>
 8006ef2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	2b28      	cmp	r3, #40	@ 0x28
 8006ef8:	d12e      	bne.n	8006f58 <_strtod_l+0x380>
 8006efa:	4997      	ldr	r1, [pc, #604]	@ (8007158 <_strtod_l+0x580>)
 8006efc:	aa1c      	add	r2, sp, #112	@ 0x70
 8006efe:	a819      	add	r0, sp, #100	@ 0x64
 8006f00:	f002 f82e 	bl	8008f60 <__hexnan>
 8006f04:	2805      	cmp	r0, #5
 8006f06:	d127      	bne.n	8006f58 <_strtod_l+0x380>
 8006f08:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006f0a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006f0e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006f12:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006f16:	e698      	b.n	8006c4a <_strtod_l+0x72>
 8006f18:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006f1a:	fb08 2101 	mla	r1, r8, r1, r2
 8006f1e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006f22:	920e      	str	r2, [sp, #56]	@ 0x38
 8006f24:	e7b5      	b.n	8006e92 <_strtod_l+0x2ba>
 8006f26:	2a6e      	cmp	r2, #110	@ 0x6e
 8006f28:	e7da      	b.n	8006ee0 <_strtod_l+0x308>
 8006f2a:	498c      	ldr	r1, [pc, #560]	@ (800715c <_strtod_l+0x584>)
 8006f2c:	a819      	add	r0, sp, #100	@ 0x64
 8006f2e:	f002 f803 	bl	8008f38 <__match>
 8006f32:	2800      	cmp	r0, #0
 8006f34:	f43f aea4 	beq.w	8006c80 <_strtod_l+0xa8>
 8006f38:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f3a:	4989      	ldr	r1, [pc, #548]	@ (8007160 <_strtod_l+0x588>)
 8006f3c:	3b01      	subs	r3, #1
 8006f3e:	a819      	add	r0, sp, #100	@ 0x64
 8006f40:	9319      	str	r3, [sp, #100]	@ 0x64
 8006f42:	f001 fff9 	bl	8008f38 <__match>
 8006f46:	b910      	cbnz	r0, 8006f4e <_strtod_l+0x376>
 8006f48:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f4a:	3301      	adds	r3, #1
 8006f4c:	9319      	str	r3, [sp, #100]	@ 0x64
 8006f4e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8007170 <_strtod_l+0x598>
 8006f52:	f04f 0a00 	mov.w	sl, #0
 8006f56:	e678      	b.n	8006c4a <_strtod_l+0x72>
 8006f58:	4882      	ldr	r0, [pc, #520]	@ (8007164 <_strtod_l+0x58c>)
 8006f5a:	f001 fd29 	bl	80089b0 <nan>
 8006f5e:	ec5b ab10 	vmov	sl, fp, d0
 8006f62:	e672      	b.n	8006c4a <_strtod_l+0x72>
 8006f64:	eba8 0309 	sub.w	r3, r8, r9
 8006f68:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006f6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f6c:	2f00      	cmp	r7, #0
 8006f6e:	bf08      	it	eq
 8006f70:	462f      	moveq	r7, r5
 8006f72:	2d10      	cmp	r5, #16
 8006f74:	462c      	mov	r4, r5
 8006f76:	bfa8      	it	ge
 8006f78:	2410      	movge	r4, #16
 8006f7a:	f7f9 fac3 	bl	8000504 <__aeabi_ui2d>
 8006f7e:	2d09      	cmp	r5, #9
 8006f80:	4682      	mov	sl, r0
 8006f82:	468b      	mov	fp, r1
 8006f84:	dc13      	bgt.n	8006fae <_strtod_l+0x3d6>
 8006f86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f43f ae5e 	beq.w	8006c4a <_strtod_l+0x72>
 8006f8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f90:	dd78      	ble.n	8007084 <_strtod_l+0x4ac>
 8006f92:	2b16      	cmp	r3, #22
 8006f94:	dc5f      	bgt.n	8007056 <_strtod_l+0x47e>
 8006f96:	4974      	ldr	r1, [pc, #464]	@ (8007168 <_strtod_l+0x590>)
 8006f98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006f9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fa0:	4652      	mov	r2, sl
 8006fa2:	465b      	mov	r3, fp
 8006fa4:	f7f9 fb28 	bl	80005f8 <__aeabi_dmul>
 8006fa8:	4682      	mov	sl, r0
 8006faa:	468b      	mov	fp, r1
 8006fac:	e64d      	b.n	8006c4a <_strtod_l+0x72>
 8006fae:	4b6e      	ldr	r3, [pc, #440]	@ (8007168 <_strtod_l+0x590>)
 8006fb0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006fb4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006fb8:	f7f9 fb1e 	bl	80005f8 <__aeabi_dmul>
 8006fbc:	4682      	mov	sl, r0
 8006fbe:	9808      	ldr	r0, [sp, #32]
 8006fc0:	468b      	mov	fp, r1
 8006fc2:	f7f9 fa9f 	bl	8000504 <__aeabi_ui2d>
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	460b      	mov	r3, r1
 8006fca:	4650      	mov	r0, sl
 8006fcc:	4659      	mov	r1, fp
 8006fce:	f7f9 f95d 	bl	800028c <__adddf3>
 8006fd2:	2d0f      	cmp	r5, #15
 8006fd4:	4682      	mov	sl, r0
 8006fd6:	468b      	mov	fp, r1
 8006fd8:	ddd5      	ble.n	8006f86 <_strtod_l+0x3ae>
 8006fda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fdc:	1b2c      	subs	r4, r5, r4
 8006fde:	441c      	add	r4, r3
 8006fe0:	2c00      	cmp	r4, #0
 8006fe2:	f340 8096 	ble.w	8007112 <_strtod_l+0x53a>
 8006fe6:	f014 030f 	ands.w	r3, r4, #15
 8006fea:	d00a      	beq.n	8007002 <_strtod_l+0x42a>
 8006fec:	495e      	ldr	r1, [pc, #376]	@ (8007168 <_strtod_l+0x590>)
 8006fee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006ff2:	4652      	mov	r2, sl
 8006ff4:	465b      	mov	r3, fp
 8006ff6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ffa:	f7f9 fafd 	bl	80005f8 <__aeabi_dmul>
 8006ffe:	4682      	mov	sl, r0
 8007000:	468b      	mov	fp, r1
 8007002:	f034 040f 	bics.w	r4, r4, #15
 8007006:	d073      	beq.n	80070f0 <_strtod_l+0x518>
 8007008:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800700c:	dd48      	ble.n	80070a0 <_strtod_l+0x4c8>
 800700e:	2400      	movs	r4, #0
 8007010:	46a0      	mov	r8, r4
 8007012:	940a      	str	r4, [sp, #40]	@ 0x28
 8007014:	46a1      	mov	r9, r4
 8007016:	9a05      	ldr	r2, [sp, #20]
 8007018:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8007170 <_strtod_l+0x598>
 800701c:	2322      	movs	r3, #34	@ 0x22
 800701e:	6013      	str	r3, [r2, #0]
 8007020:	f04f 0a00 	mov.w	sl, #0
 8007024:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007026:	2b00      	cmp	r3, #0
 8007028:	f43f ae0f 	beq.w	8006c4a <_strtod_l+0x72>
 800702c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800702e:	9805      	ldr	r0, [sp, #20]
 8007030:	f7ff f942 	bl	80062b8 <_Bfree>
 8007034:	9805      	ldr	r0, [sp, #20]
 8007036:	4649      	mov	r1, r9
 8007038:	f7ff f93e 	bl	80062b8 <_Bfree>
 800703c:	9805      	ldr	r0, [sp, #20]
 800703e:	4641      	mov	r1, r8
 8007040:	f7ff f93a 	bl	80062b8 <_Bfree>
 8007044:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007046:	9805      	ldr	r0, [sp, #20]
 8007048:	f7ff f936 	bl	80062b8 <_Bfree>
 800704c:	9805      	ldr	r0, [sp, #20]
 800704e:	4621      	mov	r1, r4
 8007050:	f7ff f932 	bl	80062b8 <_Bfree>
 8007054:	e5f9      	b.n	8006c4a <_strtod_l+0x72>
 8007056:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007058:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800705c:	4293      	cmp	r3, r2
 800705e:	dbbc      	blt.n	8006fda <_strtod_l+0x402>
 8007060:	4c41      	ldr	r4, [pc, #260]	@ (8007168 <_strtod_l+0x590>)
 8007062:	f1c5 050f 	rsb	r5, r5, #15
 8007066:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800706a:	4652      	mov	r2, sl
 800706c:	465b      	mov	r3, fp
 800706e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007072:	f7f9 fac1 	bl	80005f8 <__aeabi_dmul>
 8007076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007078:	1b5d      	subs	r5, r3, r5
 800707a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800707e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007082:	e78f      	b.n	8006fa4 <_strtod_l+0x3cc>
 8007084:	3316      	adds	r3, #22
 8007086:	dba8      	blt.n	8006fda <_strtod_l+0x402>
 8007088:	4b37      	ldr	r3, [pc, #220]	@ (8007168 <_strtod_l+0x590>)
 800708a:	eba9 0808 	sub.w	r8, r9, r8
 800708e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007092:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007096:	4650      	mov	r0, sl
 8007098:	4659      	mov	r1, fp
 800709a:	f7f9 fbd7 	bl	800084c <__aeabi_ddiv>
 800709e:	e783      	b.n	8006fa8 <_strtod_l+0x3d0>
 80070a0:	4b32      	ldr	r3, [pc, #200]	@ (800716c <_strtod_l+0x594>)
 80070a2:	9308      	str	r3, [sp, #32]
 80070a4:	2300      	movs	r3, #0
 80070a6:	1124      	asrs	r4, r4, #4
 80070a8:	4650      	mov	r0, sl
 80070aa:	4659      	mov	r1, fp
 80070ac:	461e      	mov	r6, r3
 80070ae:	2c01      	cmp	r4, #1
 80070b0:	dc21      	bgt.n	80070f6 <_strtod_l+0x51e>
 80070b2:	b10b      	cbz	r3, 80070b8 <_strtod_l+0x4e0>
 80070b4:	4682      	mov	sl, r0
 80070b6:	468b      	mov	fp, r1
 80070b8:	492c      	ldr	r1, [pc, #176]	@ (800716c <_strtod_l+0x594>)
 80070ba:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80070be:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80070c2:	4652      	mov	r2, sl
 80070c4:	465b      	mov	r3, fp
 80070c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80070ca:	f7f9 fa95 	bl	80005f8 <__aeabi_dmul>
 80070ce:	4b28      	ldr	r3, [pc, #160]	@ (8007170 <_strtod_l+0x598>)
 80070d0:	460a      	mov	r2, r1
 80070d2:	400b      	ands	r3, r1
 80070d4:	4927      	ldr	r1, [pc, #156]	@ (8007174 <_strtod_l+0x59c>)
 80070d6:	428b      	cmp	r3, r1
 80070d8:	4682      	mov	sl, r0
 80070da:	d898      	bhi.n	800700e <_strtod_l+0x436>
 80070dc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80070e0:	428b      	cmp	r3, r1
 80070e2:	bf86      	itte	hi
 80070e4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8007178 <_strtod_l+0x5a0>
 80070e8:	f04f 3aff 	movhi.w	sl, #4294967295
 80070ec:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80070f0:	2300      	movs	r3, #0
 80070f2:	9308      	str	r3, [sp, #32]
 80070f4:	e07a      	b.n	80071ec <_strtod_l+0x614>
 80070f6:	07e2      	lsls	r2, r4, #31
 80070f8:	d505      	bpl.n	8007106 <_strtod_l+0x52e>
 80070fa:	9b08      	ldr	r3, [sp, #32]
 80070fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007100:	f7f9 fa7a 	bl	80005f8 <__aeabi_dmul>
 8007104:	2301      	movs	r3, #1
 8007106:	9a08      	ldr	r2, [sp, #32]
 8007108:	3208      	adds	r2, #8
 800710a:	3601      	adds	r6, #1
 800710c:	1064      	asrs	r4, r4, #1
 800710e:	9208      	str	r2, [sp, #32]
 8007110:	e7cd      	b.n	80070ae <_strtod_l+0x4d6>
 8007112:	d0ed      	beq.n	80070f0 <_strtod_l+0x518>
 8007114:	4264      	negs	r4, r4
 8007116:	f014 020f 	ands.w	r2, r4, #15
 800711a:	d00a      	beq.n	8007132 <_strtod_l+0x55a>
 800711c:	4b12      	ldr	r3, [pc, #72]	@ (8007168 <_strtod_l+0x590>)
 800711e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007122:	4650      	mov	r0, sl
 8007124:	4659      	mov	r1, fp
 8007126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712a:	f7f9 fb8f 	bl	800084c <__aeabi_ddiv>
 800712e:	4682      	mov	sl, r0
 8007130:	468b      	mov	fp, r1
 8007132:	1124      	asrs	r4, r4, #4
 8007134:	d0dc      	beq.n	80070f0 <_strtod_l+0x518>
 8007136:	2c1f      	cmp	r4, #31
 8007138:	dd20      	ble.n	800717c <_strtod_l+0x5a4>
 800713a:	2400      	movs	r4, #0
 800713c:	46a0      	mov	r8, r4
 800713e:	940a      	str	r4, [sp, #40]	@ 0x28
 8007140:	46a1      	mov	r9, r4
 8007142:	9a05      	ldr	r2, [sp, #20]
 8007144:	2322      	movs	r3, #34	@ 0x22
 8007146:	f04f 0a00 	mov.w	sl, #0
 800714a:	f04f 0b00 	mov.w	fp, #0
 800714e:	6013      	str	r3, [r2, #0]
 8007150:	e768      	b.n	8007024 <_strtod_l+0x44c>
 8007152:	bf00      	nop
 8007154:	080093b5 	.word	0x080093b5
 8007158:	080095cc 	.word	0x080095cc
 800715c:	080093ad 	.word	0x080093ad
 8007160:	080093e2 	.word	0x080093e2
 8007164:	08009790 	.word	0x08009790
 8007168:	08009500 	.word	0x08009500
 800716c:	080094d8 	.word	0x080094d8
 8007170:	7ff00000 	.word	0x7ff00000
 8007174:	7ca00000 	.word	0x7ca00000
 8007178:	7fefffff 	.word	0x7fefffff
 800717c:	f014 0310 	ands.w	r3, r4, #16
 8007180:	bf18      	it	ne
 8007182:	236a      	movne	r3, #106	@ 0x6a
 8007184:	4ea9      	ldr	r6, [pc, #676]	@ (800742c <_strtod_l+0x854>)
 8007186:	9308      	str	r3, [sp, #32]
 8007188:	4650      	mov	r0, sl
 800718a:	4659      	mov	r1, fp
 800718c:	2300      	movs	r3, #0
 800718e:	07e2      	lsls	r2, r4, #31
 8007190:	d504      	bpl.n	800719c <_strtod_l+0x5c4>
 8007192:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007196:	f7f9 fa2f 	bl	80005f8 <__aeabi_dmul>
 800719a:	2301      	movs	r3, #1
 800719c:	1064      	asrs	r4, r4, #1
 800719e:	f106 0608 	add.w	r6, r6, #8
 80071a2:	d1f4      	bne.n	800718e <_strtod_l+0x5b6>
 80071a4:	b10b      	cbz	r3, 80071aa <_strtod_l+0x5d2>
 80071a6:	4682      	mov	sl, r0
 80071a8:	468b      	mov	fp, r1
 80071aa:	9b08      	ldr	r3, [sp, #32]
 80071ac:	b1b3      	cbz	r3, 80071dc <_strtod_l+0x604>
 80071ae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80071b2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	4659      	mov	r1, fp
 80071ba:	dd0f      	ble.n	80071dc <_strtod_l+0x604>
 80071bc:	2b1f      	cmp	r3, #31
 80071be:	dd55      	ble.n	800726c <_strtod_l+0x694>
 80071c0:	2b34      	cmp	r3, #52	@ 0x34
 80071c2:	bfde      	ittt	le
 80071c4:	f04f 33ff 	movle.w	r3, #4294967295
 80071c8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80071cc:	4093      	lslle	r3, r2
 80071ce:	f04f 0a00 	mov.w	sl, #0
 80071d2:	bfcc      	ite	gt
 80071d4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80071d8:	ea03 0b01 	andle.w	fp, r3, r1
 80071dc:	2200      	movs	r2, #0
 80071de:	2300      	movs	r3, #0
 80071e0:	4650      	mov	r0, sl
 80071e2:	4659      	mov	r1, fp
 80071e4:	f7f9 fc70 	bl	8000ac8 <__aeabi_dcmpeq>
 80071e8:	2800      	cmp	r0, #0
 80071ea:	d1a6      	bne.n	800713a <_strtod_l+0x562>
 80071ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071ee:	9300      	str	r3, [sp, #0]
 80071f0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80071f2:	9805      	ldr	r0, [sp, #20]
 80071f4:	462b      	mov	r3, r5
 80071f6:	463a      	mov	r2, r7
 80071f8:	f7ff f8c6 	bl	8006388 <__s2b>
 80071fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80071fe:	2800      	cmp	r0, #0
 8007200:	f43f af05 	beq.w	800700e <_strtod_l+0x436>
 8007204:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007206:	2a00      	cmp	r2, #0
 8007208:	eba9 0308 	sub.w	r3, r9, r8
 800720c:	bfa8      	it	ge
 800720e:	2300      	movge	r3, #0
 8007210:	9312      	str	r3, [sp, #72]	@ 0x48
 8007212:	2400      	movs	r4, #0
 8007214:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007218:	9316      	str	r3, [sp, #88]	@ 0x58
 800721a:	46a0      	mov	r8, r4
 800721c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800721e:	9805      	ldr	r0, [sp, #20]
 8007220:	6859      	ldr	r1, [r3, #4]
 8007222:	f7ff f809 	bl	8006238 <_Balloc>
 8007226:	4681      	mov	r9, r0
 8007228:	2800      	cmp	r0, #0
 800722a:	f43f aef4 	beq.w	8007016 <_strtod_l+0x43e>
 800722e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007230:	691a      	ldr	r2, [r3, #16]
 8007232:	3202      	adds	r2, #2
 8007234:	f103 010c 	add.w	r1, r3, #12
 8007238:	0092      	lsls	r2, r2, #2
 800723a:	300c      	adds	r0, #12
 800723c:	f001 fbaa 	bl	8008994 <memcpy>
 8007240:	ec4b ab10 	vmov	d0, sl, fp
 8007244:	9805      	ldr	r0, [sp, #20]
 8007246:	aa1c      	add	r2, sp, #112	@ 0x70
 8007248:	a91b      	add	r1, sp, #108	@ 0x6c
 800724a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800724e:	f7ff fbd7 	bl	8006a00 <__d2b>
 8007252:	901a      	str	r0, [sp, #104]	@ 0x68
 8007254:	2800      	cmp	r0, #0
 8007256:	f43f aede 	beq.w	8007016 <_strtod_l+0x43e>
 800725a:	9805      	ldr	r0, [sp, #20]
 800725c:	2101      	movs	r1, #1
 800725e:	f7ff f929 	bl	80064b4 <__i2b>
 8007262:	4680      	mov	r8, r0
 8007264:	b948      	cbnz	r0, 800727a <_strtod_l+0x6a2>
 8007266:	f04f 0800 	mov.w	r8, #0
 800726a:	e6d4      	b.n	8007016 <_strtod_l+0x43e>
 800726c:	f04f 32ff 	mov.w	r2, #4294967295
 8007270:	fa02 f303 	lsl.w	r3, r2, r3
 8007274:	ea03 0a0a 	and.w	sl, r3, sl
 8007278:	e7b0      	b.n	80071dc <_strtod_l+0x604>
 800727a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800727c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800727e:	2d00      	cmp	r5, #0
 8007280:	bfab      	itete	ge
 8007282:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007284:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007286:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007288:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800728a:	bfac      	ite	ge
 800728c:	18ef      	addge	r7, r5, r3
 800728e:	1b5e      	sublt	r6, r3, r5
 8007290:	9b08      	ldr	r3, [sp, #32]
 8007292:	1aed      	subs	r5, r5, r3
 8007294:	4415      	add	r5, r2
 8007296:	4b66      	ldr	r3, [pc, #408]	@ (8007430 <_strtod_l+0x858>)
 8007298:	3d01      	subs	r5, #1
 800729a:	429d      	cmp	r5, r3
 800729c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80072a0:	da50      	bge.n	8007344 <_strtod_l+0x76c>
 80072a2:	1b5b      	subs	r3, r3, r5
 80072a4:	2b1f      	cmp	r3, #31
 80072a6:	eba2 0203 	sub.w	r2, r2, r3
 80072aa:	f04f 0101 	mov.w	r1, #1
 80072ae:	dc3d      	bgt.n	800732c <_strtod_l+0x754>
 80072b0:	fa01 f303 	lsl.w	r3, r1, r3
 80072b4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80072b6:	2300      	movs	r3, #0
 80072b8:	9310      	str	r3, [sp, #64]	@ 0x40
 80072ba:	18bd      	adds	r5, r7, r2
 80072bc:	9b08      	ldr	r3, [sp, #32]
 80072be:	42af      	cmp	r7, r5
 80072c0:	4416      	add	r6, r2
 80072c2:	441e      	add	r6, r3
 80072c4:	463b      	mov	r3, r7
 80072c6:	bfa8      	it	ge
 80072c8:	462b      	movge	r3, r5
 80072ca:	42b3      	cmp	r3, r6
 80072cc:	bfa8      	it	ge
 80072ce:	4633      	movge	r3, r6
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	bfc2      	ittt	gt
 80072d4:	1aed      	subgt	r5, r5, r3
 80072d6:	1af6      	subgt	r6, r6, r3
 80072d8:	1aff      	subgt	r7, r7, r3
 80072da:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80072dc:	2b00      	cmp	r3, #0
 80072de:	dd16      	ble.n	800730e <_strtod_l+0x736>
 80072e0:	4641      	mov	r1, r8
 80072e2:	9805      	ldr	r0, [sp, #20]
 80072e4:	461a      	mov	r2, r3
 80072e6:	f7ff f9a5 	bl	8006634 <__pow5mult>
 80072ea:	4680      	mov	r8, r0
 80072ec:	2800      	cmp	r0, #0
 80072ee:	d0ba      	beq.n	8007266 <_strtod_l+0x68e>
 80072f0:	4601      	mov	r1, r0
 80072f2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80072f4:	9805      	ldr	r0, [sp, #20]
 80072f6:	f7ff f8f3 	bl	80064e0 <__multiply>
 80072fa:	900e      	str	r0, [sp, #56]	@ 0x38
 80072fc:	2800      	cmp	r0, #0
 80072fe:	f43f ae8a 	beq.w	8007016 <_strtod_l+0x43e>
 8007302:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007304:	9805      	ldr	r0, [sp, #20]
 8007306:	f7fe ffd7 	bl	80062b8 <_Bfree>
 800730a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800730c:	931a      	str	r3, [sp, #104]	@ 0x68
 800730e:	2d00      	cmp	r5, #0
 8007310:	dc1d      	bgt.n	800734e <_strtod_l+0x776>
 8007312:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007314:	2b00      	cmp	r3, #0
 8007316:	dd23      	ble.n	8007360 <_strtod_l+0x788>
 8007318:	4649      	mov	r1, r9
 800731a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800731c:	9805      	ldr	r0, [sp, #20]
 800731e:	f7ff f989 	bl	8006634 <__pow5mult>
 8007322:	4681      	mov	r9, r0
 8007324:	b9e0      	cbnz	r0, 8007360 <_strtod_l+0x788>
 8007326:	f04f 0900 	mov.w	r9, #0
 800732a:	e674      	b.n	8007016 <_strtod_l+0x43e>
 800732c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007330:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007334:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007338:	35e2      	adds	r5, #226	@ 0xe2
 800733a:	fa01 f305 	lsl.w	r3, r1, r5
 800733e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007340:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007342:	e7ba      	b.n	80072ba <_strtod_l+0x6e2>
 8007344:	2300      	movs	r3, #0
 8007346:	9310      	str	r3, [sp, #64]	@ 0x40
 8007348:	2301      	movs	r3, #1
 800734a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800734c:	e7b5      	b.n	80072ba <_strtod_l+0x6e2>
 800734e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007350:	9805      	ldr	r0, [sp, #20]
 8007352:	462a      	mov	r2, r5
 8007354:	f7ff f9c8 	bl	80066e8 <__lshift>
 8007358:	901a      	str	r0, [sp, #104]	@ 0x68
 800735a:	2800      	cmp	r0, #0
 800735c:	d1d9      	bne.n	8007312 <_strtod_l+0x73a>
 800735e:	e65a      	b.n	8007016 <_strtod_l+0x43e>
 8007360:	2e00      	cmp	r6, #0
 8007362:	dd07      	ble.n	8007374 <_strtod_l+0x79c>
 8007364:	4649      	mov	r1, r9
 8007366:	9805      	ldr	r0, [sp, #20]
 8007368:	4632      	mov	r2, r6
 800736a:	f7ff f9bd 	bl	80066e8 <__lshift>
 800736e:	4681      	mov	r9, r0
 8007370:	2800      	cmp	r0, #0
 8007372:	d0d8      	beq.n	8007326 <_strtod_l+0x74e>
 8007374:	2f00      	cmp	r7, #0
 8007376:	dd08      	ble.n	800738a <_strtod_l+0x7b2>
 8007378:	4641      	mov	r1, r8
 800737a:	9805      	ldr	r0, [sp, #20]
 800737c:	463a      	mov	r2, r7
 800737e:	f7ff f9b3 	bl	80066e8 <__lshift>
 8007382:	4680      	mov	r8, r0
 8007384:	2800      	cmp	r0, #0
 8007386:	f43f ae46 	beq.w	8007016 <_strtod_l+0x43e>
 800738a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800738c:	9805      	ldr	r0, [sp, #20]
 800738e:	464a      	mov	r2, r9
 8007390:	f7ff fa32 	bl	80067f8 <__mdiff>
 8007394:	4604      	mov	r4, r0
 8007396:	2800      	cmp	r0, #0
 8007398:	f43f ae3d 	beq.w	8007016 <_strtod_l+0x43e>
 800739c:	68c3      	ldr	r3, [r0, #12]
 800739e:	930f      	str	r3, [sp, #60]	@ 0x3c
 80073a0:	2300      	movs	r3, #0
 80073a2:	60c3      	str	r3, [r0, #12]
 80073a4:	4641      	mov	r1, r8
 80073a6:	f7ff fa0b 	bl	80067c0 <__mcmp>
 80073aa:	2800      	cmp	r0, #0
 80073ac:	da46      	bge.n	800743c <_strtod_l+0x864>
 80073ae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073b0:	ea53 030a 	orrs.w	r3, r3, sl
 80073b4:	d16c      	bne.n	8007490 <_strtod_l+0x8b8>
 80073b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d168      	bne.n	8007490 <_strtod_l+0x8b8>
 80073be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80073c2:	0d1b      	lsrs	r3, r3, #20
 80073c4:	051b      	lsls	r3, r3, #20
 80073c6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80073ca:	d961      	bls.n	8007490 <_strtod_l+0x8b8>
 80073cc:	6963      	ldr	r3, [r4, #20]
 80073ce:	b913      	cbnz	r3, 80073d6 <_strtod_l+0x7fe>
 80073d0:	6923      	ldr	r3, [r4, #16]
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	dd5c      	ble.n	8007490 <_strtod_l+0x8b8>
 80073d6:	4621      	mov	r1, r4
 80073d8:	2201      	movs	r2, #1
 80073da:	9805      	ldr	r0, [sp, #20]
 80073dc:	f7ff f984 	bl	80066e8 <__lshift>
 80073e0:	4641      	mov	r1, r8
 80073e2:	4604      	mov	r4, r0
 80073e4:	f7ff f9ec 	bl	80067c0 <__mcmp>
 80073e8:	2800      	cmp	r0, #0
 80073ea:	dd51      	ble.n	8007490 <_strtod_l+0x8b8>
 80073ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80073f0:	9a08      	ldr	r2, [sp, #32]
 80073f2:	0d1b      	lsrs	r3, r3, #20
 80073f4:	051b      	lsls	r3, r3, #20
 80073f6:	2a00      	cmp	r2, #0
 80073f8:	d06b      	beq.n	80074d2 <_strtod_l+0x8fa>
 80073fa:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80073fe:	d868      	bhi.n	80074d2 <_strtod_l+0x8fa>
 8007400:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007404:	f67f ae9d 	bls.w	8007142 <_strtod_l+0x56a>
 8007408:	4b0a      	ldr	r3, [pc, #40]	@ (8007434 <_strtod_l+0x85c>)
 800740a:	4650      	mov	r0, sl
 800740c:	4659      	mov	r1, fp
 800740e:	2200      	movs	r2, #0
 8007410:	f7f9 f8f2 	bl	80005f8 <__aeabi_dmul>
 8007414:	4b08      	ldr	r3, [pc, #32]	@ (8007438 <_strtod_l+0x860>)
 8007416:	400b      	ands	r3, r1
 8007418:	4682      	mov	sl, r0
 800741a:	468b      	mov	fp, r1
 800741c:	2b00      	cmp	r3, #0
 800741e:	f47f ae05 	bne.w	800702c <_strtod_l+0x454>
 8007422:	9a05      	ldr	r2, [sp, #20]
 8007424:	2322      	movs	r3, #34	@ 0x22
 8007426:	6013      	str	r3, [r2, #0]
 8007428:	e600      	b.n	800702c <_strtod_l+0x454>
 800742a:	bf00      	nop
 800742c:	080095f8 	.word	0x080095f8
 8007430:	fffffc02 	.word	0xfffffc02
 8007434:	39500000 	.word	0x39500000
 8007438:	7ff00000 	.word	0x7ff00000
 800743c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007440:	d165      	bne.n	800750e <_strtod_l+0x936>
 8007442:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007444:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007448:	b35a      	cbz	r2, 80074a2 <_strtod_l+0x8ca>
 800744a:	4a9f      	ldr	r2, [pc, #636]	@ (80076c8 <_strtod_l+0xaf0>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d12b      	bne.n	80074a8 <_strtod_l+0x8d0>
 8007450:	9b08      	ldr	r3, [sp, #32]
 8007452:	4651      	mov	r1, sl
 8007454:	b303      	cbz	r3, 8007498 <_strtod_l+0x8c0>
 8007456:	4b9d      	ldr	r3, [pc, #628]	@ (80076cc <_strtod_l+0xaf4>)
 8007458:	465a      	mov	r2, fp
 800745a:	4013      	ands	r3, r2
 800745c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007460:	f04f 32ff 	mov.w	r2, #4294967295
 8007464:	d81b      	bhi.n	800749e <_strtod_l+0x8c6>
 8007466:	0d1b      	lsrs	r3, r3, #20
 8007468:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800746c:	fa02 f303 	lsl.w	r3, r2, r3
 8007470:	4299      	cmp	r1, r3
 8007472:	d119      	bne.n	80074a8 <_strtod_l+0x8d0>
 8007474:	4b96      	ldr	r3, [pc, #600]	@ (80076d0 <_strtod_l+0xaf8>)
 8007476:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007478:	429a      	cmp	r2, r3
 800747a:	d102      	bne.n	8007482 <_strtod_l+0x8aa>
 800747c:	3101      	adds	r1, #1
 800747e:	f43f adca 	beq.w	8007016 <_strtod_l+0x43e>
 8007482:	4b92      	ldr	r3, [pc, #584]	@ (80076cc <_strtod_l+0xaf4>)
 8007484:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007486:	401a      	ands	r2, r3
 8007488:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800748c:	f04f 0a00 	mov.w	sl, #0
 8007490:	9b08      	ldr	r3, [sp, #32]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d1b8      	bne.n	8007408 <_strtod_l+0x830>
 8007496:	e5c9      	b.n	800702c <_strtod_l+0x454>
 8007498:	f04f 33ff 	mov.w	r3, #4294967295
 800749c:	e7e8      	b.n	8007470 <_strtod_l+0x898>
 800749e:	4613      	mov	r3, r2
 80074a0:	e7e6      	b.n	8007470 <_strtod_l+0x898>
 80074a2:	ea53 030a 	orrs.w	r3, r3, sl
 80074a6:	d0a1      	beq.n	80073ec <_strtod_l+0x814>
 80074a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80074aa:	b1db      	cbz	r3, 80074e4 <_strtod_l+0x90c>
 80074ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80074ae:	4213      	tst	r3, r2
 80074b0:	d0ee      	beq.n	8007490 <_strtod_l+0x8b8>
 80074b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074b4:	9a08      	ldr	r2, [sp, #32]
 80074b6:	4650      	mov	r0, sl
 80074b8:	4659      	mov	r1, fp
 80074ba:	b1bb      	cbz	r3, 80074ec <_strtod_l+0x914>
 80074bc:	f7ff fb6e 	bl	8006b9c <sulp>
 80074c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074c4:	ec53 2b10 	vmov	r2, r3, d0
 80074c8:	f7f8 fee0 	bl	800028c <__adddf3>
 80074cc:	4682      	mov	sl, r0
 80074ce:	468b      	mov	fp, r1
 80074d0:	e7de      	b.n	8007490 <_strtod_l+0x8b8>
 80074d2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80074d6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80074da:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80074de:	f04f 3aff 	mov.w	sl, #4294967295
 80074e2:	e7d5      	b.n	8007490 <_strtod_l+0x8b8>
 80074e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80074e6:	ea13 0f0a 	tst.w	r3, sl
 80074ea:	e7e1      	b.n	80074b0 <_strtod_l+0x8d8>
 80074ec:	f7ff fb56 	bl	8006b9c <sulp>
 80074f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074f4:	ec53 2b10 	vmov	r2, r3, d0
 80074f8:	f7f8 fec6 	bl	8000288 <__aeabi_dsub>
 80074fc:	2200      	movs	r2, #0
 80074fe:	2300      	movs	r3, #0
 8007500:	4682      	mov	sl, r0
 8007502:	468b      	mov	fp, r1
 8007504:	f7f9 fae0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007508:	2800      	cmp	r0, #0
 800750a:	d0c1      	beq.n	8007490 <_strtod_l+0x8b8>
 800750c:	e619      	b.n	8007142 <_strtod_l+0x56a>
 800750e:	4641      	mov	r1, r8
 8007510:	4620      	mov	r0, r4
 8007512:	f7ff facd 	bl	8006ab0 <__ratio>
 8007516:	ec57 6b10 	vmov	r6, r7, d0
 800751a:	2200      	movs	r2, #0
 800751c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007520:	4630      	mov	r0, r6
 8007522:	4639      	mov	r1, r7
 8007524:	f7f9 fae4 	bl	8000af0 <__aeabi_dcmple>
 8007528:	2800      	cmp	r0, #0
 800752a:	d06f      	beq.n	800760c <_strtod_l+0xa34>
 800752c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800752e:	2b00      	cmp	r3, #0
 8007530:	d17a      	bne.n	8007628 <_strtod_l+0xa50>
 8007532:	f1ba 0f00 	cmp.w	sl, #0
 8007536:	d158      	bne.n	80075ea <_strtod_l+0xa12>
 8007538:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800753a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800753e:	2b00      	cmp	r3, #0
 8007540:	d15a      	bne.n	80075f8 <_strtod_l+0xa20>
 8007542:	4b64      	ldr	r3, [pc, #400]	@ (80076d4 <_strtod_l+0xafc>)
 8007544:	2200      	movs	r2, #0
 8007546:	4630      	mov	r0, r6
 8007548:	4639      	mov	r1, r7
 800754a:	f7f9 fac7 	bl	8000adc <__aeabi_dcmplt>
 800754e:	2800      	cmp	r0, #0
 8007550:	d159      	bne.n	8007606 <_strtod_l+0xa2e>
 8007552:	4630      	mov	r0, r6
 8007554:	4639      	mov	r1, r7
 8007556:	4b60      	ldr	r3, [pc, #384]	@ (80076d8 <_strtod_l+0xb00>)
 8007558:	2200      	movs	r2, #0
 800755a:	f7f9 f84d 	bl	80005f8 <__aeabi_dmul>
 800755e:	4606      	mov	r6, r0
 8007560:	460f      	mov	r7, r1
 8007562:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007566:	9606      	str	r6, [sp, #24]
 8007568:	9307      	str	r3, [sp, #28]
 800756a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800756e:	4d57      	ldr	r5, [pc, #348]	@ (80076cc <_strtod_l+0xaf4>)
 8007570:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007574:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007576:	401d      	ands	r5, r3
 8007578:	4b58      	ldr	r3, [pc, #352]	@ (80076dc <_strtod_l+0xb04>)
 800757a:	429d      	cmp	r5, r3
 800757c:	f040 80b2 	bne.w	80076e4 <_strtod_l+0xb0c>
 8007580:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007582:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007586:	ec4b ab10 	vmov	d0, sl, fp
 800758a:	f7ff f9c9 	bl	8006920 <__ulp>
 800758e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007592:	ec51 0b10 	vmov	r0, r1, d0
 8007596:	f7f9 f82f 	bl	80005f8 <__aeabi_dmul>
 800759a:	4652      	mov	r2, sl
 800759c:	465b      	mov	r3, fp
 800759e:	f7f8 fe75 	bl	800028c <__adddf3>
 80075a2:	460b      	mov	r3, r1
 80075a4:	4949      	ldr	r1, [pc, #292]	@ (80076cc <_strtod_l+0xaf4>)
 80075a6:	4a4e      	ldr	r2, [pc, #312]	@ (80076e0 <_strtod_l+0xb08>)
 80075a8:	4019      	ands	r1, r3
 80075aa:	4291      	cmp	r1, r2
 80075ac:	4682      	mov	sl, r0
 80075ae:	d942      	bls.n	8007636 <_strtod_l+0xa5e>
 80075b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80075b2:	4b47      	ldr	r3, [pc, #284]	@ (80076d0 <_strtod_l+0xaf8>)
 80075b4:	429a      	cmp	r2, r3
 80075b6:	d103      	bne.n	80075c0 <_strtod_l+0x9e8>
 80075b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075ba:	3301      	adds	r3, #1
 80075bc:	f43f ad2b 	beq.w	8007016 <_strtod_l+0x43e>
 80075c0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80076d0 <_strtod_l+0xaf8>
 80075c4:	f04f 3aff 	mov.w	sl, #4294967295
 80075c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80075ca:	9805      	ldr	r0, [sp, #20]
 80075cc:	f7fe fe74 	bl	80062b8 <_Bfree>
 80075d0:	9805      	ldr	r0, [sp, #20]
 80075d2:	4649      	mov	r1, r9
 80075d4:	f7fe fe70 	bl	80062b8 <_Bfree>
 80075d8:	9805      	ldr	r0, [sp, #20]
 80075da:	4641      	mov	r1, r8
 80075dc:	f7fe fe6c 	bl	80062b8 <_Bfree>
 80075e0:	9805      	ldr	r0, [sp, #20]
 80075e2:	4621      	mov	r1, r4
 80075e4:	f7fe fe68 	bl	80062b8 <_Bfree>
 80075e8:	e618      	b.n	800721c <_strtod_l+0x644>
 80075ea:	f1ba 0f01 	cmp.w	sl, #1
 80075ee:	d103      	bne.n	80075f8 <_strtod_l+0xa20>
 80075f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	f43f ada5 	beq.w	8007142 <_strtod_l+0x56a>
 80075f8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80076a8 <_strtod_l+0xad0>
 80075fc:	4f35      	ldr	r7, [pc, #212]	@ (80076d4 <_strtod_l+0xafc>)
 80075fe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007602:	2600      	movs	r6, #0
 8007604:	e7b1      	b.n	800756a <_strtod_l+0x992>
 8007606:	4f34      	ldr	r7, [pc, #208]	@ (80076d8 <_strtod_l+0xb00>)
 8007608:	2600      	movs	r6, #0
 800760a:	e7aa      	b.n	8007562 <_strtod_l+0x98a>
 800760c:	4b32      	ldr	r3, [pc, #200]	@ (80076d8 <_strtod_l+0xb00>)
 800760e:	4630      	mov	r0, r6
 8007610:	4639      	mov	r1, r7
 8007612:	2200      	movs	r2, #0
 8007614:	f7f8 fff0 	bl	80005f8 <__aeabi_dmul>
 8007618:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800761a:	4606      	mov	r6, r0
 800761c:	460f      	mov	r7, r1
 800761e:	2b00      	cmp	r3, #0
 8007620:	d09f      	beq.n	8007562 <_strtod_l+0x98a>
 8007622:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007626:	e7a0      	b.n	800756a <_strtod_l+0x992>
 8007628:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80076b0 <_strtod_l+0xad8>
 800762c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007630:	ec57 6b17 	vmov	r6, r7, d7
 8007634:	e799      	b.n	800756a <_strtod_l+0x992>
 8007636:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800763a:	9b08      	ldr	r3, [sp, #32]
 800763c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007640:	2b00      	cmp	r3, #0
 8007642:	d1c1      	bne.n	80075c8 <_strtod_l+0x9f0>
 8007644:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007648:	0d1b      	lsrs	r3, r3, #20
 800764a:	051b      	lsls	r3, r3, #20
 800764c:	429d      	cmp	r5, r3
 800764e:	d1bb      	bne.n	80075c8 <_strtod_l+0x9f0>
 8007650:	4630      	mov	r0, r6
 8007652:	4639      	mov	r1, r7
 8007654:	f7f9 fb30 	bl	8000cb8 <__aeabi_d2lz>
 8007658:	f7f8 ffa0 	bl	800059c <__aeabi_l2d>
 800765c:	4602      	mov	r2, r0
 800765e:	460b      	mov	r3, r1
 8007660:	4630      	mov	r0, r6
 8007662:	4639      	mov	r1, r7
 8007664:	f7f8 fe10 	bl	8000288 <__aeabi_dsub>
 8007668:	460b      	mov	r3, r1
 800766a:	4602      	mov	r2, r0
 800766c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007670:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007674:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007676:	ea46 060a 	orr.w	r6, r6, sl
 800767a:	431e      	orrs	r6, r3
 800767c:	d06f      	beq.n	800775e <_strtod_l+0xb86>
 800767e:	a30e      	add	r3, pc, #56	@ (adr r3, 80076b8 <_strtod_l+0xae0>)
 8007680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007684:	f7f9 fa2a 	bl	8000adc <__aeabi_dcmplt>
 8007688:	2800      	cmp	r0, #0
 800768a:	f47f accf 	bne.w	800702c <_strtod_l+0x454>
 800768e:	a30c      	add	r3, pc, #48	@ (adr r3, 80076c0 <_strtod_l+0xae8>)
 8007690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007694:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007698:	f7f9 fa3e 	bl	8000b18 <__aeabi_dcmpgt>
 800769c:	2800      	cmp	r0, #0
 800769e:	d093      	beq.n	80075c8 <_strtod_l+0x9f0>
 80076a0:	e4c4      	b.n	800702c <_strtod_l+0x454>
 80076a2:	bf00      	nop
 80076a4:	f3af 8000 	nop.w
 80076a8:	00000000 	.word	0x00000000
 80076ac:	bff00000 	.word	0xbff00000
 80076b0:	00000000 	.word	0x00000000
 80076b4:	3ff00000 	.word	0x3ff00000
 80076b8:	94a03595 	.word	0x94a03595
 80076bc:	3fdfffff 	.word	0x3fdfffff
 80076c0:	35afe535 	.word	0x35afe535
 80076c4:	3fe00000 	.word	0x3fe00000
 80076c8:	000fffff 	.word	0x000fffff
 80076cc:	7ff00000 	.word	0x7ff00000
 80076d0:	7fefffff 	.word	0x7fefffff
 80076d4:	3ff00000 	.word	0x3ff00000
 80076d8:	3fe00000 	.word	0x3fe00000
 80076dc:	7fe00000 	.word	0x7fe00000
 80076e0:	7c9fffff 	.word	0x7c9fffff
 80076e4:	9b08      	ldr	r3, [sp, #32]
 80076e6:	b323      	cbz	r3, 8007732 <_strtod_l+0xb5a>
 80076e8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80076ec:	d821      	bhi.n	8007732 <_strtod_l+0xb5a>
 80076ee:	a328      	add	r3, pc, #160	@ (adr r3, 8007790 <_strtod_l+0xbb8>)
 80076f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f4:	4630      	mov	r0, r6
 80076f6:	4639      	mov	r1, r7
 80076f8:	f7f9 f9fa 	bl	8000af0 <__aeabi_dcmple>
 80076fc:	b1a0      	cbz	r0, 8007728 <_strtod_l+0xb50>
 80076fe:	4639      	mov	r1, r7
 8007700:	4630      	mov	r0, r6
 8007702:	f7f9 fa51 	bl	8000ba8 <__aeabi_d2uiz>
 8007706:	2801      	cmp	r0, #1
 8007708:	bf38      	it	cc
 800770a:	2001      	movcc	r0, #1
 800770c:	f7f8 fefa 	bl	8000504 <__aeabi_ui2d>
 8007710:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007712:	4606      	mov	r6, r0
 8007714:	460f      	mov	r7, r1
 8007716:	b9fb      	cbnz	r3, 8007758 <_strtod_l+0xb80>
 8007718:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800771c:	9014      	str	r0, [sp, #80]	@ 0x50
 800771e:	9315      	str	r3, [sp, #84]	@ 0x54
 8007720:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007724:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007728:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800772a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800772e:	1b5b      	subs	r3, r3, r5
 8007730:	9311      	str	r3, [sp, #68]	@ 0x44
 8007732:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007736:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800773a:	f7ff f8f1 	bl	8006920 <__ulp>
 800773e:	4650      	mov	r0, sl
 8007740:	ec53 2b10 	vmov	r2, r3, d0
 8007744:	4659      	mov	r1, fp
 8007746:	f7f8 ff57 	bl	80005f8 <__aeabi_dmul>
 800774a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800774e:	f7f8 fd9d 	bl	800028c <__adddf3>
 8007752:	4682      	mov	sl, r0
 8007754:	468b      	mov	fp, r1
 8007756:	e770      	b.n	800763a <_strtod_l+0xa62>
 8007758:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800775c:	e7e0      	b.n	8007720 <_strtod_l+0xb48>
 800775e:	a30e      	add	r3, pc, #56	@ (adr r3, 8007798 <_strtod_l+0xbc0>)
 8007760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007764:	f7f9 f9ba 	bl	8000adc <__aeabi_dcmplt>
 8007768:	e798      	b.n	800769c <_strtod_l+0xac4>
 800776a:	2300      	movs	r3, #0
 800776c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800776e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007770:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007772:	6013      	str	r3, [r2, #0]
 8007774:	f7ff ba6d 	b.w	8006c52 <_strtod_l+0x7a>
 8007778:	2a65      	cmp	r2, #101	@ 0x65
 800777a:	f43f ab66 	beq.w	8006e4a <_strtod_l+0x272>
 800777e:	2a45      	cmp	r2, #69	@ 0x45
 8007780:	f43f ab63 	beq.w	8006e4a <_strtod_l+0x272>
 8007784:	2301      	movs	r3, #1
 8007786:	f7ff bb9e 	b.w	8006ec6 <_strtod_l+0x2ee>
 800778a:	bf00      	nop
 800778c:	f3af 8000 	nop.w
 8007790:	ffc00000 	.word	0xffc00000
 8007794:	41dfffff 	.word	0x41dfffff
 8007798:	94a03595 	.word	0x94a03595
 800779c:	3fcfffff 	.word	0x3fcfffff

080077a0 <_strtod_r>:
 80077a0:	4b01      	ldr	r3, [pc, #4]	@ (80077a8 <_strtod_r+0x8>)
 80077a2:	f7ff ba19 	b.w	8006bd8 <_strtod_l>
 80077a6:	bf00      	nop
 80077a8:	20000068 	.word	0x20000068

080077ac <_strtol_l.constprop.0>:
 80077ac:	2b24      	cmp	r3, #36	@ 0x24
 80077ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077b2:	4686      	mov	lr, r0
 80077b4:	4690      	mov	r8, r2
 80077b6:	d801      	bhi.n	80077bc <_strtol_l.constprop.0+0x10>
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	d106      	bne.n	80077ca <_strtol_l.constprop.0+0x1e>
 80077bc:	f7fd fdbc 	bl	8005338 <__errno>
 80077c0:	2316      	movs	r3, #22
 80077c2:	6003      	str	r3, [r0, #0]
 80077c4:	2000      	movs	r0, #0
 80077c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077ca:	4834      	ldr	r0, [pc, #208]	@ (800789c <_strtol_l.constprop.0+0xf0>)
 80077cc:	460d      	mov	r5, r1
 80077ce:	462a      	mov	r2, r5
 80077d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80077d4:	5d06      	ldrb	r6, [r0, r4]
 80077d6:	f016 0608 	ands.w	r6, r6, #8
 80077da:	d1f8      	bne.n	80077ce <_strtol_l.constprop.0+0x22>
 80077dc:	2c2d      	cmp	r4, #45	@ 0x2d
 80077de:	d12d      	bne.n	800783c <_strtol_l.constprop.0+0x90>
 80077e0:	782c      	ldrb	r4, [r5, #0]
 80077e2:	2601      	movs	r6, #1
 80077e4:	1c95      	adds	r5, r2, #2
 80077e6:	f033 0210 	bics.w	r2, r3, #16
 80077ea:	d109      	bne.n	8007800 <_strtol_l.constprop.0+0x54>
 80077ec:	2c30      	cmp	r4, #48	@ 0x30
 80077ee:	d12a      	bne.n	8007846 <_strtol_l.constprop.0+0x9a>
 80077f0:	782a      	ldrb	r2, [r5, #0]
 80077f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80077f6:	2a58      	cmp	r2, #88	@ 0x58
 80077f8:	d125      	bne.n	8007846 <_strtol_l.constprop.0+0x9a>
 80077fa:	786c      	ldrb	r4, [r5, #1]
 80077fc:	2310      	movs	r3, #16
 80077fe:	3502      	adds	r5, #2
 8007800:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007804:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007808:	2200      	movs	r2, #0
 800780a:	fbbc f9f3 	udiv	r9, ip, r3
 800780e:	4610      	mov	r0, r2
 8007810:	fb03 ca19 	mls	sl, r3, r9, ip
 8007814:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007818:	2f09      	cmp	r7, #9
 800781a:	d81b      	bhi.n	8007854 <_strtol_l.constprop.0+0xa8>
 800781c:	463c      	mov	r4, r7
 800781e:	42a3      	cmp	r3, r4
 8007820:	dd27      	ble.n	8007872 <_strtol_l.constprop.0+0xc6>
 8007822:	1c57      	adds	r7, r2, #1
 8007824:	d007      	beq.n	8007836 <_strtol_l.constprop.0+0x8a>
 8007826:	4581      	cmp	r9, r0
 8007828:	d320      	bcc.n	800786c <_strtol_l.constprop.0+0xc0>
 800782a:	d101      	bne.n	8007830 <_strtol_l.constprop.0+0x84>
 800782c:	45a2      	cmp	sl, r4
 800782e:	db1d      	blt.n	800786c <_strtol_l.constprop.0+0xc0>
 8007830:	fb00 4003 	mla	r0, r0, r3, r4
 8007834:	2201      	movs	r2, #1
 8007836:	f815 4b01 	ldrb.w	r4, [r5], #1
 800783a:	e7eb      	b.n	8007814 <_strtol_l.constprop.0+0x68>
 800783c:	2c2b      	cmp	r4, #43	@ 0x2b
 800783e:	bf04      	itt	eq
 8007840:	782c      	ldrbeq	r4, [r5, #0]
 8007842:	1c95      	addeq	r5, r2, #2
 8007844:	e7cf      	b.n	80077e6 <_strtol_l.constprop.0+0x3a>
 8007846:	2b00      	cmp	r3, #0
 8007848:	d1da      	bne.n	8007800 <_strtol_l.constprop.0+0x54>
 800784a:	2c30      	cmp	r4, #48	@ 0x30
 800784c:	bf0c      	ite	eq
 800784e:	2308      	moveq	r3, #8
 8007850:	230a      	movne	r3, #10
 8007852:	e7d5      	b.n	8007800 <_strtol_l.constprop.0+0x54>
 8007854:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007858:	2f19      	cmp	r7, #25
 800785a:	d801      	bhi.n	8007860 <_strtol_l.constprop.0+0xb4>
 800785c:	3c37      	subs	r4, #55	@ 0x37
 800785e:	e7de      	b.n	800781e <_strtol_l.constprop.0+0x72>
 8007860:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007864:	2f19      	cmp	r7, #25
 8007866:	d804      	bhi.n	8007872 <_strtol_l.constprop.0+0xc6>
 8007868:	3c57      	subs	r4, #87	@ 0x57
 800786a:	e7d8      	b.n	800781e <_strtol_l.constprop.0+0x72>
 800786c:	f04f 32ff 	mov.w	r2, #4294967295
 8007870:	e7e1      	b.n	8007836 <_strtol_l.constprop.0+0x8a>
 8007872:	1c53      	adds	r3, r2, #1
 8007874:	d108      	bne.n	8007888 <_strtol_l.constprop.0+0xdc>
 8007876:	2322      	movs	r3, #34	@ 0x22
 8007878:	f8ce 3000 	str.w	r3, [lr]
 800787c:	4660      	mov	r0, ip
 800787e:	f1b8 0f00 	cmp.w	r8, #0
 8007882:	d0a0      	beq.n	80077c6 <_strtol_l.constprop.0+0x1a>
 8007884:	1e69      	subs	r1, r5, #1
 8007886:	e006      	b.n	8007896 <_strtol_l.constprop.0+0xea>
 8007888:	b106      	cbz	r6, 800788c <_strtol_l.constprop.0+0xe0>
 800788a:	4240      	negs	r0, r0
 800788c:	f1b8 0f00 	cmp.w	r8, #0
 8007890:	d099      	beq.n	80077c6 <_strtol_l.constprop.0+0x1a>
 8007892:	2a00      	cmp	r2, #0
 8007894:	d1f6      	bne.n	8007884 <_strtol_l.constprop.0+0xd8>
 8007896:	f8c8 1000 	str.w	r1, [r8]
 800789a:	e794      	b.n	80077c6 <_strtol_l.constprop.0+0x1a>
 800789c:	08009621 	.word	0x08009621

080078a0 <_strtol_r>:
 80078a0:	f7ff bf84 	b.w	80077ac <_strtol_l.constprop.0>

080078a4 <__ssputs_r>:
 80078a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078a8:	688e      	ldr	r6, [r1, #8]
 80078aa:	461f      	mov	r7, r3
 80078ac:	42be      	cmp	r6, r7
 80078ae:	680b      	ldr	r3, [r1, #0]
 80078b0:	4682      	mov	sl, r0
 80078b2:	460c      	mov	r4, r1
 80078b4:	4690      	mov	r8, r2
 80078b6:	d82d      	bhi.n	8007914 <__ssputs_r+0x70>
 80078b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80078bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80078c0:	d026      	beq.n	8007910 <__ssputs_r+0x6c>
 80078c2:	6965      	ldr	r5, [r4, #20]
 80078c4:	6909      	ldr	r1, [r1, #16]
 80078c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80078ca:	eba3 0901 	sub.w	r9, r3, r1
 80078ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80078d2:	1c7b      	adds	r3, r7, #1
 80078d4:	444b      	add	r3, r9
 80078d6:	106d      	asrs	r5, r5, #1
 80078d8:	429d      	cmp	r5, r3
 80078da:	bf38      	it	cc
 80078dc:	461d      	movcc	r5, r3
 80078de:	0553      	lsls	r3, r2, #21
 80078e0:	d527      	bpl.n	8007932 <__ssputs_r+0x8e>
 80078e2:	4629      	mov	r1, r5
 80078e4:	f7fe fc1c 	bl	8006120 <_malloc_r>
 80078e8:	4606      	mov	r6, r0
 80078ea:	b360      	cbz	r0, 8007946 <__ssputs_r+0xa2>
 80078ec:	6921      	ldr	r1, [r4, #16]
 80078ee:	464a      	mov	r2, r9
 80078f0:	f001 f850 	bl	8008994 <memcpy>
 80078f4:	89a3      	ldrh	r3, [r4, #12]
 80078f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80078fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078fe:	81a3      	strh	r3, [r4, #12]
 8007900:	6126      	str	r6, [r4, #16]
 8007902:	6165      	str	r5, [r4, #20]
 8007904:	444e      	add	r6, r9
 8007906:	eba5 0509 	sub.w	r5, r5, r9
 800790a:	6026      	str	r6, [r4, #0]
 800790c:	60a5      	str	r5, [r4, #8]
 800790e:	463e      	mov	r6, r7
 8007910:	42be      	cmp	r6, r7
 8007912:	d900      	bls.n	8007916 <__ssputs_r+0x72>
 8007914:	463e      	mov	r6, r7
 8007916:	6820      	ldr	r0, [r4, #0]
 8007918:	4632      	mov	r2, r6
 800791a:	4641      	mov	r1, r8
 800791c:	f000 ffdc 	bl	80088d8 <memmove>
 8007920:	68a3      	ldr	r3, [r4, #8]
 8007922:	1b9b      	subs	r3, r3, r6
 8007924:	60a3      	str	r3, [r4, #8]
 8007926:	6823      	ldr	r3, [r4, #0]
 8007928:	4433      	add	r3, r6
 800792a:	6023      	str	r3, [r4, #0]
 800792c:	2000      	movs	r0, #0
 800792e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007932:	462a      	mov	r2, r5
 8007934:	f001 fbc1 	bl	80090ba <_realloc_r>
 8007938:	4606      	mov	r6, r0
 800793a:	2800      	cmp	r0, #0
 800793c:	d1e0      	bne.n	8007900 <__ssputs_r+0x5c>
 800793e:	6921      	ldr	r1, [r4, #16]
 8007940:	4650      	mov	r0, sl
 8007942:	f7fe fb79 	bl	8006038 <_free_r>
 8007946:	230c      	movs	r3, #12
 8007948:	f8ca 3000 	str.w	r3, [sl]
 800794c:	89a3      	ldrh	r3, [r4, #12]
 800794e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007952:	81a3      	strh	r3, [r4, #12]
 8007954:	f04f 30ff 	mov.w	r0, #4294967295
 8007958:	e7e9      	b.n	800792e <__ssputs_r+0x8a>
	...

0800795c <_svfiprintf_r>:
 800795c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007960:	4698      	mov	r8, r3
 8007962:	898b      	ldrh	r3, [r1, #12]
 8007964:	061b      	lsls	r3, r3, #24
 8007966:	b09d      	sub	sp, #116	@ 0x74
 8007968:	4607      	mov	r7, r0
 800796a:	460d      	mov	r5, r1
 800796c:	4614      	mov	r4, r2
 800796e:	d510      	bpl.n	8007992 <_svfiprintf_r+0x36>
 8007970:	690b      	ldr	r3, [r1, #16]
 8007972:	b973      	cbnz	r3, 8007992 <_svfiprintf_r+0x36>
 8007974:	2140      	movs	r1, #64	@ 0x40
 8007976:	f7fe fbd3 	bl	8006120 <_malloc_r>
 800797a:	6028      	str	r0, [r5, #0]
 800797c:	6128      	str	r0, [r5, #16]
 800797e:	b930      	cbnz	r0, 800798e <_svfiprintf_r+0x32>
 8007980:	230c      	movs	r3, #12
 8007982:	603b      	str	r3, [r7, #0]
 8007984:	f04f 30ff 	mov.w	r0, #4294967295
 8007988:	b01d      	add	sp, #116	@ 0x74
 800798a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800798e:	2340      	movs	r3, #64	@ 0x40
 8007990:	616b      	str	r3, [r5, #20]
 8007992:	2300      	movs	r3, #0
 8007994:	9309      	str	r3, [sp, #36]	@ 0x24
 8007996:	2320      	movs	r3, #32
 8007998:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800799c:	f8cd 800c 	str.w	r8, [sp, #12]
 80079a0:	2330      	movs	r3, #48	@ 0x30
 80079a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007b40 <_svfiprintf_r+0x1e4>
 80079a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80079aa:	f04f 0901 	mov.w	r9, #1
 80079ae:	4623      	mov	r3, r4
 80079b0:	469a      	mov	sl, r3
 80079b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079b6:	b10a      	cbz	r2, 80079bc <_svfiprintf_r+0x60>
 80079b8:	2a25      	cmp	r2, #37	@ 0x25
 80079ba:	d1f9      	bne.n	80079b0 <_svfiprintf_r+0x54>
 80079bc:	ebba 0b04 	subs.w	fp, sl, r4
 80079c0:	d00b      	beq.n	80079da <_svfiprintf_r+0x7e>
 80079c2:	465b      	mov	r3, fp
 80079c4:	4622      	mov	r2, r4
 80079c6:	4629      	mov	r1, r5
 80079c8:	4638      	mov	r0, r7
 80079ca:	f7ff ff6b 	bl	80078a4 <__ssputs_r>
 80079ce:	3001      	adds	r0, #1
 80079d0:	f000 80a7 	beq.w	8007b22 <_svfiprintf_r+0x1c6>
 80079d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079d6:	445a      	add	r2, fp
 80079d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80079da:	f89a 3000 	ldrb.w	r3, [sl]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	f000 809f 	beq.w	8007b22 <_svfiprintf_r+0x1c6>
 80079e4:	2300      	movs	r3, #0
 80079e6:	f04f 32ff 	mov.w	r2, #4294967295
 80079ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079ee:	f10a 0a01 	add.w	sl, sl, #1
 80079f2:	9304      	str	r3, [sp, #16]
 80079f4:	9307      	str	r3, [sp, #28]
 80079f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80079fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80079fc:	4654      	mov	r4, sl
 80079fe:	2205      	movs	r2, #5
 8007a00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a04:	484e      	ldr	r0, [pc, #312]	@ (8007b40 <_svfiprintf_r+0x1e4>)
 8007a06:	f7f8 fbe3 	bl	80001d0 <memchr>
 8007a0a:	9a04      	ldr	r2, [sp, #16]
 8007a0c:	b9d8      	cbnz	r0, 8007a46 <_svfiprintf_r+0xea>
 8007a0e:	06d0      	lsls	r0, r2, #27
 8007a10:	bf44      	itt	mi
 8007a12:	2320      	movmi	r3, #32
 8007a14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a18:	0711      	lsls	r1, r2, #28
 8007a1a:	bf44      	itt	mi
 8007a1c:	232b      	movmi	r3, #43	@ 0x2b
 8007a1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a22:	f89a 3000 	ldrb.w	r3, [sl]
 8007a26:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a28:	d015      	beq.n	8007a56 <_svfiprintf_r+0xfa>
 8007a2a:	9a07      	ldr	r2, [sp, #28]
 8007a2c:	4654      	mov	r4, sl
 8007a2e:	2000      	movs	r0, #0
 8007a30:	f04f 0c0a 	mov.w	ip, #10
 8007a34:	4621      	mov	r1, r4
 8007a36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a3a:	3b30      	subs	r3, #48	@ 0x30
 8007a3c:	2b09      	cmp	r3, #9
 8007a3e:	d94b      	bls.n	8007ad8 <_svfiprintf_r+0x17c>
 8007a40:	b1b0      	cbz	r0, 8007a70 <_svfiprintf_r+0x114>
 8007a42:	9207      	str	r2, [sp, #28]
 8007a44:	e014      	b.n	8007a70 <_svfiprintf_r+0x114>
 8007a46:	eba0 0308 	sub.w	r3, r0, r8
 8007a4a:	fa09 f303 	lsl.w	r3, r9, r3
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	9304      	str	r3, [sp, #16]
 8007a52:	46a2      	mov	sl, r4
 8007a54:	e7d2      	b.n	80079fc <_svfiprintf_r+0xa0>
 8007a56:	9b03      	ldr	r3, [sp, #12]
 8007a58:	1d19      	adds	r1, r3, #4
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	9103      	str	r1, [sp, #12]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	bfbb      	ittet	lt
 8007a62:	425b      	neglt	r3, r3
 8007a64:	f042 0202 	orrlt.w	r2, r2, #2
 8007a68:	9307      	strge	r3, [sp, #28]
 8007a6a:	9307      	strlt	r3, [sp, #28]
 8007a6c:	bfb8      	it	lt
 8007a6e:	9204      	strlt	r2, [sp, #16]
 8007a70:	7823      	ldrb	r3, [r4, #0]
 8007a72:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a74:	d10a      	bne.n	8007a8c <_svfiprintf_r+0x130>
 8007a76:	7863      	ldrb	r3, [r4, #1]
 8007a78:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a7a:	d132      	bne.n	8007ae2 <_svfiprintf_r+0x186>
 8007a7c:	9b03      	ldr	r3, [sp, #12]
 8007a7e:	1d1a      	adds	r2, r3, #4
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	9203      	str	r2, [sp, #12]
 8007a84:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a88:	3402      	adds	r4, #2
 8007a8a:	9305      	str	r3, [sp, #20]
 8007a8c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007b50 <_svfiprintf_r+0x1f4>
 8007a90:	7821      	ldrb	r1, [r4, #0]
 8007a92:	2203      	movs	r2, #3
 8007a94:	4650      	mov	r0, sl
 8007a96:	f7f8 fb9b 	bl	80001d0 <memchr>
 8007a9a:	b138      	cbz	r0, 8007aac <_svfiprintf_r+0x150>
 8007a9c:	9b04      	ldr	r3, [sp, #16]
 8007a9e:	eba0 000a 	sub.w	r0, r0, sl
 8007aa2:	2240      	movs	r2, #64	@ 0x40
 8007aa4:	4082      	lsls	r2, r0
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	3401      	adds	r4, #1
 8007aaa:	9304      	str	r3, [sp, #16]
 8007aac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ab0:	4824      	ldr	r0, [pc, #144]	@ (8007b44 <_svfiprintf_r+0x1e8>)
 8007ab2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007ab6:	2206      	movs	r2, #6
 8007ab8:	f7f8 fb8a 	bl	80001d0 <memchr>
 8007abc:	2800      	cmp	r0, #0
 8007abe:	d036      	beq.n	8007b2e <_svfiprintf_r+0x1d2>
 8007ac0:	4b21      	ldr	r3, [pc, #132]	@ (8007b48 <_svfiprintf_r+0x1ec>)
 8007ac2:	bb1b      	cbnz	r3, 8007b0c <_svfiprintf_r+0x1b0>
 8007ac4:	9b03      	ldr	r3, [sp, #12]
 8007ac6:	3307      	adds	r3, #7
 8007ac8:	f023 0307 	bic.w	r3, r3, #7
 8007acc:	3308      	adds	r3, #8
 8007ace:	9303      	str	r3, [sp, #12]
 8007ad0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ad2:	4433      	add	r3, r6
 8007ad4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ad6:	e76a      	b.n	80079ae <_svfiprintf_r+0x52>
 8007ad8:	fb0c 3202 	mla	r2, ip, r2, r3
 8007adc:	460c      	mov	r4, r1
 8007ade:	2001      	movs	r0, #1
 8007ae0:	e7a8      	b.n	8007a34 <_svfiprintf_r+0xd8>
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	3401      	adds	r4, #1
 8007ae6:	9305      	str	r3, [sp, #20]
 8007ae8:	4619      	mov	r1, r3
 8007aea:	f04f 0c0a 	mov.w	ip, #10
 8007aee:	4620      	mov	r0, r4
 8007af0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007af4:	3a30      	subs	r2, #48	@ 0x30
 8007af6:	2a09      	cmp	r2, #9
 8007af8:	d903      	bls.n	8007b02 <_svfiprintf_r+0x1a6>
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d0c6      	beq.n	8007a8c <_svfiprintf_r+0x130>
 8007afe:	9105      	str	r1, [sp, #20]
 8007b00:	e7c4      	b.n	8007a8c <_svfiprintf_r+0x130>
 8007b02:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b06:	4604      	mov	r4, r0
 8007b08:	2301      	movs	r3, #1
 8007b0a:	e7f0      	b.n	8007aee <_svfiprintf_r+0x192>
 8007b0c:	ab03      	add	r3, sp, #12
 8007b0e:	9300      	str	r3, [sp, #0]
 8007b10:	462a      	mov	r2, r5
 8007b12:	4b0e      	ldr	r3, [pc, #56]	@ (8007b4c <_svfiprintf_r+0x1f0>)
 8007b14:	a904      	add	r1, sp, #16
 8007b16:	4638      	mov	r0, r7
 8007b18:	f7fc fb00 	bl	800411c <_printf_float>
 8007b1c:	1c42      	adds	r2, r0, #1
 8007b1e:	4606      	mov	r6, r0
 8007b20:	d1d6      	bne.n	8007ad0 <_svfiprintf_r+0x174>
 8007b22:	89ab      	ldrh	r3, [r5, #12]
 8007b24:	065b      	lsls	r3, r3, #25
 8007b26:	f53f af2d 	bmi.w	8007984 <_svfiprintf_r+0x28>
 8007b2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b2c:	e72c      	b.n	8007988 <_svfiprintf_r+0x2c>
 8007b2e:	ab03      	add	r3, sp, #12
 8007b30:	9300      	str	r3, [sp, #0]
 8007b32:	462a      	mov	r2, r5
 8007b34:	4b05      	ldr	r3, [pc, #20]	@ (8007b4c <_svfiprintf_r+0x1f0>)
 8007b36:	a904      	add	r1, sp, #16
 8007b38:	4638      	mov	r0, r7
 8007b3a:	f7fc fd87 	bl	800464c <_printf_i>
 8007b3e:	e7ed      	b.n	8007b1c <_svfiprintf_r+0x1c0>
 8007b40:	08009721 	.word	0x08009721
 8007b44:	0800972b 	.word	0x0800972b
 8007b48:	0800411d 	.word	0x0800411d
 8007b4c:	080078a5 	.word	0x080078a5
 8007b50:	08009727 	.word	0x08009727

08007b54 <__sfputc_r>:
 8007b54:	6893      	ldr	r3, [r2, #8]
 8007b56:	3b01      	subs	r3, #1
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	b410      	push	{r4}
 8007b5c:	6093      	str	r3, [r2, #8]
 8007b5e:	da08      	bge.n	8007b72 <__sfputc_r+0x1e>
 8007b60:	6994      	ldr	r4, [r2, #24]
 8007b62:	42a3      	cmp	r3, r4
 8007b64:	db01      	blt.n	8007b6a <__sfputc_r+0x16>
 8007b66:	290a      	cmp	r1, #10
 8007b68:	d103      	bne.n	8007b72 <__sfputc_r+0x1e>
 8007b6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b6e:	f7fd bafc 	b.w	800516a <__swbuf_r>
 8007b72:	6813      	ldr	r3, [r2, #0]
 8007b74:	1c58      	adds	r0, r3, #1
 8007b76:	6010      	str	r0, [r2, #0]
 8007b78:	7019      	strb	r1, [r3, #0]
 8007b7a:	4608      	mov	r0, r1
 8007b7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b80:	4770      	bx	lr

08007b82 <__sfputs_r>:
 8007b82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b84:	4606      	mov	r6, r0
 8007b86:	460f      	mov	r7, r1
 8007b88:	4614      	mov	r4, r2
 8007b8a:	18d5      	adds	r5, r2, r3
 8007b8c:	42ac      	cmp	r4, r5
 8007b8e:	d101      	bne.n	8007b94 <__sfputs_r+0x12>
 8007b90:	2000      	movs	r0, #0
 8007b92:	e007      	b.n	8007ba4 <__sfputs_r+0x22>
 8007b94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b98:	463a      	mov	r2, r7
 8007b9a:	4630      	mov	r0, r6
 8007b9c:	f7ff ffda 	bl	8007b54 <__sfputc_r>
 8007ba0:	1c43      	adds	r3, r0, #1
 8007ba2:	d1f3      	bne.n	8007b8c <__sfputs_r+0xa>
 8007ba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007ba8 <_vfiprintf_r>:
 8007ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bac:	460d      	mov	r5, r1
 8007bae:	b09d      	sub	sp, #116	@ 0x74
 8007bb0:	4614      	mov	r4, r2
 8007bb2:	4698      	mov	r8, r3
 8007bb4:	4606      	mov	r6, r0
 8007bb6:	b118      	cbz	r0, 8007bc0 <_vfiprintf_r+0x18>
 8007bb8:	6a03      	ldr	r3, [r0, #32]
 8007bba:	b90b      	cbnz	r3, 8007bc0 <_vfiprintf_r+0x18>
 8007bbc:	f7fd f906 	bl	8004dcc <__sinit>
 8007bc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007bc2:	07d9      	lsls	r1, r3, #31
 8007bc4:	d405      	bmi.n	8007bd2 <_vfiprintf_r+0x2a>
 8007bc6:	89ab      	ldrh	r3, [r5, #12]
 8007bc8:	059a      	lsls	r2, r3, #22
 8007bca:	d402      	bmi.n	8007bd2 <_vfiprintf_r+0x2a>
 8007bcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007bce:	f7fd fbde 	bl	800538e <__retarget_lock_acquire_recursive>
 8007bd2:	89ab      	ldrh	r3, [r5, #12]
 8007bd4:	071b      	lsls	r3, r3, #28
 8007bd6:	d501      	bpl.n	8007bdc <_vfiprintf_r+0x34>
 8007bd8:	692b      	ldr	r3, [r5, #16]
 8007bda:	b99b      	cbnz	r3, 8007c04 <_vfiprintf_r+0x5c>
 8007bdc:	4629      	mov	r1, r5
 8007bde:	4630      	mov	r0, r6
 8007be0:	f7fd fb02 	bl	80051e8 <__swsetup_r>
 8007be4:	b170      	cbz	r0, 8007c04 <_vfiprintf_r+0x5c>
 8007be6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007be8:	07dc      	lsls	r4, r3, #31
 8007bea:	d504      	bpl.n	8007bf6 <_vfiprintf_r+0x4e>
 8007bec:	f04f 30ff 	mov.w	r0, #4294967295
 8007bf0:	b01d      	add	sp, #116	@ 0x74
 8007bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bf6:	89ab      	ldrh	r3, [r5, #12]
 8007bf8:	0598      	lsls	r0, r3, #22
 8007bfa:	d4f7      	bmi.n	8007bec <_vfiprintf_r+0x44>
 8007bfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007bfe:	f7fd fbc7 	bl	8005390 <__retarget_lock_release_recursive>
 8007c02:	e7f3      	b.n	8007bec <_vfiprintf_r+0x44>
 8007c04:	2300      	movs	r3, #0
 8007c06:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c08:	2320      	movs	r3, #32
 8007c0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007c0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c12:	2330      	movs	r3, #48	@ 0x30
 8007c14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007dc4 <_vfiprintf_r+0x21c>
 8007c18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007c1c:	f04f 0901 	mov.w	r9, #1
 8007c20:	4623      	mov	r3, r4
 8007c22:	469a      	mov	sl, r3
 8007c24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c28:	b10a      	cbz	r2, 8007c2e <_vfiprintf_r+0x86>
 8007c2a:	2a25      	cmp	r2, #37	@ 0x25
 8007c2c:	d1f9      	bne.n	8007c22 <_vfiprintf_r+0x7a>
 8007c2e:	ebba 0b04 	subs.w	fp, sl, r4
 8007c32:	d00b      	beq.n	8007c4c <_vfiprintf_r+0xa4>
 8007c34:	465b      	mov	r3, fp
 8007c36:	4622      	mov	r2, r4
 8007c38:	4629      	mov	r1, r5
 8007c3a:	4630      	mov	r0, r6
 8007c3c:	f7ff ffa1 	bl	8007b82 <__sfputs_r>
 8007c40:	3001      	adds	r0, #1
 8007c42:	f000 80a7 	beq.w	8007d94 <_vfiprintf_r+0x1ec>
 8007c46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c48:	445a      	add	r2, fp
 8007c4a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007c4c:	f89a 3000 	ldrb.w	r3, [sl]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	f000 809f 	beq.w	8007d94 <_vfiprintf_r+0x1ec>
 8007c56:	2300      	movs	r3, #0
 8007c58:	f04f 32ff 	mov.w	r2, #4294967295
 8007c5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c60:	f10a 0a01 	add.w	sl, sl, #1
 8007c64:	9304      	str	r3, [sp, #16]
 8007c66:	9307      	str	r3, [sp, #28]
 8007c68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007c6c:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c6e:	4654      	mov	r4, sl
 8007c70:	2205      	movs	r2, #5
 8007c72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c76:	4853      	ldr	r0, [pc, #332]	@ (8007dc4 <_vfiprintf_r+0x21c>)
 8007c78:	f7f8 faaa 	bl	80001d0 <memchr>
 8007c7c:	9a04      	ldr	r2, [sp, #16]
 8007c7e:	b9d8      	cbnz	r0, 8007cb8 <_vfiprintf_r+0x110>
 8007c80:	06d1      	lsls	r1, r2, #27
 8007c82:	bf44      	itt	mi
 8007c84:	2320      	movmi	r3, #32
 8007c86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c8a:	0713      	lsls	r3, r2, #28
 8007c8c:	bf44      	itt	mi
 8007c8e:	232b      	movmi	r3, #43	@ 0x2b
 8007c90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c94:	f89a 3000 	ldrb.w	r3, [sl]
 8007c98:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c9a:	d015      	beq.n	8007cc8 <_vfiprintf_r+0x120>
 8007c9c:	9a07      	ldr	r2, [sp, #28]
 8007c9e:	4654      	mov	r4, sl
 8007ca0:	2000      	movs	r0, #0
 8007ca2:	f04f 0c0a 	mov.w	ip, #10
 8007ca6:	4621      	mov	r1, r4
 8007ca8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007cac:	3b30      	subs	r3, #48	@ 0x30
 8007cae:	2b09      	cmp	r3, #9
 8007cb0:	d94b      	bls.n	8007d4a <_vfiprintf_r+0x1a2>
 8007cb2:	b1b0      	cbz	r0, 8007ce2 <_vfiprintf_r+0x13a>
 8007cb4:	9207      	str	r2, [sp, #28]
 8007cb6:	e014      	b.n	8007ce2 <_vfiprintf_r+0x13a>
 8007cb8:	eba0 0308 	sub.w	r3, r0, r8
 8007cbc:	fa09 f303 	lsl.w	r3, r9, r3
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	9304      	str	r3, [sp, #16]
 8007cc4:	46a2      	mov	sl, r4
 8007cc6:	e7d2      	b.n	8007c6e <_vfiprintf_r+0xc6>
 8007cc8:	9b03      	ldr	r3, [sp, #12]
 8007cca:	1d19      	adds	r1, r3, #4
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	9103      	str	r1, [sp, #12]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	bfbb      	ittet	lt
 8007cd4:	425b      	neglt	r3, r3
 8007cd6:	f042 0202 	orrlt.w	r2, r2, #2
 8007cda:	9307      	strge	r3, [sp, #28]
 8007cdc:	9307      	strlt	r3, [sp, #28]
 8007cde:	bfb8      	it	lt
 8007ce0:	9204      	strlt	r2, [sp, #16]
 8007ce2:	7823      	ldrb	r3, [r4, #0]
 8007ce4:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ce6:	d10a      	bne.n	8007cfe <_vfiprintf_r+0x156>
 8007ce8:	7863      	ldrb	r3, [r4, #1]
 8007cea:	2b2a      	cmp	r3, #42	@ 0x2a
 8007cec:	d132      	bne.n	8007d54 <_vfiprintf_r+0x1ac>
 8007cee:	9b03      	ldr	r3, [sp, #12]
 8007cf0:	1d1a      	adds	r2, r3, #4
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	9203      	str	r2, [sp, #12]
 8007cf6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007cfa:	3402      	adds	r4, #2
 8007cfc:	9305      	str	r3, [sp, #20]
 8007cfe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007dd4 <_vfiprintf_r+0x22c>
 8007d02:	7821      	ldrb	r1, [r4, #0]
 8007d04:	2203      	movs	r2, #3
 8007d06:	4650      	mov	r0, sl
 8007d08:	f7f8 fa62 	bl	80001d0 <memchr>
 8007d0c:	b138      	cbz	r0, 8007d1e <_vfiprintf_r+0x176>
 8007d0e:	9b04      	ldr	r3, [sp, #16]
 8007d10:	eba0 000a 	sub.w	r0, r0, sl
 8007d14:	2240      	movs	r2, #64	@ 0x40
 8007d16:	4082      	lsls	r2, r0
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	3401      	adds	r4, #1
 8007d1c:	9304      	str	r3, [sp, #16]
 8007d1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d22:	4829      	ldr	r0, [pc, #164]	@ (8007dc8 <_vfiprintf_r+0x220>)
 8007d24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007d28:	2206      	movs	r2, #6
 8007d2a:	f7f8 fa51 	bl	80001d0 <memchr>
 8007d2e:	2800      	cmp	r0, #0
 8007d30:	d03f      	beq.n	8007db2 <_vfiprintf_r+0x20a>
 8007d32:	4b26      	ldr	r3, [pc, #152]	@ (8007dcc <_vfiprintf_r+0x224>)
 8007d34:	bb1b      	cbnz	r3, 8007d7e <_vfiprintf_r+0x1d6>
 8007d36:	9b03      	ldr	r3, [sp, #12]
 8007d38:	3307      	adds	r3, #7
 8007d3a:	f023 0307 	bic.w	r3, r3, #7
 8007d3e:	3308      	adds	r3, #8
 8007d40:	9303      	str	r3, [sp, #12]
 8007d42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d44:	443b      	add	r3, r7
 8007d46:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d48:	e76a      	b.n	8007c20 <_vfiprintf_r+0x78>
 8007d4a:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d4e:	460c      	mov	r4, r1
 8007d50:	2001      	movs	r0, #1
 8007d52:	e7a8      	b.n	8007ca6 <_vfiprintf_r+0xfe>
 8007d54:	2300      	movs	r3, #0
 8007d56:	3401      	adds	r4, #1
 8007d58:	9305      	str	r3, [sp, #20]
 8007d5a:	4619      	mov	r1, r3
 8007d5c:	f04f 0c0a 	mov.w	ip, #10
 8007d60:	4620      	mov	r0, r4
 8007d62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d66:	3a30      	subs	r2, #48	@ 0x30
 8007d68:	2a09      	cmp	r2, #9
 8007d6a:	d903      	bls.n	8007d74 <_vfiprintf_r+0x1cc>
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d0c6      	beq.n	8007cfe <_vfiprintf_r+0x156>
 8007d70:	9105      	str	r1, [sp, #20]
 8007d72:	e7c4      	b.n	8007cfe <_vfiprintf_r+0x156>
 8007d74:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d78:	4604      	mov	r4, r0
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	e7f0      	b.n	8007d60 <_vfiprintf_r+0x1b8>
 8007d7e:	ab03      	add	r3, sp, #12
 8007d80:	9300      	str	r3, [sp, #0]
 8007d82:	462a      	mov	r2, r5
 8007d84:	4b12      	ldr	r3, [pc, #72]	@ (8007dd0 <_vfiprintf_r+0x228>)
 8007d86:	a904      	add	r1, sp, #16
 8007d88:	4630      	mov	r0, r6
 8007d8a:	f7fc f9c7 	bl	800411c <_printf_float>
 8007d8e:	4607      	mov	r7, r0
 8007d90:	1c78      	adds	r0, r7, #1
 8007d92:	d1d6      	bne.n	8007d42 <_vfiprintf_r+0x19a>
 8007d94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d96:	07d9      	lsls	r1, r3, #31
 8007d98:	d405      	bmi.n	8007da6 <_vfiprintf_r+0x1fe>
 8007d9a:	89ab      	ldrh	r3, [r5, #12]
 8007d9c:	059a      	lsls	r2, r3, #22
 8007d9e:	d402      	bmi.n	8007da6 <_vfiprintf_r+0x1fe>
 8007da0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007da2:	f7fd faf5 	bl	8005390 <__retarget_lock_release_recursive>
 8007da6:	89ab      	ldrh	r3, [r5, #12]
 8007da8:	065b      	lsls	r3, r3, #25
 8007daa:	f53f af1f 	bmi.w	8007bec <_vfiprintf_r+0x44>
 8007dae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007db0:	e71e      	b.n	8007bf0 <_vfiprintf_r+0x48>
 8007db2:	ab03      	add	r3, sp, #12
 8007db4:	9300      	str	r3, [sp, #0]
 8007db6:	462a      	mov	r2, r5
 8007db8:	4b05      	ldr	r3, [pc, #20]	@ (8007dd0 <_vfiprintf_r+0x228>)
 8007dba:	a904      	add	r1, sp, #16
 8007dbc:	4630      	mov	r0, r6
 8007dbe:	f7fc fc45 	bl	800464c <_printf_i>
 8007dc2:	e7e4      	b.n	8007d8e <_vfiprintf_r+0x1e6>
 8007dc4:	08009721 	.word	0x08009721
 8007dc8:	0800972b 	.word	0x0800972b
 8007dcc:	0800411d 	.word	0x0800411d
 8007dd0:	08007b83 	.word	0x08007b83
 8007dd4:	08009727 	.word	0x08009727

08007dd8 <__svfiscanf_r>:
 8007dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ddc:	461d      	mov	r5, r3
 8007dde:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8007de0:	07df      	lsls	r7, r3, #31
 8007de2:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8007de6:	4606      	mov	r6, r0
 8007de8:	460c      	mov	r4, r1
 8007dea:	4691      	mov	r9, r2
 8007dec:	d405      	bmi.n	8007dfa <__svfiscanf_r+0x22>
 8007dee:	898b      	ldrh	r3, [r1, #12]
 8007df0:	0598      	lsls	r0, r3, #22
 8007df2:	d402      	bmi.n	8007dfa <__svfiscanf_r+0x22>
 8007df4:	6d88      	ldr	r0, [r1, #88]	@ 0x58
 8007df6:	f7fd faca 	bl	800538e <__retarget_lock_acquire_recursive>
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	e9cd 3344 	strd	r3, r3, [sp, #272]	@ 0x110
 8007e00:	4ba7      	ldr	r3, [pc, #668]	@ (80080a0 <__svfiscanf_r+0x2c8>)
 8007e02:	93a0      	str	r3, [sp, #640]	@ 0x280
 8007e04:	f10d 0804 	add.w	r8, sp, #4
 8007e08:	4ba6      	ldr	r3, [pc, #664]	@ (80080a4 <__svfiscanf_r+0x2cc>)
 8007e0a:	4fa7      	ldr	r7, [pc, #668]	@ (80080a8 <__svfiscanf_r+0x2d0>)
 8007e0c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8007e10:	93a1      	str	r3, [sp, #644]	@ 0x284
 8007e12:	9500      	str	r5, [sp, #0]
 8007e14:	f899 3000 	ldrb.w	r3, [r9]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	f000 816c 	beq.w	80080f6 <__svfiscanf_r+0x31e>
 8007e1e:	5cf9      	ldrb	r1, [r7, r3]
 8007e20:	f011 0108 	ands.w	r1, r1, #8
 8007e24:	f109 0501 	add.w	r5, r9, #1
 8007e28:	d019      	beq.n	8007e5e <__svfiscanf_r+0x86>
 8007e2a:	6863      	ldr	r3, [r4, #4]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	dd0f      	ble.n	8007e50 <__svfiscanf_r+0x78>
 8007e30:	6823      	ldr	r3, [r4, #0]
 8007e32:	781a      	ldrb	r2, [r3, #0]
 8007e34:	5cba      	ldrb	r2, [r7, r2]
 8007e36:	0711      	lsls	r1, r2, #28
 8007e38:	d401      	bmi.n	8007e3e <__svfiscanf_r+0x66>
 8007e3a:	46a9      	mov	r9, r5
 8007e3c:	e7ea      	b.n	8007e14 <__svfiscanf_r+0x3c>
 8007e3e:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8007e40:	3201      	adds	r2, #1
 8007e42:	9245      	str	r2, [sp, #276]	@ 0x114
 8007e44:	6862      	ldr	r2, [r4, #4]
 8007e46:	3301      	adds	r3, #1
 8007e48:	3a01      	subs	r2, #1
 8007e4a:	6062      	str	r2, [r4, #4]
 8007e4c:	6023      	str	r3, [r4, #0]
 8007e4e:	e7ec      	b.n	8007e2a <__svfiscanf_r+0x52>
 8007e50:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8007e52:	4621      	mov	r1, r4
 8007e54:	4630      	mov	r0, r6
 8007e56:	4798      	blx	r3
 8007e58:	2800      	cmp	r0, #0
 8007e5a:	d0e9      	beq.n	8007e30 <__svfiscanf_r+0x58>
 8007e5c:	e7ed      	b.n	8007e3a <__svfiscanf_r+0x62>
 8007e5e:	2b25      	cmp	r3, #37	@ 0x25
 8007e60:	d012      	beq.n	8007e88 <__svfiscanf_r+0xb0>
 8007e62:	4699      	mov	r9, r3
 8007e64:	6863      	ldr	r3, [r4, #4]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	f340 8095 	ble.w	8007f96 <__svfiscanf_r+0x1be>
 8007e6c:	6822      	ldr	r2, [r4, #0]
 8007e6e:	7813      	ldrb	r3, [r2, #0]
 8007e70:	454b      	cmp	r3, r9
 8007e72:	f040 8140 	bne.w	80080f6 <__svfiscanf_r+0x31e>
 8007e76:	6863      	ldr	r3, [r4, #4]
 8007e78:	3b01      	subs	r3, #1
 8007e7a:	6063      	str	r3, [r4, #4]
 8007e7c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8007e7e:	3201      	adds	r2, #1
 8007e80:	3301      	adds	r3, #1
 8007e82:	6022      	str	r2, [r4, #0]
 8007e84:	9345      	str	r3, [sp, #276]	@ 0x114
 8007e86:	e7d8      	b.n	8007e3a <__svfiscanf_r+0x62>
 8007e88:	9141      	str	r1, [sp, #260]	@ 0x104
 8007e8a:	9143      	str	r1, [sp, #268]	@ 0x10c
 8007e8c:	f899 3001 	ldrb.w	r3, [r9, #1]
 8007e90:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e92:	bf02      	ittt	eq
 8007e94:	2310      	moveq	r3, #16
 8007e96:	9341      	streq	r3, [sp, #260]	@ 0x104
 8007e98:	f109 0502 	addeq.w	r5, r9, #2
 8007e9c:	220a      	movs	r2, #10
 8007e9e:	46a9      	mov	r9, r5
 8007ea0:	f819 1b01 	ldrb.w	r1, [r9], #1
 8007ea4:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8007ea8:	2b09      	cmp	r3, #9
 8007eaa:	d91f      	bls.n	8007eec <__svfiscanf_r+0x114>
 8007eac:	f8df a1fc 	ldr.w	sl, [pc, #508]	@ 80080ac <__svfiscanf_r+0x2d4>
 8007eb0:	2203      	movs	r2, #3
 8007eb2:	4650      	mov	r0, sl
 8007eb4:	f7f8 f98c 	bl	80001d0 <memchr>
 8007eb8:	b138      	cbz	r0, 8007eca <__svfiscanf_r+0xf2>
 8007eba:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8007ebc:	eba0 000a 	sub.w	r0, r0, sl
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	4083      	lsls	r3, r0
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	9341      	str	r3, [sp, #260]	@ 0x104
 8007ec8:	464d      	mov	r5, r9
 8007eca:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007ece:	2b78      	cmp	r3, #120	@ 0x78
 8007ed0:	d807      	bhi.n	8007ee2 <__svfiscanf_r+0x10a>
 8007ed2:	2b57      	cmp	r3, #87	@ 0x57
 8007ed4:	d811      	bhi.n	8007efa <__svfiscanf_r+0x122>
 8007ed6:	2b25      	cmp	r3, #37	@ 0x25
 8007ed8:	d0c3      	beq.n	8007e62 <__svfiscanf_r+0x8a>
 8007eda:	d857      	bhi.n	8007f8c <__svfiscanf_r+0x1b4>
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	f000 80c1 	beq.w	8008064 <__svfiscanf_r+0x28c>
 8007ee2:	2303      	movs	r3, #3
 8007ee4:	9347      	str	r3, [sp, #284]	@ 0x11c
 8007ee6:	230a      	movs	r3, #10
 8007ee8:	9342      	str	r3, [sp, #264]	@ 0x108
 8007eea:	e07e      	b.n	8007fea <__svfiscanf_r+0x212>
 8007eec:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8007eee:	fb02 1103 	mla	r1, r2, r3, r1
 8007ef2:	3930      	subs	r1, #48	@ 0x30
 8007ef4:	9143      	str	r1, [sp, #268]	@ 0x10c
 8007ef6:	464d      	mov	r5, r9
 8007ef8:	e7d1      	b.n	8007e9e <__svfiscanf_r+0xc6>
 8007efa:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8007efe:	2a20      	cmp	r2, #32
 8007f00:	d8ef      	bhi.n	8007ee2 <__svfiscanf_r+0x10a>
 8007f02:	a101      	add	r1, pc, #4	@ (adr r1, 8007f08 <__svfiscanf_r+0x130>)
 8007f04:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007f08:	08007fc9 	.word	0x08007fc9
 8007f0c:	08007ee3 	.word	0x08007ee3
 8007f10:	08007ee3 	.word	0x08007ee3
 8007f14:	08008023 	.word	0x08008023
 8007f18:	08007ee3 	.word	0x08007ee3
 8007f1c:	08007ee3 	.word	0x08007ee3
 8007f20:	08007ee3 	.word	0x08007ee3
 8007f24:	08007ee3 	.word	0x08007ee3
 8007f28:	08007ee3 	.word	0x08007ee3
 8007f2c:	08007ee3 	.word	0x08007ee3
 8007f30:	08007ee3 	.word	0x08007ee3
 8007f34:	08008039 	.word	0x08008039
 8007f38:	0800801f 	.word	0x0800801f
 8007f3c:	08007f93 	.word	0x08007f93
 8007f40:	08007f93 	.word	0x08007f93
 8007f44:	08007f93 	.word	0x08007f93
 8007f48:	08007ee3 	.word	0x08007ee3
 8007f4c:	08007fdb 	.word	0x08007fdb
 8007f50:	08007ee3 	.word	0x08007ee3
 8007f54:	08007ee3 	.word	0x08007ee3
 8007f58:	08007ee3 	.word	0x08007ee3
 8007f5c:	08007ee3 	.word	0x08007ee3
 8007f60:	08008049 	.word	0x08008049
 8007f64:	08007fe3 	.word	0x08007fe3
 8007f68:	08007fc1 	.word	0x08007fc1
 8007f6c:	08007ee3 	.word	0x08007ee3
 8007f70:	08007ee3 	.word	0x08007ee3
 8007f74:	08008045 	.word	0x08008045
 8007f78:	08007ee3 	.word	0x08007ee3
 8007f7c:	0800801f 	.word	0x0800801f
 8007f80:	08007ee3 	.word	0x08007ee3
 8007f84:	08007ee3 	.word	0x08007ee3
 8007f88:	08007fc9 	.word	0x08007fc9
 8007f8c:	3b45      	subs	r3, #69	@ 0x45
 8007f8e:	2b02      	cmp	r3, #2
 8007f90:	d8a7      	bhi.n	8007ee2 <__svfiscanf_r+0x10a>
 8007f92:	2305      	movs	r3, #5
 8007f94:	e028      	b.n	8007fe8 <__svfiscanf_r+0x210>
 8007f96:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8007f98:	4621      	mov	r1, r4
 8007f9a:	4630      	mov	r0, r6
 8007f9c:	4798      	blx	r3
 8007f9e:	2800      	cmp	r0, #0
 8007fa0:	f43f af64 	beq.w	8007e6c <__svfiscanf_r+0x94>
 8007fa4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007fa6:	07da      	lsls	r2, r3, #31
 8007fa8:	f140 809d 	bpl.w	80080e6 <__svfiscanf_r+0x30e>
 8007fac:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8007fae:	2800      	cmp	r0, #0
 8007fb0:	d061      	beq.n	8008076 <__svfiscanf_r+0x29e>
 8007fb2:	89a3      	ldrh	r3, [r4, #12]
 8007fb4:	0659      	lsls	r1, r3, #25
 8007fb6:	d45e      	bmi.n	8008076 <__svfiscanf_r+0x29e>
 8007fb8:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8007fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fc0:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8007fc2:	f042 0220 	orr.w	r2, r2, #32
 8007fc6:	9241      	str	r2, [sp, #260]	@ 0x104
 8007fc8:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8007fca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007fce:	9241      	str	r2, [sp, #260]	@ 0x104
 8007fd0:	2210      	movs	r2, #16
 8007fd2:	2b6e      	cmp	r3, #110	@ 0x6e
 8007fd4:	9242      	str	r2, [sp, #264]	@ 0x108
 8007fd6:	d902      	bls.n	8007fde <__svfiscanf_r+0x206>
 8007fd8:	e005      	b.n	8007fe6 <__svfiscanf_r+0x20e>
 8007fda:	2300      	movs	r3, #0
 8007fdc:	9342      	str	r3, [sp, #264]	@ 0x108
 8007fde:	2303      	movs	r3, #3
 8007fe0:	e002      	b.n	8007fe8 <__svfiscanf_r+0x210>
 8007fe2:	2308      	movs	r3, #8
 8007fe4:	9342      	str	r3, [sp, #264]	@ 0x108
 8007fe6:	2304      	movs	r3, #4
 8007fe8:	9347      	str	r3, [sp, #284]	@ 0x11c
 8007fea:	6863      	ldr	r3, [r4, #4]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	dd45      	ble.n	800807c <__svfiscanf_r+0x2a4>
 8007ff0:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8007ff2:	0659      	lsls	r1, r3, #25
 8007ff4:	d404      	bmi.n	8008000 <__svfiscanf_r+0x228>
 8007ff6:	6823      	ldr	r3, [r4, #0]
 8007ff8:	781a      	ldrb	r2, [r3, #0]
 8007ffa:	5cba      	ldrb	r2, [r7, r2]
 8007ffc:	0712      	lsls	r2, r2, #28
 8007ffe:	d444      	bmi.n	800808a <__svfiscanf_r+0x2b2>
 8008000:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8008002:	2b02      	cmp	r3, #2
 8008004:	dc5b      	bgt.n	80080be <__svfiscanf_r+0x2e6>
 8008006:	466b      	mov	r3, sp
 8008008:	4622      	mov	r2, r4
 800800a:	a941      	add	r1, sp, #260	@ 0x104
 800800c:	4630      	mov	r0, r6
 800800e:	f000 f893 	bl	8008138 <_scanf_chars>
 8008012:	2801      	cmp	r0, #1
 8008014:	d06f      	beq.n	80080f6 <__svfiscanf_r+0x31e>
 8008016:	2802      	cmp	r0, #2
 8008018:	f47f af0f 	bne.w	8007e3a <__svfiscanf_r+0x62>
 800801c:	e7c2      	b.n	8007fa4 <__svfiscanf_r+0x1cc>
 800801e:	220a      	movs	r2, #10
 8008020:	e7d7      	b.n	8007fd2 <__svfiscanf_r+0x1fa>
 8008022:	4629      	mov	r1, r5
 8008024:	4640      	mov	r0, r8
 8008026:	f000 fb65 	bl	80086f4 <__sccl>
 800802a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800802c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008030:	9341      	str	r3, [sp, #260]	@ 0x104
 8008032:	4605      	mov	r5, r0
 8008034:	2301      	movs	r3, #1
 8008036:	e7d7      	b.n	8007fe8 <__svfiscanf_r+0x210>
 8008038:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800803a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800803e:	9341      	str	r3, [sp, #260]	@ 0x104
 8008040:	2300      	movs	r3, #0
 8008042:	e7d1      	b.n	8007fe8 <__svfiscanf_r+0x210>
 8008044:	2302      	movs	r3, #2
 8008046:	e7cf      	b.n	8007fe8 <__svfiscanf_r+0x210>
 8008048:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800804a:	06c3      	lsls	r3, r0, #27
 800804c:	f53f aef5 	bmi.w	8007e3a <__svfiscanf_r+0x62>
 8008050:	9b00      	ldr	r3, [sp, #0]
 8008052:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008054:	1d19      	adds	r1, r3, #4
 8008056:	9100      	str	r1, [sp, #0]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	07c0      	lsls	r0, r0, #31
 800805c:	bf4c      	ite	mi
 800805e:	801a      	strhmi	r2, [r3, #0]
 8008060:	601a      	strpl	r2, [r3, #0]
 8008062:	e6ea      	b.n	8007e3a <__svfiscanf_r+0x62>
 8008064:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008066:	07de      	lsls	r6, r3, #31
 8008068:	d405      	bmi.n	8008076 <__svfiscanf_r+0x29e>
 800806a:	89a3      	ldrh	r3, [r4, #12]
 800806c:	059d      	lsls	r5, r3, #22
 800806e:	d402      	bmi.n	8008076 <__svfiscanf_r+0x29e>
 8008070:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008072:	f7fd f98d 	bl	8005390 <__retarget_lock_release_recursive>
 8008076:	f04f 30ff 	mov.w	r0, #4294967295
 800807a:	e79d      	b.n	8007fb8 <__svfiscanf_r+0x1e0>
 800807c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800807e:	4621      	mov	r1, r4
 8008080:	4630      	mov	r0, r6
 8008082:	4798      	blx	r3
 8008084:	2800      	cmp	r0, #0
 8008086:	d0b3      	beq.n	8007ff0 <__svfiscanf_r+0x218>
 8008088:	e78c      	b.n	8007fa4 <__svfiscanf_r+0x1cc>
 800808a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800808c:	3201      	adds	r2, #1
 800808e:	9245      	str	r2, [sp, #276]	@ 0x114
 8008090:	6862      	ldr	r2, [r4, #4]
 8008092:	3a01      	subs	r2, #1
 8008094:	2a00      	cmp	r2, #0
 8008096:	6062      	str	r2, [r4, #4]
 8008098:	dd0a      	ble.n	80080b0 <__svfiscanf_r+0x2d8>
 800809a:	3301      	adds	r3, #1
 800809c:	6023      	str	r3, [r4, #0]
 800809e:	e7aa      	b.n	8007ff6 <__svfiscanf_r+0x21e>
 80080a0:	080087db 	.word	0x080087db
 80080a4:	0800860d 	.word	0x0800860d
 80080a8:	08009621 	.word	0x08009621
 80080ac:	08009727 	.word	0x08009727
 80080b0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80080b2:	4621      	mov	r1, r4
 80080b4:	4630      	mov	r0, r6
 80080b6:	4798      	blx	r3
 80080b8:	2800      	cmp	r0, #0
 80080ba:	d09c      	beq.n	8007ff6 <__svfiscanf_r+0x21e>
 80080bc:	e772      	b.n	8007fa4 <__svfiscanf_r+0x1cc>
 80080be:	2b04      	cmp	r3, #4
 80080c0:	dc06      	bgt.n	80080d0 <__svfiscanf_r+0x2f8>
 80080c2:	466b      	mov	r3, sp
 80080c4:	4622      	mov	r2, r4
 80080c6:	a941      	add	r1, sp, #260	@ 0x104
 80080c8:	4630      	mov	r0, r6
 80080ca:	f000 f88f 	bl	80081ec <_scanf_i>
 80080ce:	e7a0      	b.n	8008012 <__svfiscanf_r+0x23a>
 80080d0:	4b0e      	ldr	r3, [pc, #56]	@ (800810c <__svfiscanf_r+0x334>)
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	f43f aeb1 	beq.w	8007e3a <__svfiscanf_r+0x62>
 80080d8:	466b      	mov	r3, sp
 80080da:	4622      	mov	r2, r4
 80080dc:	a941      	add	r1, sp, #260	@ 0x104
 80080de:	4630      	mov	r0, r6
 80080e0:	f7fc fbd4 	bl	800488c <_scanf_float>
 80080e4:	e795      	b.n	8008012 <__svfiscanf_r+0x23a>
 80080e6:	89a3      	ldrh	r3, [r4, #12]
 80080e8:	0598      	lsls	r0, r3, #22
 80080ea:	f53f af5f 	bmi.w	8007fac <__svfiscanf_r+0x1d4>
 80080ee:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080f0:	f7fd f94e 	bl	8005390 <__retarget_lock_release_recursive>
 80080f4:	e75a      	b.n	8007fac <__svfiscanf_r+0x1d4>
 80080f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80080f8:	07da      	lsls	r2, r3, #31
 80080fa:	d405      	bmi.n	8008108 <__svfiscanf_r+0x330>
 80080fc:	89a3      	ldrh	r3, [r4, #12]
 80080fe:	059b      	lsls	r3, r3, #22
 8008100:	d402      	bmi.n	8008108 <__svfiscanf_r+0x330>
 8008102:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008104:	f7fd f944 	bl	8005390 <__retarget_lock_release_recursive>
 8008108:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800810a:	e755      	b.n	8007fb8 <__svfiscanf_r+0x1e0>
 800810c:	0800488d 	.word	0x0800488d

08008110 <_vfiscanf_r>:
 8008110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008114:	460d      	mov	r5, r1
 8008116:	4616      	mov	r6, r2
 8008118:	461f      	mov	r7, r3
 800811a:	4604      	mov	r4, r0
 800811c:	b118      	cbz	r0, 8008126 <_vfiscanf_r+0x16>
 800811e:	6a03      	ldr	r3, [r0, #32]
 8008120:	b90b      	cbnz	r3, 8008126 <_vfiscanf_r+0x16>
 8008122:	f7fc fe53 	bl	8004dcc <__sinit>
 8008126:	463b      	mov	r3, r7
 8008128:	4632      	mov	r2, r6
 800812a:	4629      	mov	r1, r5
 800812c:	4620      	mov	r0, r4
 800812e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008132:	f7ff be51 	b.w	8007dd8 <__svfiscanf_r>
	...

08008138 <_scanf_chars>:
 8008138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800813c:	4615      	mov	r5, r2
 800813e:	688a      	ldr	r2, [r1, #8]
 8008140:	4680      	mov	r8, r0
 8008142:	460c      	mov	r4, r1
 8008144:	b932      	cbnz	r2, 8008154 <_scanf_chars+0x1c>
 8008146:	698a      	ldr	r2, [r1, #24]
 8008148:	2a00      	cmp	r2, #0
 800814a:	bf14      	ite	ne
 800814c:	f04f 32ff 	movne.w	r2, #4294967295
 8008150:	2201      	moveq	r2, #1
 8008152:	608a      	str	r2, [r1, #8]
 8008154:	6822      	ldr	r2, [r4, #0]
 8008156:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80081e8 <_scanf_chars+0xb0>
 800815a:	06d1      	lsls	r1, r2, #27
 800815c:	bf5f      	itttt	pl
 800815e:	681a      	ldrpl	r2, [r3, #0]
 8008160:	1d11      	addpl	r1, r2, #4
 8008162:	6019      	strpl	r1, [r3, #0]
 8008164:	6816      	ldrpl	r6, [r2, #0]
 8008166:	2700      	movs	r7, #0
 8008168:	69a0      	ldr	r0, [r4, #24]
 800816a:	b188      	cbz	r0, 8008190 <_scanf_chars+0x58>
 800816c:	2801      	cmp	r0, #1
 800816e:	d107      	bne.n	8008180 <_scanf_chars+0x48>
 8008170:	682b      	ldr	r3, [r5, #0]
 8008172:	781a      	ldrb	r2, [r3, #0]
 8008174:	6963      	ldr	r3, [r4, #20]
 8008176:	5c9b      	ldrb	r3, [r3, r2]
 8008178:	b953      	cbnz	r3, 8008190 <_scanf_chars+0x58>
 800817a:	2f00      	cmp	r7, #0
 800817c:	d031      	beq.n	80081e2 <_scanf_chars+0xaa>
 800817e:	e022      	b.n	80081c6 <_scanf_chars+0x8e>
 8008180:	2802      	cmp	r0, #2
 8008182:	d120      	bne.n	80081c6 <_scanf_chars+0x8e>
 8008184:	682b      	ldr	r3, [r5, #0]
 8008186:	781b      	ldrb	r3, [r3, #0]
 8008188:	f819 3003 	ldrb.w	r3, [r9, r3]
 800818c:	071b      	lsls	r3, r3, #28
 800818e:	d41a      	bmi.n	80081c6 <_scanf_chars+0x8e>
 8008190:	6823      	ldr	r3, [r4, #0]
 8008192:	06da      	lsls	r2, r3, #27
 8008194:	bf5e      	ittt	pl
 8008196:	682b      	ldrpl	r3, [r5, #0]
 8008198:	781b      	ldrbpl	r3, [r3, #0]
 800819a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800819e:	682a      	ldr	r2, [r5, #0]
 80081a0:	686b      	ldr	r3, [r5, #4]
 80081a2:	3201      	adds	r2, #1
 80081a4:	602a      	str	r2, [r5, #0]
 80081a6:	68a2      	ldr	r2, [r4, #8]
 80081a8:	3b01      	subs	r3, #1
 80081aa:	3a01      	subs	r2, #1
 80081ac:	606b      	str	r3, [r5, #4]
 80081ae:	3701      	adds	r7, #1
 80081b0:	60a2      	str	r2, [r4, #8]
 80081b2:	b142      	cbz	r2, 80081c6 <_scanf_chars+0x8e>
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	dcd7      	bgt.n	8008168 <_scanf_chars+0x30>
 80081b8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80081bc:	4629      	mov	r1, r5
 80081be:	4640      	mov	r0, r8
 80081c0:	4798      	blx	r3
 80081c2:	2800      	cmp	r0, #0
 80081c4:	d0d0      	beq.n	8008168 <_scanf_chars+0x30>
 80081c6:	6823      	ldr	r3, [r4, #0]
 80081c8:	f013 0310 	ands.w	r3, r3, #16
 80081cc:	d105      	bne.n	80081da <_scanf_chars+0xa2>
 80081ce:	68e2      	ldr	r2, [r4, #12]
 80081d0:	3201      	adds	r2, #1
 80081d2:	60e2      	str	r2, [r4, #12]
 80081d4:	69a2      	ldr	r2, [r4, #24]
 80081d6:	b102      	cbz	r2, 80081da <_scanf_chars+0xa2>
 80081d8:	7033      	strb	r3, [r6, #0]
 80081da:	6923      	ldr	r3, [r4, #16]
 80081dc:	443b      	add	r3, r7
 80081de:	6123      	str	r3, [r4, #16]
 80081e0:	2000      	movs	r0, #0
 80081e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081e6:	bf00      	nop
 80081e8:	08009621 	.word	0x08009621

080081ec <_scanf_i>:
 80081ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081f0:	4698      	mov	r8, r3
 80081f2:	4b74      	ldr	r3, [pc, #464]	@ (80083c4 <_scanf_i+0x1d8>)
 80081f4:	460c      	mov	r4, r1
 80081f6:	4682      	mov	sl, r0
 80081f8:	4616      	mov	r6, r2
 80081fa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80081fe:	b087      	sub	sp, #28
 8008200:	ab03      	add	r3, sp, #12
 8008202:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008206:	4b70      	ldr	r3, [pc, #448]	@ (80083c8 <_scanf_i+0x1dc>)
 8008208:	69a1      	ldr	r1, [r4, #24]
 800820a:	4a70      	ldr	r2, [pc, #448]	@ (80083cc <_scanf_i+0x1e0>)
 800820c:	2903      	cmp	r1, #3
 800820e:	bf08      	it	eq
 8008210:	461a      	moveq	r2, r3
 8008212:	68a3      	ldr	r3, [r4, #8]
 8008214:	9201      	str	r2, [sp, #4]
 8008216:	1e5a      	subs	r2, r3, #1
 8008218:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800821c:	bf88      	it	hi
 800821e:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008222:	4627      	mov	r7, r4
 8008224:	bf82      	ittt	hi
 8008226:	eb03 0905 	addhi.w	r9, r3, r5
 800822a:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800822e:	60a3      	strhi	r3, [r4, #8]
 8008230:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008234:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8008238:	bf98      	it	ls
 800823a:	f04f 0900 	movls.w	r9, #0
 800823e:	6023      	str	r3, [r4, #0]
 8008240:	463d      	mov	r5, r7
 8008242:	f04f 0b00 	mov.w	fp, #0
 8008246:	6831      	ldr	r1, [r6, #0]
 8008248:	ab03      	add	r3, sp, #12
 800824a:	7809      	ldrb	r1, [r1, #0]
 800824c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008250:	2202      	movs	r2, #2
 8008252:	f7f7 ffbd 	bl	80001d0 <memchr>
 8008256:	b328      	cbz	r0, 80082a4 <_scanf_i+0xb8>
 8008258:	f1bb 0f01 	cmp.w	fp, #1
 800825c:	d159      	bne.n	8008312 <_scanf_i+0x126>
 800825e:	6862      	ldr	r2, [r4, #4]
 8008260:	b92a      	cbnz	r2, 800826e <_scanf_i+0x82>
 8008262:	6822      	ldr	r2, [r4, #0]
 8008264:	2108      	movs	r1, #8
 8008266:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800826a:	6061      	str	r1, [r4, #4]
 800826c:	6022      	str	r2, [r4, #0]
 800826e:	6822      	ldr	r2, [r4, #0]
 8008270:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8008274:	6022      	str	r2, [r4, #0]
 8008276:	68a2      	ldr	r2, [r4, #8]
 8008278:	1e51      	subs	r1, r2, #1
 800827a:	60a1      	str	r1, [r4, #8]
 800827c:	b192      	cbz	r2, 80082a4 <_scanf_i+0xb8>
 800827e:	6832      	ldr	r2, [r6, #0]
 8008280:	1c51      	adds	r1, r2, #1
 8008282:	6031      	str	r1, [r6, #0]
 8008284:	7812      	ldrb	r2, [r2, #0]
 8008286:	f805 2b01 	strb.w	r2, [r5], #1
 800828a:	6872      	ldr	r2, [r6, #4]
 800828c:	3a01      	subs	r2, #1
 800828e:	2a00      	cmp	r2, #0
 8008290:	6072      	str	r2, [r6, #4]
 8008292:	dc07      	bgt.n	80082a4 <_scanf_i+0xb8>
 8008294:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8008298:	4631      	mov	r1, r6
 800829a:	4650      	mov	r0, sl
 800829c:	4790      	blx	r2
 800829e:	2800      	cmp	r0, #0
 80082a0:	f040 8085 	bne.w	80083ae <_scanf_i+0x1c2>
 80082a4:	f10b 0b01 	add.w	fp, fp, #1
 80082a8:	f1bb 0f03 	cmp.w	fp, #3
 80082ac:	d1cb      	bne.n	8008246 <_scanf_i+0x5a>
 80082ae:	6863      	ldr	r3, [r4, #4]
 80082b0:	b90b      	cbnz	r3, 80082b6 <_scanf_i+0xca>
 80082b2:	230a      	movs	r3, #10
 80082b4:	6063      	str	r3, [r4, #4]
 80082b6:	6863      	ldr	r3, [r4, #4]
 80082b8:	4945      	ldr	r1, [pc, #276]	@ (80083d0 <_scanf_i+0x1e4>)
 80082ba:	6960      	ldr	r0, [r4, #20]
 80082bc:	1ac9      	subs	r1, r1, r3
 80082be:	f000 fa19 	bl	80086f4 <__sccl>
 80082c2:	f04f 0b00 	mov.w	fp, #0
 80082c6:	68a3      	ldr	r3, [r4, #8]
 80082c8:	6822      	ldr	r2, [r4, #0]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d03d      	beq.n	800834a <_scanf_i+0x15e>
 80082ce:	6831      	ldr	r1, [r6, #0]
 80082d0:	6960      	ldr	r0, [r4, #20]
 80082d2:	f891 c000 	ldrb.w	ip, [r1]
 80082d6:	f810 000c 	ldrb.w	r0, [r0, ip]
 80082da:	2800      	cmp	r0, #0
 80082dc:	d035      	beq.n	800834a <_scanf_i+0x15e>
 80082de:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80082e2:	d124      	bne.n	800832e <_scanf_i+0x142>
 80082e4:	0510      	lsls	r0, r2, #20
 80082e6:	d522      	bpl.n	800832e <_scanf_i+0x142>
 80082e8:	f10b 0b01 	add.w	fp, fp, #1
 80082ec:	f1b9 0f00 	cmp.w	r9, #0
 80082f0:	d003      	beq.n	80082fa <_scanf_i+0x10e>
 80082f2:	3301      	adds	r3, #1
 80082f4:	f109 39ff 	add.w	r9, r9, #4294967295
 80082f8:	60a3      	str	r3, [r4, #8]
 80082fa:	6873      	ldr	r3, [r6, #4]
 80082fc:	3b01      	subs	r3, #1
 80082fe:	2b00      	cmp	r3, #0
 8008300:	6073      	str	r3, [r6, #4]
 8008302:	dd1b      	ble.n	800833c <_scanf_i+0x150>
 8008304:	6833      	ldr	r3, [r6, #0]
 8008306:	3301      	adds	r3, #1
 8008308:	6033      	str	r3, [r6, #0]
 800830a:	68a3      	ldr	r3, [r4, #8]
 800830c:	3b01      	subs	r3, #1
 800830e:	60a3      	str	r3, [r4, #8]
 8008310:	e7d9      	b.n	80082c6 <_scanf_i+0xda>
 8008312:	f1bb 0f02 	cmp.w	fp, #2
 8008316:	d1ae      	bne.n	8008276 <_scanf_i+0x8a>
 8008318:	6822      	ldr	r2, [r4, #0]
 800831a:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800831e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008322:	d1bf      	bne.n	80082a4 <_scanf_i+0xb8>
 8008324:	2110      	movs	r1, #16
 8008326:	6061      	str	r1, [r4, #4]
 8008328:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800832c:	e7a2      	b.n	8008274 <_scanf_i+0x88>
 800832e:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8008332:	6022      	str	r2, [r4, #0]
 8008334:	780b      	ldrb	r3, [r1, #0]
 8008336:	f805 3b01 	strb.w	r3, [r5], #1
 800833a:	e7de      	b.n	80082fa <_scanf_i+0x10e>
 800833c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008340:	4631      	mov	r1, r6
 8008342:	4650      	mov	r0, sl
 8008344:	4798      	blx	r3
 8008346:	2800      	cmp	r0, #0
 8008348:	d0df      	beq.n	800830a <_scanf_i+0x11e>
 800834a:	6823      	ldr	r3, [r4, #0]
 800834c:	05d9      	lsls	r1, r3, #23
 800834e:	d50d      	bpl.n	800836c <_scanf_i+0x180>
 8008350:	42bd      	cmp	r5, r7
 8008352:	d909      	bls.n	8008368 <_scanf_i+0x17c>
 8008354:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008358:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800835c:	4632      	mov	r2, r6
 800835e:	4650      	mov	r0, sl
 8008360:	4798      	blx	r3
 8008362:	f105 39ff 	add.w	r9, r5, #4294967295
 8008366:	464d      	mov	r5, r9
 8008368:	42bd      	cmp	r5, r7
 800836a:	d028      	beq.n	80083be <_scanf_i+0x1d2>
 800836c:	6822      	ldr	r2, [r4, #0]
 800836e:	f012 0210 	ands.w	r2, r2, #16
 8008372:	d113      	bne.n	800839c <_scanf_i+0x1b0>
 8008374:	702a      	strb	r2, [r5, #0]
 8008376:	6863      	ldr	r3, [r4, #4]
 8008378:	9e01      	ldr	r6, [sp, #4]
 800837a:	4639      	mov	r1, r7
 800837c:	4650      	mov	r0, sl
 800837e:	47b0      	blx	r6
 8008380:	f8d8 3000 	ldr.w	r3, [r8]
 8008384:	6821      	ldr	r1, [r4, #0]
 8008386:	1d1a      	adds	r2, r3, #4
 8008388:	f8c8 2000 	str.w	r2, [r8]
 800838c:	f011 0f20 	tst.w	r1, #32
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	d00f      	beq.n	80083b4 <_scanf_i+0x1c8>
 8008394:	6018      	str	r0, [r3, #0]
 8008396:	68e3      	ldr	r3, [r4, #12]
 8008398:	3301      	adds	r3, #1
 800839a:	60e3      	str	r3, [r4, #12]
 800839c:	6923      	ldr	r3, [r4, #16]
 800839e:	1bed      	subs	r5, r5, r7
 80083a0:	445d      	add	r5, fp
 80083a2:	442b      	add	r3, r5
 80083a4:	6123      	str	r3, [r4, #16]
 80083a6:	2000      	movs	r0, #0
 80083a8:	b007      	add	sp, #28
 80083aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ae:	f04f 0b00 	mov.w	fp, #0
 80083b2:	e7ca      	b.n	800834a <_scanf_i+0x15e>
 80083b4:	07ca      	lsls	r2, r1, #31
 80083b6:	bf4c      	ite	mi
 80083b8:	8018      	strhmi	r0, [r3, #0]
 80083ba:	6018      	strpl	r0, [r3, #0]
 80083bc:	e7eb      	b.n	8008396 <_scanf_i+0x1aa>
 80083be:	2001      	movs	r0, #1
 80083c0:	e7f2      	b.n	80083a8 <_scanf_i+0x1bc>
 80083c2:	bf00      	nop
 80083c4:	08009354 	.word	0x08009354
 80083c8:	080078a1 	.word	0x080078a1
 80083cc:	080091f5 	.word	0x080091f5
 80083d0:	08009742 	.word	0x08009742

080083d4 <__sflush_r>:
 80083d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80083d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083dc:	0716      	lsls	r6, r2, #28
 80083de:	4605      	mov	r5, r0
 80083e0:	460c      	mov	r4, r1
 80083e2:	d454      	bmi.n	800848e <__sflush_r+0xba>
 80083e4:	684b      	ldr	r3, [r1, #4]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	dc02      	bgt.n	80083f0 <__sflush_r+0x1c>
 80083ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	dd48      	ble.n	8008482 <__sflush_r+0xae>
 80083f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80083f2:	2e00      	cmp	r6, #0
 80083f4:	d045      	beq.n	8008482 <__sflush_r+0xae>
 80083f6:	2300      	movs	r3, #0
 80083f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80083fc:	682f      	ldr	r7, [r5, #0]
 80083fe:	6a21      	ldr	r1, [r4, #32]
 8008400:	602b      	str	r3, [r5, #0]
 8008402:	d030      	beq.n	8008466 <__sflush_r+0x92>
 8008404:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008406:	89a3      	ldrh	r3, [r4, #12]
 8008408:	0759      	lsls	r1, r3, #29
 800840a:	d505      	bpl.n	8008418 <__sflush_r+0x44>
 800840c:	6863      	ldr	r3, [r4, #4]
 800840e:	1ad2      	subs	r2, r2, r3
 8008410:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008412:	b10b      	cbz	r3, 8008418 <__sflush_r+0x44>
 8008414:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008416:	1ad2      	subs	r2, r2, r3
 8008418:	2300      	movs	r3, #0
 800841a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800841c:	6a21      	ldr	r1, [r4, #32]
 800841e:	4628      	mov	r0, r5
 8008420:	47b0      	blx	r6
 8008422:	1c43      	adds	r3, r0, #1
 8008424:	89a3      	ldrh	r3, [r4, #12]
 8008426:	d106      	bne.n	8008436 <__sflush_r+0x62>
 8008428:	6829      	ldr	r1, [r5, #0]
 800842a:	291d      	cmp	r1, #29
 800842c:	d82b      	bhi.n	8008486 <__sflush_r+0xb2>
 800842e:	4a2a      	ldr	r2, [pc, #168]	@ (80084d8 <__sflush_r+0x104>)
 8008430:	410a      	asrs	r2, r1
 8008432:	07d6      	lsls	r6, r2, #31
 8008434:	d427      	bmi.n	8008486 <__sflush_r+0xb2>
 8008436:	2200      	movs	r2, #0
 8008438:	6062      	str	r2, [r4, #4]
 800843a:	04d9      	lsls	r1, r3, #19
 800843c:	6922      	ldr	r2, [r4, #16]
 800843e:	6022      	str	r2, [r4, #0]
 8008440:	d504      	bpl.n	800844c <__sflush_r+0x78>
 8008442:	1c42      	adds	r2, r0, #1
 8008444:	d101      	bne.n	800844a <__sflush_r+0x76>
 8008446:	682b      	ldr	r3, [r5, #0]
 8008448:	b903      	cbnz	r3, 800844c <__sflush_r+0x78>
 800844a:	6560      	str	r0, [r4, #84]	@ 0x54
 800844c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800844e:	602f      	str	r7, [r5, #0]
 8008450:	b1b9      	cbz	r1, 8008482 <__sflush_r+0xae>
 8008452:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008456:	4299      	cmp	r1, r3
 8008458:	d002      	beq.n	8008460 <__sflush_r+0x8c>
 800845a:	4628      	mov	r0, r5
 800845c:	f7fd fdec 	bl	8006038 <_free_r>
 8008460:	2300      	movs	r3, #0
 8008462:	6363      	str	r3, [r4, #52]	@ 0x34
 8008464:	e00d      	b.n	8008482 <__sflush_r+0xae>
 8008466:	2301      	movs	r3, #1
 8008468:	4628      	mov	r0, r5
 800846a:	47b0      	blx	r6
 800846c:	4602      	mov	r2, r0
 800846e:	1c50      	adds	r0, r2, #1
 8008470:	d1c9      	bne.n	8008406 <__sflush_r+0x32>
 8008472:	682b      	ldr	r3, [r5, #0]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d0c6      	beq.n	8008406 <__sflush_r+0x32>
 8008478:	2b1d      	cmp	r3, #29
 800847a:	d001      	beq.n	8008480 <__sflush_r+0xac>
 800847c:	2b16      	cmp	r3, #22
 800847e:	d11e      	bne.n	80084be <__sflush_r+0xea>
 8008480:	602f      	str	r7, [r5, #0]
 8008482:	2000      	movs	r0, #0
 8008484:	e022      	b.n	80084cc <__sflush_r+0xf8>
 8008486:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800848a:	b21b      	sxth	r3, r3
 800848c:	e01b      	b.n	80084c6 <__sflush_r+0xf2>
 800848e:	690f      	ldr	r7, [r1, #16]
 8008490:	2f00      	cmp	r7, #0
 8008492:	d0f6      	beq.n	8008482 <__sflush_r+0xae>
 8008494:	0793      	lsls	r3, r2, #30
 8008496:	680e      	ldr	r6, [r1, #0]
 8008498:	bf08      	it	eq
 800849a:	694b      	ldreq	r3, [r1, #20]
 800849c:	600f      	str	r7, [r1, #0]
 800849e:	bf18      	it	ne
 80084a0:	2300      	movne	r3, #0
 80084a2:	eba6 0807 	sub.w	r8, r6, r7
 80084a6:	608b      	str	r3, [r1, #8]
 80084a8:	f1b8 0f00 	cmp.w	r8, #0
 80084ac:	dde9      	ble.n	8008482 <__sflush_r+0xae>
 80084ae:	6a21      	ldr	r1, [r4, #32]
 80084b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80084b2:	4643      	mov	r3, r8
 80084b4:	463a      	mov	r2, r7
 80084b6:	4628      	mov	r0, r5
 80084b8:	47b0      	blx	r6
 80084ba:	2800      	cmp	r0, #0
 80084bc:	dc08      	bgt.n	80084d0 <__sflush_r+0xfc>
 80084be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084c6:	81a3      	strh	r3, [r4, #12]
 80084c8:	f04f 30ff 	mov.w	r0, #4294967295
 80084cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084d0:	4407      	add	r7, r0
 80084d2:	eba8 0800 	sub.w	r8, r8, r0
 80084d6:	e7e7      	b.n	80084a8 <__sflush_r+0xd4>
 80084d8:	dfbffffe 	.word	0xdfbffffe

080084dc <_fflush_r>:
 80084dc:	b538      	push	{r3, r4, r5, lr}
 80084de:	690b      	ldr	r3, [r1, #16]
 80084e0:	4605      	mov	r5, r0
 80084e2:	460c      	mov	r4, r1
 80084e4:	b913      	cbnz	r3, 80084ec <_fflush_r+0x10>
 80084e6:	2500      	movs	r5, #0
 80084e8:	4628      	mov	r0, r5
 80084ea:	bd38      	pop	{r3, r4, r5, pc}
 80084ec:	b118      	cbz	r0, 80084f6 <_fflush_r+0x1a>
 80084ee:	6a03      	ldr	r3, [r0, #32]
 80084f0:	b90b      	cbnz	r3, 80084f6 <_fflush_r+0x1a>
 80084f2:	f7fc fc6b 	bl	8004dcc <__sinit>
 80084f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d0f3      	beq.n	80084e6 <_fflush_r+0xa>
 80084fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008500:	07d0      	lsls	r0, r2, #31
 8008502:	d404      	bmi.n	800850e <_fflush_r+0x32>
 8008504:	0599      	lsls	r1, r3, #22
 8008506:	d402      	bmi.n	800850e <_fflush_r+0x32>
 8008508:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800850a:	f7fc ff40 	bl	800538e <__retarget_lock_acquire_recursive>
 800850e:	4628      	mov	r0, r5
 8008510:	4621      	mov	r1, r4
 8008512:	f7ff ff5f 	bl	80083d4 <__sflush_r>
 8008516:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008518:	07da      	lsls	r2, r3, #31
 800851a:	4605      	mov	r5, r0
 800851c:	d4e4      	bmi.n	80084e8 <_fflush_r+0xc>
 800851e:	89a3      	ldrh	r3, [r4, #12]
 8008520:	059b      	lsls	r3, r3, #22
 8008522:	d4e1      	bmi.n	80084e8 <_fflush_r+0xc>
 8008524:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008526:	f7fc ff33 	bl	8005390 <__retarget_lock_release_recursive>
 800852a:	e7dd      	b.n	80084e8 <_fflush_r+0xc>

0800852c <__swhatbuf_r>:
 800852c:	b570      	push	{r4, r5, r6, lr}
 800852e:	460c      	mov	r4, r1
 8008530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008534:	2900      	cmp	r1, #0
 8008536:	b096      	sub	sp, #88	@ 0x58
 8008538:	4615      	mov	r5, r2
 800853a:	461e      	mov	r6, r3
 800853c:	da0d      	bge.n	800855a <__swhatbuf_r+0x2e>
 800853e:	89a3      	ldrh	r3, [r4, #12]
 8008540:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008544:	f04f 0100 	mov.w	r1, #0
 8008548:	bf14      	ite	ne
 800854a:	2340      	movne	r3, #64	@ 0x40
 800854c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008550:	2000      	movs	r0, #0
 8008552:	6031      	str	r1, [r6, #0]
 8008554:	602b      	str	r3, [r5, #0]
 8008556:	b016      	add	sp, #88	@ 0x58
 8008558:	bd70      	pop	{r4, r5, r6, pc}
 800855a:	466a      	mov	r2, sp
 800855c:	f000 f9e8 	bl	8008930 <_fstat_r>
 8008560:	2800      	cmp	r0, #0
 8008562:	dbec      	blt.n	800853e <__swhatbuf_r+0x12>
 8008564:	9901      	ldr	r1, [sp, #4]
 8008566:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800856a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800856e:	4259      	negs	r1, r3
 8008570:	4159      	adcs	r1, r3
 8008572:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008576:	e7eb      	b.n	8008550 <__swhatbuf_r+0x24>

08008578 <__smakebuf_r>:
 8008578:	898b      	ldrh	r3, [r1, #12]
 800857a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800857c:	079d      	lsls	r5, r3, #30
 800857e:	4606      	mov	r6, r0
 8008580:	460c      	mov	r4, r1
 8008582:	d507      	bpl.n	8008594 <__smakebuf_r+0x1c>
 8008584:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008588:	6023      	str	r3, [r4, #0]
 800858a:	6123      	str	r3, [r4, #16]
 800858c:	2301      	movs	r3, #1
 800858e:	6163      	str	r3, [r4, #20]
 8008590:	b003      	add	sp, #12
 8008592:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008594:	ab01      	add	r3, sp, #4
 8008596:	466a      	mov	r2, sp
 8008598:	f7ff ffc8 	bl	800852c <__swhatbuf_r>
 800859c:	9f00      	ldr	r7, [sp, #0]
 800859e:	4605      	mov	r5, r0
 80085a0:	4639      	mov	r1, r7
 80085a2:	4630      	mov	r0, r6
 80085a4:	f7fd fdbc 	bl	8006120 <_malloc_r>
 80085a8:	b948      	cbnz	r0, 80085be <__smakebuf_r+0x46>
 80085aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085ae:	059a      	lsls	r2, r3, #22
 80085b0:	d4ee      	bmi.n	8008590 <__smakebuf_r+0x18>
 80085b2:	f023 0303 	bic.w	r3, r3, #3
 80085b6:	f043 0302 	orr.w	r3, r3, #2
 80085ba:	81a3      	strh	r3, [r4, #12]
 80085bc:	e7e2      	b.n	8008584 <__smakebuf_r+0xc>
 80085be:	89a3      	ldrh	r3, [r4, #12]
 80085c0:	6020      	str	r0, [r4, #0]
 80085c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085c6:	81a3      	strh	r3, [r4, #12]
 80085c8:	9b01      	ldr	r3, [sp, #4]
 80085ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80085ce:	b15b      	cbz	r3, 80085e8 <__smakebuf_r+0x70>
 80085d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085d4:	4630      	mov	r0, r6
 80085d6:	f000 f9bd 	bl	8008954 <_isatty_r>
 80085da:	b128      	cbz	r0, 80085e8 <__smakebuf_r+0x70>
 80085dc:	89a3      	ldrh	r3, [r4, #12]
 80085de:	f023 0303 	bic.w	r3, r3, #3
 80085e2:	f043 0301 	orr.w	r3, r3, #1
 80085e6:	81a3      	strh	r3, [r4, #12]
 80085e8:	89a3      	ldrh	r3, [r4, #12]
 80085ea:	431d      	orrs	r5, r3
 80085ec:	81a5      	strh	r5, [r4, #12]
 80085ee:	e7cf      	b.n	8008590 <__smakebuf_r+0x18>

080085f0 <lflush>:
 80085f0:	898b      	ldrh	r3, [r1, #12]
 80085f2:	f003 0309 	and.w	r3, r3, #9
 80085f6:	2b09      	cmp	r3, #9
 80085f8:	d103      	bne.n	8008602 <lflush+0x12>
 80085fa:	4b03      	ldr	r3, [pc, #12]	@ (8008608 <lflush+0x18>)
 80085fc:	6818      	ldr	r0, [r3, #0]
 80085fe:	f7ff bf6d 	b.w	80084dc <_fflush_r>
 8008602:	2000      	movs	r0, #0
 8008604:	4770      	bx	lr
 8008606:	bf00      	nop
 8008608:	20000018 	.word	0x20000018

0800860c <__srefill_r>:
 800860c:	b570      	push	{r4, r5, r6, lr}
 800860e:	460c      	mov	r4, r1
 8008610:	4605      	mov	r5, r0
 8008612:	b118      	cbz	r0, 800861c <__srefill_r+0x10>
 8008614:	6a03      	ldr	r3, [r0, #32]
 8008616:	b90b      	cbnz	r3, 800861c <__srefill_r+0x10>
 8008618:	f7fc fbd8 	bl	8004dcc <__sinit>
 800861c:	2300      	movs	r3, #0
 800861e:	6063      	str	r3, [r4, #4]
 8008620:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008624:	069e      	lsls	r6, r3, #26
 8008626:	d408      	bmi.n	800863a <__srefill_r+0x2e>
 8008628:	0758      	lsls	r0, r3, #29
 800862a:	d445      	bmi.n	80086b8 <__srefill_r+0xac>
 800862c:	06d9      	lsls	r1, r3, #27
 800862e:	d407      	bmi.n	8008640 <__srefill_r+0x34>
 8008630:	2209      	movs	r2, #9
 8008632:	602a      	str	r2, [r5, #0]
 8008634:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008638:	81a3      	strh	r3, [r4, #12]
 800863a:	f04f 30ff 	mov.w	r0, #4294967295
 800863e:	bd70      	pop	{r4, r5, r6, pc}
 8008640:	071a      	lsls	r2, r3, #28
 8008642:	d50b      	bpl.n	800865c <__srefill_r+0x50>
 8008644:	4621      	mov	r1, r4
 8008646:	4628      	mov	r0, r5
 8008648:	f7ff ff48 	bl	80084dc <_fflush_r>
 800864c:	2800      	cmp	r0, #0
 800864e:	d1f4      	bne.n	800863a <__srefill_r+0x2e>
 8008650:	89a3      	ldrh	r3, [r4, #12]
 8008652:	60a0      	str	r0, [r4, #8]
 8008654:	f023 0308 	bic.w	r3, r3, #8
 8008658:	81a3      	strh	r3, [r4, #12]
 800865a:	61a0      	str	r0, [r4, #24]
 800865c:	89a3      	ldrh	r3, [r4, #12]
 800865e:	f043 0304 	orr.w	r3, r3, #4
 8008662:	81a3      	strh	r3, [r4, #12]
 8008664:	6923      	ldr	r3, [r4, #16]
 8008666:	b91b      	cbnz	r3, 8008670 <__srefill_r+0x64>
 8008668:	4621      	mov	r1, r4
 800866a:	4628      	mov	r0, r5
 800866c:	f7ff ff84 	bl	8008578 <__smakebuf_r>
 8008670:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 8008674:	07b3      	lsls	r3, r6, #30
 8008676:	d00f      	beq.n	8008698 <__srefill_r+0x8c>
 8008678:	2301      	movs	r3, #1
 800867a:	4a1b      	ldr	r2, [pc, #108]	@ (80086e8 <__srefill_r+0xdc>)
 800867c:	491b      	ldr	r1, [pc, #108]	@ (80086ec <__srefill_r+0xe0>)
 800867e:	481c      	ldr	r0, [pc, #112]	@ (80086f0 <__srefill_r+0xe4>)
 8008680:	81a3      	strh	r3, [r4, #12]
 8008682:	f7fc fbbb 	bl	8004dfc <_fwalk_sglue>
 8008686:	81a6      	strh	r6, [r4, #12]
 8008688:	f006 0609 	and.w	r6, r6, #9
 800868c:	2e09      	cmp	r6, #9
 800868e:	d103      	bne.n	8008698 <__srefill_r+0x8c>
 8008690:	4621      	mov	r1, r4
 8008692:	4628      	mov	r0, r5
 8008694:	f7ff fe9e 	bl	80083d4 <__sflush_r>
 8008698:	6922      	ldr	r2, [r4, #16]
 800869a:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 800869c:	6963      	ldr	r3, [r4, #20]
 800869e:	6a21      	ldr	r1, [r4, #32]
 80086a0:	6022      	str	r2, [r4, #0]
 80086a2:	4628      	mov	r0, r5
 80086a4:	47b0      	blx	r6
 80086a6:	2800      	cmp	r0, #0
 80086a8:	6060      	str	r0, [r4, #4]
 80086aa:	dc17      	bgt.n	80086dc <__srefill_r+0xd0>
 80086ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086b0:	d116      	bne.n	80086e0 <__srefill_r+0xd4>
 80086b2:	f043 0320 	orr.w	r3, r3, #32
 80086b6:	e7bf      	b.n	8008638 <__srefill_r+0x2c>
 80086b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80086ba:	2900      	cmp	r1, #0
 80086bc:	d0d2      	beq.n	8008664 <__srefill_r+0x58>
 80086be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80086c2:	4299      	cmp	r1, r3
 80086c4:	d002      	beq.n	80086cc <__srefill_r+0xc0>
 80086c6:	4628      	mov	r0, r5
 80086c8:	f7fd fcb6 	bl	8006038 <_free_r>
 80086cc:	2300      	movs	r3, #0
 80086ce:	6363      	str	r3, [r4, #52]	@ 0x34
 80086d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80086d2:	6063      	str	r3, [r4, #4]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d0c5      	beq.n	8008664 <__srefill_r+0x58>
 80086d8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80086da:	6023      	str	r3, [r4, #0]
 80086dc:	2000      	movs	r0, #0
 80086de:	e7ae      	b.n	800863e <__srefill_r+0x32>
 80086e0:	2200      	movs	r2, #0
 80086e2:	6062      	str	r2, [r4, #4]
 80086e4:	e7a6      	b.n	8008634 <__srefill_r+0x28>
 80086e6:	bf00      	nop
 80086e8:	2000000c 	.word	0x2000000c
 80086ec:	080085f1 	.word	0x080085f1
 80086f0:	2000001c 	.word	0x2000001c

080086f4 <__sccl>:
 80086f4:	b570      	push	{r4, r5, r6, lr}
 80086f6:	780b      	ldrb	r3, [r1, #0]
 80086f8:	4604      	mov	r4, r0
 80086fa:	2b5e      	cmp	r3, #94	@ 0x5e
 80086fc:	bf0b      	itete	eq
 80086fe:	784b      	ldrbeq	r3, [r1, #1]
 8008700:	1c4a      	addne	r2, r1, #1
 8008702:	1c8a      	addeq	r2, r1, #2
 8008704:	2100      	movne	r1, #0
 8008706:	bf08      	it	eq
 8008708:	2101      	moveq	r1, #1
 800870a:	3801      	subs	r0, #1
 800870c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8008710:	f800 1f01 	strb.w	r1, [r0, #1]!
 8008714:	42a8      	cmp	r0, r5
 8008716:	d1fb      	bne.n	8008710 <__sccl+0x1c>
 8008718:	b90b      	cbnz	r3, 800871e <__sccl+0x2a>
 800871a:	1e50      	subs	r0, r2, #1
 800871c:	bd70      	pop	{r4, r5, r6, pc}
 800871e:	f081 0101 	eor.w	r1, r1, #1
 8008722:	54e1      	strb	r1, [r4, r3]
 8008724:	4610      	mov	r0, r2
 8008726:	4602      	mov	r2, r0
 8008728:	f812 5b01 	ldrb.w	r5, [r2], #1
 800872c:	2d2d      	cmp	r5, #45	@ 0x2d
 800872e:	d005      	beq.n	800873c <__sccl+0x48>
 8008730:	2d5d      	cmp	r5, #93	@ 0x5d
 8008732:	d016      	beq.n	8008762 <__sccl+0x6e>
 8008734:	2d00      	cmp	r5, #0
 8008736:	d0f1      	beq.n	800871c <__sccl+0x28>
 8008738:	462b      	mov	r3, r5
 800873a:	e7f2      	b.n	8008722 <__sccl+0x2e>
 800873c:	7846      	ldrb	r6, [r0, #1]
 800873e:	2e5d      	cmp	r6, #93	@ 0x5d
 8008740:	d0fa      	beq.n	8008738 <__sccl+0x44>
 8008742:	42b3      	cmp	r3, r6
 8008744:	dcf8      	bgt.n	8008738 <__sccl+0x44>
 8008746:	3002      	adds	r0, #2
 8008748:	461a      	mov	r2, r3
 800874a:	3201      	adds	r2, #1
 800874c:	4296      	cmp	r6, r2
 800874e:	54a1      	strb	r1, [r4, r2]
 8008750:	dcfb      	bgt.n	800874a <__sccl+0x56>
 8008752:	1af2      	subs	r2, r6, r3
 8008754:	3a01      	subs	r2, #1
 8008756:	1c5d      	adds	r5, r3, #1
 8008758:	42b3      	cmp	r3, r6
 800875a:	bfa8      	it	ge
 800875c:	2200      	movge	r2, #0
 800875e:	18ab      	adds	r3, r5, r2
 8008760:	e7e1      	b.n	8008726 <__sccl+0x32>
 8008762:	4610      	mov	r0, r2
 8008764:	e7da      	b.n	800871c <__sccl+0x28>

08008766 <__submore>:
 8008766:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800876a:	460c      	mov	r4, r1
 800876c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800876e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008772:	4299      	cmp	r1, r3
 8008774:	d11d      	bne.n	80087b2 <__submore+0x4c>
 8008776:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800877a:	f7fd fcd1 	bl	8006120 <_malloc_r>
 800877e:	b918      	cbnz	r0, 8008788 <__submore+0x22>
 8008780:	f04f 30ff 	mov.w	r0, #4294967295
 8008784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008788:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800878c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800878e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8008792:	6360      	str	r0, [r4, #52]	@ 0x34
 8008794:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8008798:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800879c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 80087a0:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80087a4:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 80087a8:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80087ac:	6020      	str	r0, [r4, #0]
 80087ae:	2000      	movs	r0, #0
 80087b0:	e7e8      	b.n	8008784 <__submore+0x1e>
 80087b2:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80087b4:	0077      	lsls	r7, r6, #1
 80087b6:	463a      	mov	r2, r7
 80087b8:	f000 fc7f 	bl	80090ba <_realloc_r>
 80087bc:	4605      	mov	r5, r0
 80087be:	2800      	cmp	r0, #0
 80087c0:	d0de      	beq.n	8008780 <__submore+0x1a>
 80087c2:	eb00 0806 	add.w	r8, r0, r6
 80087c6:	4601      	mov	r1, r0
 80087c8:	4632      	mov	r2, r6
 80087ca:	4640      	mov	r0, r8
 80087cc:	f000 f8e2 	bl	8008994 <memcpy>
 80087d0:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80087d4:	f8c4 8000 	str.w	r8, [r4]
 80087d8:	e7e9      	b.n	80087ae <__submore+0x48>

080087da <_ungetc_r>:
 80087da:	b570      	push	{r4, r5, r6, lr}
 80087dc:	460d      	mov	r5, r1
 80087de:	1c69      	adds	r1, r5, #1
 80087e0:	4606      	mov	r6, r0
 80087e2:	4614      	mov	r4, r2
 80087e4:	d01e      	beq.n	8008824 <_ungetc_r+0x4a>
 80087e6:	b118      	cbz	r0, 80087f0 <_ungetc_r+0x16>
 80087e8:	6a03      	ldr	r3, [r0, #32]
 80087ea:	b90b      	cbnz	r3, 80087f0 <_ungetc_r+0x16>
 80087ec:	f7fc faee 	bl	8004dcc <__sinit>
 80087f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087f2:	07da      	lsls	r2, r3, #31
 80087f4:	d405      	bmi.n	8008802 <_ungetc_r+0x28>
 80087f6:	89a3      	ldrh	r3, [r4, #12]
 80087f8:	059b      	lsls	r3, r3, #22
 80087fa:	d402      	bmi.n	8008802 <_ungetc_r+0x28>
 80087fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087fe:	f7fc fdc6 	bl	800538e <__retarget_lock_acquire_recursive>
 8008802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008806:	f023 0220 	bic.w	r2, r3, #32
 800880a:	0758      	lsls	r0, r3, #29
 800880c:	81a2      	strh	r2, [r4, #12]
 800880e:	d422      	bmi.n	8008856 <_ungetc_r+0x7c>
 8008810:	06d9      	lsls	r1, r3, #27
 8008812:	d40a      	bmi.n	800882a <_ungetc_r+0x50>
 8008814:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008816:	07d2      	lsls	r2, r2, #31
 8008818:	d404      	bmi.n	8008824 <_ungetc_r+0x4a>
 800881a:	0599      	lsls	r1, r3, #22
 800881c:	d402      	bmi.n	8008824 <_ungetc_r+0x4a>
 800881e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008820:	f7fc fdb6 	bl	8005390 <__retarget_lock_release_recursive>
 8008824:	f04f 35ff 	mov.w	r5, #4294967295
 8008828:	e046      	b.n	80088b8 <_ungetc_r+0xde>
 800882a:	071b      	lsls	r3, r3, #28
 800882c:	d50f      	bpl.n	800884e <_ungetc_r+0x74>
 800882e:	4621      	mov	r1, r4
 8008830:	4630      	mov	r0, r6
 8008832:	f7ff fe53 	bl	80084dc <_fflush_r>
 8008836:	b120      	cbz	r0, 8008842 <_ungetc_r+0x68>
 8008838:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800883a:	07d8      	lsls	r0, r3, #31
 800883c:	d4f2      	bmi.n	8008824 <_ungetc_r+0x4a>
 800883e:	89a3      	ldrh	r3, [r4, #12]
 8008840:	e7eb      	b.n	800881a <_ungetc_r+0x40>
 8008842:	89a3      	ldrh	r3, [r4, #12]
 8008844:	60a0      	str	r0, [r4, #8]
 8008846:	f023 0308 	bic.w	r3, r3, #8
 800884a:	81a3      	strh	r3, [r4, #12]
 800884c:	61a0      	str	r0, [r4, #24]
 800884e:	89a3      	ldrh	r3, [r4, #12]
 8008850:	f043 0304 	orr.w	r3, r3, #4
 8008854:	81a3      	strh	r3, [r4, #12]
 8008856:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008858:	6862      	ldr	r2, [r4, #4]
 800885a:	b2ed      	uxtb	r5, r5
 800885c:	b1d3      	cbz	r3, 8008894 <_ungetc_r+0xba>
 800885e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008860:	4293      	cmp	r3, r2
 8008862:	dc05      	bgt.n	8008870 <_ungetc_r+0x96>
 8008864:	4621      	mov	r1, r4
 8008866:	4630      	mov	r0, r6
 8008868:	f7ff ff7d 	bl	8008766 <__submore>
 800886c:	2800      	cmp	r0, #0
 800886e:	d1e3      	bne.n	8008838 <_ungetc_r+0x5e>
 8008870:	6823      	ldr	r3, [r4, #0]
 8008872:	1e5a      	subs	r2, r3, #1
 8008874:	6022      	str	r2, [r4, #0]
 8008876:	f803 5c01 	strb.w	r5, [r3, #-1]
 800887a:	6863      	ldr	r3, [r4, #4]
 800887c:	3301      	adds	r3, #1
 800887e:	6063      	str	r3, [r4, #4]
 8008880:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008882:	07da      	lsls	r2, r3, #31
 8008884:	d418      	bmi.n	80088b8 <_ungetc_r+0xde>
 8008886:	89a3      	ldrh	r3, [r4, #12]
 8008888:	059b      	lsls	r3, r3, #22
 800888a:	d415      	bmi.n	80088b8 <_ungetc_r+0xde>
 800888c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800888e:	f7fc fd7f 	bl	8005390 <__retarget_lock_release_recursive>
 8008892:	e011      	b.n	80088b8 <_ungetc_r+0xde>
 8008894:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8008896:	6920      	ldr	r0, [r4, #16]
 8008898:	6823      	ldr	r3, [r4, #0]
 800889a:	f001 0101 	and.w	r1, r1, #1
 800889e:	b168      	cbz	r0, 80088bc <_ungetc_r+0xe2>
 80088a0:	4298      	cmp	r0, r3
 80088a2:	d20b      	bcs.n	80088bc <_ungetc_r+0xe2>
 80088a4:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 80088a8:	42a8      	cmp	r0, r5
 80088aa:	d107      	bne.n	80088bc <_ungetc_r+0xe2>
 80088ac:	3b01      	subs	r3, #1
 80088ae:	3201      	adds	r2, #1
 80088b0:	6023      	str	r3, [r4, #0]
 80088b2:	6062      	str	r2, [r4, #4]
 80088b4:	2900      	cmp	r1, #0
 80088b6:	d0e6      	beq.n	8008886 <_ungetc_r+0xac>
 80088b8:	4628      	mov	r0, r5
 80088ba:	bd70      	pop	{r4, r5, r6, pc}
 80088bc:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80088c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80088c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80088c6:	2303      	movs	r3, #3
 80088c8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80088ca:	4623      	mov	r3, r4
 80088cc:	f803 5f46 	strb.w	r5, [r3, #70]!
 80088d0:	6023      	str	r3, [r4, #0]
 80088d2:	2301      	movs	r3, #1
 80088d4:	6063      	str	r3, [r4, #4]
 80088d6:	e7ed      	b.n	80088b4 <_ungetc_r+0xda>

080088d8 <memmove>:
 80088d8:	4288      	cmp	r0, r1
 80088da:	b510      	push	{r4, lr}
 80088dc:	eb01 0402 	add.w	r4, r1, r2
 80088e0:	d902      	bls.n	80088e8 <memmove+0x10>
 80088e2:	4284      	cmp	r4, r0
 80088e4:	4623      	mov	r3, r4
 80088e6:	d807      	bhi.n	80088f8 <memmove+0x20>
 80088e8:	1e43      	subs	r3, r0, #1
 80088ea:	42a1      	cmp	r1, r4
 80088ec:	d008      	beq.n	8008900 <memmove+0x28>
 80088ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80088f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80088f6:	e7f8      	b.n	80088ea <memmove+0x12>
 80088f8:	4402      	add	r2, r0
 80088fa:	4601      	mov	r1, r0
 80088fc:	428a      	cmp	r2, r1
 80088fe:	d100      	bne.n	8008902 <memmove+0x2a>
 8008900:	bd10      	pop	{r4, pc}
 8008902:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008906:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800890a:	e7f7      	b.n	80088fc <memmove+0x24>

0800890c <strncmp>:
 800890c:	b510      	push	{r4, lr}
 800890e:	b16a      	cbz	r2, 800892c <strncmp+0x20>
 8008910:	3901      	subs	r1, #1
 8008912:	1884      	adds	r4, r0, r2
 8008914:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008918:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800891c:	429a      	cmp	r2, r3
 800891e:	d103      	bne.n	8008928 <strncmp+0x1c>
 8008920:	42a0      	cmp	r0, r4
 8008922:	d001      	beq.n	8008928 <strncmp+0x1c>
 8008924:	2a00      	cmp	r2, #0
 8008926:	d1f5      	bne.n	8008914 <strncmp+0x8>
 8008928:	1ad0      	subs	r0, r2, r3
 800892a:	bd10      	pop	{r4, pc}
 800892c:	4610      	mov	r0, r2
 800892e:	e7fc      	b.n	800892a <strncmp+0x1e>

08008930 <_fstat_r>:
 8008930:	b538      	push	{r3, r4, r5, lr}
 8008932:	4d07      	ldr	r5, [pc, #28]	@ (8008950 <_fstat_r+0x20>)
 8008934:	2300      	movs	r3, #0
 8008936:	4604      	mov	r4, r0
 8008938:	4608      	mov	r0, r1
 800893a:	4611      	mov	r1, r2
 800893c:	602b      	str	r3, [r5, #0]
 800893e:	f7f8 fd13 	bl	8001368 <_fstat>
 8008942:	1c43      	adds	r3, r0, #1
 8008944:	d102      	bne.n	800894c <_fstat_r+0x1c>
 8008946:	682b      	ldr	r3, [r5, #0]
 8008948:	b103      	cbz	r3, 800894c <_fstat_r+0x1c>
 800894a:	6023      	str	r3, [r4, #0]
 800894c:	bd38      	pop	{r3, r4, r5, pc}
 800894e:	bf00      	nop
 8008950:	200003c0 	.word	0x200003c0

08008954 <_isatty_r>:
 8008954:	b538      	push	{r3, r4, r5, lr}
 8008956:	4d06      	ldr	r5, [pc, #24]	@ (8008970 <_isatty_r+0x1c>)
 8008958:	2300      	movs	r3, #0
 800895a:	4604      	mov	r4, r0
 800895c:	4608      	mov	r0, r1
 800895e:	602b      	str	r3, [r5, #0]
 8008960:	f7f8 fc80 	bl	8001264 <_isatty>
 8008964:	1c43      	adds	r3, r0, #1
 8008966:	d102      	bne.n	800896e <_isatty_r+0x1a>
 8008968:	682b      	ldr	r3, [r5, #0]
 800896a:	b103      	cbz	r3, 800896e <_isatty_r+0x1a>
 800896c:	6023      	str	r3, [r4, #0]
 800896e:	bd38      	pop	{r3, r4, r5, pc}
 8008970:	200003c0 	.word	0x200003c0

08008974 <_sbrk_r>:
 8008974:	b538      	push	{r3, r4, r5, lr}
 8008976:	4d06      	ldr	r5, [pc, #24]	@ (8008990 <_sbrk_r+0x1c>)
 8008978:	2300      	movs	r3, #0
 800897a:	4604      	mov	r4, r0
 800897c:	4608      	mov	r0, r1
 800897e:	602b      	str	r3, [r5, #0]
 8008980:	f7f8 fde0 	bl	8001544 <_sbrk>
 8008984:	1c43      	adds	r3, r0, #1
 8008986:	d102      	bne.n	800898e <_sbrk_r+0x1a>
 8008988:	682b      	ldr	r3, [r5, #0]
 800898a:	b103      	cbz	r3, 800898e <_sbrk_r+0x1a>
 800898c:	6023      	str	r3, [r4, #0]
 800898e:	bd38      	pop	{r3, r4, r5, pc}
 8008990:	200003c0 	.word	0x200003c0

08008994 <memcpy>:
 8008994:	440a      	add	r2, r1
 8008996:	4291      	cmp	r1, r2
 8008998:	f100 33ff 	add.w	r3, r0, #4294967295
 800899c:	d100      	bne.n	80089a0 <memcpy+0xc>
 800899e:	4770      	bx	lr
 80089a0:	b510      	push	{r4, lr}
 80089a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089aa:	4291      	cmp	r1, r2
 80089ac:	d1f9      	bne.n	80089a2 <memcpy+0xe>
 80089ae:	bd10      	pop	{r4, pc}

080089b0 <nan>:
 80089b0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80089b8 <nan+0x8>
 80089b4:	4770      	bx	lr
 80089b6:	bf00      	nop
 80089b8:	00000000 	.word	0x00000000
 80089bc:	7ff80000 	.word	0x7ff80000

080089c0 <__assert_func>:
 80089c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80089c2:	4614      	mov	r4, r2
 80089c4:	461a      	mov	r2, r3
 80089c6:	4b09      	ldr	r3, [pc, #36]	@ (80089ec <__assert_func+0x2c>)
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4605      	mov	r5, r0
 80089cc:	68d8      	ldr	r0, [r3, #12]
 80089ce:	b954      	cbnz	r4, 80089e6 <__assert_func+0x26>
 80089d0:	4b07      	ldr	r3, [pc, #28]	@ (80089f0 <__assert_func+0x30>)
 80089d2:	461c      	mov	r4, r3
 80089d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80089d8:	9100      	str	r1, [sp, #0]
 80089da:	462b      	mov	r3, r5
 80089dc:	4905      	ldr	r1, [pc, #20]	@ (80089f4 <__assert_func+0x34>)
 80089de:	f000 fc19 	bl	8009214 <fiprintf>
 80089e2:	f000 fc29 	bl	8009238 <abort>
 80089e6:	4b04      	ldr	r3, [pc, #16]	@ (80089f8 <__assert_func+0x38>)
 80089e8:	e7f4      	b.n	80089d4 <__assert_func+0x14>
 80089ea:	bf00      	nop
 80089ec:	20000018 	.word	0x20000018
 80089f0:	08009790 	.word	0x08009790
 80089f4:	08009762 	.word	0x08009762
 80089f8:	08009755 	.word	0x08009755

080089fc <_calloc_r>:
 80089fc:	b570      	push	{r4, r5, r6, lr}
 80089fe:	fba1 5402 	umull	r5, r4, r1, r2
 8008a02:	b93c      	cbnz	r4, 8008a14 <_calloc_r+0x18>
 8008a04:	4629      	mov	r1, r5
 8008a06:	f7fd fb8b 	bl	8006120 <_malloc_r>
 8008a0a:	4606      	mov	r6, r0
 8008a0c:	b928      	cbnz	r0, 8008a1a <_calloc_r+0x1e>
 8008a0e:	2600      	movs	r6, #0
 8008a10:	4630      	mov	r0, r6
 8008a12:	bd70      	pop	{r4, r5, r6, pc}
 8008a14:	220c      	movs	r2, #12
 8008a16:	6002      	str	r2, [r0, #0]
 8008a18:	e7f9      	b.n	8008a0e <_calloc_r+0x12>
 8008a1a:	462a      	mov	r2, r5
 8008a1c:	4621      	mov	r1, r4
 8008a1e:	f7fc fc39 	bl	8005294 <memset>
 8008a22:	e7f5      	b.n	8008a10 <_calloc_r+0x14>

08008a24 <rshift>:
 8008a24:	6903      	ldr	r3, [r0, #16]
 8008a26:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008a2a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008a2e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008a32:	f100 0414 	add.w	r4, r0, #20
 8008a36:	dd45      	ble.n	8008ac4 <rshift+0xa0>
 8008a38:	f011 011f 	ands.w	r1, r1, #31
 8008a3c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008a40:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008a44:	d10c      	bne.n	8008a60 <rshift+0x3c>
 8008a46:	f100 0710 	add.w	r7, r0, #16
 8008a4a:	4629      	mov	r1, r5
 8008a4c:	42b1      	cmp	r1, r6
 8008a4e:	d334      	bcc.n	8008aba <rshift+0x96>
 8008a50:	1a9b      	subs	r3, r3, r2
 8008a52:	009b      	lsls	r3, r3, #2
 8008a54:	1eea      	subs	r2, r5, #3
 8008a56:	4296      	cmp	r6, r2
 8008a58:	bf38      	it	cc
 8008a5a:	2300      	movcc	r3, #0
 8008a5c:	4423      	add	r3, r4
 8008a5e:	e015      	b.n	8008a8c <rshift+0x68>
 8008a60:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008a64:	f1c1 0820 	rsb	r8, r1, #32
 8008a68:	40cf      	lsrs	r7, r1
 8008a6a:	f105 0e04 	add.w	lr, r5, #4
 8008a6e:	46a1      	mov	r9, r4
 8008a70:	4576      	cmp	r6, lr
 8008a72:	46f4      	mov	ip, lr
 8008a74:	d815      	bhi.n	8008aa2 <rshift+0x7e>
 8008a76:	1a9a      	subs	r2, r3, r2
 8008a78:	0092      	lsls	r2, r2, #2
 8008a7a:	3a04      	subs	r2, #4
 8008a7c:	3501      	adds	r5, #1
 8008a7e:	42ae      	cmp	r6, r5
 8008a80:	bf38      	it	cc
 8008a82:	2200      	movcc	r2, #0
 8008a84:	18a3      	adds	r3, r4, r2
 8008a86:	50a7      	str	r7, [r4, r2]
 8008a88:	b107      	cbz	r7, 8008a8c <rshift+0x68>
 8008a8a:	3304      	adds	r3, #4
 8008a8c:	1b1a      	subs	r2, r3, r4
 8008a8e:	42a3      	cmp	r3, r4
 8008a90:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008a94:	bf08      	it	eq
 8008a96:	2300      	moveq	r3, #0
 8008a98:	6102      	str	r2, [r0, #16]
 8008a9a:	bf08      	it	eq
 8008a9c:	6143      	streq	r3, [r0, #20]
 8008a9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008aa2:	f8dc c000 	ldr.w	ip, [ip]
 8008aa6:	fa0c fc08 	lsl.w	ip, ip, r8
 8008aaa:	ea4c 0707 	orr.w	r7, ip, r7
 8008aae:	f849 7b04 	str.w	r7, [r9], #4
 8008ab2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008ab6:	40cf      	lsrs	r7, r1
 8008ab8:	e7da      	b.n	8008a70 <rshift+0x4c>
 8008aba:	f851 cb04 	ldr.w	ip, [r1], #4
 8008abe:	f847 cf04 	str.w	ip, [r7, #4]!
 8008ac2:	e7c3      	b.n	8008a4c <rshift+0x28>
 8008ac4:	4623      	mov	r3, r4
 8008ac6:	e7e1      	b.n	8008a8c <rshift+0x68>

08008ac8 <__hexdig_fun>:
 8008ac8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008acc:	2b09      	cmp	r3, #9
 8008ace:	d802      	bhi.n	8008ad6 <__hexdig_fun+0xe>
 8008ad0:	3820      	subs	r0, #32
 8008ad2:	b2c0      	uxtb	r0, r0
 8008ad4:	4770      	bx	lr
 8008ad6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008ada:	2b05      	cmp	r3, #5
 8008adc:	d801      	bhi.n	8008ae2 <__hexdig_fun+0x1a>
 8008ade:	3847      	subs	r0, #71	@ 0x47
 8008ae0:	e7f7      	b.n	8008ad2 <__hexdig_fun+0xa>
 8008ae2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008ae6:	2b05      	cmp	r3, #5
 8008ae8:	d801      	bhi.n	8008aee <__hexdig_fun+0x26>
 8008aea:	3827      	subs	r0, #39	@ 0x27
 8008aec:	e7f1      	b.n	8008ad2 <__hexdig_fun+0xa>
 8008aee:	2000      	movs	r0, #0
 8008af0:	4770      	bx	lr
	...

08008af4 <__gethex>:
 8008af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008af8:	b085      	sub	sp, #20
 8008afa:	468a      	mov	sl, r1
 8008afc:	9302      	str	r3, [sp, #8]
 8008afe:	680b      	ldr	r3, [r1, #0]
 8008b00:	9001      	str	r0, [sp, #4]
 8008b02:	4690      	mov	r8, r2
 8008b04:	1c9c      	adds	r4, r3, #2
 8008b06:	46a1      	mov	r9, r4
 8008b08:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008b0c:	2830      	cmp	r0, #48	@ 0x30
 8008b0e:	d0fa      	beq.n	8008b06 <__gethex+0x12>
 8008b10:	eba9 0303 	sub.w	r3, r9, r3
 8008b14:	f1a3 0b02 	sub.w	fp, r3, #2
 8008b18:	f7ff ffd6 	bl	8008ac8 <__hexdig_fun>
 8008b1c:	4605      	mov	r5, r0
 8008b1e:	2800      	cmp	r0, #0
 8008b20:	d168      	bne.n	8008bf4 <__gethex+0x100>
 8008b22:	49a0      	ldr	r1, [pc, #640]	@ (8008da4 <__gethex+0x2b0>)
 8008b24:	2201      	movs	r2, #1
 8008b26:	4648      	mov	r0, r9
 8008b28:	f7ff fef0 	bl	800890c <strncmp>
 8008b2c:	4607      	mov	r7, r0
 8008b2e:	2800      	cmp	r0, #0
 8008b30:	d167      	bne.n	8008c02 <__gethex+0x10e>
 8008b32:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008b36:	4626      	mov	r6, r4
 8008b38:	f7ff ffc6 	bl	8008ac8 <__hexdig_fun>
 8008b3c:	2800      	cmp	r0, #0
 8008b3e:	d062      	beq.n	8008c06 <__gethex+0x112>
 8008b40:	4623      	mov	r3, r4
 8008b42:	7818      	ldrb	r0, [r3, #0]
 8008b44:	2830      	cmp	r0, #48	@ 0x30
 8008b46:	4699      	mov	r9, r3
 8008b48:	f103 0301 	add.w	r3, r3, #1
 8008b4c:	d0f9      	beq.n	8008b42 <__gethex+0x4e>
 8008b4e:	f7ff ffbb 	bl	8008ac8 <__hexdig_fun>
 8008b52:	fab0 f580 	clz	r5, r0
 8008b56:	096d      	lsrs	r5, r5, #5
 8008b58:	f04f 0b01 	mov.w	fp, #1
 8008b5c:	464a      	mov	r2, r9
 8008b5e:	4616      	mov	r6, r2
 8008b60:	3201      	adds	r2, #1
 8008b62:	7830      	ldrb	r0, [r6, #0]
 8008b64:	f7ff ffb0 	bl	8008ac8 <__hexdig_fun>
 8008b68:	2800      	cmp	r0, #0
 8008b6a:	d1f8      	bne.n	8008b5e <__gethex+0x6a>
 8008b6c:	498d      	ldr	r1, [pc, #564]	@ (8008da4 <__gethex+0x2b0>)
 8008b6e:	2201      	movs	r2, #1
 8008b70:	4630      	mov	r0, r6
 8008b72:	f7ff fecb 	bl	800890c <strncmp>
 8008b76:	2800      	cmp	r0, #0
 8008b78:	d13f      	bne.n	8008bfa <__gethex+0x106>
 8008b7a:	b944      	cbnz	r4, 8008b8e <__gethex+0x9a>
 8008b7c:	1c74      	adds	r4, r6, #1
 8008b7e:	4622      	mov	r2, r4
 8008b80:	4616      	mov	r6, r2
 8008b82:	3201      	adds	r2, #1
 8008b84:	7830      	ldrb	r0, [r6, #0]
 8008b86:	f7ff ff9f 	bl	8008ac8 <__hexdig_fun>
 8008b8a:	2800      	cmp	r0, #0
 8008b8c:	d1f8      	bne.n	8008b80 <__gethex+0x8c>
 8008b8e:	1ba4      	subs	r4, r4, r6
 8008b90:	00a7      	lsls	r7, r4, #2
 8008b92:	7833      	ldrb	r3, [r6, #0]
 8008b94:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008b98:	2b50      	cmp	r3, #80	@ 0x50
 8008b9a:	d13e      	bne.n	8008c1a <__gethex+0x126>
 8008b9c:	7873      	ldrb	r3, [r6, #1]
 8008b9e:	2b2b      	cmp	r3, #43	@ 0x2b
 8008ba0:	d033      	beq.n	8008c0a <__gethex+0x116>
 8008ba2:	2b2d      	cmp	r3, #45	@ 0x2d
 8008ba4:	d034      	beq.n	8008c10 <__gethex+0x11c>
 8008ba6:	1c71      	adds	r1, r6, #1
 8008ba8:	2400      	movs	r4, #0
 8008baa:	7808      	ldrb	r0, [r1, #0]
 8008bac:	f7ff ff8c 	bl	8008ac8 <__hexdig_fun>
 8008bb0:	1e43      	subs	r3, r0, #1
 8008bb2:	b2db      	uxtb	r3, r3
 8008bb4:	2b18      	cmp	r3, #24
 8008bb6:	d830      	bhi.n	8008c1a <__gethex+0x126>
 8008bb8:	f1a0 0210 	sub.w	r2, r0, #16
 8008bbc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008bc0:	f7ff ff82 	bl	8008ac8 <__hexdig_fun>
 8008bc4:	f100 3cff 	add.w	ip, r0, #4294967295
 8008bc8:	fa5f fc8c 	uxtb.w	ip, ip
 8008bcc:	f1bc 0f18 	cmp.w	ip, #24
 8008bd0:	f04f 030a 	mov.w	r3, #10
 8008bd4:	d91e      	bls.n	8008c14 <__gethex+0x120>
 8008bd6:	b104      	cbz	r4, 8008bda <__gethex+0xe6>
 8008bd8:	4252      	negs	r2, r2
 8008bda:	4417      	add	r7, r2
 8008bdc:	f8ca 1000 	str.w	r1, [sl]
 8008be0:	b1ed      	cbz	r5, 8008c1e <__gethex+0x12a>
 8008be2:	f1bb 0f00 	cmp.w	fp, #0
 8008be6:	bf0c      	ite	eq
 8008be8:	2506      	moveq	r5, #6
 8008bea:	2500      	movne	r5, #0
 8008bec:	4628      	mov	r0, r5
 8008bee:	b005      	add	sp, #20
 8008bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bf4:	2500      	movs	r5, #0
 8008bf6:	462c      	mov	r4, r5
 8008bf8:	e7b0      	b.n	8008b5c <__gethex+0x68>
 8008bfa:	2c00      	cmp	r4, #0
 8008bfc:	d1c7      	bne.n	8008b8e <__gethex+0x9a>
 8008bfe:	4627      	mov	r7, r4
 8008c00:	e7c7      	b.n	8008b92 <__gethex+0x9e>
 8008c02:	464e      	mov	r6, r9
 8008c04:	462f      	mov	r7, r5
 8008c06:	2501      	movs	r5, #1
 8008c08:	e7c3      	b.n	8008b92 <__gethex+0x9e>
 8008c0a:	2400      	movs	r4, #0
 8008c0c:	1cb1      	adds	r1, r6, #2
 8008c0e:	e7cc      	b.n	8008baa <__gethex+0xb6>
 8008c10:	2401      	movs	r4, #1
 8008c12:	e7fb      	b.n	8008c0c <__gethex+0x118>
 8008c14:	fb03 0002 	mla	r0, r3, r2, r0
 8008c18:	e7ce      	b.n	8008bb8 <__gethex+0xc4>
 8008c1a:	4631      	mov	r1, r6
 8008c1c:	e7de      	b.n	8008bdc <__gethex+0xe8>
 8008c1e:	eba6 0309 	sub.w	r3, r6, r9
 8008c22:	3b01      	subs	r3, #1
 8008c24:	4629      	mov	r1, r5
 8008c26:	2b07      	cmp	r3, #7
 8008c28:	dc0a      	bgt.n	8008c40 <__gethex+0x14c>
 8008c2a:	9801      	ldr	r0, [sp, #4]
 8008c2c:	f7fd fb04 	bl	8006238 <_Balloc>
 8008c30:	4604      	mov	r4, r0
 8008c32:	b940      	cbnz	r0, 8008c46 <__gethex+0x152>
 8008c34:	4b5c      	ldr	r3, [pc, #368]	@ (8008da8 <__gethex+0x2b4>)
 8008c36:	4602      	mov	r2, r0
 8008c38:	21e4      	movs	r1, #228	@ 0xe4
 8008c3a:	485c      	ldr	r0, [pc, #368]	@ (8008dac <__gethex+0x2b8>)
 8008c3c:	f7ff fec0 	bl	80089c0 <__assert_func>
 8008c40:	3101      	adds	r1, #1
 8008c42:	105b      	asrs	r3, r3, #1
 8008c44:	e7ef      	b.n	8008c26 <__gethex+0x132>
 8008c46:	f100 0a14 	add.w	sl, r0, #20
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	4655      	mov	r5, sl
 8008c4e:	469b      	mov	fp, r3
 8008c50:	45b1      	cmp	r9, r6
 8008c52:	d337      	bcc.n	8008cc4 <__gethex+0x1d0>
 8008c54:	f845 bb04 	str.w	fp, [r5], #4
 8008c58:	eba5 050a 	sub.w	r5, r5, sl
 8008c5c:	10ad      	asrs	r5, r5, #2
 8008c5e:	6125      	str	r5, [r4, #16]
 8008c60:	4658      	mov	r0, fp
 8008c62:	f7fd fbdb 	bl	800641c <__hi0bits>
 8008c66:	016d      	lsls	r5, r5, #5
 8008c68:	f8d8 6000 	ldr.w	r6, [r8]
 8008c6c:	1a2d      	subs	r5, r5, r0
 8008c6e:	42b5      	cmp	r5, r6
 8008c70:	dd54      	ble.n	8008d1c <__gethex+0x228>
 8008c72:	1bad      	subs	r5, r5, r6
 8008c74:	4629      	mov	r1, r5
 8008c76:	4620      	mov	r0, r4
 8008c78:	f7fd ff6f 	bl	8006b5a <__any_on>
 8008c7c:	4681      	mov	r9, r0
 8008c7e:	b178      	cbz	r0, 8008ca0 <__gethex+0x1ac>
 8008c80:	1e6b      	subs	r3, r5, #1
 8008c82:	1159      	asrs	r1, r3, #5
 8008c84:	f003 021f 	and.w	r2, r3, #31
 8008c88:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008c8c:	f04f 0901 	mov.w	r9, #1
 8008c90:	fa09 f202 	lsl.w	r2, r9, r2
 8008c94:	420a      	tst	r2, r1
 8008c96:	d003      	beq.n	8008ca0 <__gethex+0x1ac>
 8008c98:	454b      	cmp	r3, r9
 8008c9a:	dc36      	bgt.n	8008d0a <__gethex+0x216>
 8008c9c:	f04f 0902 	mov.w	r9, #2
 8008ca0:	4629      	mov	r1, r5
 8008ca2:	4620      	mov	r0, r4
 8008ca4:	f7ff febe 	bl	8008a24 <rshift>
 8008ca8:	442f      	add	r7, r5
 8008caa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008cae:	42bb      	cmp	r3, r7
 8008cb0:	da42      	bge.n	8008d38 <__gethex+0x244>
 8008cb2:	9801      	ldr	r0, [sp, #4]
 8008cb4:	4621      	mov	r1, r4
 8008cb6:	f7fd faff 	bl	80062b8 <_Bfree>
 8008cba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	6013      	str	r3, [r2, #0]
 8008cc0:	25a3      	movs	r5, #163	@ 0xa3
 8008cc2:	e793      	b.n	8008bec <__gethex+0xf8>
 8008cc4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008cc8:	2a2e      	cmp	r2, #46	@ 0x2e
 8008cca:	d012      	beq.n	8008cf2 <__gethex+0x1fe>
 8008ccc:	2b20      	cmp	r3, #32
 8008cce:	d104      	bne.n	8008cda <__gethex+0x1e6>
 8008cd0:	f845 bb04 	str.w	fp, [r5], #4
 8008cd4:	f04f 0b00 	mov.w	fp, #0
 8008cd8:	465b      	mov	r3, fp
 8008cda:	7830      	ldrb	r0, [r6, #0]
 8008cdc:	9303      	str	r3, [sp, #12]
 8008cde:	f7ff fef3 	bl	8008ac8 <__hexdig_fun>
 8008ce2:	9b03      	ldr	r3, [sp, #12]
 8008ce4:	f000 000f 	and.w	r0, r0, #15
 8008ce8:	4098      	lsls	r0, r3
 8008cea:	ea4b 0b00 	orr.w	fp, fp, r0
 8008cee:	3304      	adds	r3, #4
 8008cf0:	e7ae      	b.n	8008c50 <__gethex+0x15c>
 8008cf2:	45b1      	cmp	r9, r6
 8008cf4:	d8ea      	bhi.n	8008ccc <__gethex+0x1d8>
 8008cf6:	492b      	ldr	r1, [pc, #172]	@ (8008da4 <__gethex+0x2b0>)
 8008cf8:	9303      	str	r3, [sp, #12]
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	4630      	mov	r0, r6
 8008cfe:	f7ff fe05 	bl	800890c <strncmp>
 8008d02:	9b03      	ldr	r3, [sp, #12]
 8008d04:	2800      	cmp	r0, #0
 8008d06:	d1e1      	bne.n	8008ccc <__gethex+0x1d8>
 8008d08:	e7a2      	b.n	8008c50 <__gethex+0x15c>
 8008d0a:	1ea9      	subs	r1, r5, #2
 8008d0c:	4620      	mov	r0, r4
 8008d0e:	f7fd ff24 	bl	8006b5a <__any_on>
 8008d12:	2800      	cmp	r0, #0
 8008d14:	d0c2      	beq.n	8008c9c <__gethex+0x1a8>
 8008d16:	f04f 0903 	mov.w	r9, #3
 8008d1a:	e7c1      	b.n	8008ca0 <__gethex+0x1ac>
 8008d1c:	da09      	bge.n	8008d32 <__gethex+0x23e>
 8008d1e:	1b75      	subs	r5, r6, r5
 8008d20:	4621      	mov	r1, r4
 8008d22:	9801      	ldr	r0, [sp, #4]
 8008d24:	462a      	mov	r2, r5
 8008d26:	f7fd fcdf 	bl	80066e8 <__lshift>
 8008d2a:	1b7f      	subs	r7, r7, r5
 8008d2c:	4604      	mov	r4, r0
 8008d2e:	f100 0a14 	add.w	sl, r0, #20
 8008d32:	f04f 0900 	mov.w	r9, #0
 8008d36:	e7b8      	b.n	8008caa <__gethex+0x1b6>
 8008d38:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008d3c:	42bd      	cmp	r5, r7
 8008d3e:	dd6f      	ble.n	8008e20 <__gethex+0x32c>
 8008d40:	1bed      	subs	r5, r5, r7
 8008d42:	42ae      	cmp	r6, r5
 8008d44:	dc34      	bgt.n	8008db0 <__gethex+0x2bc>
 8008d46:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008d4a:	2b02      	cmp	r3, #2
 8008d4c:	d022      	beq.n	8008d94 <__gethex+0x2a0>
 8008d4e:	2b03      	cmp	r3, #3
 8008d50:	d024      	beq.n	8008d9c <__gethex+0x2a8>
 8008d52:	2b01      	cmp	r3, #1
 8008d54:	d115      	bne.n	8008d82 <__gethex+0x28e>
 8008d56:	42ae      	cmp	r6, r5
 8008d58:	d113      	bne.n	8008d82 <__gethex+0x28e>
 8008d5a:	2e01      	cmp	r6, #1
 8008d5c:	d10b      	bne.n	8008d76 <__gethex+0x282>
 8008d5e:	9a02      	ldr	r2, [sp, #8]
 8008d60:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008d64:	6013      	str	r3, [r2, #0]
 8008d66:	2301      	movs	r3, #1
 8008d68:	6123      	str	r3, [r4, #16]
 8008d6a:	f8ca 3000 	str.w	r3, [sl]
 8008d6e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d70:	2562      	movs	r5, #98	@ 0x62
 8008d72:	601c      	str	r4, [r3, #0]
 8008d74:	e73a      	b.n	8008bec <__gethex+0xf8>
 8008d76:	1e71      	subs	r1, r6, #1
 8008d78:	4620      	mov	r0, r4
 8008d7a:	f7fd feee 	bl	8006b5a <__any_on>
 8008d7e:	2800      	cmp	r0, #0
 8008d80:	d1ed      	bne.n	8008d5e <__gethex+0x26a>
 8008d82:	9801      	ldr	r0, [sp, #4]
 8008d84:	4621      	mov	r1, r4
 8008d86:	f7fd fa97 	bl	80062b8 <_Bfree>
 8008d8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	6013      	str	r3, [r2, #0]
 8008d90:	2550      	movs	r5, #80	@ 0x50
 8008d92:	e72b      	b.n	8008bec <__gethex+0xf8>
 8008d94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d1f3      	bne.n	8008d82 <__gethex+0x28e>
 8008d9a:	e7e0      	b.n	8008d5e <__gethex+0x26a>
 8008d9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d1dd      	bne.n	8008d5e <__gethex+0x26a>
 8008da2:	e7ee      	b.n	8008d82 <__gethex+0x28e>
 8008da4:	080095c8 	.word	0x080095c8
 8008da8:	0800945b 	.word	0x0800945b
 8008dac:	08009791 	.word	0x08009791
 8008db0:	1e6f      	subs	r7, r5, #1
 8008db2:	f1b9 0f00 	cmp.w	r9, #0
 8008db6:	d130      	bne.n	8008e1a <__gethex+0x326>
 8008db8:	b127      	cbz	r7, 8008dc4 <__gethex+0x2d0>
 8008dba:	4639      	mov	r1, r7
 8008dbc:	4620      	mov	r0, r4
 8008dbe:	f7fd fecc 	bl	8006b5a <__any_on>
 8008dc2:	4681      	mov	r9, r0
 8008dc4:	117a      	asrs	r2, r7, #5
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008dcc:	f007 071f 	and.w	r7, r7, #31
 8008dd0:	40bb      	lsls	r3, r7
 8008dd2:	4213      	tst	r3, r2
 8008dd4:	4629      	mov	r1, r5
 8008dd6:	4620      	mov	r0, r4
 8008dd8:	bf18      	it	ne
 8008dda:	f049 0902 	orrne.w	r9, r9, #2
 8008dde:	f7ff fe21 	bl	8008a24 <rshift>
 8008de2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008de6:	1b76      	subs	r6, r6, r5
 8008de8:	2502      	movs	r5, #2
 8008dea:	f1b9 0f00 	cmp.w	r9, #0
 8008dee:	d047      	beq.n	8008e80 <__gethex+0x38c>
 8008df0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008df4:	2b02      	cmp	r3, #2
 8008df6:	d015      	beq.n	8008e24 <__gethex+0x330>
 8008df8:	2b03      	cmp	r3, #3
 8008dfa:	d017      	beq.n	8008e2c <__gethex+0x338>
 8008dfc:	2b01      	cmp	r3, #1
 8008dfe:	d109      	bne.n	8008e14 <__gethex+0x320>
 8008e00:	f019 0f02 	tst.w	r9, #2
 8008e04:	d006      	beq.n	8008e14 <__gethex+0x320>
 8008e06:	f8da 3000 	ldr.w	r3, [sl]
 8008e0a:	ea49 0903 	orr.w	r9, r9, r3
 8008e0e:	f019 0f01 	tst.w	r9, #1
 8008e12:	d10e      	bne.n	8008e32 <__gethex+0x33e>
 8008e14:	f045 0510 	orr.w	r5, r5, #16
 8008e18:	e032      	b.n	8008e80 <__gethex+0x38c>
 8008e1a:	f04f 0901 	mov.w	r9, #1
 8008e1e:	e7d1      	b.n	8008dc4 <__gethex+0x2d0>
 8008e20:	2501      	movs	r5, #1
 8008e22:	e7e2      	b.n	8008dea <__gethex+0x2f6>
 8008e24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e26:	f1c3 0301 	rsb	r3, r3, #1
 8008e2a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008e2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d0f0      	beq.n	8008e14 <__gethex+0x320>
 8008e32:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008e36:	f104 0314 	add.w	r3, r4, #20
 8008e3a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008e3e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008e42:	f04f 0c00 	mov.w	ip, #0
 8008e46:	4618      	mov	r0, r3
 8008e48:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e4c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008e50:	d01b      	beq.n	8008e8a <__gethex+0x396>
 8008e52:	3201      	adds	r2, #1
 8008e54:	6002      	str	r2, [r0, #0]
 8008e56:	2d02      	cmp	r5, #2
 8008e58:	f104 0314 	add.w	r3, r4, #20
 8008e5c:	d13c      	bne.n	8008ed8 <__gethex+0x3e4>
 8008e5e:	f8d8 2000 	ldr.w	r2, [r8]
 8008e62:	3a01      	subs	r2, #1
 8008e64:	42b2      	cmp	r2, r6
 8008e66:	d109      	bne.n	8008e7c <__gethex+0x388>
 8008e68:	1171      	asrs	r1, r6, #5
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008e70:	f006 061f 	and.w	r6, r6, #31
 8008e74:	fa02 f606 	lsl.w	r6, r2, r6
 8008e78:	421e      	tst	r6, r3
 8008e7a:	d13a      	bne.n	8008ef2 <__gethex+0x3fe>
 8008e7c:	f045 0520 	orr.w	r5, r5, #32
 8008e80:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e82:	601c      	str	r4, [r3, #0]
 8008e84:	9b02      	ldr	r3, [sp, #8]
 8008e86:	601f      	str	r7, [r3, #0]
 8008e88:	e6b0      	b.n	8008bec <__gethex+0xf8>
 8008e8a:	4299      	cmp	r1, r3
 8008e8c:	f843 cc04 	str.w	ip, [r3, #-4]
 8008e90:	d8d9      	bhi.n	8008e46 <__gethex+0x352>
 8008e92:	68a3      	ldr	r3, [r4, #8]
 8008e94:	459b      	cmp	fp, r3
 8008e96:	db17      	blt.n	8008ec8 <__gethex+0x3d4>
 8008e98:	6861      	ldr	r1, [r4, #4]
 8008e9a:	9801      	ldr	r0, [sp, #4]
 8008e9c:	3101      	adds	r1, #1
 8008e9e:	f7fd f9cb 	bl	8006238 <_Balloc>
 8008ea2:	4681      	mov	r9, r0
 8008ea4:	b918      	cbnz	r0, 8008eae <__gethex+0x3ba>
 8008ea6:	4b1a      	ldr	r3, [pc, #104]	@ (8008f10 <__gethex+0x41c>)
 8008ea8:	4602      	mov	r2, r0
 8008eaa:	2184      	movs	r1, #132	@ 0x84
 8008eac:	e6c5      	b.n	8008c3a <__gethex+0x146>
 8008eae:	6922      	ldr	r2, [r4, #16]
 8008eb0:	3202      	adds	r2, #2
 8008eb2:	f104 010c 	add.w	r1, r4, #12
 8008eb6:	0092      	lsls	r2, r2, #2
 8008eb8:	300c      	adds	r0, #12
 8008eba:	f7ff fd6b 	bl	8008994 <memcpy>
 8008ebe:	4621      	mov	r1, r4
 8008ec0:	9801      	ldr	r0, [sp, #4]
 8008ec2:	f7fd f9f9 	bl	80062b8 <_Bfree>
 8008ec6:	464c      	mov	r4, r9
 8008ec8:	6923      	ldr	r3, [r4, #16]
 8008eca:	1c5a      	adds	r2, r3, #1
 8008ecc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ed0:	6122      	str	r2, [r4, #16]
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	615a      	str	r2, [r3, #20]
 8008ed6:	e7be      	b.n	8008e56 <__gethex+0x362>
 8008ed8:	6922      	ldr	r2, [r4, #16]
 8008eda:	455a      	cmp	r2, fp
 8008edc:	dd0b      	ble.n	8008ef6 <__gethex+0x402>
 8008ede:	2101      	movs	r1, #1
 8008ee0:	4620      	mov	r0, r4
 8008ee2:	f7ff fd9f 	bl	8008a24 <rshift>
 8008ee6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008eea:	3701      	adds	r7, #1
 8008eec:	42bb      	cmp	r3, r7
 8008eee:	f6ff aee0 	blt.w	8008cb2 <__gethex+0x1be>
 8008ef2:	2501      	movs	r5, #1
 8008ef4:	e7c2      	b.n	8008e7c <__gethex+0x388>
 8008ef6:	f016 061f 	ands.w	r6, r6, #31
 8008efa:	d0fa      	beq.n	8008ef2 <__gethex+0x3fe>
 8008efc:	4453      	add	r3, sl
 8008efe:	f1c6 0620 	rsb	r6, r6, #32
 8008f02:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008f06:	f7fd fa89 	bl	800641c <__hi0bits>
 8008f0a:	42b0      	cmp	r0, r6
 8008f0c:	dbe7      	blt.n	8008ede <__gethex+0x3ea>
 8008f0e:	e7f0      	b.n	8008ef2 <__gethex+0x3fe>
 8008f10:	0800945b 	.word	0x0800945b

08008f14 <L_shift>:
 8008f14:	f1c2 0208 	rsb	r2, r2, #8
 8008f18:	0092      	lsls	r2, r2, #2
 8008f1a:	b570      	push	{r4, r5, r6, lr}
 8008f1c:	f1c2 0620 	rsb	r6, r2, #32
 8008f20:	6843      	ldr	r3, [r0, #4]
 8008f22:	6804      	ldr	r4, [r0, #0]
 8008f24:	fa03 f506 	lsl.w	r5, r3, r6
 8008f28:	432c      	orrs	r4, r5
 8008f2a:	40d3      	lsrs	r3, r2
 8008f2c:	6004      	str	r4, [r0, #0]
 8008f2e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008f32:	4288      	cmp	r0, r1
 8008f34:	d3f4      	bcc.n	8008f20 <L_shift+0xc>
 8008f36:	bd70      	pop	{r4, r5, r6, pc}

08008f38 <__match>:
 8008f38:	b530      	push	{r4, r5, lr}
 8008f3a:	6803      	ldr	r3, [r0, #0]
 8008f3c:	3301      	adds	r3, #1
 8008f3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f42:	b914      	cbnz	r4, 8008f4a <__match+0x12>
 8008f44:	6003      	str	r3, [r0, #0]
 8008f46:	2001      	movs	r0, #1
 8008f48:	bd30      	pop	{r4, r5, pc}
 8008f4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f4e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008f52:	2d19      	cmp	r5, #25
 8008f54:	bf98      	it	ls
 8008f56:	3220      	addls	r2, #32
 8008f58:	42a2      	cmp	r2, r4
 8008f5a:	d0f0      	beq.n	8008f3e <__match+0x6>
 8008f5c:	2000      	movs	r0, #0
 8008f5e:	e7f3      	b.n	8008f48 <__match+0x10>

08008f60 <__hexnan>:
 8008f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f64:	680b      	ldr	r3, [r1, #0]
 8008f66:	6801      	ldr	r1, [r0, #0]
 8008f68:	115e      	asrs	r6, r3, #5
 8008f6a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008f6e:	f013 031f 	ands.w	r3, r3, #31
 8008f72:	b087      	sub	sp, #28
 8008f74:	bf18      	it	ne
 8008f76:	3604      	addne	r6, #4
 8008f78:	2500      	movs	r5, #0
 8008f7a:	1f37      	subs	r7, r6, #4
 8008f7c:	4682      	mov	sl, r0
 8008f7e:	4690      	mov	r8, r2
 8008f80:	9301      	str	r3, [sp, #4]
 8008f82:	f846 5c04 	str.w	r5, [r6, #-4]
 8008f86:	46b9      	mov	r9, r7
 8008f88:	463c      	mov	r4, r7
 8008f8a:	9502      	str	r5, [sp, #8]
 8008f8c:	46ab      	mov	fp, r5
 8008f8e:	784a      	ldrb	r2, [r1, #1]
 8008f90:	1c4b      	adds	r3, r1, #1
 8008f92:	9303      	str	r3, [sp, #12]
 8008f94:	b342      	cbz	r2, 8008fe8 <__hexnan+0x88>
 8008f96:	4610      	mov	r0, r2
 8008f98:	9105      	str	r1, [sp, #20]
 8008f9a:	9204      	str	r2, [sp, #16]
 8008f9c:	f7ff fd94 	bl	8008ac8 <__hexdig_fun>
 8008fa0:	2800      	cmp	r0, #0
 8008fa2:	d151      	bne.n	8009048 <__hexnan+0xe8>
 8008fa4:	9a04      	ldr	r2, [sp, #16]
 8008fa6:	9905      	ldr	r1, [sp, #20]
 8008fa8:	2a20      	cmp	r2, #32
 8008faa:	d818      	bhi.n	8008fde <__hexnan+0x7e>
 8008fac:	9b02      	ldr	r3, [sp, #8]
 8008fae:	459b      	cmp	fp, r3
 8008fb0:	dd13      	ble.n	8008fda <__hexnan+0x7a>
 8008fb2:	454c      	cmp	r4, r9
 8008fb4:	d206      	bcs.n	8008fc4 <__hexnan+0x64>
 8008fb6:	2d07      	cmp	r5, #7
 8008fb8:	dc04      	bgt.n	8008fc4 <__hexnan+0x64>
 8008fba:	462a      	mov	r2, r5
 8008fbc:	4649      	mov	r1, r9
 8008fbe:	4620      	mov	r0, r4
 8008fc0:	f7ff ffa8 	bl	8008f14 <L_shift>
 8008fc4:	4544      	cmp	r4, r8
 8008fc6:	d952      	bls.n	800906e <__hexnan+0x10e>
 8008fc8:	2300      	movs	r3, #0
 8008fca:	f1a4 0904 	sub.w	r9, r4, #4
 8008fce:	f844 3c04 	str.w	r3, [r4, #-4]
 8008fd2:	f8cd b008 	str.w	fp, [sp, #8]
 8008fd6:	464c      	mov	r4, r9
 8008fd8:	461d      	mov	r5, r3
 8008fda:	9903      	ldr	r1, [sp, #12]
 8008fdc:	e7d7      	b.n	8008f8e <__hexnan+0x2e>
 8008fde:	2a29      	cmp	r2, #41	@ 0x29
 8008fe0:	d157      	bne.n	8009092 <__hexnan+0x132>
 8008fe2:	3102      	adds	r1, #2
 8008fe4:	f8ca 1000 	str.w	r1, [sl]
 8008fe8:	f1bb 0f00 	cmp.w	fp, #0
 8008fec:	d051      	beq.n	8009092 <__hexnan+0x132>
 8008fee:	454c      	cmp	r4, r9
 8008ff0:	d206      	bcs.n	8009000 <__hexnan+0xa0>
 8008ff2:	2d07      	cmp	r5, #7
 8008ff4:	dc04      	bgt.n	8009000 <__hexnan+0xa0>
 8008ff6:	462a      	mov	r2, r5
 8008ff8:	4649      	mov	r1, r9
 8008ffa:	4620      	mov	r0, r4
 8008ffc:	f7ff ff8a 	bl	8008f14 <L_shift>
 8009000:	4544      	cmp	r4, r8
 8009002:	d936      	bls.n	8009072 <__hexnan+0x112>
 8009004:	f1a8 0204 	sub.w	r2, r8, #4
 8009008:	4623      	mov	r3, r4
 800900a:	f853 1b04 	ldr.w	r1, [r3], #4
 800900e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009012:	429f      	cmp	r7, r3
 8009014:	d2f9      	bcs.n	800900a <__hexnan+0xaa>
 8009016:	1b3b      	subs	r3, r7, r4
 8009018:	f023 0303 	bic.w	r3, r3, #3
 800901c:	3304      	adds	r3, #4
 800901e:	3401      	adds	r4, #1
 8009020:	3e03      	subs	r6, #3
 8009022:	42b4      	cmp	r4, r6
 8009024:	bf88      	it	hi
 8009026:	2304      	movhi	r3, #4
 8009028:	4443      	add	r3, r8
 800902a:	2200      	movs	r2, #0
 800902c:	f843 2b04 	str.w	r2, [r3], #4
 8009030:	429f      	cmp	r7, r3
 8009032:	d2fb      	bcs.n	800902c <__hexnan+0xcc>
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	b91b      	cbnz	r3, 8009040 <__hexnan+0xe0>
 8009038:	4547      	cmp	r7, r8
 800903a:	d128      	bne.n	800908e <__hexnan+0x12e>
 800903c:	2301      	movs	r3, #1
 800903e:	603b      	str	r3, [r7, #0]
 8009040:	2005      	movs	r0, #5
 8009042:	b007      	add	sp, #28
 8009044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009048:	3501      	adds	r5, #1
 800904a:	2d08      	cmp	r5, #8
 800904c:	f10b 0b01 	add.w	fp, fp, #1
 8009050:	dd06      	ble.n	8009060 <__hexnan+0x100>
 8009052:	4544      	cmp	r4, r8
 8009054:	d9c1      	bls.n	8008fda <__hexnan+0x7a>
 8009056:	2300      	movs	r3, #0
 8009058:	f844 3c04 	str.w	r3, [r4, #-4]
 800905c:	2501      	movs	r5, #1
 800905e:	3c04      	subs	r4, #4
 8009060:	6822      	ldr	r2, [r4, #0]
 8009062:	f000 000f 	and.w	r0, r0, #15
 8009066:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800906a:	6020      	str	r0, [r4, #0]
 800906c:	e7b5      	b.n	8008fda <__hexnan+0x7a>
 800906e:	2508      	movs	r5, #8
 8009070:	e7b3      	b.n	8008fda <__hexnan+0x7a>
 8009072:	9b01      	ldr	r3, [sp, #4]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d0dd      	beq.n	8009034 <__hexnan+0xd4>
 8009078:	f1c3 0320 	rsb	r3, r3, #32
 800907c:	f04f 32ff 	mov.w	r2, #4294967295
 8009080:	40da      	lsrs	r2, r3
 8009082:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009086:	4013      	ands	r3, r2
 8009088:	f846 3c04 	str.w	r3, [r6, #-4]
 800908c:	e7d2      	b.n	8009034 <__hexnan+0xd4>
 800908e:	3f04      	subs	r7, #4
 8009090:	e7d0      	b.n	8009034 <__hexnan+0xd4>
 8009092:	2004      	movs	r0, #4
 8009094:	e7d5      	b.n	8009042 <__hexnan+0xe2>

08009096 <__ascii_mbtowc>:
 8009096:	b082      	sub	sp, #8
 8009098:	b901      	cbnz	r1, 800909c <__ascii_mbtowc+0x6>
 800909a:	a901      	add	r1, sp, #4
 800909c:	b142      	cbz	r2, 80090b0 <__ascii_mbtowc+0x1a>
 800909e:	b14b      	cbz	r3, 80090b4 <__ascii_mbtowc+0x1e>
 80090a0:	7813      	ldrb	r3, [r2, #0]
 80090a2:	600b      	str	r3, [r1, #0]
 80090a4:	7812      	ldrb	r2, [r2, #0]
 80090a6:	1e10      	subs	r0, r2, #0
 80090a8:	bf18      	it	ne
 80090aa:	2001      	movne	r0, #1
 80090ac:	b002      	add	sp, #8
 80090ae:	4770      	bx	lr
 80090b0:	4610      	mov	r0, r2
 80090b2:	e7fb      	b.n	80090ac <__ascii_mbtowc+0x16>
 80090b4:	f06f 0001 	mvn.w	r0, #1
 80090b8:	e7f8      	b.n	80090ac <__ascii_mbtowc+0x16>

080090ba <_realloc_r>:
 80090ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090be:	4680      	mov	r8, r0
 80090c0:	4615      	mov	r5, r2
 80090c2:	460c      	mov	r4, r1
 80090c4:	b921      	cbnz	r1, 80090d0 <_realloc_r+0x16>
 80090c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80090ca:	4611      	mov	r1, r2
 80090cc:	f7fd b828 	b.w	8006120 <_malloc_r>
 80090d0:	b92a      	cbnz	r2, 80090de <_realloc_r+0x24>
 80090d2:	f7fc ffb1 	bl	8006038 <_free_r>
 80090d6:	2400      	movs	r4, #0
 80090d8:	4620      	mov	r0, r4
 80090da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090de:	f000 f8b2 	bl	8009246 <_malloc_usable_size_r>
 80090e2:	4285      	cmp	r5, r0
 80090e4:	4606      	mov	r6, r0
 80090e6:	d802      	bhi.n	80090ee <_realloc_r+0x34>
 80090e8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80090ec:	d8f4      	bhi.n	80090d8 <_realloc_r+0x1e>
 80090ee:	4629      	mov	r1, r5
 80090f0:	4640      	mov	r0, r8
 80090f2:	f7fd f815 	bl	8006120 <_malloc_r>
 80090f6:	4607      	mov	r7, r0
 80090f8:	2800      	cmp	r0, #0
 80090fa:	d0ec      	beq.n	80090d6 <_realloc_r+0x1c>
 80090fc:	42b5      	cmp	r5, r6
 80090fe:	462a      	mov	r2, r5
 8009100:	4621      	mov	r1, r4
 8009102:	bf28      	it	cs
 8009104:	4632      	movcs	r2, r6
 8009106:	f7ff fc45 	bl	8008994 <memcpy>
 800910a:	4621      	mov	r1, r4
 800910c:	4640      	mov	r0, r8
 800910e:	f7fc ff93 	bl	8006038 <_free_r>
 8009112:	463c      	mov	r4, r7
 8009114:	e7e0      	b.n	80090d8 <_realloc_r+0x1e>
	...

08009118 <_strtoul_l.constprop.0>:
 8009118:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800911c:	4e34      	ldr	r6, [pc, #208]	@ (80091f0 <_strtoul_l.constprop.0+0xd8>)
 800911e:	4686      	mov	lr, r0
 8009120:	460d      	mov	r5, r1
 8009122:	4628      	mov	r0, r5
 8009124:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009128:	5d37      	ldrb	r7, [r6, r4]
 800912a:	f017 0708 	ands.w	r7, r7, #8
 800912e:	d1f8      	bne.n	8009122 <_strtoul_l.constprop.0+0xa>
 8009130:	2c2d      	cmp	r4, #45	@ 0x2d
 8009132:	d12f      	bne.n	8009194 <_strtoul_l.constprop.0+0x7c>
 8009134:	782c      	ldrb	r4, [r5, #0]
 8009136:	2701      	movs	r7, #1
 8009138:	1c85      	adds	r5, r0, #2
 800913a:	f033 0010 	bics.w	r0, r3, #16
 800913e:	d109      	bne.n	8009154 <_strtoul_l.constprop.0+0x3c>
 8009140:	2c30      	cmp	r4, #48	@ 0x30
 8009142:	d12c      	bne.n	800919e <_strtoul_l.constprop.0+0x86>
 8009144:	7828      	ldrb	r0, [r5, #0]
 8009146:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800914a:	2858      	cmp	r0, #88	@ 0x58
 800914c:	d127      	bne.n	800919e <_strtoul_l.constprop.0+0x86>
 800914e:	786c      	ldrb	r4, [r5, #1]
 8009150:	2310      	movs	r3, #16
 8009152:	3502      	adds	r5, #2
 8009154:	f04f 38ff 	mov.w	r8, #4294967295
 8009158:	2600      	movs	r6, #0
 800915a:	fbb8 f8f3 	udiv	r8, r8, r3
 800915e:	fb03 f908 	mul.w	r9, r3, r8
 8009162:	ea6f 0909 	mvn.w	r9, r9
 8009166:	4630      	mov	r0, r6
 8009168:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800916c:	f1bc 0f09 	cmp.w	ip, #9
 8009170:	d81c      	bhi.n	80091ac <_strtoul_l.constprop.0+0x94>
 8009172:	4664      	mov	r4, ip
 8009174:	42a3      	cmp	r3, r4
 8009176:	dd2a      	ble.n	80091ce <_strtoul_l.constprop.0+0xb6>
 8009178:	f1b6 3fff 	cmp.w	r6, #4294967295
 800917c:	d007      	beq.n	800918e <_strtoul_l.constprop.0+0x76>
 800917e:	4580      	cmp	r8, r0
 8009180:	d322      	bcc.n	80091c8 <_strtoul_l.constprop.0+0xb0>
 8009182:	d101      	bne.n	8009188 <_strtoul_l.constprop.0+0x70>
 8009184:	45a1      	cmp	r9, r4
 8009186:	db1f      	blt.n	80091c8 <_strtoul_l.constprop.0+0xb0>
 8009188:	fb00 4003 	mla	r0, r0, r3, r4
 800918c:	2601      	movs	r6, #1
 800918e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009192:	e7e9      	b.n	8009168 <_strtoul_l.constprop.0+0x50>
 8009194:	2c2b      	cmp	r4, #43	@ 0x2b
 8009196:	bf04      	itt	eq
 8009198:	782c      	ldrbeq	r4, [r5, #0]
 800919a:	1c85      	addeq	r5, r0, #2
 800919c:	e7cd      	b.n	800913a <_strtoul_l.constprop.0+0x22>
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d1d8      	bne.n	8009154 <_strtoul_l.constprop.0+0x3c>
 80091a2:	2c30      	cmp	r4, #48	@ 0x30
 80091a4:	bf0c      	ite	eq
 80091a6:	2308      	moveq	r3, #8
 80091a8:	230a      	movne	r3, #10
 80091aa:	e7d3      	b.n	8009154 <_strtoul_l.constprop.0+0x3c>
 80091ac:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80091b0:	f1bc 0f19 	cmp.w	ip, #25
 80091b4:	d801      	bhi.n	80091ba <_strtoul_l.constprop.0+0xa2>
 80091b6:	3c37      	subs	r4, #55	@ 0x37
 80091b8:	e7dc      	b.n	8009174 <_strtoul_l.constprop.0+0x5c>
 80091ba:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80091be:	f1bc 0f19 	cmp.w	ip, #25
 80091c2:	d804      	bhi.n	80091ce <_strtoul_l.constprop.0+0xb6>
 80091c4:	3c57      	subs	r4, #87	@ 0x57
 80091c6:	e7d5      	b.n	8009174 <_strtoul_l.constprop.0+0x5c>
 80091c8:	f04f 36ff 	mov.w	r6, #4294967295
 80091cc:	e7df      	b.n	800918e <_strtoul_l.constprop.0+0x76>
 80091ce:	1c73      	adds	r3, r6, #1
 80091d0:	d106      	bne.n	80091e0 <_strtoul_l.constprop.0+0xc8>
 80091d2:	2322      	movs	r3, #34	@ 0x22
 80091d4:	f8ce 3000 	str.w	r3, [lr]
 80091d8:	4630      	mov	r0, r6
 80091da:	b932      	cbnz	r2, 80091ea <_strtoul_l.constprop.0+0xd2>
 80091dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091e0:	b107      	cbz	r7, 80091e4 <_strtoul_l.constprop.0+0xcc>
 80091e2:	4240      	negs	r0, r0
 80091e4:	2a00      	cmp	r2, #0
 80091e6:	d0f9      	beq.n	80091dc <_strtoul_l.constprop.0+0xc4>
 80091e8:	b106      	cbz	r6, 80091ec <_strtoul_l.constprop.0+0xd4>
 80091ea:	1e69      	subs	r1, r5, #1
 80091ec:	6011      	str	r1, [r2, #0]
 80091ee:	e7f5      	b.n	80091dc <_strtoul_l.constprop.0+0xc4>
 80091f0:	08009621 	.word	0x08009621

080091f4 <_strtoul_r>:
 80091f4:	f7ff bf90 	b.w	8009118 <_strtoul_l.constprop.0>

080091f8 <__ascii_wctomb>:
 80091f8:	4603      	mov	r3, r0
 80091fa:	4608      	mov	r0, r1
 80091fc:	b141      	cbz	r1, 8009210 <__ascii_wctomb+0x18>
 80091fe:	2aff      	cmp	r2, #255	@ 0xff
 8009200:	d904      	bls.n	800920c <__ascii_wctomb+0x14>
 8009202:	228a      	movs	r2, #138	@ 0x8a
 8009204:	601a      	str	r2, [r3, #0]
 8009206:	f04f 30ff 	mov.w	r0, #4294967295
 800920a:	4770      	bx	lr
 800920c:	700a      	strb	r2, [r1, #0]
 800920e:	2001      	movs	r0, #1
 8009210:	4770      	bx	lr
	...

08009214 <fiprintf>:
 8009214:	b40e      	push	{r1, r2, r3}
 8009216:	b503      	push	{r0, r1, lr}
 8009218:	4601      	mov	r1, r0
 800921a:	ab03      	add	r3, sp, #12
 800921c:	4805      	ldr	r0, [pc, #20]	@ (8009234 <fiprintf+0x20>)
 800921e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009222:	6800      	ldr	r0, [r0, #0]
 8009224:	9301      	str	r3, [sp, #4]
 8009226:	f7fe fcbf 	bl	8007ba8 <_vfiprintf_r>
 800922a:	b002      	add	sp, #8
 800922c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009230:	b003      	add	sp, #12
 8009232:	4770      	bx	lr
 8009234:	20000018 	.word	0x20000018

08009238 <abort>:
 8009238:	b508      	push	{r3, lr}
 800923a:	2006      	movs	r0, #6
 800923c:	f000 f834 	bl	80092a8 <raise>
 8009240:	2001      	movs	r0, #1
 8009242:	f7f8 f974 	bl	800152e <_exit>

08009246 <_malloc_usable_size_r>:
 8009246:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800924a:	1f18      	subs	r0, r3, #4
 800924c:	2b00      	cmp	r3, #0
 800924e:	bfbc      	itt	lt
 8009250:	580b      	ldrlt	r3, [r1, r0]
 8009252:	18c0      	addlt	r0, r0, r3
 8009254:	4770      	bx	lr

08009256 <_raise_r>:
 8009256:	291f      	cmp	r1, #31
 8009258:	b538      	push	{r3, r4, r5, lr}
 800925a:	4605      	mov	r5, r0
 800925c:	460c      	mov	r4, r1
 800925e:	d904      	bls.n	800926a <_raise_r+0x14>
 8009260:	2316      	movs	r3, #22
 8009262:	6003      	str	r3, [r0, #0]
 8009264:	f04f 30ff 	mov.w	r0, #4294967295
 8009268:	bd38      	pop	{r3, r4, r5, pc}
 800926a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800926c:	b112      	cbz	r2, 8009274 <_raise_r+0x1e>
 800926e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009272:	b94b      	cbnz	r3, 8009288 <_raise_r+0x32>
 8009274:	4628      	mov	r0, r5
 8009276:	f000 f831 	bl	80092dc <_getpid_r>
 800927a:	4622      	mov	r2, r4
 800927c:	4601      	mov	r1, r0
 800927e:	4628      	mov	r0, r5
 8009280:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009284:	f000 b818 	b.w	80092b8 <_kill_r>
 8009288:	2b01      	cmp	r3, #1
 800928a:	d00a      	beq.n	80092a2 <_raise_r+0x4c>
 800928c:	1c59      	adds	r1, r3, #1
 800928e:	d103      	bne.n	8009298 <_raise_r+0x42>
 8009290:	2316      	movs	r3, #22
 8009292:	6003      	str	r3, [r0, #0]
 8009294:	2001      	movs	r0, #1
 8009296:	e7e7      	b.n	8009268 <_raise_r+0x12>
 8009298:	2100      	movs	r1, #0
 800929a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800929e:	4620      	mov	r0, r4
 80092a0:	4798      	blx	r3
 80092a2:	2000      	movs	r0, #0
 80092a4:	e7e0      	b.n	8009268 <_raise_r+0x12>
	...

080092a8 <raise>:
 80092a8:	4b02      	ldr	r3, [pc, #8]	@ (80092b4 <raise+0xc>)
 80092aa:	4601      	mov	r1, r0
 80092ac:	6818      	ldr	r0, [r3, #0]
 80092ae:	f7ff bfd2 	b.w	8009256 <_raise_r>
 80092b2:	bf00      	nop
 80092b4:	20000018 	.word	0x20000018

080092b8 <_kill_r>:
 80092b8:	b538      	push	{r3, r4, r5, lr}
 80092ba:	4d07      	ldr	r5, [pc, #28]	@ (80092d8 <_kill_r+0x20>)
 80092bc:	2300      	movs	r3, #0
 80092be:	4604      	mov	r4, r0
 80092c0:	4608      	mov	r0, r1
 80092c2:	4611      	mov	r1, r2
 80092c4:	602b      	str	r3, [r5, #0]
 80092c6:	f7f8 f922 	bl	800150e <_kill>
 80092ca:	1c43      	adds	r3, r0, #1
 80092cc:	d102      	bne.n	80092d4 <_kill_r+0x1c>
 80092ce:	682b      	ldr	r3, [r5, #0]
 80092d0:	b103      	cbz	r3, 80092d4 <_kill_r+0x1c>
 80092d2:	6023      	str	r3, [r4, #0]
 80092d4:	bd38      	pop	{r3, r4, r5, pc}
 80092d6:	bf00      	nop
 80092d8:	200003c0 	.word	0x200003c0

080092dc <_getpid_r>:
 80092dc:	f7f8 b90f 	b.w	80014fe <_getpid>

080092e0 <_lseek>:
 80092e0:	4b02      	ldr	r3, [pc, #8]	@ (80092ec <_lseek+0xc>)
 80092e2:	2258      	movs	r2, #88	@ 0x58
 80092e4:	601a      	str	r2, [r3, #0]
 80092e6:	f04f 30ff 	mov.w	r0, #4294967295
 80092ea:	4770      	bx	lr
 80092ec:	200003c0 	.word	0x200003c0

080092f0 <_init>:
 80092f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092f2:	bf00      	nop
 80092f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092f6:	bc08      	pop	{r3}
 80092f8:	469e      	mov	lr, r3
 80092fa:	4770      	bx	lr

080092fc <_fini>:
 80092fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092fe:	bf00      	nop
 8009300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009302:	bc08      	pop	{r3}
 8009304:	469e      	mov	lr, r3
 8009306:	4770      	bx	lr
