[2025-09-17 01:54:59] START suite=qualcomm_srv trace=srv600_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv600_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2620208 heartbeat IPC: 3.816 cumulative IPC: 3.816 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5055663 heartbeat IPC: 4.106 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5055663 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5055663 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13629297 heartbeat IPC: 1.166 cumulative IPC: 1.166 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 22354721 heartbeat IPC: 1.146 cumulative IPC: 1.156 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 31022270 heartbeat IPC: 1.154 cumulative IPC: 1.155 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 39620328 heartbeat IPC: 1.163 cumulative IPC: 1.157 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 48123323 heartbeat IPC: 1.176 cumulative IPC: 1.161 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 56655222 heartbeat IPC: 1.172 cumulative IPC: 1.163 (Simulation time: 00 hr 07 min 55 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv600_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000011 cycles: 65256611 heartbeat IPC: 1.163 cumulative IPC: 1.163 (Simulation time: 00 hr 09 min 01 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 73906606 heartbeat IPC: 1.156 cumulative IPC: 1.162 (Simulation time: 00 hr 10 min 10 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 82446062 heartbeat IPC: 1.171 cumulative IPC: 1.163 (Simulation time: 00 hr 11 min 18 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 85890395 cumulative IPC: 1.164 (Simulation time: 00 hr 12 min 27 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 85890395 cumulative IPC: 1.164 (Simulation time: 00 hr 12 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv600_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.164 instructions: 100000002 cycles: 85890395
CPU 0 Branch Prediction Accuracy: 92.55% MPKI: 13.4 Average ROB Occupancy at Mispredict: 29.08
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.129
BRANCH_INDIRECT: 0.366
BRANCH_CONDITIONAL: 11.49
BRANCH_DIRECT_CALL: 0.4725
BRANCH_INDIRECT_CALL: 0.5283
BRANCH_RETURN: 0.4135


====Backend Stall Breakdown====
ROB_STALL: 23527
LQ_STALL: 0
SQ_STALL: 351378


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 70.78261
REPLAY_LOAD: 21.88889
NON_REPLAY_LOAD: 7.185291

== Total ==
ADDR_TRANS: 1628
REPLAY_LOAD: 1773
NON_REPLAY_LOAD: 20126

== Counts ==
ADDR_TRANS: 23
REPLAY_LOAD: 81
NON_REPLAY_LOAD: 2801

cpu0->cpu0_STLB TOTAL        ACCESS:    2051014 HIT:    2037362 MISS:      13652 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2051014 HIT:    2037362 MISS:      13652 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 73.98 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9612389 HIT:    8650237 MISS:     962152 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7843286 HIT:    6963211 MISS:     880075 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     593047 HIT:     528603 MISS:      64444 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1153379 HIT:    1146158 MISS:       7221 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22677 HIT:      12265 MISS:      10412 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15112438 HIT:    7636507 MISS:    7475931 MSHR_MERGE:    1805210
cpu0->cpu0_L1I LOAD         ACCESS:   15112438 HIT:    7636507 MISS:    7475931 MSHR_MERGE:    1805210
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.55 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29708355 HIT:   25237615 MISS:    4470740 MSHR_MERGE:    1682442
cpu0->cpu0_L1D LOAD         ACCESS:   16528743 HIT:   13874637 MISS:    2654106 MSHR_MERGE:     481532
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13152142 HIT:   11358336 MISS:    1793806 MSHR_MERGE:    1200759
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27470 HIT:       4642 MISS:      22828 MSHR_MERGE:        151
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.59 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12419770 HIT:   10325573 MISS:    2094197 MSHR_MERGE:    1049979
cpu0->cpu0_ITLB LOAD         ACCESS:   12419770 HIT:   10325573 MISS:    2094197 MSHR_MERGE:    1049979
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.322 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28232522 HIT:   26882162 MISS:    1350360 MSHR_MERGE:     343564
cpu0->cpu0_DTLB LOAD         ACCESS:   28232522 HIT:   26882162 MISS:    1350360 MSHR_MERGE:     343564
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.653 cycles
cpu0->LLC TOTAL        ACCESS:    1075114 HIT:    1055217 MISS:      19897 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     880075 HIT:     865161 MISS:      14914 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      64444 HIT:      61835 MISS:       2609 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     120183 HIT:     120149 MISS:         34 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10412 HIT:       8072 MISS:       2340 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 103.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          5
  ROW_BUFFER_MISS:      19858
  AVG DBUS CONGESTED CYCLE: 3.088
Channel 0 WQ ROW_BUFFER_HIT:         27
  ROW_BUFFER_MISS:       1027
  FULL:          0
Channel 0 REFRESHES ISSUED:       7157

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       502496       573056        72656         1861
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           62         2458          780          160
  STLB miss resolved @ L2C                0         2139         3111         1095          135
  STLB miss resolved @ LLC                0          452         1554         2761          555
  STLB miss resolved @ MEM                0            0          670         1746         1018

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             178521        52032      1410742       122008           66
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1035          600            7
  STLB miss resolved @ L2C                0          933         7329         1266            0
  STLB miss resolved @ LLC                0          466         2662         2118           10
  STLB miss resolved @ MEM                0            0           54           78           39
[2025-09-17 02:07:26] END   suite=qualcomm_srv trace=srv600_ap (rc=0)
