// Seed: 1239135464
module module_0 #(
    parameter id_1 = 32'd26
) (
    _id_1,
    id_2
);
  input id_2;
  output _id_1;
  logic id_3;
  always @(posedge id_3 >> 1 or posedge id_3 or 1)
    if (id_1)
      id_1 <= id_2#(.id_1(id_1[id_1[1]] - 1'h0)) - id_3;
  assign id_1 = 1;
  logic id_4;
  logic id_5, id_6 = 1;
  logic id_7;
  logic id_8;
endmodule
