// -------------------------------------------------------------
// 
// File Name: sine_gen2\sine_gen\sine_3ph_tc.v
// Created: 2025-02-17 19:39:10
// 
// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: sine_3ph_tc
// Source Path: sine_3ph_tc
// Hierarchy Level: 1
// 
// Master clock enable input: clk_enable
// 
// enb         : identical to clk_enable
// enb_1_1000_0: 1000x slower than clk with last phase
// enb_1_1000_1: 1000x slower than clk with phase 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module sine_3ph_tc
          (clk,
           reset,
           clk_enable,
           enb,
           enb_1_1000_0,
           enb_1_1000_1);


  input   clk;
  input   reset;
  input   clk_enable;
  output  enb;
  output  enb_1_1000_0;
  output  enb_1_1000_1;


  reg [9:0] count1000;  // ufix10
  wire comp_0_tmp;
  wire phase_0_tmp;
  reg  phase_0;
  wire enb_1_1000_0_1;
  wire comp_1_tmp;
  wire phase_1_tmp;
  reg  phase_1;
  wire enb_1_1000_1_1;


  assign enb = clk_enable;

  // Count limited, Unsigned Counter
  //  initial value   = 1
  //  step value      = 1
  //  count to value  = 999
  always @(posedge clk)
    begin : counter_1000_process
      if (reset == 1'b1) begin
        count1000 <= 10'b0000000001;
      end
      else begin
        if (clk_enable) begin
          if (count1000 >= 10'b1111100111) begin
            count1000 <= 10'b0000000000;
          end
          else begin
            count1000 <= count1000 + 10'b0000000001;
          end
        end
      end
    end

  assign comp_0_tmp = count1000 == 10'b1111100111;

  assign phase_0_tmp = comp_0_tmp & clk_enable;

  always @(posedge clk)
    begin : phase_delay_process
      if (reset == 1'b1) begin
        phase_0 <= 1'b0;
      end
      else begin
        if (clk_enable) begin
          phase_0 <= phase_0_tmp;
        end
      end
    end

  assign enb_1_1000_0_1 = phase_0 & clk_enable;

  assign enb_1_1000_0 = enb_1_1000_0_1;

  assign comp_1_tmp = count1000 == 10'b0000000000;

  assign phase_1_tmp = comp_1_tmp & clk_enable;

  always @(posedge clk)
    begin : phase_delay_1_process
      if (reset == 1'b1) begin
        phase_1 <= 1'b1;
      end
      else begin
        if (clk_enable) begin
          phase_1 <= phase_1_tmp;
        end
      end
    end

  assign enb_1_1000_1_1 = phase_1 & clk_enable;

  assign enb_1_1000_1 = enb_1_1000_1_1;

endmodule  // sine_3ph_tc

