Archive Project report for vhdl2_uppgift_1b
Mon Dec 26 03:02:52 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Mon Dec 26 03:02:52 2016 ;
; Revision Name          ; vhdl2_uppgift_1b                      ;
; Top-level Entity Name  ; vhdl2_uppgift_1b                      ;
; Family                 ; Cyclone V                             ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Source control' contains:
    Info: Project source and settings files
    Info: Automatically detected source files
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info: Archive will store files relative to the closest common parent directory
Info (13213): Using common directory C:/Users/root/Documents/TEIS2016/Systemkurs_VHDL/Task1b/
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'C:/Users/root/Documents/TEIS2016/Systemkurs_VHDL/Task1b/vhdl2_uppgift_1b.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'vhdl2_uppgift_1b.archive.rpt'
Info (23030): Evaluation of Tcl script c:/altera_lite/16.0/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 818 megabytes
    Info: Processing ended: Mon Dec 26 03:02:52 2016
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:02


+-----------------------------------------------------------+
; Files Archived                                            ;
+-----------------------------------------------------------+
; File Name                                                 ;
+-----------------------------------------------------------+
; c:/altera_lite/16.0/quartus/bin64/assignment_defaults.qdf ;
; db/stp3_auto_stripped.stp                                 ;
; output_files/Chain8.cdf                                   ;
; output_files/stp3.stp                                     ;
; simulation/modelsim/vhdl2_uppgift_1b.vht                  ;
; vhdl2_uppgift_1b.csv                                      ;
; vhdl2_uppgift_1b.qpf                                      ;
; vhdl2_uppgift_1b.qsf                                      ;
; vhdl2_uppgift_1b.vhd                                      ;
+-----------------------------------------------------------+


