// Seed: 1807868885
module module_0 (
    input wor id_0,
    input wor id_1,
    input supply0 id_2,
    input supply0 id_3
);
  wire id_5, id_6, id_7, id_8, id_9;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output logic id_2
);
  reg id_4, id_5;
  initial $display(id_5, 1, 1);
  module_0(
      id_0, id_0, id_0, id_0
  );
  always id_2 <= id_5;
  wire id_6;
  wire id_7;
  integer id_8, id_9;
  tri  id_10 = 1 ** 1;
  wire id_11;
  reg  id_12;
  assign id_4 = id_12;
endmodule
