// Seed: 247652063
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply1 id_3,
    output wand id_4,
    input supply0 id_5,
    input tri id_6,
    input tri id_7,
    input tri1 id_8,
    output supply1 id_9,
    input wire id_10,
    input supply1 id_11,
    input tri id_12,
    output uwire id_13,
    input tri id_14
);
  logic id_16;
  assign module_1.id_2 = 0;
endmodule
module module_0 #(
    parameter id_10 = 32'd68,
    parameter id_5  = 32'd87,
    parameter id_9  = 32'd39
) (
    input supply1 id_0,
    output supply1 id_1,
    input wand id_2,
    output tri id_3,
    input wor id_4,
    output wor module_1,
    input tri id_6,
    input tri1 id_7,
    input tri0 id_8,
    output wand _id_9,
    output wire _id_10
    , id_12
);
  logic [id_5  -  (  id_10  ) : id_10] id_13[id_9 : 1];
  nand primCall (id_3, id_4, id_2, id_13, id_7, id_6, id_0);
  module_0 modCall_1 (
      id_1,
      id_4,
      id_7,
      id_1,
      id_3,
      id_4,
      id_6,
      id_4,
      id_7,
      id_1,
      id_7,
      id_0,
      id_4,
      id_1,
      id_8
  );
endmodule
