/** ==================================================================
 *  @file   debug_rom_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   DEBUG_ROM
 *
 *  @Filename:    debug_rom_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __DEBUG_ROM_CRED_H
#define __DEBUG_ROM_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance DEBUG_ROM_CPU1 of component DEBUG_ROM mapped in MONICA at address 0xE00FF000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component DEBUG_ROM
     *
     */

    /* 
     *  List of bundle arrays for component DEBUG_ROM
     *
     */

    /* 
     *  List of bundles for component DEBUG_ROM
     *
     */

    /* 
     * List of registers for component DEBUG_ROM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__NVIC
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__NVIC                                    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__DWT
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__DWT                                     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__FPB
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__FPB                                     0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__ITM
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__ITM                                     0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__TPIU
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__TPIU                                    0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__ETM
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__ETM                                     0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__ICEC
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__ICEC                                    0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__END_OF_TABLE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__END_OF_TABLE                            0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__MEMTYPE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__MEMTYPE                                 0xFCCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__PID4
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__PID4                                    0xFD0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__PID5
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__PID5                                    0xFD4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__PID6
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__PID6                                    0xFD8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__PID7
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__PID7                                    0xFDCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__PID0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__PID0                                    0xFE0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__PID1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__PID1                                    0xFE4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__PID2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__PID2                                    0xFE8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__PID3
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__PID3                                    0xFECul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__CID0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__CID0                                    0xFF0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__CID1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__CID1                                    0xFF4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__CID2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__CID2                                    0xFF8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__CID3
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__CID3                                    0xFFCul

    /* 
     * List of register bitfields for component DEBUG_ROM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__NVIC__NVIC   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__NVIC__NVIC                         BITFIELD(31, 0)
#define DEBUG_ROM__NVIC__NVIC__POS                    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__DWT__DWT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__DWT__DWT                           BITFIELD(31, 0)
#define DEBUG_ROM__DWT__DWT__POS                      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__FPB__FPB   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__FPB__FPB                           BITFIELD(31, 0)
#define DEBUG_ROM__FPB__FPB__POS                      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__ITM__ITM   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__ITM__ITM                           BITFIELD(31, 0)
#define DEBUG_ROM__ITM__ITM__POS                      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__TPIU__TPIU   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__TPIU__TPIU                         BITFIELD(31, 0)
#define DEBUG_ROM__TPIU__TPIU__POS                    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__ETM__ETM   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__ETM__ETM                           BITFIELD(31, 0)
#define DEBUG_ROM__ETM__ETM__POS                      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__ICEC__ICEC   
 *
 * @BRIEF        ICEC present - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__ICEC__ICEC                         BITFIELD(31, 0)
#define DEBUG_ROM__ICEC__ICEC__POS                    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__END_OF_TABLE__EOT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__END_OF_TABLE__EOT                  BITFIELD(31, 0)
#define DEBUG_ROM__END_OF_TABLE__EOT__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__MEMTYPE__MEMTYPE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__MEMTYPE__MEMTYPE                   BITFIELD(31, 0)
#define DEBUG_ROM__MEMTYPE__MEMTYPE__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__PID4__NEWBITFIELD1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__PID4__NEWBITFIELD1                 BITFIELD(31, 0)
#define DEBUG_ROM__PID4__NEWBITFIELD1__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__PID5__NEWBITFIELD1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__PID5__NEWBITFIELD1                 BITFIELD(31, 0)
#define DEBUG_ROM__PID5__NEWBITFIELD1__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__PID6__NEWBITFIELD1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__PID6__NEWBITFIELD1                 BITFIELD(31, 0)
#define DEBUG_ROM__PID6__NEWBITFIELD1__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__PID7__NEWBITFIELD1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__PID7__NEWBITFIELD1                 BITFIELD(31, 0)
#define DEBUG_ROM__PID7__NEWBITFIELD1__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__PID0__NEWBITFIELD1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__PID0__NEWBITFIELD1                 BITFIELD(31, 0)
#define DEBUG_ROM__PID0__NEWBITFIELD1__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__PID1__NEWBITFIELD1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__PID1__NEWBITFIELD1                 BITFIELD(31, 0)
#define DEBUG_ROM__PID1__NEWBITFIELD1__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__PID2__NEWBITFIELD1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__PID2__NEWBITFIELD1                 BITFIELD(31, 0)
#define DEBUG_ROM__PID2__NEWBITFIELD1__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__PID3__NEWBITFIELD1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__PID3__NEWBITFIELD1                 BITFIELD(31, 0)
#define DEBUG_ROM__PID3__NEWBITFIELD1__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__CID0__NEWBITFIELD1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__CID0__NEWBITFIELD1                 BITFIELD(31, 0)
#define DEBUG_ROM__CID0__NEWBITFIELD1__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__CID1__NEWBITFIELD1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__CID1__NEWBITFIELD1                 BITFIELD(31, 0)
#define DEBUG_ROM__CID1__NEWBITFIELD1__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__CID2__NEWBITFIELD1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__CID2__NEWBITFIELD1                 BITFIELD(31, 0)
#define DEBUG_ROM__CID2__NEWBITFIELD1__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DEBUG_ROM__CID3__NEWBITFIELD1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DEBUG_ROM__CID3__NEWBITFIELD1                 BITFIELD(31, 0)
#define DEBUG_ROM__CID3__NEWBITFIELD1__POS            0

    /* 
     * List of register bitfields values for component DEBUG_ROM
     *
     */

#ifdef __cplusplus
}
#endif
#endif                                                     /* __DEBUG_ROM_CRED_H 
                                                            */
