ModuleName main_test
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 552 ,Y1: 136 ,X2: 736 ,Y2: 136
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 144 ,Y1: 184 ,X2: 336 ,Y2: 184
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 112 ,Y1: 200 ,X2: 336 ,Y2: 200
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 80 ,Y1: 216 ,X2: 336 ,Y2: 216
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 168 ,X2: 336 ,Y2: 168
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 192 ,Y1: 152 ,X2: 336 ,Y2: 152
End
Branches
End
Wire Name: b6
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 216 ,Y1: 136 ,X2: 336 ,Y2: 136
End
Branches
End
End
Ports
Port Left: 216 Top: 136 ,Orientation: 0
Portname: Inpp ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 192 Top: 152 ,Orientation: 0
Portname: RW ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 168 Top: 168 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 80 Top: 216 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 144 Top: 184 ,Orientation: 0
Portname: RegistOne ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 112 Top: 200 ,Orientation: 0
Portname: RegistTwo ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 136 ,Orientation: 0
Portname: Piezo ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 360 Top: 128
Name: s0
LibraryName: (NoLibraryName)
IpName: rec_test
SymbolParameters
End
End
Texts
End
Links
End
