/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 360 224)
	(text "VGA_controller" (rect 5 0 93 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 139 24 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "50MHz_clk" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "50MHz_clk" (rect 21 27 87 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 15 19)(font "Intel Clear" (font_size 8)))
		(text "rst" (rect 21 43 36 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "key[3..0]" (rect 0 0 51 19)(font "Intel Clear" (font_size 8)))
		(text "key[3..0]" (rect 21 59 72 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "manual_colour_data[11..0]" (rect 0 0 159 19)(font "Intel Clear" (font_size 8)))
		(text "manual_colour_data[11..0]" (rect 21 75 180 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "MODE" (rect 0 0 36 19)(font "Intel Clear" (font_size 8)))
		(text "MODE" (rect 21 91 57 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 296 64)
		(output)
		(text "hsync" (rect 0 0 33 19)(font "Intel Clear" (font_size 8)))
		(text "hsync" (rect 242 59 275 78)(font "Intel Clear" (font_size 8)))
		(line (pt 296 64)(pt 280 64))
	)
	(port
		(pt 296 48)
		(output)
		(text "column[10..0]" (rect 0 0 81 19)(font "Intel Clear" (font_size 8)))
		(text "column[10..0]" (rect 194 43 275 62)(font "Intel Clear" (font_size 8)))
		(line (pt 296 48)(pt 280 48)(line_width 3))
	)
	(port
		(pt 296 80)
		(output)
		(text "vsync" (rect 0 0 33 19)(font "Intel Clear" (font_size 8)))
		(text "vsync" (rect 242 75 275 94)(font "Intel Clear" (font_size 8)))
		(line (pt 296 80)(pt 280 80))
	)
	(port
		(pt 296 32)
		(output)
		(text "row[10..0]" (rect 0 0 60 19)(font "Intel Clear" (font_size 8)))
		(text "row[10..0]" (rect 215 27 275 46)(font "Intel Clear" (font_size 8)))
		(line (pt 296 32)(pt 280 32)(line_width 3))
	)
	(port
		(pt 296 96)
		(output)
		(text "r[3..0]" (rect 0 0 35 19)(font "Intel Clear" (font_size 8)))
		(text "r[3..0]" (rect 240 91 275 110)(font "Intel Clear" (font_size 8)))
		(line (pt 296 96)(pt 280 96)(line_width 3))
	)
	(port
		(pt 296 112)
		(output)
		(text "g[3..0]" (rect 0 0 37 19)(font "Intel Clear" (font_size 8)))
		(text "g[3..0]" (rect 238 107 275 126)(font "Intel Clear" (font_size 8)))
		(line (pt 296 112)(pt 280 112)(line_width 3))
	)
	(port
		(pt 296 128)
		(output)
		(text "b[3..0]" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "b[3..0]" (rect 237 123 275 142)(font "Intel Clear" (font_size 8)))
		(line (pt 296 128)(pt 280 128)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 280 144))
	)
)
