module full
  (
   bit1,
   bit2,
   carry,
   sum,
   carry
   );
 
  input  bit1;
  input  bit2;
  input  carry;
  output sum;
  output carry;
 
  wire   w1;
  wire   w2;
  wire   w3;
       
  assign w1 = bit1 ^ bit2;
  assign w2 = w_WIRE_1 & carry;
  assign w3 = bit1 & bit2;
 
  assign sum   = w1 ^ carry;
  assign carry = w2 | w3;
endmodule