<stg><name>stream_out_data_l0</name>


<trans_list>

<trans id="60" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="skip_flag_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="skip_flag_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="72" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i72* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecMemCore([322 x i24]* %row_buffer_0_V, [322 x i24]* %row_buffer_1_V, [322 x i24]* %row_buffer_2_V, [322 x i24]* %row_buffer_3_V, [1 x i8]* @p_str49942, [13 x i8]* @p_str49978, [1 x i8]* @p_str49942, i32 -1, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %centerRowBufferIdx_V_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %centerRowBufferIdx_V)

]]></Node>
<StgValue><ssdm name="centerRowBufferIdx_V_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %outRowIdx_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %outRowIdx_V)

]]></Node>
<StgValue><ssdm name="outRowIdx_V_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %skip_flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %skip_flag)

]]></Node>
<StgValue><ssdm name="skip_flag_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %skip_flag_read, label %.loopexit, label %.preheader328.preheader

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip_flag_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader328.preheader:0  %row_sel0_V = add i2 %centerRowBufferIdx_V_1, -1

]]></Node>
<StgValue><ssdm name="row_sel0_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip_flag_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader328.preheader:1  %row_sel2_V = add i2 %centerRowBufferIdx_V_1, 1

]]></Node>
<StgValue><ssdm name="row_sel2_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip_flag_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="10">
<![CDATA[
.preheader328.preheader:2  %sext_ln1354 = sext i10 %outRowIdx_V_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1354"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip_flag_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader328.preheader:3  %ret_V = add i11 %sext_ln1354, -1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip_flag_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
.preheader328.preheader:4  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ret_V, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip_flag_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader328.preheader:5  %icmp_ln879 = icmp eq i10 %outRowIdx_V_read, 159

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip_flag_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.preheader328.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i10 [ 0, %.preheader328.preheader ], [ %add_ln45, %hls_label_21 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:1  %c_0 = phi i9 [ 0, %.preheader328.preheader ], [ %select_ln45, %hls_label_21 ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:2  %kc_0 = phi i2 [ 0, %.preheader328.preheader ], [ %kc, %hls_label_21 ]

]]></Node>
<StgValue><ssdm name="kc_0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %icmp_ln45 = icmp eq i10 %indvar_flatten, -64

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:4  %add_ln45 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln45, label %.loopexit.loopexit, label %hls_label_21

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_21:0  %c = add i9 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_21:2  %icmp_ln46 = icmp eq i2 %kc_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_21:3  %select_ln46 = select i1 %icmp_ln46, i2 0, i2 %kc_0

]]></Node>
<StgValue><ssdm name="select_ln46"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_21:4  %select_ln45 = select i1 %icmp_ln46, i9 %c, i9 %c_0

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_21:26  %kc = add i2 %select_ln46, 1

]]></Node>
<StgValue><ssdm name="kc"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="2">
<![CDATA[
hls_label_21:5  %zext_ln46 = zext i2 %select_ln46 to i9

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_21:8  %add_ln51 = add i9 %select_ln45, %zext_ln46

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="9">
<![CDATA[
hls_label_21:9  %zext_ln51 = zext i9 %add_ln51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:10  %row_buffer_0_V_addr = getelementptr [322 x i24]* %row_buffer_0_V, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="row_buffer_0_V_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="9">
<![CDATA[
hls_label_21:11  %data_0_V = load i24* %row_buffer_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="data_0_V"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:12  %row_buffer_1_V_addr = getelementptr [322 x i24]* %row_buffer_1_V, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="row_buffer_1_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="9">
<![CDATA[
hls_label_21:13  %data_1_V = load i24* %row_buffer_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="data_1_V"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:14  %row_buffer_2_V_addr = getelementptr [322 x i24]* %row_buffer_2_V, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="row_buffer_2_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="9">
<![CDATA[
hls_label_21:15  %data_2_V = load i24* %row_buffer_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="data_2_V"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:16  %row_buffer_3_V_addr = getelementptr [322 x i24]* %row_buffer_3_V, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="row_buffer_3_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="9">
<![CDATA[
hls_label_21:17  %data_3_V = load i24* %row_buffer_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="data_3_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="9">
<![CDATA[
hls_label_21:11  %data_0_V = load i24* %row_buffer_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="data_0_V"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="9">
<![CDATA[
hls_label_21:13  %data_1_V = load i24* %row_buffer_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="data_1_V"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="9">
<![CDATA[
hls_label_21:15  %data_2_V = load i24* %row_buffer_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="data_2_V"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="9">
<![CDATA[
hls_label_21:17  %data_3_V = load i24* %row_buffer_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="data_3_V"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="2">
<![CDATA[
hls_label_21:18  %data0_V = call i24 @_ssdm_op_Mux.ap_auto.4i24.i2(i24 %data_0_V, i24 %data_1_V, i24 %data_2_V, i24 %data_3_V, i2 %row_sel0_V)

]]></Node>
<StgValue><ssdm name="data0_V"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_21:19  %v2_V = select i1 %tmp_5, i24 0, i24 %data0_V

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="2">
<![CDATA[
hls_label_21:20  %data1_V = call i24 @_ssdm_op_Mux.ap_auto.4i24.i2(i24 %data_0_V, i24 %data_1_V, i24 %data_2_V, i24 %data_3_V, i2 %centerRowBufferIdx_V_1)

]]></Node>
<StgValue><ssdm name="data1_V"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="2">
<![CDATA[
hls_label_21:21  %data2_V = call i24 @_ssdm_op_Mux.ap_auto.4i24.i2(i24 %data_0_V, i24 %data_1_V, i24 %data_2_V, i24 %data_3_V, i2 %row_sel2_V)

]]></Node>
<StgValue><ssdm name="data2_V"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_21:22  %v1_V = select i1 %icmp_ln879, i24 0, i24 %data2_V

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_21:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 960, i64 960, i64 960)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_21:6  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50025)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_21:7  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln47"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="72" op_0_bw="72" op_1_bw="24" op_2_bw="24" op_3_bw="24">
<![CDATA[
hls_label_21:23  %p_Result_s = call i72 @_ssdm_op_BitConcatenate.i72.i24.i24.i24(i24 %v1_V, i24 %data1_V, i24 %v2_V)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="72" op_2_bw="72">
<![CDATA[
hls_label_21:24  call void @_ssdm_op_Write.ap_fifo.volatile.i72P(i72* %out_V_V, i72 %p_Result_s)

]]></Node>
<StgValue><ssdm name="write_ln68"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_21:25  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50025, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
hls_label_21:27  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip_flag_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln70"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
