{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702140294643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702140294643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 00:44:54 2023 " "Processing started: Sun Dec 10 00:44:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702140294643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702140294643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SUM_Led -c SUM_Led " "Command: quartus_map --read_settings_files=on --write_settings_files=off SUM_Led -c SUM_Led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702140294643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702140295121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702140295121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment_3/.v/sum.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment_3/.v/sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "../.v/sum.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/sum.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702140301250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702140301250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment_3/.v/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment_3/.v/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "../.v/led.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/led.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702140301253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702140301253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Led2 led2 SUM_Led.v(29) " "Verilog HDL Declaration information at SUM_Led.v(29): object \"Led2\" differs only in case from object \"led2\" in the same scope" {  } { { "../.v/SUM_Led.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/SUM_Led.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702140301255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment_3/.v/sum_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment_3/.v/sum_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUM_Led " "Found entity 1: SUM_Led" {  } { { "../.v/SUM_Led.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/SUM_Led.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702140301255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702140301255 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_t2ms sum.v(59) " "Verilog HDL Implicit Net warning at sum.v(59): created implicit net for \"add_t2ms\"" {  } { { "../.v/sum.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/sum.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702140301256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_t2ms sum.v(60) " "Verilog HDL Implicit Net warning at sum.v(60): created implicit net for \"end_t2ms\"" {  } { { "../.v/sum.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/sum.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702140301256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnt1 led.v(55) " "Verilog HDL Implicit Net warning at led.v(55): created implicit net for \"add_cnt1\"" {  } { { "../.v/led.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/led.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702140301256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_cnt1 led.v(56) " "Verilog HDL Implicit Net warning at led.v(56): created implicit net for \"end_cnt1\"" {  } { { "../.v/led.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/led.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702140301256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnt2 led.v(70) " "Verilog HDL Implicit Net warning at led.v(70): created implicit net for \"add_cnt2\"" {  } { { "../.v/led.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/led.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702140301256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_cnt2 led.v(71) " "Verilog HDL Implicit Net warning at led.v(71): created implicit net for \"end_cnt2\"" {  } { { "../.v/led.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/led.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702140301256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SUM_Led " "Elaborating entity \"SUM_Led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702140301304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:led1 " "Elaborating entity \"led\" for hierarchy \"led:led1\"" {  } { { "../.v/SUM_Led.v" "led1" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/SUM_Led.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702140301306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 led.v(51) " "Verilog HDL assignment warning at led.v(51): truncated value with size 32 to match size of target (26)" {  } { { "../.v/led.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/led.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702140301307 "|SUM_Led|led:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 led.v(66) " "Verilog HDL assignment warning at led.v(66): truncated value with size 32 to match size of target (6)" {  } { { "../.v/led.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/led.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702140301307 "|SUM_Led|led:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 6 led.v(85) " "Verilog HDL assignment warning at led.v(85): truncated value with size 26 to match size of target (6)" {  } { { "../.v/led.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/led.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702140301307 "|SUM_Led|led:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 6 led.v(88) " "Verilog HDL assignment warning at led.v(88): truncated value with size 26 to match size of target (6)" {  } { { "../.v/led.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/led.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702140301307 "|SUM_Led|led:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 6 led.v(89) " "Verilog HDL assignment warning at led.v(89): truncated value with size 26 to match size of target (6)" {  } { { "../.v/led.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/led.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702140301307 "|SUM_Led|led:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 6 led.v(90) " "Verilog HDL assignment warning at led.v(90): truncated value with size 26 to match size of target (6)" {  } { { "../.v/led.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/led.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702140301307 "|SUM_Led|led:led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum sum:sum1 " "Elaborating entity \"sum\" for hierarchy \"sum:sum1\"" {  } { { "../.v/SUM_Led.v" "sum1" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/SUM_Led.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702140301308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sum.v(55) " "Verilog HDL assignment warning at sum.v(55): truncated value with size 32 to match size of target (26)" {  } { { "../.v/sum.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/sum.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702140301309 "|SUM_Led|sum:sum1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sum.v(83) " "Verilog HDL assignment warning at sum.v(83): truncated value with size 32 to match size of target (4)" {  } { { "../.v/sum.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/sum.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702140301309 "|SUM_Led|sum:sum1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sum.v(84) " "Verilog HDL assignment warning at sum.v(84): truncated value with size 32 to match size of target (4)" {  } { { "../.v/sum.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/sum.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702140301309 "|SUM_Led|sum:sum1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sum.v(85) " "Verilog HDL assignment warning at sum.v(85): truncated value with size 32 to match size of target (4)" {  } { { "../.v/sum.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/sum.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702140301309 "|SUM_Led|sum:sum1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sum.v(86) " "Verilog HDL assignment warning at sum.v(86): truncated value with size 32 to match size of target (4)" {  } { { "../.v/sum.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/sum.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702140301310 "|SUM_Led|sum:sum1"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../.v/sum.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/sum.v" 66 -1 0 } } { "../.v/sum.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/sum.v" 97 -1 0 } } { "../.v/led.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/led.v" 77 -1 0 } } { "../.v/sum.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/sum.v" 82 -1 0 } } { "../.v/led.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/.v/led.v" 87 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702140301638 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702140301638 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702140301701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/quartus/output_files/SUM_Led.map.smsg " "Generated suppressed messages file D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_3/quartus/output_files/SUM_Led.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702140301955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702140302033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702140302033 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702140302072 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702140302072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Implemented 161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702140302072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702140302072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702140302094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 00:45:02 2023 " "Processing ended: Sun Dec 10 00:45:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702140302094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702140302094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702140302094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702140302094 ""}
