LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.all;
USE IEEE.std_logic_arith.all;
USE IEEE.std_logic_unsigned.all;
use IEEE.numeric_bit.all;
use IEEE.numeric_std.all;
--use IEEE.numeric_std.signed;


entity AAC2M2P1 is port (                 	
   CP: 	in std_logic; 	-- clock
   SR:  in std_logic;  -- Active low, synchronous reset
   P:    in std_logic_vector(3 downto 0);  -- Parallel input
   PE:   in std_logic;  -- Parallel Enable (Load)
   CEP: in std_logic;  -- Count enable parallel input
   CET:  in std_logic; -- Count enable trickle input
   Q:   inout std_logic_vector(3 downto 0);            			
    TC:  out std_logic  -- Terminal Count
);            		
end AAC2M2P1;

architecture arch_AA2C2M2P1 of AAC2M2P1 is
begin
	
	proc_count:process(CP,SR,PE,CET,CEP) 
	begin
		if (SR = '0') then Q <= "0000";
        	elsif (rising_edge(CP))then
			if(PE = '1') then Q <= P;
			elsif (CEP = '1' and CET = '1') then Q <= Q + 1;
			end if;
		end if;
	TC <= Q(3) and  Q(2) and Q(1) and Q(0) and CET;
	end process proc_count;

end arch_AA2C2M2P1;

