============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Mar 01 2019  04:01:04 am
  Module:                 rv32i_core
  Technology libraries:   fast_vdd1v0 1.0
                          slow_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                      
     Type      Instances  Area Area % 
--------------------------------------
sequential         43365 0.000    0.0 
inverter              61 0.000    0.0 
logic             247256 0.000    0.0 
physical_cells         0 0.000    0.0 
--------------------------------------
total             290682 0.000    0.0 

