{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680562984309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680562984315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 20:03:03 2023 " "Processing started: Mon Apr 03 20:03:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680562984315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680562984315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj-final -c proj-final " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj-final -c proj-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680562984315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1680562985670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj-final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj-final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proj-final " "Found entity 1: proj-final" {  } { { "proj-final.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/proj-final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562986042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680562986042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "reg4bits.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562986067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680562986067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod4x16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod4x16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod4x16 " "Found entity 1: decod4x16" {  } { { "decod4x16.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/decod4x16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562986099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680562986099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_decod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_decod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_decod " "Found entity 1: reg_decod" {  } { { "reg_decod.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562986112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680562986112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2bits-behavior " "Found design unit 1: cont2bits-behavior" {  } { { "cont2bits.vhd" "" { Text "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/cont2bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562988395 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2bits " "Found entity 1: cont2bits" {  } { { "cont2bits.vhd" "" { Text "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/cont2bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562988395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680562988395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod2x4 " "Found entity 1: decod2x4" {  } { { "decod2x4.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/decod2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562988414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680562988414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reguser4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reguser4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regUser4bits " "Found entity 1: regUser4bits" {  } { { "regUser4bits.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/regUser4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562988447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680562988447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont1bit-behavior " "Found design unit 1: cont1bit-behavior" {  } { { "cont1bit.vhd" "" { Text "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/cont1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562988472 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont1bit " "Found entity 1: cont1bit" {  } { { "cont1bit.vhd" "" { Text "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/cont1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562988472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680562988472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1bit-behavior " "Found design unit 1: reg1bit-behavior" {  } { { "reg1bit.vhd" "" { Text "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562988502 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1bit " "Found entity 1: reg1bit" {  } { { "reg1bit.vhd" "" { Text "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562988502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680562988502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod5x6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod5x6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod5x6 " "Found entity 1: decod5x6" {  } { { "decod5x6.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/decod5x6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562988521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680562988521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_decod_reguser.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_decod_reguser.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_decod_regUser " "Found entity 1: reg_decod_regUser" {  } { { "reg_decod_regUser.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562988530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680562988530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/comparador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562988571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680562988571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_todos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display_todos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display_todos " "Found entity 1: display_todos" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562988579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680562988579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_sincrono.bdf 1 1 " "Found 1 design units, including 1 entities, in source file btn_sincrono.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 btn_Sincrono " "Found entity 1: btn_Sincrono" {  } { { "btn_Sincrono.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/btn_Sincrono.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562988611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680562988611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/divisor_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562988635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680562988635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_todos " "Elaborating entity \"display_todos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680562988993 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.bdf 1 1 " "Using design file display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562989172 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680562989172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst " "Elaborating entity \"display\" for hierarchy \"display:inst\"" {  } { { "display_todos.bdf" "inst" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 96 448 544 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680562989179 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8x1.bdf 1 1 " "Using design file mux8x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/mux8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680562989232 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680562989232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 display:inst\|mux8x1:inst99 " "Elaborating entity \"mux8x1\" for hierarchy \"display:inst\|mux8x1:inst99\"" {  } { { "display.bdf" "inst99" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display.bdf" { { 128 512 608 352 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680562989234 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D1_g GND " "Pin \"D1_g\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 120 560 736 136 "D1_g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680562991082 "|display_todos|D1_g"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1_b VCC " "Pin \"D1_b\" is stuck at VCC" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 200 560 736 216 "D1_b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680562991082 "|display_todos|D1_b"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1_c VCC " "Pin \"D1_c\" is stuck at VCC" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 184 560 736 200 "D1_c" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680562991082 "|display_todos|D1_c"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2_b VCC " "Pin \"D2_b\" is stuck at VCC" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 200 1088 1264 216 "D2_b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680562991082 "|display_todos|D2_b"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2_c VCC " "Pin \"D2_c\" is stuck at VCC" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 184 1088 1264 200 "D2_c" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680562991082 "|display_todos|D2_c"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2_g GND " "Pin \"D2_g\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 120 1088 1264 136 "D2_g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680562991082 "|display_todos|D2_g"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3_c VCC " "Pin \"D3_c\" is stuck at VCC" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 376 560 736 392 "D3_c" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680562991082 "|display_todos|D3_c"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3_b VCC " "Pin \"D3_b\" is stuck at VCC" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 392 560 736 408 "D3_b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680562991082 "|display_todos|D3_b"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3_g GND " "Pin \"D3_g\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 312 560 736 328 "D3_g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680562991082 "|display_todos|D3_g"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4_b VCC " "Pin \"D4_b\" is stuck at VCC" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 392 1096 1272 408 "D4_b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680562991082 "|display_todos|D4_b"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4_c VCC " "Pin \"D4_c\" is stuck at VCC" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 376 1096 1272 392 "D4_c" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680562991082 "|display_todos|D4_c"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4_g GND " "Pin \"D4_g\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 312 1096 1272 328 "D4_g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680562991082 "|display_todos|D4_g"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1680562991082 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1680562993195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680562993195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1680562994382 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1680562994382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1680562994382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680562994624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 20:03:14 2023 " "Processing ended: Mon Apr 03 20:03:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680562994624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680562994624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680562994624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680562994624 ""}
