# my_code
my first verilog project  (verilog for sthv800)

coding for sthv800:Octal ±90 V, ±2 A, 3-level RTZ, high-speed ultrasound pulser
language:verilog

Function: able to set the delay and duty cycle of eight pulse transmission channels (use `define parameter)

功能：可以设置八个脉冲传输通道的延迟和占空比（使用 `define 参数）

ps: If you are a beginner of fpga like me, I hope the configuration code of this chip can help you better understand how to configure the verilog language and the actual application of phased array through the datasheet

ps:如果你和我一样是fpga的初学者，希望这个芯片的配置代码能够帮你更好的理解怎么通过datasheet配置verilog语言和相控阵实际应用
