# Exams/m2014 q4d
### Solution
```Verilog
module top_module (
    input clk,
    input in, 
    output reg out);
    
    always @(posedge clk) begin
         out <= out ^ in;
    end

endmodule
```
[code](./90.v)