#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Feb 10 09:37:18 2020
# Process ID: 232
# Current directory: C:/Users/carlo/Downloads/lab_3/project_3_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14060 C:\Users\carlo\Downloads\lab_3\project_3_3\project_3_3.xpr
# Log file: C:/Users/carlo/Downloads/lab_3/project_3_3/vivado.log
# Journal file: C:/Users/carlo/Downloads/lab_3/project_3_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/port3116/Desktop/lab_3/project_3_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 794.707 ; gain = 142.324
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Feb 10 09:39:19 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.runs/synth_1/runme.log
[Mon Feb 10 09:39:19 2020] Launched impl_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.runs/impl_1/runme.log
open_hw
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Feb 10 09:44:49 2020] Launched impl_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/carlo/Downloads/lab_3/project_3_3/.Xil/Vivado-232-DESKTOP-4INRPJ4/dcp/gcd_wrapper.xdc]
Finished Parsing XDC File [C:/Users/carlo/Downloads/lab_3/project_3_3/.Xil/Vivado-232-DESKTOP-4INRPJ4/dcp/gcd_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1038.363 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1038.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1126.422 ; gain = 297.805
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Feb 10 09:47:16 2020] Launched impl_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Mon Feb 10 09:54:08 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.runs/synth_1/runme.log
close_hw
launch_runs impl_1 -jobs 2
[Mon Feb 10 09:55:02 2020] Launched impl_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 10:01:42 2020...
