Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 16 14:33:16 2019
| Host         : DESKTOP-45TA9LH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file two_digits_counter_on_2_7segment_display_timing_summary_routed.rpt -pb two_digits_counter_on_2_7segment_display_timing_summary_routed.pb -rpx two_digits_counter_on_2_7segment_display_timing_summary_routed.rpx -warn_on_violation
| Design       : two_digits_counter_on_2_7segment_display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: U2/Q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.591        0.000                      0                   63        0.254        0.000                      0                   63        3.000        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clkin                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5MHz  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5MHz  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkin                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_5MHz      195.591        0.000                      0                   63        0.254        0.000                      0                   63       13.360        0.000                       0                    42  
  clkfbout_clk_5MHz                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkin
  To Clock:  clkin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5MHz
  To Clock:  clk_out1_clk_5MHz

Setup :            0  Failing Endpoints,  Worst Slack      195.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.591ns  (required time - arrival time)
  Source:                 U2/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.704ns (19.352%)  route 2.934ns (80.648%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.709    -0.831    U2/clk_out1
    SLICE_X3Y105         FDRE                                         r  U2/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  U2/count_reg[21]/Q
                         net (fo=2, routed)           1.167     0.792    U2/count_reg[21]
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     0.916 r  U2/count[0]_i_5/O
                         net (fo=2, routed)           0.841     1.757    U2/count[0]_i_5_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     1.881 r  U2/count[0]_i_1/O
                         net (fo=23, routed)          0.926     2.807    U2/count_done
    SLICE_X3Y102         FDRE                                         r  U2/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clkin (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.590   198.569    U2/clk_out1
    SLICE_X3Y102         FDRE                                         r  U2/count_reg[10]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.827    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429   198.398    U2/count_reg[10]
  -------------------------------------------------------------------
                         required time                        198.398    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                195.591    

Slack (MET) :             195.591ns  (required time - arrival time)
  Source:                 U2/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.704ns (19.352%)  route 2.934ns (80.648%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.709    -0.831    U2/clk_out1
    SLICE_X3Y105         FDRE                                         r  U2/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  U2/count_reg[21]/Q
                         net (fo=2, routed)           1.167     0.792    U2/count_reg[21]
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     0.916 r  U2/count[0]_i_5/O
                         net (fo=2, routed)           0.841     1.757    U2/count[0]_i_5_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     1.881 r  U2/count[0]_i_1/O
                         net (fo=23, routed)          0.926     2.807    U2/count_done
    SLICE_X3Y102         FDRE                                         r  U2/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clkin (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.590   198.569    U2/clk_out1
    SLICE_X3Y102         FDRE                                         r  U2/count_reg[11]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.827    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429   198.398    U2/count_reg[11]
  -------------------------------------------------------------------
                         required time                        198.398    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                195.591    

Slack (MET) :             195.591ns  (required time - arrival time)
  Source:                 U2/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.704ns (19.352%)  route 2.934ns (80.648%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.709    -0.831    U2/clk_out1
    SLICE_X3Y105         FDRE                                         r  U2/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  U2/count_reg[21]/Q
                         net (fo=2, routed)           1.167     0.792    U2/count_reg[21]
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     0.916 r  U2/count[0]_i_5/O
                         net (fo=2, routed)           0.841     1.757    U2/count[0]_i_5_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     1.881 r  U2/count[0]_i_1/O
                         net (fo=23, routed)          0.926     2.807    U2/count_done
    SLICE_X3Y102         FDRE                                         r  U2/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clkin (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.590   198.569    U2/clk_out1
    SLICE_X3Y102         FDRE                                         r  U2/count_reg[8]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.827    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429   198.398    U2/count_reg[8]
  -------------------------------------------------------------------
                         required time                        198.398    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                195.591    

Slack (MET) :             195.591ns  (required time - arrival time)
  Source:                 U2/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.704ns (19.352%)  route 2.934ns (80.648%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.709    -0.831    U2/clk_out1
    SLICE_X3Y105         FDRE                                         r  U2/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  U2/count_reg[21]/Q
                         net (fo=2, routed)           1.167     0.792    U2/count_reg[21]
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     0.916 r  U2/count[0]_i_5/O
                         net (fo=2, routed)           0.841     1.757    U2/count[0]_i_5_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     1.881 r  U2/count[0]_i_1/O
                         net (fo=23, routed)          0.926     2.807    U2/count_done
    SLICE_X3Y102         FDRE                                         r  U2/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clkin (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.590   198.569    U2/clk_out1
    SLICE_X3Y102         FDRE                                         r  U2/count_reg[9]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.827    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429   198.398    U2/count_reg[9]
  -------------------------------------------------------------------
                         required time                        198.398    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                195.591    

Slack (MET) :             195.738ns  (required time - arrival time)
  Source:                 U2/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.704ns (20.169%)  route 2.786ns (79.831%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.709    -0.831    U2/clk_out1
    SLICE_X3Y105         FDRE                                         r  U2/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  U2/count_reg[21]/Q
                         net (fo=2, routed)           1.167     0.792    U2/count_reg[21]
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     0.916 r  U2/count[0]_i_5/O
                         net (fo=2, routed)           0.841     1.757    U2/count[0]_i_5_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     1.881 r  U2/count[0]_i_1/O
                         net (fo=23, routed)          0.778     2.659    U2/count_done
    SLICE_X3Y103         FDRE                                         r  U2/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clkin (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.589   198.568    U2/clk_out1
    SLICE_X3Y103         FDRE                                         r  U2/count_reg[12]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    U2/count_reg[12]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                195.738    

Slack (MET) :             195.738ns  (required time - arrival time)
  Source:                 U2/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.704ns (20.169%)  route 2.786ns (79.831%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.709    -0.831    U2/clk_out1
    SLICE_X3Y105         FDRE                                         r  U2/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  U2/count_reg[21]/Q
                         net (fo=2, routed)           1.167     0.792    U2/count_reg[21]
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     0.916 r  U2/count[0]_i_5/O
                         net (fo=2, routed)           0.841     1.757    U2/count[0]_i_5_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     1.881 r  U2/count[0]_i_1/O
                         net (fo=23, routed)          0.778     2.659    U2/count_done
    SLICE_X3Y103         FDRE                                         r  U2/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clkin (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.589   198.568    U2/clk_out1
    SLICE_X3Y103         FDRE                                         r  U2/count_reg[13]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    U2/count_reg[13]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                195.738    

Slack (MET) :             195.738ns  (required time - arrival time)
  Source:                 U2/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.704ns (20.169%)  route 2.786ns (79.831%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.709    -0.831    U2/clk_out1
    SLICE_X3Y105         FDRE                                         r  U2/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  U2/count_reg[21]/Q
                         net (fo=2, routed)           1.167     0.792    U2/count_reg[21]
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     0.916 r  U2/count[0]_i_5/O
                         net (fo=2, routed)           0.841     1.757    U2/count[0]_i_5_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     1.881 r  U2/count[0]_i_1/O
                         net (fo=23, routed)          0.778     2.659    U2/count_done
    SLICE_X3Y103         FDRE                                         r  U2/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clkin (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.589   198.568    U2/clk_out1
    SLICE_X3Y103         FDRE                                         r  U2/count_reg[14]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    U2/count_reg[14]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                195.738    

Slack (MET) :             195.738ns  (required time - arrival time)
  Source:                 U2/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.704ns (20.169%)  route 2.786ns (79.831%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.709    -0.831    U2/clk_out1
    SLICE_X3Y105         FDRE                                         r  U2/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  U2/count_reg[21]/Q
                         net (fo=2, routed)           1.167     0.792    U2/count_reg[21]
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     0.916 r  U2/count[0]_i_5/O
                         net (fo=2, routed)           0.841     1.757    U2/count[0]_i_5_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     1.881 r  U2/count[0]_i_1/O
                         net (fo=23, routed)          0.778     2.659    U2/count_done
    SLICE_X3Y103         FDRE                                         r  U2/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clkin (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.589   198.568    U2/clk_out1
    SLICE_X3Y103         FDRE                                         r  U2/count_reg[15]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    U2/count_reg[15]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                195.738    

Slack (MET) :             195.766ns  (required time - arrival time)
  Source:                 U2/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.704ns (20.329%)  route 2.759ns (79.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.709    -0.831    U2/clk_out1
    SLICE_X3Y105         FDRE                                         r  U2/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  U2/count_reg[21]/Q
                         net (fo=2, routed)           1.167     0.792    U2/count_reg[21]
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     0.916 r  U2/count[0]_i_5/O
                         net (fo=2, routed)           0.841     1.757    U2/count[0]_i_5_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     1.881 r  U2/count[0]_i_1/O
                         net (fo=23, routed)          0.751     2.632    U2/count_done
    SLICE_X3Y100         FDRE                                         r  U2/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clkin (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.590   198.569    U2/clk_out1
    SLICE_X3Y100         FDRE                                         r  U2/count_reg[0]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.827    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.429   198.398    U2/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.398    
                         arrival time                          -2.632    
  -------------------------------------------------------------------
                         slack                                195.766    

Slack (MET) :             195.766ns  (required time - arrival time)
  Source:                 U2/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.704ns (20.329%)  route 2.759ns (79.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.709    -0.831    U2/clk_out1
    SLICE_X3Y105         FDRE                                         r  U2/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  U2/count_reg[21]/Q
                         net (fo=2, routed)           1.167     0.792    U2/count_reg[21]
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     0.916 r  U2/count[0]_i_5/O
                         net (fo=2, routed)           0.841     1.757    U2/count[0]_i_5_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     1.881 r  U2/count[0]_i_1/O
                         net (fo=23, routed)          0.751     2.632    U2/count_done
    SLICE_X3Y100         FDRE                                         r  U2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clkin (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          1.590   198.569    U2/clk_out1
    SLICE_X3Y100         FDRE                                         r  U2/count_reg[1]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.827    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.429   198.398    U2/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.398    
                         arrival time                          -2.632    
  -------------------------------------------------------------------
                         slack                                195.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U7/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U7/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.189ns (49.937%)  route 0.189ns (50.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.597    -0.567    U7/clk_out1
    SLICE_X5Y103         FDCE                                         r  U7/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U7/count_reg[12]/Q
                         net (fo=17, routed)          0.189    -0.237    U7/p_0_in[0]
    SLICE_X5Y102         LUT3 (Prop_lut3_I1_O)        0.048    -0.189 r  U7/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    U7/count[3]_i_1_n_0
    SLICE_X5Y102         FDCE                                         r  U7/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.868    -0.804    U7/clk_out1
    SLICE_X5Y102         FDCE                                         r  U7/count_reg[3]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X5Y102         FDCE (Hold_fdce_C_D)         0.107    -0.443    U7/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.599    -0.565    U2/clk_out1
    SLICE_X3Y100         FDRE                                         r  U2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  U2/count_reg[3]/Q
                         net (fo=2, routed)           0.117    -0.307    U2/count_reg[3]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.199 r  U2/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.199    U2/count_reg[0]_i_2_n_4
    SLICE_X3Y100         FDRE                                         r  U2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.872    -0.801    U2/clk_out1
    SLICE_X3Y100         FDRE                                         r  U2/count_reg[3]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.460    U2/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.598    -0.566    U2/clk_out1
    SLICE_X3Y104         FDRE                                         r  U2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  U2/count_reg[19]/Q
                         net (fo=2, routed)           0.117    -0.308    U2/count_reg[19]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  U2/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.200    U2/count_reg[16]_i_1_n_4
    SLICE_X3Y104         FDRE                                         r  U2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.871    -0.802    U2/clk_out1
    SLICE_X3Y104         FDRE                                         r  U2/count_reg[19]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    U2/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.599    -0.565    U2/clk_out1
    SLICE_X3Y102         FDRE                                         r  U2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  U2/count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.305    U2/count_reg[11]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  U2/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.197    U2/count_reg[8]_i_1_n_4
    SLICE_X3Y102         FDRE                                         r  U2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.872    -0.801    U2/clk_out1
    SLICE_X3Y102         FDRE                                         r  U2/count_reg[11]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.105    -0.460    U2/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.599    -0.565    U2/clk_out1
    SLICE_X3Y101         FDRE                                         r  U2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  U2/count_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.304    U2/count_reg[7]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.196 r  U2/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.196    U2/count_reg[4]_i_1_n_4
    SLICE_X3Y101         FDRE                                         r  U2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.872    -0.801    U2/clk_out1
    SLICE_X3Y101         FDRE                                         r  U2/count_reg[7]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105    -0.460    U2/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.598    -0.566    U2/clk_out1
    SLICE_X3Y103         FDRE                                         r  U2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  U2/count_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.305    U2/count_reg[15]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  U2/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.197    U2/count_reg[12]_i_1_n_4
    SLICE_X3Y103         FDRE                                         r  U2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.871    -0.802    U2/clk_out1
    SLICE_X3Y103         FDRE                                         r  U2/count_reg[15]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.105    -0.461    U2/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.599    -0.565    U2/clk_out1
    SLICE_X3Y102         FDRE                                         r  U2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  U2/count_reg[8]/Q
                         net (fo=2, routed)           0.114    -0.310    U2/count_reg[8]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.195 r  U2/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.195    U2/count_reg[8]_i_1_n_7
    SLICE_X3Y102         FDRE                                         r  U2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.872    -0.801    U2/clk_out1
    SLICE_X3Y102         FDRE                                         r  U2/count_reg[8]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.105    -0.460    U2/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U2/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.598    -0.566    U2/clk_out1
    SLICE_X3Y104         FDRE                                         r  U2/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  U2/count_reg[16]/Q
                         net (fo=2, routed)           0.116    -0.309    U2/count_reg[16]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.194 r  U2/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.194    U2/count_reg[16]_i_1_n_7
    SLICE_X3Y104         FDRE                                         r  U2/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.871    -0.802    U2/clk_out1
    SLICE_X3Y104         FDRE                                         r  U2/count_reg[16]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    U2/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U7/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U7/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.597    -0.567    U7/clk_out1
    SLICE_X5Y103         FDCE                                         r  U7/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U7/count_reg[12]/Q
                         net (fo=17, routed)          0.191    -0.235    U7/p_0_in[0]
    SLICE_X5Y103         LUT3 (Prop_lut3_I1_O)        0.042    -0.193 r  U7/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    U7/count[5]_i_1_n_0
    SLICE_X5Y103         FDCE                                         r  U7/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.867    -0.805    U7/clk_out1
    SLICE_X5Y103         FDCE                                         r  U7/count_reg[5]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X5Y103         FDCE (Hold_fdce_C_D)         0.107    -0.460    U7/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U7/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U7/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.537%)  route 0.189ns (50.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.597    -0.567    U7/clk_out1
    SLICE_X5Y103         FDCE                                         r  U7/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U7/count_reg[12]/Q
                         net (fo=17, routed)          0.189    -0.237    U7/p_0_in[0]
    SLICE_X5Y102         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  U7/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.192    U7/count[0]_i_1__0_n_0
    SLICE_X5Y102         FDCE                                         r  U7/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=40, routed)          0.868    -0.804    U7/clk_out1
    SLICE_X5Y102         FDCE                                         r  U7/count_reg[0]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X5Y102         FDCE (Hold_fdce_C_D)         0.091    -0.459    U7/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5MHz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y102     U2/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y100     U2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y102     U2/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y102     U2/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y103     U2/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y103     U2/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y103     U2/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y103     U2/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y104     U7/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y104     U7/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y103     U7/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y103     U7/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y104     U7/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y103     U7/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y104     U7/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y104     U7/count_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y103     U7/count_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y104     U7/count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     U2/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     U2/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     U2/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     U2/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     U2/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     U2/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     U2/count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     U2/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y104     U2/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y104     U2/count_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5MHz
  To Clock:  clkfbout_clk_5MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5MHz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



