Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Mar 28 10:40:59 2018
| Host         : Harish running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file reaction_timer_top_timing_summary_routed.rpt -rpx reaction_timer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : reaction_timer_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/divided_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/divided_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.926        0.000                      0                  287        0.176        0.000                      0                  287        4.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.926        0.000                      0                  287        0.176        0.000                      0                  287        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.952ns (20.765%)  route 3.633ns (79.235%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.554     5.075    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/Q
                         net (fo=2, routed)           0.950     6.481    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]
    SLICE_X50Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.794     7.399    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.523 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.452     7.975    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_6__0_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I4_O)        0.124     8.099 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.417     8.517    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.641 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=36, routed)          1.019     9.659    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X51Y64         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.437    14.778    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y64         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[32]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X51Y64         FDRE (Setup_fdre_C_R)       -0.429    14.586    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[32]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.952ns (20.765%)  route 3.633ns (79.235%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.554     5.075    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/Q
                         net (fo=2, routed)           0.950     6.481    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]
    SLICE_X50Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.794     7.399    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.523 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.452     7.975    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_6__0_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I4_O)        0.124     8.099 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.417     8.517    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.641 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=36, routed)          1.019     9.659    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X51Y64         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.437    14.778    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y64         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[33]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X51Y64         FDRE (Setup_fdre_C_R)       -0.429    14.586    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[33]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.952ns (20.765%)  route 3.633ns (79.235%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.554     5.075    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/Q
                         net (fo=2, routed)           0.950     6.481    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]
    SLICE_X50Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.794     7.399    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.523 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.452     7.975    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_6__0_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I4_O)        0.124     8.099 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.417     8.517    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.641 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=36, routed)          1.019     9.659    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X51Y64         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.437    14.778    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y64         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[34]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X51Y64         FDRE (Setup_fdre_C_R)       -0.429    14.586    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[34]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.828ns (18.379%)  route 3.677ns (81.621%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.625     5.146    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[27]/Q
                         net (fo=2, routed)           0.820     6.422    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[27]
    SLICE_X62Y58         LUT5 (Prop_lut5_I2_O)        0.124     6.546 r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     6.990    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_9_n_0
    SLICE_X62Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.114 f  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_4/O
                         net (fo=1, routed)           1.094     8.208    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.332 r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_1/O
                         net (fo=36, routed)          1.319     9.651    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_1_n_0
    SLICE_X63Y59         FDRE                                         r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.507    14.848    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[32]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429    14.656    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[32]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  5.005    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.828ns (18.379%)  route 3.677ns (81.621%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.625     5.146    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[27]/Q
                         net (fo=2, routed)           0.820     6.422    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[27]
    SLICE_X62Y58         LUT5 (Prop_lut5_I2_O)        0.124     6.546 r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     6.990    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_9_n_0
    SLICE_X62Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.114 f  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_4/O
                         net (fo=1, routed)           1.094     8.208    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.332 r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_1/O
                         net (fo=36, routed)          1.319     9.651    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_1_n_0
    SLICE_X63Y59         FDRE                                         r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.507    14.848    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[33]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429    14.656    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[33]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  5.005    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.828ns (18.379%)  route 3.677ns (81.621%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.625     5.146    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[27]/Q
                         net (fo=2, routed)           0.820     6.422    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[27]
    SLICE_X62Y58         LUT5 (Prop_lut5_I2_O)        0.124     6.546 r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     6.990    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_9_n_0
    SLICE_X62Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.114 f  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_4/O
                         net (fo=1, routed)           1.094     8.208    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.332 r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_1/O
                         net (fo=36, routed)          1.319     9.651    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_1_n_0
    SLICE_X63Y59         FDRE                                         r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.507    14.848    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[34]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429    14.656    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[34]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  5.005    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_led_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 1.006ns (22.258%)  route 3.514ns (77.742%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.560     5.081    DEBOUNCE_RESPONSE_BTN/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  DEBOUNCE_RESPONSE_BTN/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.673     6.272    DEBOUNCE_RESPONSE_BTN/shift_reg[5]
    SLICE_X52Y52         LUT4 (Prop_lut4_I2_O)        0.124     6.396 r  DEBOUNCE_RESPONSE_BTN/next_state[0]_i_5/O
                         net (fo=1, routed)           0.811     7.207    DEBOUNCE_RESPONSE_BTN/next_state[0]_i_5_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.331 r  DEBOUNCE_RESPONSE_BTN/next_state[0]_i_3/O
                         net (fo=1, routed)           0.591     7.923    REACTION_COUNTER/count_reg[32]_0
    SLICE_X52Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.047 r  REACTION_COUNTER/next_state[0]_i_2/O
                         net (fo=3, routed)           0.796     8.843    REACTION_COUNTER/next_state[0]_i_2_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I1_O)        0.116     8.959 r  REACTION_COUNTER/trigger_led_i_1/O
                         net (fo=1, routed)           0.642     9.601    trigger_led1_out
    SLICE_X54Y50         FDRE                                         r  trigger_led_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  trigger_led_reg/C
                         clock pessimism              0.258    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X54Y50         FDRE (Setup_fdre_C_CE)      -0.373    14.634    trigger_led_reg
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.952ns (21.412%)  route 3.494ns (78.588%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.554     5.075    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/Q
                         net (fo=2, routed)           0.950     6.481    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]
    SLICE_X50Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.794     7.399    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.523 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.452     7.975    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_6__0_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I4_O)        0.124     8.099 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.417     8.517    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.641 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=36, routed)          0.880     9.521    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X51Y63         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.437    14.778    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[28]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X51Y63         FDRE (Setup_fdre_C_R)       -0.429    14.611    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.952ns (21.412%)  route 3.494ns (78.588%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.554     5.075    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/Q
                         net (fo=2, routed)           0.950     6.481    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]
    SLICE_X50Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.794     7.399    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.523 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.452     7.975    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_6__0_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I4_O)        0.124     8.099 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.417     8.517    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.641 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=36, routed)          0.880     9.521    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X51Y63         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.437    14.778    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X51Y63         FDRE (Setup_fdre_C_R)       -0.429    14.611    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.952ns (21.412%)  route 3.494ns (78.588%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.554     5.075    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]/Q
                         net (fo=2, routed)           0.950     6.481    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[29]
    SLICE_X50Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.794     7.399    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_8__0_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.523 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.452     7.975    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_6__0_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I4_O)        0.124     8.099 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.417     8.517    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.641 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=36, routed)          0.880     9.521    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X51Y63         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.437    14.778    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[30]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X51Y63         FDRE (Setup_fdre_C_R)       -0.429    14.611    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  5.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.456%)  route 0.144ns (50.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.565     1.448    REACTION_COUNTER/CLK
    SLICE_X53Y40         FDRE                                         r  REACTION_COUNTER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  REACTION_COUNTER/count_reg[3]/Q
                         net (fo=2, routed)           0.144     1.733    counter_time[3]
    SLICE_X55Y40         FDRE                                         r  display_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  display_value_reg[3]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.072     1.557    display_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.456%)  route 0.144ns (50.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.565     1.448    REACTION_COUNTER/CLK
    SLICE_X53Y41         FDRE                                         r  REACTION_COUNTER/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  REACTION_COUNTER/count_reg[7]/Q
                         net (fo=2, routed)           0.144     1.733    counter_time[7]
    SLICE_X55Y41         FDRE                                         r  display_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  display_value_reg[7]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.072     1.557    display_value_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.672%)  route 0.143ns (50.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.565     1.448    REACTION_COUNTER/CLK
    SLICE_X53Y40         FDRE                                         r  REACTION_COUNTER/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  REACTION_COUNTER/count_reg[2]/Q
                         net (fo=2, routed)           0.143     1.732    counter_time[2]
    SLICE_X55Y40         FDRE                                         r  display_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  display_value_reg[2]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.070     1.555    display_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.672%)  route 0.143ns (50.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.565     1.448    REACTION_COUNTER/CLK
    SLICE_X53Y41         FDRE                                         r  REACTION_COUNTER/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  REACTION_COUNTER/count_reg[6]/Q
                         net (fo=2, routed)           0.143     1.732    counter_time[6]
    SLICE_X55Y41         FDRE                                         r  display_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  display_value_reg[6]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.070     1.555    display_value_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.636%)  route 0.143ns (50.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.565     1.448    REACTION_COUNTER/CLK
    SLICE_X53Y40         FDRE                                         r  REACTION_COUNTER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  REACTION_COUNTER/count_reg[0]/Q
                         net (fo=2, routed)           0.143     1.732    counter_time[0]
    SLICE_X55Y40         FDRE                                         r  display_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  display_value_reg[0]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.070     1.555    display_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.456%)  route 0.144ns (50.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.565     1.448    REACTION_COUNTER/CLK
    SLICE_X53Y41         FDRE                                         r  REACTION_COUNTER/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  REACTION_COUNTER/count_reg[4]/Q
                         net (fo=2, routed)           0.144     1.733    counter_time[4]
    SLICE_X55Y41         FDRE                                         r  display_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  display_value_reg[4]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.070     1.555    display_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.456%)  route 0.144ns (50.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.565     1.448    REACTION_COUNTER/CLK
    SLICE_X53Y40         FDRE                                         r  REACTION_COUNTER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  REACTION_COUNTER/count_reg[1]/Q
                         net (fo=2, routed)           0.144     1.733    counter_time[1]
    SLICE_X55Y40         FDRE                                         r  display_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  display_value_reg[1]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.066     1.551    display_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.456%)  route 0.144ns (50.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.565     1.448    REACTION_COUNTER/CLK
    SLICE_X53Y41         FDRE                                         r  REACTION_COUNTER/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  REACTION_COUNTER/count_reg[5]/Q
                         net (fo=2, routed)           0.144     1.733    counter_time[5]
    SLICE_X55Y41         FDRE                                         r  display_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  display_value_reg[5]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.066     1.551    display_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 DEBOUNCE_RESPONSE_BTN/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.565     1.448    DEBOUNCE_RESPONSE_BTN/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  DEBOUNCE_RESPONSE_BTN/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.122     1.711    DEBOUNCE_RESPONSE_BTN/shift_reg[3]
    SLICE_X52Y52         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.835     1.963    DEBOUNCE_RESPONSE_BTN/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/shift_reg_reg[4]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.059     1.523    DEBOUNCE_RESPONSE_BTN/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.566     1.449    REACTION_COUNTER/CLK
    SLICE_X53Y44         FDRE                                         r  REACTION_COUNTER/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  REACTION_COUNTER/count_reg[16]/Q
                         net (fo=3, routed)           0.140     1.731    counter_time[16]
    SLICE_X52Y43         FDRE                                         r  display_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X52Y43         FDRE                                         r  display_value_reg[16]/C
                         clock pessimism             -0.499     1.465    
    SLICE_X52Y43         FDRE (Hold_fdre_C_D)         0.063     1.528    display_value_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y56   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y58   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y58   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y52   DEBOUNCE_RESPONSE_BTN/shift_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y52   DEBOUNCE_RESPONSE_BTN/shift_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y40   REACTION_COUNTER/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y43   display_value_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y43   display_value_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y62   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y62   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y62   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y62   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y59   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y59   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y59   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[34]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y56   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y58   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y58   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y40   REACTION_COUNTER/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y40   display_value_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y59   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y59   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y59   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y59   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y60   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y60   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y60   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y60   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[19]/C



