Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sun Jan 14 20:45:58 2024
| Host              : inf139-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command           : report_timing -file hdl_16_1_1_2/timing.post_pr.txt
| Design            : fullSysGen
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 stealSide/virtualStealServers_0/fifoTailReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.303ns (35.908%)  route 2.326ns (64.092%))
  Logic Levels:           17  (CARRY8=12 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 6.858 - 4.000 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=26032, unset)        3.226     3.226    stealSide/virtualStealServers_0/clock
    SLICE_X141Y412       FDRE                                         r  stealSide/virtualStealServers_0/fifoTailReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y412       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.302 r  stealSide/virtualStealServers_0/fifoTailReg_reg[3]/Q
                         net (fo=14, routed)          0.376     3.678    stealSide/virtualStealServers_0/_io_write_address_bits_T[8]
    SLICE_X144Y418       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     3.826 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_222/O
                         net (fo=1, routed)           0.009     3.835    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_222_n_0
    SLICE_X144Y418       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.021 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_158/CO[7]
                         net (fo=1, routed)           0.026     4.047    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_158_n_0
    SLICE_X144Y419       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.062 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_107/CO[7]
                         net (fo=1, routed)           0.026     4.088    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_107_n_0
    SLICE_X144Y420       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.103 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_50/CO[7]
                         net (fo=1, routed)           0.026     4.129    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_50_n_0
    SLICE_X144Y421       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.151 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_9/CO[7]
                         net (fo=160, routed)         0.326     4.477    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_9_n_0
    SLICE_X142Y420       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     4.565 r  stealSide/virtualStealServers_0/lengthHistroy[4]_i_1/O
                         net (fo=2, routed)           0.232     4.797    stealSide/virtualStealServers_0/lengthHistroy[4]_i_1_n_0
    SLICE_X140Y420       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     4.914 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_177/CO[7]
                         net (fo=1, routed)           0.026     4.940    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_177_n_0
    SLICE_X140Y421       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.955 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_160/CO[7]
                         net (fo=1, routed)           0.026     4.981    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_160_n_0
    SLICE_X140Y422       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     5.097 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_142/O[5]
                         net (fo=1, routed)           0.294     5.391    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_142_n_10
    SLICE_X143Y423       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     5.441 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg[6]_i_123/O
                         net (fo=1, routed)           0.009     5.450    stealSide/virtualStealServers_0/FSM_onehot_stateReg[6]_i_123_n_0
    SLICE_X143Y423       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.640 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_97/CO[7]
                         net (fo=1, routed)           0.026     5.666    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_97_n_0
    SLICE_X143Y424       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.681 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_66/CO[7]
                         net (fo=1, routed)           0.026     5.707    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_66_n_0
    SLICE_X143Y425       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.722 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_38/CO[7]
                         net (fo=1, routed)           0.026     5.748    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_38_n_0
    SLICE_X143Y426       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.763 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_13/CO[7]
                         net (fo=1, routed)           0.026     5.789    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_13_n_0
    SLICE_X143Y427       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.811 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_3/CO[7]
                         net (fo=69, routed)          0.450     6.261    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_3_n_0
    SLICE_X140Y409       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     6.311 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg[9]_i_6/O
                         net (fo=1, routed)           0.058     6.369    stealSide/virtualStealServers_0/taskQueueBuffer/FSM_onehot_stateReg_reg[3]_rep__1_1
    SLICE_X140Y409       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     6.517 r  stealSide/virtualStealServers_0/taskQueueBuffer/FSM_onehot_stateReg[9]_i_1/O
                         net (fo=13, routed)          0.337     6.855    stealSide/virtualStealServers_0/taskQueueBuffer_n_520
    SLICE_X140Y409       FDRE                                         r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clock (IN)
                         net (fo=26032, unset)        2.858     6.858    stealSide/virtualStealServers_0/clock
    SLICE_X140Y409       FDRE                                         r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[9]/C
                         clock pessimism              0.271     7.129    
                         clock uncertainty           -0.035     7.094    
    SLICE_X140Y409       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     7.034    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.034    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  0.179    




