$date
	Mon Apr 17 17:30:50 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_datmem $end
$var wire 16 ! dout [15:0] $end
$var reg 8 " dadd [7:0] $end
$var reg 16 # din [15:0] $end
$var reg 1 $ rwb $end
$scope module uut $end
$var wire 8 % dadd [7:0] $end
$var wire 16 & din [15:0] $end
$var wire 1 ' rwb $end
$var reg 16 ( dout [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100 (
1'
b1001000010010 &
b100 %
1$
b1001000010010 #
b100 "
b1100 !
$end
#50
b1001000010010 (
b1001000010010 !
b1001010101011 #
b1001010101011 &
0$
0'
#100
b1000010101110110 #
b1000010101110110 &
#150
