INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/adder/adder.sim/test_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_adder
