lbl_802C1FB0:
/* 802C1FB0 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 802C1FB4 00000004  7C 08 02 A6 */	mflr r0
/* 802C1FB8 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 802C1FBC 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 802C1FC0 00000010  7C 7F 1B 78 */	mr r31, r3
/* 802C1FC4 00000014  4B FF F0 01 */	bl func_802C0FC4
/* 802C1FC8 00000018  38 7F 00 A4 */	addi r3, r31, 0xa4
/* 802C1FCC 0000001C  4B FF C0 2D */	bl func_802BDFF8
/* 802C1FD0 00000020  38 7F 00 C4 */	addi r3, r31, 0xc4
/* 802C1FD4 00000024  4B FF C0 25 */	bl func_802BDFF8
/* 802C1FD8 00000028  38 7F 00 E4 */	addi r3, r31, 0xe4
/* 802C1FDC 0000002C  4B FF C0 1D */	bl func_802BDFF8
/* 802C1FE0 00000030  38 7F 01 04 */	addi r3, r31, 0x104
/* 802C1FE4 00000034  4B FF C0 15 */	bl func_802BDFF8
/* 802C1FE8 00000038  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 802C1FEC 0000003C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 802C1FF0 00000040  7C 08 03 A6 */	mtlr r0
/* 802C1FF4 00000044  38 21 00 10 */	addi r1, r1, 0x10
/* 802C1FF8 00000048  4E 80 00 20 */	blr 
