{
  "vendor": "AMD",
  "type": "APU",
  "family": "Zen+GCN5",
  "name": "Raven_Ridge",
  "githubRepo": "misdake/ChipAnnotationData2",
  "githubIssueId": 6,
  "source": "https://www.flickr.com/photos/130561288@N04/39716562275",
  "createTime": "Oct 24, 2019 2:59:34 PM",
  "width": 10461,
  "height": 5945,
  "tileSize": 512,
  "maxLevel": 5,
  "levels": [
    {
      "level": 0,
      "xMax": 21,
      "yMax": 12
    },
    {
      "level": 1,
      "xMax": 11,
      "yMax": 6
    },
    {
      "level": 2,
      "xMax": 6,
      "yMax": 3
    },
    {
      "level": 3,
      "xMax": 3,
      "yMax": 2
    },
    {
      "level": 4,
      "xMax": 2,
      "yMax": 1
    },
    {
      "level": 5,
      "xMax": 1,
      "yMax": 1
    }
  ],
  "widthMillimeter": 19.16,
  "heightMillimeter": 10.9
}