[2025-09-17 23:40:58] START suite=cs trace=cassandra_phase0_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 5456081 heartbeat IPC: 1.833 cumulative IPC: 1.833 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 8994761 heartbeat IPC: 2.826 cumulative IPC: 2.224 (Simulation time: 00 hr 01 min 39 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 8994761 cumulative IPC: 2.224 (Simulation time: 00 hr 01 min 39 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 8994761 cumulative IPC: 2.224 (Simulation time: 00 hr 01 min 39 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 22893615 heartbeat IPC: 0.7195 cumulative IPC: 0.7195 (Simulation time: 00 hr 03 min 03 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 37745853 heartbeat IPC: 0.6733 cumulative IPC: 0.6956 (Simulation time: 00 hr 04 min 27 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 53086127 heartbeat IPC: 0.6519 cumulative IPC: 0.6804 (Simulation time: 00 hr 05 min 59 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 67941797 heartbeat IPC: 0.6731 cumulative IPC: 0.6786 (Simulation time: 00 hr 07 min 29 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 83418715 heartbeat IPC: 0.6461 cumulative IPC: 0.6718 (Simulation time: 00 hr 09 min 12 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 99037335 heartbeat IPC: 0.6403 cumulative IPC: 0.6664 (Simulation time: 00 hr 10 min 46 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 115286250 heartbeat IPC: 0.6154 cumulative IPC: 0.6586 (Simulation time: 00 hr 12 min 25 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 130643502 heartbeat IPC: 0.6512 cumulative IPC: 0.6576 (Simulation time: 00 hr 14 min 04 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 146569545 heartbeat IPC: 0.6279 cumulative IPC: 0.6542 (Simulation time: 00 hr 15 min 38 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 152689438 cumulative IPC: 0.6549 (Simulation time: 00 hr 17 min 02 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 152689438 cumulative IPC: 0.6549 (Simulation time: 00 hr 17 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6549 instructions: 100000001 cycles: 152689438
CPU 0 Branch Prediction Accuracy: 99% MPKI: 0.02868 Average ROB Occupancy at Mispredict: 1.527e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00384
BRANCH_INDIRECT: 0.02363
BRANCH_CONDITIONAL: 0.00121
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 6683030
LQ_STALL: 4689
SQ_STALL: 316790


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 148.12793
REPLAY_LOAD: 89.08884
NON_REPLAY_LOAD: 45.871796

== Total ==
ADDR_TRANS: 2616680
REPLAY_LOAD: 2992583
NON_REPLAY_LOAD: 1073767

== Counts ==
ADDR_TRANS: 17665
REPLAY_LOAD: 33591
NON_REPLAY_LOAD: 23408

cpu0->cpu0_STLB TOTAL        ACCESS:     644013 HIT:     413848 MISS:     230165 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:     644013 HIT:     413848 MISS:     230165 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 279.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2414462 HIT:     995489 MISS:    1418973 MSHR_MERGE:     110865
cpu0->cpu0_L2C LOAD         ACCESS:    1042814 HIT:     387603 MISS:     655211 MSHR_MERGE:      17784
cpu0->cpu0_L2C RFO          ACCESS:      91940 HIT:      33412 MISS:      58528 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:     568110 HIT:     256417 MISS:     311693 MSHR_MERGE:      93078
cpu0->cpu0_L2C WRITE        ACCESS:     255490 HIT:     255209 MISS:        281 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     456108 HIT:      62848 MISS:     393260 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     402715 ISSUED:     402715 USEFUL:     133077 USELESS:       8376
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 102.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2786670 HIT:    2276029 MISS:     510641 MSHR_MERGE:     165008
cpu0->cpu0_L1I LOAD         ACCESS:    2786670 HIT:    2276029 MISS:     510641 MSHR_MERGE:     165008
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 47.14 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14568284 HIT:   12617504 MISS:    1950780 MSHR_MERGE:     540131
cpu0->cpu0_L1D LOAD         ACCESS:    9521379 HIT:    8629872 MISS:     891507 MSHR_MERGE:     194324
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     888431 HIT:     658377 MISS:     230054 MSHR_MERGE:      64639
cpu0->cpu0_L1D WRITE        ACCESS:    3626742 HIT:    3265639 MISS:     361103 MSHR_MERGE:     269160
cpu0->cpu0_L1D TRANSLATION  ACCESS:     531732 HIT:      63616 MISS:     468116 MSHR_MERGE:      12008
cpu0->cpu0_L1D PREFETCH REQUESTED:     918797 ISSUED:     888431 USEFUL:     140691 USELESS:       6799
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 91.26 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2287608 HIT:    2164562 MISS:     123046 MSHR_MERGE:      66971
cpu0->cpu0_ITLB LOAD         ACCESS:    2287608 HIT:    2164562 MISS:     123046 MSHR_MERGE:      66971
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 68.1 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12942256 HIT:   12248004 MISS:     694252 MSHR_MERGE:     106314
cpu0->cpu0_DTLB LOAD         ACCESS:   12942256 HIT:   12248004 MISS:     694252 MSHR_MERGE:     106314
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 107.2 cycles
cpu0->LLC TOTAL        ACCESS:    1516932 HIT:     439496 MISS:    1077436 MSHR_MERGE:       2249
cpu0->LLC LOAD         ACCESS:     637427 HIT:     138561 MISS:     498866 MSHR_MERGE:         15
cpu0->LLC RFO          ACCESS:      58525 HIT:      20888 MISS:      37637 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     218615 HIT:       3862 MISS:     214753 MSHR_MERGE:       2234
cpu0->LLC WRITE        ACCESS:     209105 HIT:     208706 MISS:        399 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     393260 HIT:      67479 MISS:     325781 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      27978
  ROW_BUFFER_MISS:    1046780
  AVG DBUS CONGESTED CYCLE: 8.255
Channel 0 WQ ROW_BUFFER_HIT:      64563
  ROW_BUFFER_MISS:     117469
  FULL:          0
Channel 0 REFRESHES ISSUED:      12724

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       206782        69221        28249        75740
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1512        10667         8842       109749
  STLB miss resolved @ L2C                0         1652         8298        14643        86151
  STLB miss resolved @ LLC                0         1018        12858        24020        46408
  STLB miss resolved @ MEM                0         1673        24640        28037       294740

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              15571         1855        42277        11162         9769
---------------------------------------------------------------
  STLB miss resolved @ L1D              207           84          669         2643         2896
  STLB miss resolved @ L2C              321           99          931         1894         1453
  STLB miss resolved @ LLC              575          134         1300         8314         3052
  STLB miss resolved @ MEM              323          122         1279         7431        13399
[2025-09-17 23:58:00] END   suite=cs trace=cassandra_phase0_core3 (rc=0)
