
5. Printing statistics.

=== $paramod$bd8b0969ac295d564193c3d912540151d67604d4\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:             52
   Number of public wires:           5
   Number of public wire bits:      23
   Number of memories:               1
   Number of memory bits:           40
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== memory_controller ===

   Number of wires:                 13
   Number of wire bits:            124
   Number of public wires:          11
   Number of public wire bits:     122
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $and                            1
     $dff                            1
     $dlatch                         4
     $paramod$bd8b0969ac295d564193c3d912540151d67604d4\single_port_ram      1
     $reduce_or                      2

=== design hierarchy ===

   memory_controller                 1
     $paramod$bd8b0969ac295d564193c3d912540151d67604d4\single_port_ram      1

   Number of wires:                 22
   Number of wire bits:            176
   Number of public wires:          16
   Number of public wire bits:     145
   Number of memories:               1
   Number of memory bits:           40
   Number of processes:              0
   Number of cells:                 14
     $and                            1
     $dff                            1
     $dffe                           1
     $dlatch                         4
     $memrd                          1
     $memwr_v2                       1
     $mux                            3
     $reduce_or                      2

