{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528046173492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528046173498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 20:16:13 2018 " "Processing started: Sun Jun 03 20:16:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528046173498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046173498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mem_trial -c mem_trial " "Command: quartus_map --read_settings_files=on --write_settings_files=off mem_trial -c mem_trial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046173498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528046174240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528046174240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-behave " "Found design unit 1: prescaler-behave" {  } { { "prescaler.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/prescaler.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046191367 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/prescaler.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046191367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046191367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046191548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046191548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_counter-addr_counter_arch " "Found design unit 1: addr_counter-addr_counter_arch" {  } { { "addr_counter.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046191550 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "addr_counter.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046191550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046191550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-SYN " "Found design unit 1: dpram-SYN" {  } { { "dpram.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046191552 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "dpram.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046191552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046191552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recorder_module_looper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recorder_module_looper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recorder_module_looper " "Found entity 1: recorder_module_looper" {  } { { "recorder_module_looper.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046191554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046191554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment_digital_recorder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experiment_digital_recorder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 experiment_digital_recorder " "Found entity 1: experiment_digital_recorder" {  } { { "experiment_digital_recorder.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/experiment_digital_recorder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046191555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046191555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "looper_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file looper_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Looper_integrator-arc_Looper_integrator " "Found design unit 1: Looper_integrator-arc_Looper_integrator" {  } { { "Looper_integrator.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046191557 ""} { "Info" "ISGN_ENTITY_NAME" "1 Looper_integrator " "Found entity 1: Looper_integrator" {  } { { "Looper_integrator.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046191557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046191557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler_new-behave " "Found design unit 1: prescaler_new-behave" {  } { { "prescaler_new.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/prescaler_new.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046191558 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler_new " "Found entity 1: prescaler_new" {  } { { "prescaler_new.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/prescaler_new.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046191558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046191558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_counter_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_counter_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_counter_new-addr_counter_new_arch " "Found design unit 1: addr_counter_new-addr_counter_new_arch" {  } { { "addr_counter_new.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter_new.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046191560 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_counter_new " "Found entity 1: addr_counter_new" {  } { { "addr_counter_new.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter_new.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046191560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046191560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm/loopersm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sm/loopersm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LooperSM-arc_LooperSM " "Found design unit 1: LooperSM-arc_LooperSM" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046191564 ""} { "Info" "ISGN_ENTITY_NAME" "1 LooperSM " "Found entity 1: LooperSM" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046191564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046191564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment_digital_recorder " "Elaborating entity \"experiment_digital_recorder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528046191811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller audio_codec_controller:audio_codec_controller_inst " "Elaborating entity \"audio_codec_controller\" for hierarchy \"audio_codec_controller:audio_codec_controller_inst\"" {  } { { "experiment_digital_recorder.bdf" "audio_codec_controller_inst" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/experiment_digital_recorder.bdf" { { 160 912 1184 368 "audio_codec_controller_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046191837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Looper_integrator Looper_integrator:inst3 " "Elaborating entity \"Looper_integrator\" for hierarchy \"Looper_integrator:inst3\"" {  } { { "experiment_digital_recorder.bdf" "inst3" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/experiment_digital_recorder.bdf" { { 208 592 816 416 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046191925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recorder_module_looper recorder_module_looper:inst " "Elaborating entity \"recorder_module_looper\" for hierarchy \"recorder_module_looper:inst\"" {  } { { "experiment_digital_recorder.bdf" "inst" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/experiment_digital_recorder.bdf" { { 208 264 496 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046191927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler recorder_module_looper:inst\|prescaler:inst27 " "Elaborating entity \"prescaler\" for hierarchy \"recorder_module_looper:inst\|prescaler:inst27\"" {  } { { "recorder_module_looper.bdf" "inst27" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 248 88 304 360 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046191929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT recorder_module_looper:inst\|LPM_CONSTANT:inst " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"recorder_module_looper:inst\|LPM_CONSTANT:inst\"" {  } { { "recorder_module_looper.bdf" "inst" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 280 -152 -40 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046191947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "recorder_module_looper:inst\|LPM_CONSTANT:inst " "Elaborated megafunction instantiation \"recorder_module_looper:inst\|LPM_CONSTANT:inst\"" {  } { { "recorder_module_looper.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 280 -152 -40 328 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046191948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "recorder_module_looper:inst\|LPM_CONSTANT:inst " "Instantiated megafunction \"recorder_module_looper:inst\|LPM_CONSTANT:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 2047 " "Parameter \"LPM_CVALUE\" = \"2047\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046191948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046191948 ""}  } { { "recorder_module_looper.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 280 -152 -40 328 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528046191948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter recorder_module_looper:inst\|addr_counter:inst4 " "Elaborating entity \"addr_counter\" for hierarchy \"recorder_module_looper:inst\|addr_counter:inst4\"" {  } { { "recorder_module_looper.bdf" "inst4" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 120 392 576 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046191949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram recorder_module_looper:inst\|dpram:inst1 " "Elaborating entity \"dpram\" for hierarchy \"recorder_module_looper:inst\|dpram:inst1\"" {  } { { "recorder_module_looper.bdf" "inst1" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 88 960 1216 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046191958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\"" {  } { { "dpram.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046192009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\"" {  } { { "dpram.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046192033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 262144 " "Parameter \"numwords_b\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192034 ""}  } { { "dpram.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528046192034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o6v3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o6v3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o6v3 " "Found entity 1: altsyncram_o6v3" {  } { { "db/altsyncram_o6v3.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/altsyncram_o6v3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046192242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046192242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o6v3 recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated " "Elaborating entity \"altsyncram_o6v3\" for hierarchy \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046192242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_sma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_sma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_sma " "Found entity 1: decode_sma" {  } { { "db/decode_sma.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/decode_sma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046192313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046192313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_sma recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated\|decode_sma:decode2 " "Elaborating entity \"decode_sma\" for hierarchy \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated\|decode_sma:decode2\"" {  } { { "db/altsyncram_o6v3.tdf" "decode2" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/altsyncram_o6v3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046192313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rib " "Found entity 1: mux_rib" {  } { { "db/mux_rib.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/mux_rib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046192387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046192387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rib recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated\|mux_rib:mux3 " "Elaborating entity \"mux_rib\" for hierarchy \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated\|mux_rib:mux3\"" {  } { { "db/altsyncram_o6v3.tdf" "mux3" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/altsyncram_o6v3.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046192387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE recorder_module_looper:inst\|LPM_COMPARE:inst24 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"recorder_module_looper:inst\|LPM_COMPARE:inst24\"" {  } { { "recorder_module_looper.bdf" "inst24" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { -16 112 240 112 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046192420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "recorder_module_looper:inst\|LPM_COMPARE:inst24 " "Elaborated megafunction instantiation \"recorder_module_looper:inst\|LPM_COMPARE:inst24\"" {  } { { "recorder_module_looper.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { -16 112 240 112 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046192421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "recorder_module_looper:inst\|LPM_COMPARE:inst24 " "Instantiated megafunction \"recorder_module_looper:inst\|LPM_COMPARE:inst24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192421 ""}  } { { "recorder_module_looper.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { -16 112 240 112 "inst24" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528046192421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ihd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ihd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ihd " "Found entity 1: cmpr_ihd" {  } { { "db/cmpr_ihd.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/cmpr_ihd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046192488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046192488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ihd recorder_module_looper:inst\|LPM_COMPARE:inst24\|cmpr_ihd:auto_generated " "Elaborating entity \"cmpr_ihd\" for hierarchy \"recorder_module_looper:inst\|LPM_COMPARE:inst24\|cmpr_ihd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046192489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT recorder_module_looper:inst\|LPM_CONSTANT:inst3 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"recorder_module_looper:inst\|LPM_CONSTANT:inst3\"" {  } { { "recorder_module_looper.bdf" "inst3" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 296 696 808 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046192494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "recorder_module_looper:inst\|LPM_CONSTANT:inst3 " "Elaborated megafunction instantiation \"recorder_module_looper:inst\|LPM_CONSTANT:inst3\"" {  } { { "recorder_module_looper.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 296 696 808 344 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046192494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "recorder_module_looper:inst\|LPM_CONSTANT:inst3 " "Instantiated megafunction \"recorder_module_looper:inst\|LPM_CONSTANT:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046192494 ""}  } { { "recorder_module_looper.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { { 296 696 808 344 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528046192494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LooperSM LooperSM:inst1 " "Elaborating entity \"LooperSM\" for hierarchy \"LooperSM:inst1\"" {  } { { "experiment_digital_recorder.bdf" "inst1" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/experiment_digital_recorder.bdf" { { 440 192 440 680 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046192495 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1528046193079 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Looper_integrator:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Looper_integrator:inst3\|Div0\"" {  } { { "Looper_integrator.vhd" "Div0" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046194061 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528046194061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Looper_integrator:inst3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Looper_integrator:inst3\|lpm_divide:Div0\"" {  } { { "Looper_integrator.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046194120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Looper_integrator:inst3\|lpm_divide:Div0 " "Instantiated megafunction \"Looper_integrator:inst3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046194120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046194120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046194120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046194120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528046194120 ""}  } { { "Looper_integrator.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528046194120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_apo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_apo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_apo " "Found entity 1: lpm_divide_apo" {  } { { "db/lpm_divide_apo.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/lpm_divide_apo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046194173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046194173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046194190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046194190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046194238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046194238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_jn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_jn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_jn9 " "Found entity 1: lpm_abs_jn9" {  } { { "db/lpm_abs_jn9.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/lpm_abs_jn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046194258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046194258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528046194271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046194271 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_I2C_SDAT~synth " "Node \"AUD_I2C_SDAT~synth\"" {  } { { "experiment_digital_recorder.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/experiment_digital_recorder.bdf" { { 280 1248 1424 296 "AUD_I2C_SDAT" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046195521 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528046195521 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046195788 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "recorder_module_looper:inst\|prescaler:inst27\|PRESCALER_COUNTER\[31\] Low " "Register recorder_module_looper:inst\|prescaler:inst27\|PRESCALER_COUNTER\[31\] will power up to Low" {  } { { "prescaler.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/prescaler.vhd" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "recorder_module_looper:inst\|prescaler:inst27\|PRESCALER_COUNTER\[0\] Low " "Register recorder_module_looper:inst\|prescaler:inst27\|PRESCALER_COUNTER\[0\] will power up to Low" {  } { { "prescaler.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/prescaler.vhd" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "recorder_module_looper:inst\|addr_counter:inst4\|counter\[0\] Low " "Register recorder_module_looper:inst\|addr_counter:inst4\|counter\[0\] will power up to Low" {  } { { "addr_counter.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[31\] Low " "Register LooperSM:inst1\|arch_Ch0END\[31\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[17\] High " "Register LooperSM:inst1\|arch_Ch0END\[17\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[16\] High " "Register LooperSM:inst1\|arch_Ch0END\[16\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[15\] High " "Register LooperSM:inst1\|arch_Ch0END\[15\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[14\] High " "Register LooperSM:inst1\|arch_Ch0END\[14\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[13\] High " "Register LooperSM:inst1\|arch_Ch0END\[13\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[12\] High " "Register LooperSM:inst1\|arch_Ch0END\[12\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[11\] High " "Register LooperSM:inst1\|arch_Ch0END\[11\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[10\] High " "Register LooperSM:inst1\|arch_Ch0END\[10\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[9\] High " "Register LooperSM:inst1\|arch_Ch0END\[9\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[8\] High " "Register LooperSM:inst1\|arch_Ch0END\[8\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[7\] High " "Register LooperSM:inst1\|arch_Ch0END\[7\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[6\] High " "Register LooperSM:inst1\|arch_Ch0END\[6\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[5\] High " "Register LooperSM:inst1\|arch_Ch0END\[5\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[4\] High " "Register LooperSM:inst1\|arch_Ch0END\[4\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[3\] High " "Register LooperSM:inst1\|arch_Ch0END\[3\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[2\] High " "Register LooperSM:inst1\|arch_Ch0END\[2\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[1\] High " "Register LooperSM:inst1\|arch_Ch0END\[1\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[31\] Low " "Register LooperSM:inst1\|arch_Ch2END\[31\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[17\] High " "Register LooperSM:inst1\|arch_Ch2END\[17\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[16\] High " "Register LooperSM:inst1\|arch_Ch2END\[16\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[15\] High " "Register LooperSM:inst1\|arch_Ch2END\[15\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[14\] High " "Register LooperSM:inst1\|arch_Ch2END\[14\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[13\] High " "Register LooperSM:inst1\|arch_Ch2END\[13\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[12\] High " "Register LooperSM:inst1\|arch_Ch2END\[12\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[11\] High " "Register LooperSM:inst1\|arch_Ch2END\[11\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[10\] High " "Register LooperSM:inst1\|arch_Ch2END\[10\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[9\] High " "Register LooperSM:inst1\|arch_Ch2END\[9\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[8\] High " "Register LooperSM:inst1\|arch_Ch2END\[8\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[7\] High " "Register LooperSM:inst1\|arch_Ch2END\[7\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[6\] High " "Register LooperSM:inst1\|arch_Ch2END\[6\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[5\] High " "Register LooperSM:inst1\|arch_Ch2END\[5\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[4\] High " "Register LooperSM:inst1\|arch_Ch2END\[4\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[3\] High " "Register LooperSM:inst1\|arch_Ch2END\[3\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[2\] High " "Register LooperSM:inst1\|arch_Ch2END\[2\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[1\] High " "Register LooperSM:inst1\|arch_Ch2END\[1\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[31\] Low " "Register LooperSM:inst1\|arch_Ch1END\[31\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[17\] High " "Register LooperSM:inst1\|arch_Ch1END\[17\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[16\] High " "Register LooperSM:inst1\|arch_Ch1END\[16\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[15\] High " "Register LooperSM:inst1\|arch_Ch1END\[15\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[14\] High " "Register LooperSM:inst1\|arch_Ch1END\[14\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[13\] High " "Register LooperSM:inst1\|arch_Ch1END\[13\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[12\] High " "Register LooperSM:inst1\|arch_Ch1END\[12\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[11\] High " "Register LooperSM:inst1\|arch_Ch1END\[11\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[10\] High " "Register LooperSM:inst1\|arch_Ch1END\[10\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[9\] High " "Register LooperSM:inst1\|arch_Ch1END\[9\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[8\] High " "Register LooperSM:inst1\|arch_Ch1END\[8\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[7\] High " "Register LooperSM:inst1\|arch_Ch1END\[7\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[6\] High " "Register LooperSM:inst1\|arch_Ch1END\[6\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[5\] High " "Register LooperSM:inst1\|arch_Ch1END\[5\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[4\] High " "Register LooperSM:inst1\|arch_Ch1END\[4\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[3\] High " "Register LooperSM:inst1\|arch_Ch1END\[3\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[2\] High " "Register LooperSM:inst1\|arch_Ch1END\[2\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[1\] High " "Register LooperSM:inst1\|arch_Ch1END\[1\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[31\] Low " "Register LooperSM:inst1\|arch_Ch3END\[31\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[17\] High " "Register LooperSM:inst1\|arch_Ch3END\[17\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[16\] High " "Register LooperSM:inst1\|arch_Ch3END\[16\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[15\] High " "Register LooperSM:inst1\|arch_Ch3END\[15\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[14\] High " "Register LooperSM:inst1\|arch_Ch3END\[14\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[13\] High " "Register LooperSM:inst1\|arch_Ch3END\[13\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[12\] High " "Register LooperSM:inst1\|arch_Ch3END\[12\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[11\] High " "Register LooperSM:inst1\|arch_Ch3END\[11\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[10\] High " "Register LooperSM:inst1\|arch_Ch3END\[10\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[9\] High " "Register LooperSM:inst1\|arch_Ch3END\[9\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[8\] High " "Register LooperSM:inst1\|arch_Ch3END\[8\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[7\] High " "Register LooperSM:inst1\|arch_Ch3END\[7\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[6\] High " "Register LooperSM:inst1\|arch_Ch3END\[6\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[5\] High " "Register LooperSM:inst1\|arch_Ch3END\[5\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[4\] High " "Register LooperSM:inst1\|arch_Ch3END\[4\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[3\] High " "Register LooperSM:inst1\|arch_Ch3END\[3\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[2\] High " "Register LooperSM:inst1\|arch_Ch3END\[2\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[1\] High " "Register LooperSM:inst1\|arch_Ch3END\[1\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[0\] High " "Register LooperSM:inst1\|memEndAddr\[0\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[1\] High " "Register LooperSM:inst1\|memEndAddr\[1\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[2\] High " "Register LooperSM:inst1\|memEndAddr\[2\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[3\] High " "Register LooperSM:inst1\|memEndAddr\[3\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[4\] High " "Register LooperSM:inst1\|memEndAddr\[4\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[5\] High " "Register LooperSM:inst1\|memEndAddr\[5\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[6\] High " "Register LooperSM:inst1\|memEndAddr\[6\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[7\] High " "Register LooperSM:inst1\|memEndAddr\[7\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[8\] High " "Register LooperSM:inst1\|memEndAddr\[8\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[9\] High " "Register LooperSM:inst1\|memEndAddr\[9\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[10\] High " "Register LooperSM:inst1\|memEndAddr\[10\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[11\] High " "Register LooperSM:inst1\|memEndAddr\[11\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[12\] High " "Register LooperSM:inst1\|memEndAddr\[12\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[13\] High " "Register LooperSM:inst1\|memEndAddr\[13\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[14\] High " "Register LooperSM:inst1\|memEndAddr\[14\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[15\] High " "Register LooperSM:inst1\|memEndAddr\[15\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[16\] High " "Register LooperSM:inst1\|memEndAddr\[16\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[17\] High " "Register LooperSM:inst1\|memEndAddr\[17\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "recorder_module_looper:inst\|addr_counter:inst4\|counter\[31\] Low " "Register recorder_module_looper:inst\|addr_counter:inst4\|counter\[31\] will power up to Low" {  } { { "addr_counter.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528046196025 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1528046196025 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "132 " "Attempting to remove 132 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[0\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[0\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[1\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[1\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[2\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[2\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[3\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[3\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[4\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[4\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[5\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[5\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[6\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[6\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[7\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[7\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[8\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[8\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[9\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[9\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[10\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[10\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[11\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[11\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[12\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[12\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[13\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[13\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[14\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[14\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[15\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[15\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[0\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[0\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[1\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[1\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[2\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[2\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[3\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[3\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[4\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[4\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[5\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[5\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[6\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[6\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[7\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[7\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[8\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[8\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[9\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[9\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[10\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[10\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[11\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[11\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[12\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[12\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[13\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[13\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[14\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[14\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[15\]~output " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[15\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|CLOCK_50~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|CLOCK_50~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|CLOCK_50 " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|CLOCK_50\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|resetN~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|resetN~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|resetN " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|resetN\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[0\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[0\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[0\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[0\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[15\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[15\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[14\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[14\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[13\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[13\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[12\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[12\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[11\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[11\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[10\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[10\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[9\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[9\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[8\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[8\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[7\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[7\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[6\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[6\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[5\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[5\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[4\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[4\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[3\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[3\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[2\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[2\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[1\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[1\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[15\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[15\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[14\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[14\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[13\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[13\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[12\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[12\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[11\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[11\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[10\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[10\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[9\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[9\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[8\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[8\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[7\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[7\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[6\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[6\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[5\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[5\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[4\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[4\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[3\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[3\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[2\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[2\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[1\]~input " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[1\] " "Removed I/O cell \"audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197362 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1528046197362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528046197523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528046197523 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "53 " "Optimize away 53 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adc_synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6hr1:auto_generated\|altsyncram_k2d1:fifo_ram\|ram_block9a0 " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adc_synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6hr1:auto_generated\|altsyncram_k2d1:fifo_ram\|ram_block9a0\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3 " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2 " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1 " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adc_synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6hr1:auto_generated\|ram_address_a\[4\] " "Node: \"audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adc_synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6hr1:auto_generated\|ram_address_a\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528046197697 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1528046197697 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2265 " "Implemented 2265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528046197966 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528046197966 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1528046197966 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1729 " "Implemented 1729 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528046197966 ""} { "Info" "ICUT_CUT_TM_RAMS" "515 " "Implemented 515 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1528046197966 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528046197966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4964 " "Peak virtual memory: 4964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528046198057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 20:16:38 2018 " "Processing ended: Sun Jun 03 20:16:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528046198057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528046198057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528046198057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528046198057 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1528046199714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528046199720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 20:16:39 2018 " "Processing started: Sun Jun 03 20:16:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528046199720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1528046199720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mem_trial -c mem_trial " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mem_trial -c mem_trial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1528046199720 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1528046199898 ""}
{ "Info" "0" "" "Project  = mem_trial" {  } {  } 0 0 "Project  = mem_trial" 0 0 "Fitter" 0 0 1528046199899 ""}
{ "Info" "0" "" "Revision = mem_trial" {  } {  } 0 0 "Revision = mem_trial" 0 0 "Fitter" 0 0 1528046199899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1528046200195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1528046200196 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mem_trial 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"mem_trial\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528046200264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528046200330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528046200330 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528046201014 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1528046201043 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1528046201375 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1528046201568 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1528046218151 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1457 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1457 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1528046218446 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "audio_codec_controller:audio_codec_controller_inst\|AUD_BCLK~inputCLKENA0 179 global CLKCTRL_G9 " "audio_codec_controller:audio_codec_controller_inst\|AUD_BCLK~inputCLKENA0 with 179 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1528046218446 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1528046218446 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "resetN~inputCLKENA0 248 global CLKCTRL_G11 " "resetN~inputCLKENA0 with 248 fanout uses global clock CLKCTRL_G11" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1528046218446 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1528046218446 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1528046218446 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver audio_codec_controller:audio_codec_controller_inst\|AUD_BCLK~inputCLKENA0 CLKCTRL_G9 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver audio_codec_controller:audio_codec_controller_inst\|AUD_BCLK~inputCLKENA0, placed at CLKCTRL_G9" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad AUD_BCLK PIN_AF30 " "Refclk input I/O pad AUD_BCLK is placed onto PIN_AF30" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1528046218447 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1528046218447 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver resetN~inputCLKENA0 CLKCTRL_G11 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver resetN~inputCLKENA0, placed at CLKCTRL_G11" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad resetN PIN_AD30 " "Refclk input I/O pad resetN is placed onto PIN_AD30" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1528046218447 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1528046218447 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1528046218447 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528046218448 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528046218519 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528046218523 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528046218530 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528046218535 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528046218535 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528046218537 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "experiment_digital_recorder " "Entity experiment_digital_recorder" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0v8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0v8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1528046219967 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1528046219967 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1528046219967 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1528046219967 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1528046219967 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1528046219967 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mem_trial.sdc " "Synopsys Design Constraints File file not found: 'mem_trial.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528046219997 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528046219998 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1528046220110 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1528046220110 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528046220114 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528046220687 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1528046220691 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528046220691 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Active\[0\] " "Node \"Active\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Active\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Active\[1\] " "Node \"Active\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Active\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Active\[2\] " "Node \"Active\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Active\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED " "Node \"LED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SetAddrZero " "Node \"SetAddrZero\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SetAddrZero" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Zero " "Node \"Zero\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Zero" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "freq\[0\] " "Node \"freq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "freq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "freq\[1\] " "Node \"freq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "freq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "freq\[2\] " "Node \"freq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "freq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mux\[0\] " "Node \"mux\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mux\[1\] " "Node \"mux\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mux\[2\] " "Node \"mux\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mux\[3\] " "Node \"mux\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "playing " "Node \"playing\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "playing" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "recording " "Node \"recording\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "recording" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "resetN " "Node \"resetN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "resetN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sel\[0\] " "Node \"sel\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sel\[1\] " "Node \"sel\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528046221098 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1528046221098 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528046221104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528046232003 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1528046233353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:30 " "Fitter placement preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528046261597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528046344637 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528046382822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:38 " "Fitter placement operations ending: elapsed time is 00:00:38" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528046382822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528046385374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X33_Y23 X44_Y34 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/lab_project/Looper_trial/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} { { 12 { 0 ""} 33 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1528046411512 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528046411512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1528046446173 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528046446173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:52 " "Fitter routing operations ending: elapsed time is 00:00:52" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528046446180 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 27.20 " "Total time spent on timing analysis during the Fitter is 27.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1528046450934 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528046451262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528046458485 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528046458490 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528046465332 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:24 " "Fitter post-fit operations ending: elapsed time is 00:00:24" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528046474440 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1528046475002 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/lab_project/Looper_trial/output_files/mem_trial.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/lab_project/Looper_trial/output_files/mem_trial.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528046475336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 124 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6343 " "Peak virtual memory: 6343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528046477777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 20:21:17 2018 " "Processing ended: Sun Jun 03 20:21:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528046477777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:38 " "Elapsed time: 00:04:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528046477777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:32 " "Total CPU time (on all processors): 00:08:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528046477777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528046477777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1528046479489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528046479494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 20:21:19 2018 " "Processing started: Sun Jun 03 20:21:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528046479494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1528046479494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mem_trial -c mem_trial " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mem_trial -c mem_trial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1528046479494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1528046480989 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1528046494470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528046495088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 20:21:35 2018 " "Processing ended: Sun Jun 03 20:21:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528046495088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528046495088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528046495088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1528046495088 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1528046495978 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1528046496729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528046496736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 20:21:36 2018 " "Processing started: Sun Jun 03 20:21:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528046496736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046496736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mem_trial -c mem_trial " "Command: quartus_sta mem_trial -c mem_trial" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046496736 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1528046496897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046498171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046498171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046498233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046498233 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "experiment_digital_recorder " "Entity experiment_digital_recorder" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0v8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0v8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1528046499620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1528046499620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1528046499620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1528046499620 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1528046499620 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046499620 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mem_trial.sdc " "Synopsys Design Constraints File file not found: 'mem_trial.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046499709 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046499710 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t " "create_clock -period 1.000 -name recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528046499722 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528046499722 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK " "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528046499722 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046499722 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046499874 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046499894 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1528046499909 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528046499922 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528046501818 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046501818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -58.412 " "Worst-case setup slack is -58.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046501825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046501825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -58.412           -1125.693 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t  " "  -58.412           -1125.693 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046501825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.582          -62475.334 CLOCK_50  " "   -6.582          -62475.334 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046501825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.206            -292.811 AUD_BCLK  " "   -6.206            -292.811 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046501825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046501825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046501975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046501975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 CLOCK_50  " "    0.168               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046501975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t  " "    0.298               0.000 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046501975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 AUD_BCLK  " "    0.345               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046501975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046501975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.796 " "Worst-case recovery slack is -7.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046502017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046502017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.796             -90.321 CLOCK_50  " "   -7.796             -90.321 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046502017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.046            -314.374 AUD_BCLK  " "   -6.046            -314.374 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046502017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046502017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.342 " "Worst-case removal slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046502060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046502060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 AUD_BCLK  " "    0.342               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046502060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.966               0.000 CLOCK_50  " "    0.966               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046502060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046502060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046502080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046502080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -76660.420 CLOCK_50  " "   -2.174          -76660.420 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046502080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -315.920 AUD_BCLK  " "   -2.174            -315.920 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046502080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -41.661 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t  " "   -0.394             -41.661 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046502080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046502080 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 51 synchronizer chains. " "Report Metastability: Found 51 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528046502273 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046502273 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528046502287 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046502354 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046510186 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046510821 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528046511198 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046511198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -61.080 " "Worst-case setup slack is -61.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -61.080           -1166.217 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t  " "  -61.080           -1166.217 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.575          -58022.111 CLOCK_50  " "   -6.575          -58022.111 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.049            -282.535 AUD_BCLK  " "   -6.049            -282.535 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046511205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.087 " "Worst-case hold slack is -0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -0.087 CLOCK_50  " "   -0.087              -0.087 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t  " "    0.295               0.000 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 AUD_BCLK  " "    0.322               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046511326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.409 " "Worst-case recovery slack is -7.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.409             -83.466 CLOCK_50  " "   -7.409             -83.466 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.825            -303.359 AUD_BCLK  " "   -5.825            -303.359 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046511360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.235 " "Worst-case removal slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 AUD_BCLK  " "    0.235               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 CLOCK_50  " "    0.883               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046511402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -76465.052 CLOCK_50  " "   -2.174          -76465.052 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -310.753 AUD_BCLK  " "   -2.174            -310.753 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -40.887 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t  " "   -0.394             -40.887 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046511426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046511426 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 51 synchronizer chains. " "Report Metastability: Found 51 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528046511623 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046511623 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528046511635 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046511888 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046520826 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046521462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528046521582 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046521582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.489 " "Worst-case setup slack is -29.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.489            -572.064 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t  " "  -29.489            -572.064 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.286            -104.551 AUD_BCLK  " "   -4.286            -104.551 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.577          -32460.249 CLOCK_50  " "   -3.577          -32460.249 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046521598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.110 " "Worst-case hold slack is 0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t  " "    0.110               0.000 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 CLOCK_50  " "    0.117               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 AUD_BCLK  " "    0.180               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046521737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.241 " "Worst-case recovery slack is -5.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.241             -36.831 CLOCK_50  " "   -5.241             -36.831 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.905            -211.412 AUD_BCLK  " "   -3.905            -211.412 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046521783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.559 " "Worst-case removal slack is 0.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 CLOCK_50  " "    0.559               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 AUD_BCLK  " "    0.645               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046521822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -77645.761 CLOCK_50  " "   -2.174          -77645.761 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -329.419 AUD_BCLK  " "   -2.174            -329.419 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160              -2.186 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t  " "   -0.160              -2.186 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046521911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046521911 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 51 synchronizer chains. " "Report Metastability: Found 51 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528046522105 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046522105 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528046522118 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046522752 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528046522890 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046522890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.006 " "Worst-case setup slack is -28.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046522900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046522900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.006            -538.181 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t  " "  -28.006            -538.181 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046522900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.659             -81.570 AUD_BCLK  " "   -3.659             -81.570 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046522900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.169          -26075.889 CLOCK_50  " "   -3.169          -26075.889 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046522900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046522900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.077 " "Worst-case hold slack is -0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -0.153 CLOCK_50  " "   -0.077              -0.153 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t  " "    0.092               0.000 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 AUD_BCLK  " "    0.171               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046523037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.486 " "Worst-case recovery slack is -4.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.486             -27.399 CLOCK_50  " "   -4.486             -27.399 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.252            -174.351 AUD_BCLK  " "   -3.252            -174.351 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046523071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.347 " "Worst-case removal slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 AUD_BCLK  " "    0.347               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 CLOCK_50  " "    0.505               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046523116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -78948.193 CLOCK_50  " "   -2.174          -78948.193 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -348.238 AUD_BCLK  " "   -2.174            -348.238 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -0.753 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t  " "   -0.092              -0.753 recorder_module_looper:inst\|prescaler:inst27\|prescaler_1_t " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528046523141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046523141 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 51 synchronizer chains. " "Report Metastability: Found 51 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528046523339 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046523339 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046525122 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046525126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5261 " "Peak virtual memory: 5261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528046525307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 20:22:05 2018 " "Processing ended: Sun Jun 03 20:22:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528046525307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528046525307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528046525307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046525307 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 230 s " "Quartus Prime Full Compilation was successful. 0 errors, 230 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528046526258 ""}
