$date
	Thu Jan 21 13:17:11 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module p $end
$var wire 1 ! clk $end
$var wire 1 " done $end
$var wire 1 # pressurizeCtrl $end
$var wire 1 $ rst $end
$var reg 1 % evacuated $end
$var reg 1 & pressurized $end
$var reg 1 ' rstPressurizeDelay $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
x&
x%
0$
0#
x"
0!
$end
#20
1%
0&
1$
1!
#40
0!
#60
0"
1'
1#
1!
#80
0!
#100
0'
0%
1!
#120
0!
#140
1!
#160
0!
#180
1!
#240
