[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3368008 heartbeat IPC: 2.969 cumulative IPC: 2.969 (Simulation time: 00 hr 01 min 15 sec)
Tendency balance: 0.052399.
Warmup finished CPU 0 instructions: 20000000 cycles: 6990008 cumulative IPC: 2.861 (Simulation time: 00 hr 02 min 42 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6990008 cumulative IPC: 2.861 (Simulation time: 00 hr 02 min 42 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 6990009 heartbeat IPC: 2.761 cumulative IPC: 3 (Simulation time: 00 hr 02 min 42 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 9262161 cumulative IPC: 1.08 (Simulation time: 00 hr 05 min 41 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 9262161 cumulative IPC: 1.08 (Simulation time: 00 hr 05 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/hugo/APA/traces/401.bzip2-226B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.08 instructions: 10000002 cycles: 9262161
CPU 0 Branch Prediction Accuracy: 99.98% MPKI: 0.006 Average ROB Occupancy at Mispredict: 58.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.006
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:     245817 HIT:     244841 MISS:        976 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     245817 HIT:     244841 MISS:        976 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 289 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     166932 HIT:     107485 MISS:      59447 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:      28285 HIT:       9837 MISS:      18448 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      62144 HIT:      21791 MISS:      40353 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      76229 HIT:      75734 MISS:        495 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        274 HIT:        123 MISS:        151 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          2
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 183 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1738341 HIT:    1738330 MISS:         11 MSHR_MERGE:          5
cpu0->cpu0_L1I LOAD         ACCESS:    1738341 HIT:    1738330 MISS:         11 MSHR_MERGE:          5
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 242.2 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    2898186 HIT:    2340785 MISS:     557401 MSHR_MERGE:     466704
cpu0->cpu0_L1D LOAD         ACCESS:    1077564 HIT:     998035 MISS:      79529 MSHR_MERGE:      51250
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1819633 HIT:    1342041 MISS:     477592 MSHR_MERGE:     415448
cpu0->cpu0_L1D TRANSLATION  ACCESS:        989 HIT:        709 MISS:        280 MSHR_MERGE:          6
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 127.6 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1530416 HIT:    1530416 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1530416 HIT:    1530416 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    2871817 HIT:    2614630 MISS:     257187 MSHR_MERGE:      11370
cpu0->cpu0_DTLB LOAD         ACCESS:    2871817 HIT:    2614630 MISS:     257187 MSHR_MERGE:      11370
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.151 cycles
cpu0->LLC TOTAL        ACCESS:     103621 HIT:      51650 MISS:      51971 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      18448 HIT:       5881 MISS:      12567 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      40353 HIT:       1403 MISS:      38950 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      44669 HIT:      44362 MISS:        307 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        151 HIT:          4 MISS:        147 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 194.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1789
  ROW_BUFFER_MISS:      49873
  AVG DBUS CONGESTED CYCLE: 15.21
Channel 0 WQ ROW_BUFFER_HIT:       9651
  ROW_BUFFER_MISS:      17228
  FULL:          0
Channel 0 REFRESHES ISSUED:        772
