-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "E:/my_files/course/term8/FPGA/project/phase3/verilog/interleaver/data_interleaver_tb_isim_beh.exe" -prj "E:/my_files/course/term8/FPGA/project/phase3/verilog/interleaver/data_interleaver_tb_beh.prj" "work.data_interleaver_tb" "work.glbl" 
