

================================================================
== Vitis HLS Report for 'avgHeaderDiv'
================================================================
* Date:           Fri Jun 28 16:03:23 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        mpd_data_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-ffva1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.408 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       88|       88|  0.704 us|  0.704 us|   64|   64|  yes(flp)|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      47|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    1047|     777|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     551|    -|
|Register         |        -|     -|     201|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1248|    1375|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+------+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF  | LUT | URAM|
    +--------------------------+-----------------------+---------+----+------+-----+-----+
    |sdiv_20ns_9ns_13_24_1_U5  |sdiv_20ns_9ns_13_24_1  |        0|   0|  1047|  777|    0|
    +--------------------------+-----------------------+---------+----+------+-----+-----+
    |Total                     |                       |        0|   0|  1047|  777|    0|
    +--------------------------+-----------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |and_ln233_fu_194_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln240_fu_200_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_411                    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_56_p3              |       and|   0|  0|   2|           1|           0|
    |grp_nbreadreq_fu_64_p3              |       and|   0|  0|   2|           1|           0|
    |icmp_ln257_fu_266_p2                |      icmp|   0|  0|  15|           8|           1|
    |ap_block_state1_pp0_stage0_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state28_pp0_stage24_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage63_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_condition_174                    |        or|   0|  0|   2|           1|           1|
    |ap_condition_191                    |        or|   0|  0|   2|           1|           1|
    |ap_condition_632                    |        or|   0|  0|   2|           1|           1|
    |ap_condition_652                    |        or|   0|  0|   2|           1|           1|
    |ap_condition_657                    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op117_write_state28    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op119_write_state28    |        or|   0|  0|   2|           1|           1|
    |xor_ln233_fu_188_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  47|          24|          16|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------+-----+-----------+-----+-----------+
    |                           Name                           | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_iter0_fsm                                           |  279|         65|   64|       4160|
    |ap_NS_iter1_fsm                                           |  116|         27|   26|        702|
    |ap_done                                                   |    9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_avg_header_avg_reg_150               |   26|          5|   13|         65|
    |ap_phi_reg_pp0_iter1_avg_header_tag_reg_165               |   14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_avg_pre_header_cnt_1_ph97_i_reg_121  |   14|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_p_b101_i_reg_98                      |   14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_p_b_i_reg_130                        |   20|          4|    1|          4|
    |ap_phi_reg_pp0_iter1_phi_ln229_reg_112                    |   14|          3|   64|        192|
    |p_b_i_reg_130                                             |    9|          2|    1|          2|
    |s_avgAHeader_blk_n                                        |    9|          2|    1|          2|
    |s_avgAPreHeader_blk_n                                     |    9|          2|    1|          2|
    |s_avgBHeader_blk_n                                        |    9|          2|    1|          2|
    |s_avgBPreHeader_blk_n                                     |    9|          2|    1|          2|
    +----------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                     |  551|        125|  184|       5165|
    +----------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |and_ln233_reg_306                                         |   1|   0|    1|          0|
    |and_ln233_reg_306_pp0_iter0_reg                           |   1|   0|    1|          0|
    |and_ln240_reg_322                                         |   1|   0|    1|          0|
    |and_ln240_reg_322_pp0_iter0_reg                           |   1|   0|    1|          0|
    |ap_CS_iter0_fsm                                           |  64|   0|   64|          0|
    |ap_CS_iter1_fsm                                           |  26|   0|   26|          0|
    |ap_done_reg                                               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_avg_header_avg_reg_150               |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter1_avg_header_tag_reg_165               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_avg_pre_header_cnt_1_ph97_i_reg_121  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_b101_i_reg_98                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_b_i_reg_130                        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_phi_ln229_reg_112                    |  64|   0|   64|          0|
    |avg_pre_header_tag_2_1_reg_368                            |   1|   0|    1|          0|
    |avg_pre_header_tag_2_reg_349                              |   1|   0|    1|          0|
    |icmp_ln257_reg_377                                        |   1|   0|    1|          0|
    |last                                                      |   1|   0|    1|          0|
    |p_b101_i_reg_98                                           |   1|   0|    1|          0|
    |p_b_i_reg_130                                             |   1|   0|    1|          0|
    |tmp_26_i_reg_310                                          |   1|   0|    1|          0|
    |tmp_26_i_reg_310_pp0_iter0_reg                            |   1|   0|    1|          0|
    |tmp_27_i_reg_314                                          |   1|   0|    1|          0|
    |tmp_27_i_reg_314_pp0_iter0_reg                            |   1|   0|    1|          0|
    |tmp_28_i_reg_318                                          |   1|   0|    1|          0|
    |tmp_28_i_reg_318_pp0_iter0_reg                            |   1|   0|    1|          0|
    |tmp_30_i_reg_326                                          |   1|   0|    1|          0|
    |tmp_30_i_reg_326_pp0_iter0_reg                            |   1|   0|    1|          0|
    |tmp_31_i_reg_330                                          |   1|   0|    1|          0|
    |tmp_31_i_reg_330_pp0_iter0_reg                            |   1|   0|    1|          0|
    |tmp_i_reg_302                                             |   1|   0|    1|          0|
    |tmp_i_reg_302_pp0_iter0_reg                               |   1|   0|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 201|   0|  201|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|     avgHeaderDiv|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|     avgHeaderDiv|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|     avgHeaderDiv|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|     avgHeaderDiv|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|     avgHeaderDiv|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|     avgHeaderDiv|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|     avgHeaderDiv|  return value|
|s_avgAPreHeader_dout            |   in|   64|     ap_fifo|  s_avgAPreHeader|       pointer|
|s_avgAPreHeader_num_data_valid  |   in|    2|     ap_fifo|  s_avgAPreHeader|       pointer|
|s_avgAPreHeader_fifo_cap        |   in|    2|     ap_fifo|  s_avgAPreHeader|       pointer|
|s_avgAPreHeader_empty_n         |   in|    1|     ap_fifo|  s_avgAPreHeader|       pointer|
|s_avgAPreHeader_read            |  out|    1|     ap_fifo|  s_avgAPreHeader|       pointer|
|s_avgBPreHeader_dout            |   in|   64|     ap_fifo|  s_avgBPreHeader|       pointer|
|s_avgBPreHeader_num_data_valid  |   in|    2|     ap_fifo|  s_avgBPreHeader|       pointer|
|s_avgBPreHeader_fifo_cap        |   in|    2|     ap_fifo|  s_avgBPreHeader|       pointer|
|s_avgBPreHeader_empty_n         |   in|    1|     ap_fifo|  s_avgBPreHeader|       pointer|
|s_avgBPreHeader_read            |  out|    1|     ap_fifo|  s_avgBPreHeader|       pointer|
|s_avgAHeader_din                |  out|   32|     ap_fifo|     s_avgAHeader|       pointer|
|s_avgAHeader_num_data_valid     |   in|    2|     ap_fifo|     s_avgAHeader|       pointer|
|s_avgAHeader_fifo_cap           |   in|    2|     ap_fifo|     s_avgAHeader|       pointer|
|s_avgAHeader_full_n             |   in|    1|     ap_fifo|     s_avgAHeader|       pointer|
|s_avgAHeader_write              |  out|    1|     ap_fifo|     s_avgAHeader|       pointer|
|s_avgBHeader_din                |  out|   32|     ap_fifo|     s_avgBHeader|       pointer|
|s_avgBHeader_num_data_valid     |   in|    3|     ap_fifo|     s_avgBHeader|       pointer|
|s_avgBHeader_fifo_cap           |   in|    3|     ap_fifo|     s_avgBHeader|       pointer|
|s_avgBHeader_full_n             |   in|    1|     ap_fifo|     s_avgBHeader|       pointer|
|s_avgBHeader_write              |  out|    1|     ap_fifo|     s_avgBHeader|       pointer|
+--------------------------------+-----+-----+------------+-----------------+--------------+

