// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conv2d_3x3_image_filter_Pipeline_VITIS_LOOP_188_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_dout,
        input_r_num_data_valid,
        input_r_fifo_cap,
        input_r_empty_n,
        input_r_read,
        output_r_din,
        output_r_num_data_valid,
        output_r_fifo_cap,
        output_r_full_n,
        output_r_write,
        cmp,
        row,
        cmp4,
        window_adjust_0_0_0_i,
        window_adjust_0_0_0_o,
        window_adjust_0_0_0_o_ap_vld,
        window_adjust_0_2_0_i,
        window_adjust_0_2_0_o,
        window_adjust_0_2_0_o_ap_vld,
        window_adjust_1_0_0_i,
        window_adjust_1_0_0_o,
        window_adjust_1_0_0_o_ap_vld,
        window_adjust_1_2_0_i,
        window_adjust_1_2_0_o,
        window_adjust_1_2_0_o_ap_vld,
        window_adjust_2_0_0_i,
        window_adjust_2_0_0_o,
        window_adjust_2_0_0_o_ap_vld,
        window_adjust_2_2_0_i,
        window_adjust_2_2_0_o,
        window_adjust_2_2_0_o_ap_vld,
        window_adjust_0_0_1_i,
        window_adjust_0_0_1_o,
        window_adjust_0_0_1_o_ap_vld,
        window_adjust_0_2_1_i,
        window_adjust_0_2_1_o,
        window_adjust_0_2_1_o_ap_vld,
        window_adjust_1_0_1_i,
        window_adjust_1_0_1_o,
        window_adjust_1_0_1_o_ap_vld,
        window_adjust_1_2_1_i,
        window_adjust_1_2_1_o,
        window_adjust_1_2_1_o_ap_vld,
        window_adjust_2_0_1_i,
        window_adjust_2_0_1_o,
        window_adjust_2_0_1_o_ap_vld,
        window_adjust_2_2_1_i,
        window_adjust_2_2_1_o,
        window_adjust_2_2_1_o_ap_vld,
        window_adjust_0_0_2_i,
        window_adjust_0_0_2_o,
        window_adjust_0_0_2_o_ap_vld,
        window_adjust_0_2_2_i,
        window_adjust_0_2_2_o,
        window_adjust_0_2_2_o_ap_vld,
        window_adjust_1_0_2_i,
        window_adjust_1_0_2_o,
        window_adjust_1_0_2_o_ap_vld,
        window_adjust_1_2_2_i,
        window_adjust_1_2_2_o,
        window_adjust_1_2_2_o_ap_vld,
        window_adjust_2_0_2_i,
        window_adjust_2_0_2_o,
        window_adjust_2_0_2_o_ap_vld,
        window_adjust_2_2_2_i,
        window_adjust_2_2_2_o,
        window_adjust_2_2_2_o_ap_vld,
        window_adjust_0_0_3_i,
        window_adjust_0_0_3_o,
        window_adjust_0_0_3_o_ap_vld,
        window_adjust_0_2_3_i,
        window_adjust_0_2_3_o,
        window_adjust_0_2_3_o_ap_vld,
        window_adjust_1_0_3_i,
        window_adjust_1_0_3_o,
        window_adjust_1_0_3_o_ap_vld,
        window_adjust_1_2_3_i,
        window_adjust_1_2_3_o,
        window_adjust_1_2_3_o_ap_vld,
        window_adjust_2_0_3_i,
        window_adjust_2_0_3_o,
        window_adjust_2_0_3_o_ap_vld,
        window_adjust_2_2_3_i,
        window_adjust_2_2_3_o,
        window_adjust_2_2_3_o_ap_vld,
        window_adjust_0_0_4_i,
        window_adjust_0_0_4_o,
        window_adjust_0_0_4_o_ap_vld,
        window_adjust_0_2_4_i,
        window_adjust_0_2_4_o,
        window_adjust_0_2_4_o_ap_vld,
        window_adjust_1_0_4_i,
        window_adjust_1_0_4_o,
        window_adjust_1_0_4_o_ap_vld,
        window_adjust_1_2_4_i,
        window_adjust_1_2_4_o,
        window_adjust_1_2_4_o_ap_vld,
        window_adjust_2_0_4_i,
        window_adjust_2_0_4_o,
        window_adjust_2_0_4_o_ap_vld,
        window_adjust_2_2_4_i,
        window_adjust_2_2_4_o,
        window_adjust_2_2_4_o_ap_vld,
        window_adjust_0_0_5_i,
        window_adjust_0_0_5_o,
        window_adjust_0_0_5_o_ap_vld,
        window_adjust_0_2_5_i,
        window_adjust_0_2_5_o,
        window_adjust_0_2_5_o_ap_vld,
        window_adjust_1_0_5_i,
        window_adjust_1_0_5_o,
        window_adjust_1_0_5_o_ap_vld,
        window_adjust_1_2_5_i,
        window_adjust_1_2_5_o,
        window_adjust_1_2_5_o_ap_vld,
        window_adjust_2_0_5_i,
        window_adjust_2_0_5_o,
        window_adjust_2_0_5_o_ap_vld,
        window_adjust_2_2_5_i,
        window_adjust_2_2_5_o,
        window_adjust_2_2_5_o_ap_vld,
        window_adjust_0_0_6_i,
        window_adjust_0_0_6_o,
        window_adjust_0_0_6_o_ap_vld,
        window_adjust_0_2_6_i,
        window_adjust_0_2_6_o,
        window_adjust_0_2_6_o_ap_vld,
        window_adjust_1_0_6_i,
        window_adjust_1_0_6_o,
        window_adjust_1_0_6_o_ap_vld,
        window_adjust_1_2_6_i,
        window_adjust_1_2_6_o,
        window_adjust_1_2_6_o_ap_vld,
        window_adjust_2_0_6_i,
        window_adjust_2_0_6_o,
        window_adjust_2_0_6_o_ap_vld,
        window_adjust_2_2_6_i,
        window_adjust_2_2_6_o,
        window_adjust_2_2_6_o_ap_vld,
        window_adjust_0_0_7_i,
        window_adjust_0_0_7_o,
        window_adjust_0_0_7_o_ap_vld,
        window_adjust_0_2_7_i,
        window_adjust_0_2_7_o,
        window_adjust_0_2_7_o_ap_vld,
        window_adjust_1_0_7_i,
        window_adjust_1_0_7_o,
        window_adjust_1_0_7_o_ap_vld,
        window_adjust_1_2_7_i,
        window_adjust_1_2_7_o,
        window_adjust_1_2_7_o_ap_vld,
        window_adjust_2_0_7_i,
        window_adjust_2_0_7_o,
        window_adjust_2_0_7_o_ap_vld,
        window_adjust_2_2_7_i,
        window_adjust_2_2_7_o,
        window_adjust_2_2_7_o_ap_vld,
        linebuf_0_0_address0,
        linebuf_0_0_ce0,
        linebuf_0_0_we0,
        linebuf_0_0_d0,
        linebuf_0_0_q0,
        linebuf_0_0_address1,
        linebuf_0_0_ce1,
        linebuf_0_0_q1,
        linebuf_1_0_address0,
        linebuf_1_0_ce0,
        linebuf_1_0_we0,
        linebuf_1_0_d0,
        linebuf_1_0_q0,
        linebuf_1_0_address1,
        linebuf_1_0_ce1,
        linebuf_1_0_q1,
        linebuf_2_0_address0,
        linebuf_2_0_ce0,
        linebuf_2_0_we0,
        linebuf_2_0_d0,
        linebuf_2_0_q0,
        linebuf_2_0_address1,
        linebuf_2_0_ce1,
        linebuf_2_0_q1,
        linebuf_1_1_address0,
        linebuf_1_1_ce0,
        linebuf_1_1_we0,
        linebuf_1_1_d0,
        linebuf_1_1_q0,
        linebuf_1_1_address1,
        linebuf_1_1_ce1,
        linebuf_1_1_q1,
        linebuf_2_1_address0,
        linebuf_2_1_ce0,
        linebuf_2_1_we0,
        linebuf_2_1_d0,
        linebuf_2_1_q0,
        linebuf_2_1_address1,
        linebuf_2_1_ce1,
        linebuf_2_1_q1,
        linebuf_0_1_address0,
        linebuf_0_1_ce0,
        linebuf_0_1_we0,
        linebuf_0_1_d0,
        linebuf_0_1_q0,
        linebuf_0_1_address1,
        linebuf_0_1_ce1,
        linebuf_0_1_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [79:0] input_r_dout;
input  [2:0] input_r_num_data_valid;
input  [2:0] input_r_fifo_cap;
input   input_r_empty_n;
output   input_r_read;
output  [79:0] output_r_din;
input  [2:0] output_r_num_data_valid;
input  [2:0] output_r_fifo_cap;
input   output_r_full_n;
output   output_r_write;
input  [0:0] cmp;
input  [10:0] row;
input  [0:0] cmp4;
input  [9:0] window_adjust_0_0_0_i;
output  [9:0] window_adjust_0_0_0_o;
output   window_adjust_0_0_0_o_ap_vld;
input  [9:0] window_adjust_0_2_0_i;
output  [9:0] window_adjust_0_2_0_o;
output   window_adjust_0_2_0_o_ap_vld;
input  [9:0] window_adjust_1_0_0_i;
output  [9:0] window_adjust_1_0_0_o;
output   window_adjust_1_0_0_o_ap_vld;
input  [9:0] window_adjust_1_2_0_i;
output  [9:0] window_adjust_1_2_0_o;
output   window_adjust_1_2_0_o_ap_vld;
input  [9:0] window_adjust_2_0_0_i;
output  [9:0] window_adjust_2_0_0_o;
output   window_adjust_2_0_0_o_ap_vld;
input  [9:0] window_adjust_2_2_0_i;
output  [9:0] window_adjust_2_2_0_o;
output   window_adjust_2_2_0_o_ap_vld;
input  [9:0] window_adjust_0_0_1_i;
output  [9:0] window_adjust_0_0_1_o;
output   window_adjust_0_0_1_o_ap_vld;
input  [9:0] window_adjust_0_2_1_i;
output  [9:0] window_adjust_0_2_1_o;
output   window_adjust_0_2_1_o_ap_vld;
input  [9:0] window_adjust_1_0_1_i;
output  [9:0] window_adjust_1_0_1_o;
output   window_adjust_1_0_1_o_ap_vld;
input  [9:0] window_adjust_1_2_1_i;
output  [9:0] window_adjust_1_2_1_o;
output   window_adjust_1_2_1_o_ap_vld;
input  [9:0] window_adjust_2_0_1_i;
output  [9:0] window_adjust_2_0_1_o;
output   window_adjust_2_0_1_o_ap_vld;
input  [9:0] window_adjust_2_2_1_i;
output  [9:0] window_adjust_2_2_1_o;
output   window_adjust_2_2_1_o_ap_vld;
input  [9:0] window_adjust_0_0_2_i;
output  [9:0] window_adjust_0_0_2_o;
output   window_adjust_0_0_2_o_ap_vld;
input  [9:0] window_adjust_0_2_2_i;
output  [9:0] window_adjust_0_2_2_o;
output   window_adjust_0_2_2_o_ap_vld;
input  [9:0] window_adjust_1_0_2_i;
output  [9:0] window_adjust_1_0_2_o;
output   window_adjust_1_0_2_o_ap_vld;
input  [9:0] window_adjust_1_2_2_i;
output  [9:0] window_adjust_1_2_2_o;
output   window_adjust_1_2_2_o_ap_vld;
input  [9:0] window_adjust_2_0_2_i;
output  [9:0] window_adjust_2_0_2_o;
output   window_adjust_2_0_2_o_ap_vld;
input  [9:0] window_adjust_2_2_2_i;
output  [9:0] window_adjust_2_2_2_o;
output   window_adjust_2_2_2_o_ap_vld;
input  [9:0] window_adjust_0_0_3_i;
output  [9:0] window_adjust_0_0_3_o;
output   window_adjust_0_0_3_o_ap_vld;
input  [9:0] window_adjust_0_2_3_i;
output  [9:0] window_adjust_0_2_3_o;
output   window_adjust_0_2_3_o_ap_vld;
input  [9:0] window_adjust_1_0_3_i;
output  [9:0] window_adjust_1_0_3_o;
output   window_adjust_1_0_3_o_ap_vld;
input  [9:0] window_adjust_1_2_3_i;
output  [9:0] window_adjust_1_2_3_o;
output   window_adjust_1_2_3_o_ap_vld;
input  [9:0] window_adjust_2_0_3_i;
output  [9:0] window_adjust_2_0_3_o;
output   window_adjust_2_0_3_o_ap_vld;
input  [9:0] window_adjust_2_2_3_i;
output  [9:0] window_adjust_2_2_3_o;
output   window_adjust_2_2_3_o_ap_vld;
input  [9:0] window_adjust_0_0_4_i;
output  [9:0] window_adjust_0_0_4_o;
output   window_adjust_0_0_4_o_ap_vld;
input  [9:0] window_adjust_0_2_4_i;
output  [9:0] window_adjust_0_2_4_o;
output   window_adjust_0_2_4_o_ap_vld;
input  [9:0] window_adjust_1_0_4_i;
output  [9:0] window_adjust_1_0_4_o;
output   window_adjust_1_0_4_o_ap_vld;
input  [9:0] window_adjust_1_2_4_i;
output  [9:0] window_adjust_1_2_4_o;
output   window_adjust_1_2_4_o_ap_vld;
input  [9:0] window_adjust_2_0_4_i;
output  [9:0] window_adjust_2_0_4_o;
output   window_adjust_2_0_4_o_ap_vld;
input  [9:0] window_adjust_2_2_4_i;
output  [9:0] window_adjust_2_2_4_o;
output   window_adjust_2_2_4_o_ap_vld;
input  [9:0] window_adjust_0_0_5_i;
output  [9:0] window_adjust_0_0_5_o;
output   window_adjust_0_0_5_o_ap_vld;
input  [9:0] window_adjust_0_2_5_i;
output  [9:0] window_adjust_0_2_5_o;
output   window_adjust_0_2_5_o_ap_vld;
input  [9:0] window_adjust_1_0_5_i;
output  [9:0] window_adjust_1_0_5_o;
output   window_adjust_1_0_5_o_ap_vld;
input  [9:0] window_adjust_1_2_5_i;
output  [9:0] window_adjust_1_2_5_o;
output   window_adjust_1_2_5_o_ap_vld;
input  [9:0] window_adjust_2_0_5_i;
output  [9:0] window_adjust_2_0_5_o;
output   window_adjust_2_0_5_o_ap_vld;
input  [9:0] window_adjust_2_2_5_i;
output  [9:0] window_adjust_2_2_5_o;
output   window_adjust_2_2_5_o_ap_vld;
input  [9:0] window_adjust_0_0_6_i;
output  [9:0] window_adjust_0_0_6_o;
output   window_adjust_0_0_6_o_ap_vld;
input  [9:0] window_adjust_0_2_6_i;
output  [9:0] window_adjust_0_2_6_o;
output   window_adjust_0_2_6_o_ap_vld;
input  [9:0] window_adjust_1_0_6_i;
output  [9:0] window_adjust_1_0_6_o;
output   window_adjust_1_0_6_o_ap_vld;
input  [9:0] window_adjust_1_2_6_i;
output  [9:0] window_adjust_1_2_6_o;
output   window_adjust_1_2_6_o_ap_vld;
input  [9:0] window_adjust_2_0_6_i;
output  [9:0] window_adjust_2_0_6_o;
output   window_adjust_2_0_6_o_ap_vld;
input  [9:0] window_adjust_2_2_6_i;
output  [9:0] window_adjust_2_2_6_o;
output   window_adjust_2_2_6_o_ap_vld;
input  [9:0] window_adjust_0_0_7_i;
output  [9:0] window_adjust_0_0_7_o;
output   window_adjust_0_0_7_o_ap_vld;
input  [9:0] window_adjust_0_2_7_i;
output  [9:0] window_adjust_0_2_7_o;
output   window_adjust_0_2_7_o_ap_vld;
input  [9:0] window_adjust_1_0_7_i;
output  [9:0] window_adjust_1_0_7_o;
output   window_adjust_1_0_7_o_ap_vld;
input  [9:0] window_adjust_1_2_7_i;
output  [9:0] window_adjust_1_2_7_o;
output   window_adjust_1_2_7_o_ap_vld;
input  [9:0] window_adjust_2_0_7_i;
output  [9:0] window_adjust_2_0_7_o;
output   window_adjust_2_0_7_o_ap_vld;
input  [9:0] window_adjust_2_2_7_i;
output  [9:0] window_adjust_2_2_7_o;
output   window_adjust_2_2_7_o_ap_vld;
output  [6:0] linebuf_0_0_address0;
output   linebuf_0_0_ce0;
output   linebuf_0_0_we0;
output  [79:0] linebuf_0_0_d0;
input  [79:0] linebuf_0_0_q0;
output  [6:0] linebuf_0_0_address1;
output   linebuf_0_0_ce1;
input  [79:0] linebuf_0_0_q1;
output  [6:0] linebuf_1_0_address0;
output   linebuf_1_0_ce0;
output   linebuf_1_0_we0;
output  [79:0] linebuf_1_0_d0;
input  [79:0] linebuf_1_0_q0;
output  [6:0] linebuf_1_0_address1;
output   linebuf_1_0_ce1;
input  [79:0] linebuf_1_0_q1;
output  [6:0] linebuf_2_0_address0;
output   linebuf_2_0_ce0;
output   linebuf_2_0_we0;
output  [79:0] linebuf_2_0_d0;
input  [79:0] linebuf_2_0_q0;
output  [6:0] linebuf_2_0_address1;
output   linebuf_2_0_ce1;
input  [79:0] linebuf_2_0_q1;
output  [6:0] linebuf_1_1_address0;
output   linebuf_1_1_ce0;
output   linebuf_1_1_we0;
output  [79:0] linebuf_1_1_d0;
input  [79:0] linebuf_1_1_q0;
output  [6:0] linebuf_1_1_address1;
output   linebuf_1_1_ce1;
input  [79:0] linebuf_1_1_q1;
output  [6:0] linebuf_2_1_address0;
output   linebuf_2_1_ce0;
output   linebuf_2_1_we0;
output  [79:0] linebuf_2_1_d0;
input  [79:0] linebuf_2_1_q0;
output  [6:0] linebuf_2_1_address1;
output   linebuf_2_1_ce1;
input  [79:0] linebuf_2_1_q1;
output  [6:0] linebuf_0_1_address0;
output   linebuf_0_1_ce0;
output   linebuf_0_1_we0;
output  [79:0] linebuf_0_1_d0;
input  [79:0] linebuf_0_1_q0;
output  [6:0] linebuf_0_1_address1;
output   linebuf_0_1_ce1;
input  [79:0] linebuf_0_1_q1;

reg ap_idle;
reg input_r_read;
reg[79:0] output_r_din;
reg output_r_write;
reg[9:0] window_adjust_0_0_0_o;
reg window_adjust_0_0_0_o_ap_vld;
reg[9:0] window_adjust_0_2_0_o;
reg window_adjust_0_2_0_o_ap_vld;
reg[9:0] window_adjust_1_0_0_o;
reg window_adjust_1_0_0_o_ap_vld;
reg[9:0] window_adjust_1_2_0_o;
reg window_adjust_1_2_0_o_ap_vld;
reg[9:0] window_adjust_2_0_0_o;
reg window_adjust_2_0_0_o_ap_vld;
reg[9:0] window_adjust_2_2_0_o;
reg window_adjust_2_2_0_o_ap_vld;
reg[9:0] window_adjust_0_0_1_o;
reg window_adjust_0_0_1_o_ap_vld;
reg[9:0] window_adjust_0_2_1_o;
reg window_adjust_0_2_1_o_ap_vld;
reg[9:0] window_adjust_1_0_1_o;
reg window_adjust_1_0_1_o_ap_vld;
reg[9:0] window_adjust_1_2_1_o;
reg window_adjust_1_2_1_o_ap_vld;
reg[9:0] window_adjust_2_0_1_o;
reg window_adjust_2_0_1_o_ap_vld;
reg[9:0] window_adjust_2_2_1_o;
reg window_adjust_2_2_1_o_ap_vld;
reg[9:0] window_adjust_0_0_2_o;
reg window_adjust_0_0_2_o_ap_vld;
reg[9:0] window_adjust_0_2_2_o;
reg window_adjust_0_2_2_o_ap_vld;
reg[9:0] window_adjust_1_0_2_o;
reg window_adjust_1_0_2_o_ap_vld;
reg[9:0] window_adjust_1_2_2_o;
reg window_adjust_1_2_2_o_ap_vld;
reg[9:0] window_adjust_2_0_2_o;
reg window_adjust_2_0_2_o_ap_vld;
reg[9:0] window_adjust_2_2_2_o;
reg window_adjust_2_2_2_o_ap_vld;
reg[9:0] window_adjust_0_0_3_o;
reg window_adjust_0_0_3_o_ap_vld;
reg[9:0] window_adjust_0_2_3_o;
reg window_adjust_0_2_3_o_ap_vld;
reg[9:0] window_adjust_1_0_3_o;
reg window_adjust_1_0_3_o_ap_vld;
reg[9:0] window_adjust_1_2_3_o;
reg window_adjust_1_2_3_o_ap_vld;
reg[9:0] window_adjust_2_0_3_o;
reg window_adjust_2_0_3_o_ap_vld;
reg[9:0] window_adjust_2_2_3_o;
reg window_adjust_2_2_3_o_ap_vld;
reg[9:0] window_adjust_0_0_4_o;
reg window_adjust_0_0_4_o_ap_vld;
reg[9:0] window_adjust_0_2_4_o;
reg window_adjust_0_2_4_o_ap_vld;
reg[9:0] window_adjust_1_0_4_o;
reg window_adjust_1_0_4_o_ap_vld;
reg[9:0] window_adjust_1_2_4_o;
reg window_adjust_1_2_4_o_ap_vld;
reg[9:0] window_adjust_2_0_4_o;
reg window_adjust_2_0_4_o_ap_vld;
reg[9:0] window_adjust_2_2_4_o;
reg window_adjust_2_2_4_o_ap_vld;
reg[9:0] window_adjust_0_0_5_o;
reg window_adjust_0_0_5_o_ap_vld;
reg[9:0] window_adjust_0_2_5_o;
reg window_adjust_0_2_5_o_ap_vld;
reg[9:0] window_adjust_1_0_5_o;
reg window_adjust_1_0_5_o_ap_vld;
reg[9:0] window_adjust_1_2_5_o;
reg window_adjust_1_2_5_o_ap_vld;
reg[9:0] window_adjust_2_0_5_o;
reg window_adjust_2_0_5_o_ap_vld;
reg[9:0] window_adjust_2_2_5_o;
reg window_adjust_2_2_5_o_ap_vld;
reg[9:0] window_adjust_0_0_6_o;
reg window_adjust_0_0_6_o_ap_vld;
reg[9:0] window_adjust_0_2_6_o;
reg window_adjust_0_2_6_o_ap_vld;
reg[9:0] window_adjust_1_0_6_o;
reg window_adjust_1_0_6_o_ap_vld;
reg[9:0] window_adjust_1_2_6_o;
reg window_adjust_1_2_6_o_ap_vld;
reg[9:0] window_adjust_2_0_6_o;
reg window_adjust_2_0_6_o_ap_vld;
reg[9:0] window_adjust_2_2_6_o;
reg window_adjust_2_2_6_o_ap_vld;
reg[9:0] window_adjust_0_0_7_o;
reg window_adjust_0_0_7_o_ap_vld;
reg[9:0] window_adjust_0_2_7_o;
reg window_adjust_0_2_7_o_ap_vld;
reg[9:0] window_adjust_1_0_7_o;
reg window_adjust_1_0_7_o_ap_vld;
reg[9:0] window_adjust_1_2_7_o;
reg window_adjust_1_2_7_o_ap_vld;
reg[9:0] window_adjust_2_0_7_o;
reg window_adjust_2_0_7_o_ap_vld;
reg[9:0] window_adjust_2_2_7_o;
reg window_adjust_2_2_7_o_ap_vld;
reg[6:0] linebuf_0_0_address0;
reg linebuf_0_0_ce0;
reg linebuf_0_0_we0;
reg[6:0] linebuf_0_0_address1;
reg linebuf_0_0_ce1;
reg[6:0] linebuf_1_0_address0;
reg linebuf_1_0_ce0;
reg linebuf_1_0_we0;
reg[6:0] linebuf_1_0_address1;
reg linebuf_1_0_ce1;
reg[6:0] linebuf_2_0_address0;
reg linebuf_2_0_ce0;
reg linebuf_2_0_we0;
reg[79:0] linebuf_2_0_d0;
reg linebuf_2_0_ce1;
reg[6:0] linebuf_1_1_address0;
reg linebuf_1_1_ce0;
reg linebuf_1_1_we0;
reg[6:0] linebuf_1_1_address1;
reg linebuf_1_1_ce1;
reg[6:0] linebuf_2_1_address0;
reg linebuf_2_1_ce0;
reg linebuf_2_1_we0;
reg[79:0] linebuf_2_1_d0;
reg linebuf_2_1_ce1;
reg[6:0] linebuf_0_1_address0;
reg linebuf_0_1_ce0;
reg linebuf_0_1_we0;
reg[6:0] linebuf_0_1_address1;
reg linebuf_0_1_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire   [0:0] tmp_s_nbreadreq_fu_242_p3;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_s_reg_4552;
reg   [0:0] tmp_s_reg_4552_pp0_iter5_reg;
wire   [0:0] cmp4_read_reg_4516;
reg   [0:0] icmp_ln65_1_reg_4556;
reg   [0:0] icmp_ln65_1_reg_4556_pp0_iter5_reg;
reg    ap_predicate_op854_write_state7;
reg   [0:0] and_ln193_reg_4595;
reg   [0:0] and_ln193_reg_4595_pp0_iter5_reg;
reg    ap_predicate_op889_write_state7;
reg    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln210_fu_1044_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    input_r_blk_n;
wire    ap_block_pp0_stage0;
reg    output_r_blk_n;
reg   [9:0] reg_889;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_s_reg_4552_pp0_iter1_reg;
reg   [0:0] icmp_ln65_1_reg_4556_pp0_iter1_reg;
reg   [9:0] reg_889_pp0_iter3_reg;
reg   [0:0] icmp_ln65_reg_4572;
reg   [0:0] icmp_ln65_reg_4572_pp0_iter1_reg;
reg   [9:0] reg_893;
reg   [0:0] tmp_s_reg_4552_pp0_iter2_reg;
reg   [0:0] icmp_ln65_1_reg_4556_pp0_iter2_reg;
reg   [0:0] icmp_ln65_reg_4572_pp0_iter2_reg;
reg   [0:0] cmp97_i_reg_4581;
reg   [0:0] cmp97_i_reg_4581_pp0_iter2_reg;
reg   [79:0] reg_897;
reg   [0:0] trunc_ln189_reg_4530;
reg   [0:0] trunc_ln189_reg_4530_pp0_iter2_reg;
reg   [79:0] reg_901;
reg   [9:0] reg_905;
reg   [0:0] tmp_s_reg_4552_pp0_iter4_reg;
wire   [9:0] grp_fu_926_p4;
reg   [9:0] reg_986;
reg   [0:0] tmp_s_reg_4552_pp0_iter3_reg;
reg   [0:0] icmp_ln65_1_reg_4556_pp0_iter3_reg;
reg   [0:0] icmp_ln65_reg_4572_pp0_iter3_reg;
wire   [0:0] cmp4_read_read_fu_224_p2;
wire   [0:0] trunc_ln189_fu_1001_p1;
reg   [0:0] trunc_ln189_reg_4530_pp0_iter1_reg;
reg   [0:0] trunc_ln189_reg_4530_pp0_iter3_reg;
wire   [7:0] trunc_ln189_1_fu_1005_p1;
reg   [7:0] trunc_ln189_1_reg_4539;
reg   [7:0] trunc_ln189_1_reg_4539_pp0_iter1_reg;
reg   [6:0] lshr_ln_reg_4547;
wire   [0:0] grp_fu_567_p2;
reg   [0:0] icmp_ln65_1_reg_4556_pp0_iter4_reg;
wire   [0:0] grp_fu_572_p2;
reg   [0:0] cmp4_i13_reg_4560;
reg   [0:0] cmp4_i13_reg_4560_pp0_iter1_reg;
reg   [79:0] input_read_reg_4565;
reg   [0:0] icmp_ln65_reg_4572_pp0_iter4_reg;
reg   [0:0] cmp4_i_reg_4576;
wire   [0:0] cmp97_i_fu_1024_p2;
reg   [0:0] cmp97_i_reg_4581_pp0_iter1_reg;
reg   [0:0] cmp97_i_reg_4581_pp0_iter3_reg;
reg   [0:0] cmp97_i_reg_4581_pp0_iter4_reg;
wire   [0:0] and_ln193_fu_1030_p2;
reg   [0:0] and_ln193_reg_4595_pp0_iter1_reg;
reg   [0:0] and_ln193_reg_4595_pp0_iter2_reg;
reg   [0:0] and_ln193_reg_4595_pp0_iter3_reg;
reg   [0:0] and_ln193_reg_4595_pp0_iter4_reg;
reg   [6:0] linebuf_0_0_addr_1_reg_4603;
reg   [6:0] linebuf_0_0_addr_1_reg_4603_pp0_iter2_reg;
reg   [6:0] linebuf_0_1_addr_1_reg_4608;
reg   [6:0] linebuf_0_1_addr_1_reg_4608_pp0_iter2_reg;
reg   [6:0] linebuf_1_0_addr_1_reg_4613;
reg   [6:0] linebuf_1_1_addr_1_reg_4618;
reg   [6:0] linebuf_0_0_addr_reg_4633;
reg   [6:0] linebuf_0_0_addr_reg_4633_pp0_iter2_reg;
reg   [6:0] linebuf_0_1_addr_reg_4638;
reg   [6:0] linebuf_0_1_addr_reg_4638_pp0_iter2_reg;
reg   [6:0] linebuf_1_0_addr_reg_4643;
reg   [6:0] linebuf_1_1_addr_reg_4648;
wire   [6:0] linebuf_2_0_addr_gep_fu_347_p3;
wire   [6:0] linebuf_2_1_addr_gep_fu_354_p3;
wire   [63:0] p_cast_fu_1080_p1;
reg   [63:0] p_cast_reg_4663;
reg   [63:0] p_cast_reg_4663_pp0_iter2_reg;
wire   [0:0] trunc_ln91_fu_1098_p1;
reg   [0:0] trunc_ln91_reg_4681;
reg   [0:0] trunc_ln91_reg_4681_pp0_iter2_reg;
reg   [0:0] trunc_ln91_reg_4681_pp0_iter3_reg;
reg   [0:0] trunc_ln91_reg_4681_pp0_iter4_reg;
reg   [6:0] lshr_ln1_reg_4688;
reg   [9:0] tmp_25_reg_4693;
reg   [9:0] tmp_25_reg_4693_pp0_iter2_reg;
reg   [9:0] tmp_25_reg_4693_pp0_iter3_reg;
wire   [63:0] p_cast172_fu_1136_p1;
reg   [63:0] p_cast172_reg_4698;
wire   [0:0] trunc_ln91_7_fu_1154_p1;
reg   [0:0] trunc_ln91_7_reg_4714;
reg   [0:0] trunc_ln91_7_reg_4714_pp0_iter3_reg;
reg   [0:0] trunc_ln91_7_reg_4714_pp0_iter4_reg;
reg   [6:0] lshr_ln91_1_reg_4720;
wire   [63:0] zext_ln91_fu_1168_p1;
reg   [63:0] zext_ln91_reg_4735;
reg   [63:0] zext_ln91_reg_4735_pp0_iter3_reg;
reg   [79:0] linebuf_2_0_load_3_reg_4753;
reg   [79:0] linebuf_2_1_load_3_reg_4758;
wire   [63:0] zext_ln91_1_fu_1173_p1;
reg   [63:0] zext_ln91_1_reg_4773;
reg   [79:0] linebuf_2_0_load_2_reg_4809;
reg   [79:0] linebuf_2_1_load_2_reg_4814;
reg   [9:0] tmp_18_reg_4819;
reg   [9:0] tmp_19_reg_4824;
reg   [9:0] tmp_20_reg_4829;
reg   [9:0] tmp_21_reg_4834;
reg   [9:0] tmp_22_reg_4839;
reg   [9:0] tmp_23_reg_4844;
reg   [9:0] tmp_24_reg_4849;
wire   [9:0] trunc_ln105_4_fu_1253_p1;
reg   [9:0] trunc_ln105_4_reg_4854;
wire   [9:0] select_ln91_6_fu_1273_p3;
reg   [9:0] select_ln91_6_reg_4869;
wire   [9:0] select_ln91_2_fu_1554_p3;
reg   [9:0] select_ln91_2_reg_4885;
wire   [9:0] select_ln119_fu_1637_p3;
reg   [9:0] select_ln119_reg_4891;
wire   [9:0] select_ln119_10_fu_1650_p3;
reg   [9:0] select_ln119_10_reg_4896;
wire   [9:0] select_ln44_16_fu_2143_p3;
reg   [9:0] select_ln44_16_reg_4901;
wire   [9:0] select_ln44_17_fu_2295_p3;
reg   [9:0] select_ln44_17_reg_4906;
wire   [9:0] select_ln44_18_fu_2447_p3;
reg   [9:0] select_ln44_18_reg_4911;
wire   [9:0] select_ln44_19_fu_2599_p3;
reg   [9:0] select_ln44_19_reg_4916;
wire   [9:0] select_ln44_20_fu_2751_p3;
reg   [9:0] select_ln44_20_reg_4921;
wire   [9:0] select_ln44_21_fu_2903_p3;
reg   [9:0] select_ln44_21_reg_4926;
wire   [9:0] select_ln44_22_fu_3055_p3;
reg   [9:0] select_ln44_22_reg_4931;
wire   [9:0] select_ln44_8_fu_3255_p3;
reg   [9:0] select_ln44_8_reg_4936;
wire   [9:0] select_ln44_9_fu_3407_p3;
reg   [9:0] select_ln44_9_reg_4941;
wire   [9:0] select_ln44_10_fu_3559_p3;
reg   [9:0] select_ln44_10_reg_4946;
wire   [9:0] select_ln44_11_fu_3711_p3;
reg   [9:0] select_ln44_11_reg_4951;
wire   [9:0] select_ln44_12_fu_3863_p3;
reg   [9:0] select_ln44_12_reg_4956;
wire   [9:0] select_ln44_13_fu_4015_p3;
reg   [9:0] select_ln44_13_reg_4961;
wire   [9:0] select_ln44_14_fu_4167_p3;
reg   [9:0] select_ln44_14_reg_4966;
wire   [63:0] zext_ln184_fu_1050_p1;
wire   [9:0] select_ln91_5_fu_1964_p3;
wire   [9:0] select_ln117_fu_3078_p3;
wire   [9:0] grp_fu_637_p4;
wire   [9:0] select_ln117_10_fu_1581_p3;
wire   [9:0] grp_fu_627_p4;
wire   [9:0] select_ln117_9_fu_1574_p3;
wire   [9:0] grp_fu_647_p4;
wire   [9:0] select_ln117_11_fu_1588_p3;
wire   [9:0] grp_fu_916_p4;
wire   [9:0] grp_fu_936_p4;
wire   [9:0] select_ln119_9_fu_1644_p3;
wire   [9:0] select_ln119_11_fu_1656_p3;
wire   [9:0] grp_fu_657_p4;
wire   [9:0] select_ln117_12_fu_1595_p3;
wire   [9:0] grp_fu_946_p4;
wire   [9:0] select_ln119_12_fu_1662_p3;
wire   [9:0] grp_fu_667_p4;
wire   [9:0] select_ln117_13_fu_1602_p3;
wire   [9:0] grp_fu_956_p4;
wire   [9:0] select_ln119_13_fu_1668_p3;
wire   [9:0] grp_fu_677_p4;
wire   [9:0] select_ln117_14_fu_1609_p3;
wire   [9:0] grp_fu_966_p4;
wire   [9:0] select_ln119_14_fu_1674_p3;
wire   [9:0] grp_fu_687_p4;
wire   [9:0] select_ln117_15_fu_1616_p3;
wire   [9:0] grp_fu_976_p4;
wire   [9:0] select_ln119_15_fu_1680_p3;
wire   [9:0] trunc_ln105_5_fu_1257_p1;
wire   [9:0] select_ln117_16_fu_1623_p3;
wire   [9:0] trunc_ln105_6_fu_1261_p1;
wire   [9:0] trunc_ln105_3_fu_1542_p1;
wire   [9:0] select_ln119_16_fu_1686_p3;
wire   [9:0] select_ln117_17_fu_1630_p3;
wire   [9:0] select_ln119_17_fu_1692_p3;
reg   [31:0] col_fu_220;
wire   [31:0] grp_fu_577_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_col_3;
reg   [31:0] ap_sig_allocacmp_col_6;
wire   [79:0] data_out_1_fu_4327_p9;
reg    ap_block_pp0_stage0_01001;
wire   [79:0] data_out_fu_4493_p9;
wire   [79:0] grp_fu_582_p3;
wire   [79:0] grp_fu_601_p3;
wire   [79:0] grp_fu_620_p3;
wire   [79:0] grp_fu_909_p3;
wire   [7:0] col_assign_1_fu_1065_p2;
wire   [6:0] tmp_1_fu_1070_p4;
wire   [7:0] col_assign_fu_1086_p2;
wire   [7:0] select_ln91_fu_1091_p3;
wire   [7:0] col_assign_3_fu_1121_p2;
wire   [6:0] tmp_50_fu_1126_p4;
wire   [7:0] col_assign_2_fu_1142_p2;
wire   [7:0] select_ln91_4_fu_1147_p3;
wire   [79:0] select_ln92_2_fu_1178_p3;
wire   [9:0] trunc_ln91_10_fu_1265_p1;
wire   [9:0] trunc_ln91_11_fu_1269_p1;
wire   [9:0] trunc_ln91_3_fu_1546_p1;
wire   [9:0] trunc_ln91_4_fu_1550_p1;
wire   [9:0] trunc_ln91_5_fu_1561_p1;
wire   [9:0] trunc_ln91_6_fu_1564_p1;
wire   [9:0] trunc_ln105_fu_1538_p1;
wire   [9:0] select_ln91_3_fu_1567_p3;
wire   [9:0] trunc_ln91_8_fu_1956_p1;
wire   [9:0] trunc_ln91_9_fu_1960_p1;
wire   [10:0] zext_ln41_87_fu_2011_p1;
wire   [10:0] zext_ln41_86_fu_2007_p1;
wire   [10:0] tmp187_fu_2019_p2;
wire   [8:0] empty_40_fu_2025_p1;
wire   [11:0] tmp_68_fu_2029_p3;
wire   [10:0] zext_ln41_85_fu_2003_p1;
wire   [10:0] zext_ln41_84_fu_1999_p1;
wire   [10:0] sub_ln41_33_fu_2049_p2;
wire  signed [11:0] sext_ln41_33_fu_2055_p1;
wire   [11:0] window_adjust_2_0_1_load_1_cast_fu_2015_p1;
wire   [11:0] sub_ln41_34_fu_2059_p2;
wire   [11:0] zext_ln41_88_fu_2065_p1;
wire  signed [11:0] add_ln41_33_fu_2069_p2;
wire   [9:0] trunc_ln41_16_fu_2075_p1;
wire   [9:0] tmp_68_cast_fu_2037_p3;
wire  signed [12:0] sext_ln41_54_fu_2079_p1;
wire  signed [12:0] sext_ln41_53_fu_2045_p1;
wire  signed [12:0] add_ln41_34_fu_2089_p2;
wire  signed [31:0] sext_ln44_31_fu_2095_p1;
wire   [2:0] tmp_78_fu_2107_p4;
wire   [0:0] tmp_77_fu_2099_p3;
wire   [0:0] xor_ln44_16_fu_2123_p2;
wire   [0:0] icmp_ln46_16_fu_2117_p2;
wire   [0:0] or_ln44_16_fu_2137_p2;
wire   [9:0] select_ln44_32_fu_2129_p3;
wire   [9:0] add_ln44_16_fu_2083_p2;
wire   [10:0] zext_ln41_92_fu_2163_p1;
wire   [10:0] zext_ln41_91_fu_2159_p1;
wire   [10:0] tmp190_fu_2171_p2;
wire   [8:0] empty_41_fu_2177_p1;
wire   [11:0] tmp_69_fu_2181_p3;
wire   [10:0] zext_ln41_90_fu_2155_p1;
wire   [10:0] zext_ln41_89_fu_2151_p1;
wire   [10:0] sub_ln41_35_fu_2201_p2;
wire  signed [11:0] sext_ln41_35_fu_2207_p1;
wire   [11:0] window_adjust_2_0_2_load_1_cast_fu_2167_p1;
wire   [11:0] sub_ln41_36_fu_2211_p2;
wire   [11:0] zext_ln41_93_fu_2217_p1;
wire  signed [11:0] add_ln41_35_fu_2221_p2;
wire   [9:0] trunc_ln41_17_fu_2227_p1;
wire   [9:0] tmp_69_cast_fu_2189_p3;
wire  signed [12:0] sext_ln41_56_fu_2231_p1;
wire  signed [12:0] sext_ln41_55_fu_2197_p1;
wire  signed [12:0] add_ln41_36_fu_2241_p2;
wire  signed [31:0] sext_ln44_32_fu_2247_p1;
wire   [2:0] tmp_80_fu_2259_p4;
wire   [0:0] tmp_79_fu_2251_p3;
wire   [0:0] xor_ln44_17_fu_2275_p2;
wire   [0:0] icmp_ln46_17_fu_2269_p2;
wire   [0:0] or_ln44_17_fu_2289_p2;
wire   [9:0] select_ln44_33_fu_2281_p3;
wire   [9:0] add_ln44_17_fu_2235_p2;
wire   [10:0] zext_ln41_97_fu_2315_p1;
wire   [10:0] zext_ln41_96_fu_2311_p1;
wire   [10:0] tmp193_fu_2323_p2;
wire   [8:0] empty_42_fu_2329_p1;
wire   [11:0] tmp_70_fu_2333_p3;
wire   [10:0] zext_ln41_95_fu_2307_p1;
wire   [10:0] zext_ln41_94_fu_2303_p1;
wire   [10:0] sub_ln41_37_fu_2353_p2;
wire  signed [11:0] sext_ln41_37_fu_2359_p1;
wire   [11:0] window_adjust_2_0_3_load_1_cast_fu_2319_p1;
wire   [11:0] sub_ln41_38_fu_2363_p2;
wire   [11:0] zext_ln41_98_fu_2369_p1;
wire  signed [11:0] add_ln41_37_fu_2373_p2;
wire   [9:0] trunc_ln41_18_fu_2379_p1;
wire   [9:0] tmp_70_cast_fu_2341_p3;
wire  signed [12:0] sext_ln41_58_fu_2383_p1;
wire  signed [12:0] sext_ln41_57_fu_2349_p1;
wire  signed [12:0] add_ln41_38_fu_2393_p2;
wire  signed [31:0] sext_ln44_33_fu_2399_p1;
wire   [2:0] tmp_82_fu_2411_p4;
wire   [0:0] tmp_81_fu_2403_p3;
wire   [0:0] xor_ln44_18_fu_2427_p2;
wire   [0:0] icmp_ln46_18_fu_2421_p2;
wire   [0:0] or_ln44_18_fu_2441_p2;
wire   [9:0] select_ln44_34_fu_2433_p3;
wire   [9:0] add_ln44_18_fu_2387_p2;
wire   [10:0] zext_ln41_102_fu_2467_p1;
wire   [10:0] zext_ln41_101_fu_2463_p1;
wire   [10:0] tmp196_fu_2475_p2;
wire   [8:0] empty_43_fu_2481_p1;
wire   [11:0] tmp_71_fu_2485_p3;
wire   [10:0] zext_ln41_100_fu_2459_p1;
wire   [10:0] zext_ln41_99_fu_2455_p1;
wire   [10:0] sub_ln41_39_fu_2505_p2;
wire  signed [11:0] sext_ln41_39_fu_2511_p1;
wire   [11:0] window_adjust_2_0_4_load_1_cast_fu_2471_p1;
wire   [11:0] sub_ln41_40_fu_2515_p2;
wire   [11:0] zext_ln41_103_fu_2521_p1;
wire  signed [11:0] add_ln41_39_fu_2525_p2;
wire   [9:0] trunc_ln41_19_fu_2531_p1;
wire   [9:0] tmp_71_cast_fu_2493_p3;
wire  signed [12:0] sext_ln41_60_fu_2535_p1;
wire  signed [12:0] sext_ln41_59_fu_2501_p1;
wire  signed [12:0] add_ln41_40_fu_2545_p2;
wire  signed [31:0] sext_ln44_34_fu_2551_p1;
wire   [2:0] tmp_84_fu_2563_p4;
wire   [0:0] tmp_83_fu_2555_p3;
wire   [0:0] xor_ln44_19_fu_2579_p2;
wire   [0:0] icmp_ln46_19_fu_2573_p2;
wire   [0:0] or_ln44_19_fu_2593_p2;
wire   [9:0] select_ln44_35_fu_2585_p3;
wire   [9:0] add_ln44_19_fu_2539_p2;
wire   [10:0] zext_ln41_107_fu_2619_p1;
wire   [10:0] zext_ln41_106_fu_2615_p1;
wire   [10:0] tmp199_fu_2627_p2;
wire   [8:0] empty_44_fu_2633_p1;
wire   [11:0] tmp_72_fu_2637_p3;
wire   [10:0] zext_ln41_105_fu_2611_p1;
wire   [10:0] zext_ln41_104_fu_2607_p1;
wire   [10:0] sub_ln41_41_fu_2657_p2;
wire  signed [11:0] sext_ln41_41_fu_2663_p1;
wire   [11:0] window_adjust_2_0_5_load_1_cast_fu_2623_p1;
wire   [11:0] sub_ln41_42_fu_2667_p2;
wire   [11:0] zext_ln41_108_fu_2673_p1;
wire  signed [11:0] add_ln41_41_fu_2677_p2;
wire   [9:0] trunc_ln41_20_fu_2683_p1;
wire   [9:0] tmp_72_cast_fu_2645_p3;
wire  signed [12:0] sext_ln41_62_fu_2687_p1;
wire  signed [12:0] sext_ln41_61_fu_2653_p1;
wire  signed [12:0] add_ln41_42_fu_2697_p2;
wire  signed [31:0] sext_ln44_35_fu_2703_p1;
wire   [2:0] tmp_86_fu_2715_p4;
wire   [0:0] tmp_85_fu_2707_p3;
wire   [0:0] xor_ln44_20_fu_2731_p2;
wire   [0:0] icmp_ln46_20_fu_2725_p2;
wire   [0:0] or_ln44_20_fu_2745_p2;
wire   [9:0] select_ln44_36_fu_2737_p3;
wire   [9:0] add_ln44_20_fu_2691_p2;
wire   [10:0] zext_ln41_112_fu_2771_p1;
wire   [10:0] zext_ln41_111_fu_2767_p1;
wire   [10:0] tmp202_fu_2779_p2;
wire   [8:0] empty_45_fu_2785_p1;
wire   [11:0] tmp_73_fu_2789_p3;
wire   [10:0] zext_ln41_110_fu_2763_p1;
wire   [10:0] zext_ln41_109_fu_2759_p1;
wire   [10:0] sub_ln41_43_fu_2809_p2;
wire  signed [11:0] sext_ln41_43_fu_2815_p1;
wire   [11:0] window_adjust_2_0_6_load_1_cast_fu_2775_p1;
wire   [11:0] sub_ln41_44_fu_2819_p2;
wire   [11:0] zext_ln41_113_fu_2825_p1;
wire  signed [11:0] add_ln41_43_fu_2829_p2;
wire   [9:0] trunc_ln41_21_fu_2835_p1;
wire   [9:0] tmp_73_cast_fu_2797_p3;
wire  signed [12:0] sext_ln41_64_fu_2839_p1;
wire  signed [12:0] sext_ln41_63_fu_2805_p1;
wire  signed [12:0] add_ln41_44_fu_2849_p2;
wire  signed [31:0] sext_ln44_36_fu_2855_p1;
wire   [2:0] tmp_88_fu_2867_p4;
wire   [0:0] tmp_87_fu_2859_p3;
wire   [0:0] xor_ln44_21_fu_2883_p2;
wire   [0:0] icmp_ln46_21_fu_2877_p2;
wire   [0:0] or_ln44_21_fu_2897_p2;
wire   [9:0] select_ln44_37_fu_2889_p3;
wire   [9:0] add_ln44_21_fu_2843_p2;
wire   [10:0] zext_ln41_117_fu_2923_p1;
wire   [10:0] zext_ln41_116_fu_2919_p1;
wire   [10:0] tmp205_fu_2931_p2;
wire   [8:0] empty_46_fu_2937_p1;
wire   [11:0] tmp_74_fu_2941_p3;
wire   [10:0] zext_ln41_115_fu_2915_p1;
wire   [10:0] zext_ln41_114_fu_2911_p1;
wire   [10:0] sub_ln41_45_fu_2961_p2;
wire  signed [11:0] sext_ln41_45_fu_2967_p1;
wire   [11:0] window_adjust_2_0_7_load_1_cast_fu_2927_p1;
wire   [11:0] sub_ln41_46_fu_2971_p2;
wire   [11:0] zext_ln41_118_fu_2977_p1;
wire  signed [11:0] add_ln41_45_fu_2981_p2;
wire   [9:0] trunc_ln41_22_fu_2987_p1;
wire   [9:0] tmp_74_cast_fu_2949_p3;
wire  signed [12:0] sext_ln41_66_fu_2991_p1;
wire  signed [12:0] sext_ln41_65_fu_2957_p1;
wire  signed [12:0] add_ln41_46_fu_3001_p2;
wire  signed [31:0] sext_ln44_37_fu_3007_p1;
wire   [2:0] tmp_90_fu_3019_p4;
wire   [0:0] tmp_89_fu_3011_p3;
wire   [0:0] xor_ln44_22_fu_3035_p2;
wire   [0:0] icmp_ln46_22_fu_3029_p2;
wire   [0:0] or_ln44_22_fu_3049_p2;
wire   [9:0] select_ln44_38_fu_3041_p3;
wire   [9:0] add_ln44_22_fu_2995_p2;
wire   [9:0] trunc_ln91_1_fu_3063_p1;
wire   [9:0] trunc_ln91_2_fu_3067_p1;
wire   [9:0] select_ln91_1_fu_3071_p3;
wire   [10:0] zext_ln41_47_fu_3123_p1;
wire   [10:0] zext_ln41_46_fu_3119_p1;
wire   [10:0] tmp163_fu_3131_p2;
wire   [8:0] empty_32_fu_3137_p1;
wire   [11:0] tmp_29_fu_3141_p3;
wire   [10:0] zext_ln41_45_fu_3115_p1;
wire   [10:0] zext_ln41_44_fu_3111_p1;
wire   [10:0] sub_ln41_17_fu_3161_p2;
wire  signed [11:0] sext_ln41_17_fu_3167_p1;
wire   [11:0] window_adjust_2_0_1_load_cast_fu_3127_p1;
wire   [11:0] sub_ln41_18_fu_3171_p2;
wire   [11:0] zext_ln41_48_fu_3177_p1;
wire  signed [11:0] add_ln41_17_fu_3181_p2;
wire   [9:0] trunc_ln41_8_fu_3187_p1;
wire   [9:0] tmp_59_cast_fu_3149_p3;
wire  signed [12:0] sext_ln41_30_fu_3191_p1;
wire  signed [12:0] sext_ln41_28_fu_3157_p1;
wire  signed [12:0] add_ln41_18_fu_3201_p2;
wire  signed [31:0] sext_ln44_fu_3207_p1;
wire   [2:0] tmp_31_fu_3219_p4;
wire   [0:0] tmp_30_fu_3211_p3;
wire   [0:0] xor_ln44_8_fu_3235_p2;
wire   [0:0] icmp_ln46_8_fu_3229_p2;
wire   [0:0] or_ln44_8_fu_3249_p2;
wire   [9:0] select_ln44_24_fu_3241_p3;
wire   [9:0] add_ln44_8_fu_3195_p2;
wire   [10:0] zext_ln41_52_fu_3275_p1;
wire   [10:0] zext_ln41_51_fu_3271_p1;
wire   [10:0] tmp166_fu_3283_p2;
wire   [8:0] empty_33_fu_3289_p1;
wire   [11:0] tmp_32_fu_3293_p3;
wire   [10:0] zext_ln41_50_fu_3267_p1;
wire   [10:0] zext_ln41_49_fu_3263_p1;
wire   [10:0] sub_ln41_19_fu_3313_p2;
wire  signed [11:0] sext_ln41_19_fu_3319_p1;
wire   [11:0] window_adjust_2_0_2_load_cast_fu_3279_p1;
wire   [11:0] sub_ln41_20_fu_3323_p2;
wire   [11:0] zext_ln41_53_fu_3329_p1;
wire  signed [11:0] add_ln41_19_fu_3333_p2;
wire   [9:0] trunc_ln41_9_fu_3339_p1;
wire   [9:0] tmp_60_cast_fu_3301_p3;
wire  signed [12:0] sext_ln41_34_fu_3343_p1;
wire  signed [12:0] sext_ln41_32_fu_3309_p1;
wire  signed [12:0] add_ln41_20_fu_3353_p2;
wire  signed [31:0] sext_ln44_24_fu_3359_p1;
wire   [2:0] tmp_34_fu_3371_p4;
wire   [0:0] tmp_33_fu_3363_p3;
wire   [0:0] xor_ln44_9_fu_3387_p2;
wire   [0:0] icmp_ln46_9_fu_3381_p2;
wire   [0:0] or_ln44_9_fu_3401_p2;
wire   [9:0] select_ln44_25_fu_3393_p3;
wire   [9:0] add_ln44_9_fu_3347_p2;
wire   [10:0] zext_ln41_57_fu_3427_p1;
wire   [10:0] zext_ln41_56_fu_3423_p1;
wire   [10:0] tmp169_fu_3435_p2;
wire   [8:0] empty_34_fu_3441_p1;
wire   [11:0] tmp_35_fu_3445_p3;
wire   [10:0] zext_ln41_55_fu_3419_p1;
wire   [10:0] zext_ln41_54_fu_3415_p1;
wire   [10:0] sub_ln41_21_fu_3465_p2;
wire  signed [11:0] sext_ln41_21_fu_3471_p1;
wire   [11:0] window_adjust_2_0_3_load_cast_fu_3431_p1;
wire   [11:0] sub_ln41_22_fu_3475_p2;
wire   [11:0] zext_ln41_58_fu_3481_p1;
wire  signed [11:0] add_ln41_21_fu_3485_p2;
wire   [9:0] trunc_ln41_10_fu_3491_p1;
wire   [9:0] tmp_61_cast_fu_3453_p3;
wire  signed [12:0] sext_ln41_38_fu_3495_p1;
wire  signed [12:0] sext_ln41_36_fu_3461_p1;
wire  signed [12:0] add_ln41_22_fu_3505_p2;
wire  signed [31:0] sext_ln44_25_fu_3511_p1;
wire   [2:0] tmp_37_fu_3523_p4;
wire   [0:0] tmp_36_fu_3515_p3;
wire   [0:0] xor_ln44_10_fu_3539_p2;
wire   [0:0] icmp_ln46_10_fu_3533_p2;
wire   [0:0] or_ln44_10_fu_3553_p2;
wire   [9:0] select_ln44_26_fu_3545_p3;
wire   [9:0] add_ln44_10_fu_3499_p2;
wire   [10:0] zext_ln41_62_fu_3579_p1;
wire   [10:0] zext_ln41_61_fu_3575_p1;
wire   [10:0] tmp172_fu_3587_p2;
wire   [8:0] empty_35_fu_3593_p1;
wire   [11:0] tmp_38_fu_3597_p3;
wire   [10:0] zext_ln41_60_fu_3571_p1;
wire   [10:0] zext_ln41_59_fu_3567_p1;
wire   [10:0] sub_ln41_23_fu_3617_p2;
wire  signed [11:0] sext_ln41_23_fu_3623_p1;
wire   [11:0] window_adjust_2_0_4_load_cast_fu_3583_p1;
wire   [11:0] sub_ln41_24_fu_3627_p2;
wire   [11:0] zext_ln41_63_fu_3633_p1;
wire  signed [11:0] add_ln41_23_fu_3637_p2;
wire   [9:0] trunc_ln41_11_fu_3643_p1;
wire   [9:0] tmp_62_cast_fu_3605_p3;
wire  signed [12:0] sext_ln41_42_fu_3647_p1;
wire  signed [12:0] sext_ln41_40_fu_3613_p1;
wire  signed [12:0] add_ln41_24_fu_3657_p2;
wire  signed [31:0] sext_ln44_26_fu_3663_p1;
wire   [2:0] tmp_40_fu_3675_p4;
wire   [0:0] tmp_39_fu_3667_p3;
wire   [0:0] xor_ln44_11_fu_3691_p2;
wire   [0:0] icmp_ln46_11_fu_3685_p2;
wire   [0:0] or_ln44_11_fu_3705_p2;
wire   [9:0] select_ln44_27_fu_3697_p3;
wire   [9:0] add_ln44_11_fu_3651_p2;
wire   [10:0] zext_ln41_67_fu_3731_p1;
wire   [10:0] zext_ln41_66_fu_3727_p1;
wire   [10:0] tmp175_fu_3739_p2;
wire   [8:0] empty_36_fu_3745_p1;
wire   [11:0] tmp_41_fu_3749_p3;
wire   [10:0] zext_ln41_65_fu_3723_p1;
wire   [10:0] zext_ln41_64_fu_3719_p1;
wire   [10:0] sub_ln41_25_fu_3769_p2;
wire  signed [11:0] sext_ln41_25_fu_3775_p1;
wire   [11:0] window_adjust_2_0_5_load_cast_fu_3735_p1;
wire   [11:0] sub_ln41_26_fu_3779_p2;
wire   [11:0] zext_ln41_68_fu_3785_p1;
wire  signed [11:0] add_ln41_25_fu_3789_p2;
wire   [9:0] trunc_ln41_12_fu_3795_p1;
wire   [9:0] tmp_63_cast_fu_3757_p3;
wire  signed [12:0] sext_ln41_46_fu_3799_p1;
wire  signed [12:0] sext_ln41_44_fu_3765_p1;
wire  signed [12:0] add_ln41_26_fu_3809_p2;
wire  signed [31:0] sext_ln44_27_fu_3815_p1;
wire   [2:0] tmp_43_fu_3827_p4;
wire   [0:0] tmp_42_fu_3819_p3;
wire   [0:0] xor_ln44_12_fu_3843_p2;
wire   [0:0] icmp_ln46_12_fu_3837_p2;
wire   [0:0] or_ln44_12_fu_3857_p2;
wire   [9:0] select_ln44_28_fu_3849_p3;
wire   [9:0] add_ln44_12_fu_3803_p2;
wire   [10:0] zext_ln41_72_fu_3883_p1;
wire   [10:0] zext_ln41_71_fu_3879_p1;
wire   [10:0] tmp178_fu_3891_p2;
wire   [8:0] empty_37_fu_3897_p1;
wire   [11:0] tmp_44_fu_3901_p3;
wire   [10:0] zext_ln41_70_fu_3875_p1;
wire   [10:0] zext_ln41_69_fu_3871_p1;
wire   [10:0] sub_ln41_27_fu_3921_p2;
wire  signed [11:0] sext_ln41_27_fu_3927_p1;
wire   [11:0] window_adjust_2_0_6_load_cast_fu_3887_p1;
wire   [11:0] sub_ln41_28_fu_3931_p2;
wire   [11:0] zext_ln41_73_fu_3937_p1;
wire  signed [11:0] add_ln41_27_fu_3941_p2;
wire   [9:0] trunc_ln41_13_fu_3947_p1;
wire   [9:0] tmp_64_cast_fu_3909_p3;
wire  signed [12:0] sext_ln41_48_fu_3951_p1;
wire  signed [12:0] sext_ln41_47_fu_3917_p1;
wire  signed [12:0] add_ln41_28_fu_3961_p2;
wire  signed [31:0] sext_ln44_28_fu_3967_p1;
wire   [2:0] tmp_46_fu_3979_p4;
wire   [0:0] tmp_45_fu_3971_p3;
wire   [0:0] xor_ln44_13_fu_3995_p2;
wire   [0:0] icmp_ln46_13_fu_3989_p2;
wire   [0:0] or_ln44_13_fu_4009_p2;
wire   [9:0] select_ln44_29_fu_4001_p3;
wire   [9:0] add_ln44_13_fu_3955_p2;
wire   [10:0] zext_ln41_77_fu_4035_p1;
wire   [10:0] zext_ln41_76_fu_4031_p1;
wire   [10:0] tmp181_fu_4043_p2;
wire   [8:0] empty_38_fu_4049_p1;
wire   [11:0] tmp_47_fu_4053_p3;
wire   [10:0] zext_ln41_75_fu_4027_p1;
wire   [10:0] zext_ln41_74_fu_4023_p1;
wire   [10:0] sub_ln41_29_fu_4073_p2;
wire  signed [11:0] sext_ln41_29_fu_4079_p1;
wire   [11:0] window_adjust_2_0_7_load_cast_fu_4039_p1;
wire   [11:0] sub_ln41_30_fu_4083_p2;
wire   [11:0] zext_ln41_78_fu_4089_p1;
wire  signed [11:0] add_ln41_29_fu_4093_p2;
wire   [9:0] trunc_ln41_14_fu_4099_p1;
wire   [9:0] tmp_65_cast_fu_4061_p3;
wire  signed [12:0] sext_ln41_50_fu_4103_p1;
wire  signed [12:0] sext_ln41_49_fu_4069_p1;
wire  signed [12:0] add_ln41_30_fu_4113_p2;
wire  signed [31:0] sext_ln44_29_fu_4119_p1;
wire   [2:0] tmp_49_fu_4131_p4;
wire   [0:0] tmp_48_fu_4123_p3;
wire   [0:0] xor_ln44_14_fu_4147_p2;
wire   [0:0] icmp_ln46_14_fu_4141_p2;
wire   [0:0] or_ln44_14_fu_4161_p2;
wire   [9:0] select_ln44_30_fu_4153_p3;
wire   [9:0] add_ln44_14_fu_4107_p2;
wire   [10:0] zext_ln41_82_fu_4187_p1;
wire   [10:0] zext_ln41_81_fu_4183_p1;
wire   [10:0] tmp184_fu_4195_p2;
wire   [8:0] empty_39_fu_4201_p1;
wire   [11:0] tmp_67_fu_4205_p3;
wire   [10:0] zext_ln41_80_fu_4179_p1;
wire   [10:0] zext_ln41_79_fu_4175_p1;
wire   [10:0] sub_ln41_31_fu_4225_p2;
wire  signed [11:0] sext_ln41_31_fu_4231_p1;
wire   [11:0] window_adjust_2_0_0_load_1_cast_fu_4191_p1;
wire   [11:0] sub_ln41_32_fu_4235_p2;
wire   [11:0] zext_ln41_83_fu_4241_p1;
wire  signed [11:0] add_ln41_31_fu_4245_p2;
wire   [9:0] trunc_ln41_15_fu_4251_p1;
wire   [9:0] tmp_67_cast_fu_4213_p3;
wire  signed [12:0] sext_ln41_52_fu_4255_p1;
wire  signed [12:0] sext_ln41_51_fu_4221_p1;
wire  signed [12:0] add_ln41_32_fu_4265_p2;
wire  signed [31:0] sext_ln44_30_fu_4271_p1;
wire   [2:0] tmp_76_fu_4283_p4;
wire   [0:0] tmp_75_fu_4275_p3;
wire   [0:0] xor_ln44_15_fu_4299_p2;
wire   [0:0] icmp_ln46_15_fu_4293_p2;
wire   [0:0] or_ln44_15_fu_4313_p2;
wire   [9:0] select_ln44_31_fu_4305_p3;
wire   [9:0] add_ln44_15_fu_4259_p2;
wire   [9:0] select_ln44_15_fu_4319_p3;
wire   [10:0] zext_ln41_42_fu_4353_p1;
wire   [10:0] zext_ln41_41_fu_4349_p1;
wire   [10:0] tmp_fu_4361_p2;
wire   [8:0] empty_fu_4367_p1;
wire   [11:0] tmp_26_fu_4371_p3;
wire   [10:0] zext_ln41_40_fu_4345_p1;
wire   [10:0] zext_ln41_fu_4341_p1;
wire   [10:0] sub_ln41_fu_4391_p2;
wire  signed [11:0] sext_ln41_fu_4397_p1;
wire   [11:0] window_adjust_2_0_0_load_cast_fu_4357_p1;
wire   [11:0] sub_ln41_16_fu_4401_p2;
wire   [11:0] zext_ln41_43_fu_4407_p1;
wire  signed [11:0] add_ln41_fu_4411_p2;
wire   [9:0] trunc_ln41_fu_4417_p1;
wire   [9:0] tmp_58_cast_fu_4379_p3;
wire  signed [12:0] sext_ln41_26_fu_4421_p1;
wire  signed [12:0] sext_ln41_24_fu_4387_p1;
wire  signed [12:0] add_ln41_16_fu_4431_p2;
wire  signed [31:0] sext_ln44_23_fu_4437_p1;
wire   [2:0] tmp_28_fu_4449_p4;
wire   [0:0] tmp_27_fu_4441_p3;
wire   [0:0] xor_ln44_fu_4465_p2;
wire   [0:0] icmp_ln46_fu_4459_p2;
wire   [0:0] or_ln44_fu_4479_p2;
wire   [9:0] select_ln44_23_fu_4471_p3;
wire   [9:0] add_ln44_fu_4425_p2;
wire   [9:0] select_ln44_fu_4485_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_390;
reg    ap_condition_382;
reg    ap_condition_1061;
reg    ap_condition_704;
reg    ap_condition_712;
reg    ap_condition_381;
reg    ap_condition_391;
reg    ap_condition_1076;
reg    ap_condition_707;
reg    ap_condition_715;
reg    ap_condition_667;
reg    ap_condition_664;
reg    ap_condition_671;
reg    ap_condition_689;
reg    ap_condition_697;
reg    ap_condition_663;
reg    ap_condition_668;
reg    ap_condition_674;
reg    ap_condition_692;
reg    ap_condition_700;
reg    ap_condition_999;
reg    ap_condition_1008;
reg    ap_condition_646;
reg    ap_condition_3197;
reg    ap_condition_1012;
reg    ap_condition_1019;
reg    ap_condition_3204;
reg    ap_condition_722;
reg    ap_condition_417;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 col_fu_220 = 32'd0;
#0 ap_done_reg = 1'b0;
end

conv2d_3x3_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_nbreadreq_fu_242_p3 == 1'd0) & (cmp4_read_read_fu_224_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_nbreadreq_fu_242_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_fu_220 <= grp_fu_577_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_fu_220 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln193_reg_4595 <= and_ln193_fu_1030_p2;
        and_ln193_reg_4595_pp0_iter1_reg <= and_ln193_reg_4595;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp4_i13_reg_4560_pp0_iter1_reg <= cmp4_i13_reg_4560;
        cmp97_i_reg_4581 <= cmp97_i_fu_1024_p2;
        cmp97_i_reg_4581_pp0_iter1_reg <= cmp97_i_reg_4581;
        icmp_ln65_1_reg_4556_pp0_iter1_reg <= icmp_ln65_1_reg_4556;
        icmp_ln65_reg_4572_pp0_iter1_reg <= icmp_ln65_reg_4572;
        input_read_reg_4565 <= input_r_dout;
        linebuf_0_0_addr_1_reg_4603 <= zext_ln184_fu_1050_p1;
        linebuf_0_0_addr_reg_4633 <= zext_ln184_fu_1050_p1;
        linebuf_0_1_addr_1_reg_4608 <= zext_ln184_fu_1050_p1;
        linebuf_0_1_addr_reg_4638 <= zext_ln184_fu_1050_p1;
        linebuf_1_0_addr_1_reg_4613 <= zext_ln184_fu_1050_p1;
        linebuf_1_0_addr_reg_4643 <= zext_ln184_fu_1050_p1;
        linebuf_1_1_addr_1_reg_4618 <= zext_ln184_fu_1050_p1;
        linebuf_1_1_addr_reg_4648 <= zext_ln184_fu_1050_p1;
        lshr_ln1_reg_4688 <= {{select_ln91_fu_1091_p3[7:1]}};
        lshr_ln_reg_4547 <= {{ap_sig_allocacmp_col_3[7:1]}};
        p_cast_reg_4663[6 : 0] <= p_cast_fu_1080_p1[6 : 0];
        tmp_25_reg_4693 <= {{input_read_reg_4565[79:70]}};
        tmp_s_reg_4552 <= tmp_s_nbreadreq_fu_242_p3;
        tmp_s_reg_4552_pp0_iter1_reg <= tmp_s_reg_4552;
        trunc_ln189_1_reg_4539 <= trunc_ln189_1_fu_1005_p1;
        trunc_ln189_1_reg_4539_pp0_iter1_reg <= trunc_ln189_1_reg_4539;
        trunc_ln189_reg_4530 <= trunc_ln189_fu_1001_p1;
        trunc_ln189_reg_4530_pp0_iter1_reg <= trunc_ln189_reg_4530;
        trunc_ln91_reg_4681 <= trunc_ln91_fu_1098_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln193_reg_4595_pp0_iter2_reg <= and_ln193_reg_4595_pp0_iter1_reg;
        and_ln193_reg_4595_pp0_iter3_reg <= and_ln193_reg_4595_pp0_iter2_reg;
        and_ln193_reg_4595_pp0_iter4_reg <= and_ln193_reg_4595_pp0_iter3_reg;
        and_ln193_reg_4595_pp0_iter5_reg <= and_ln193_reg_4595_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        cmp97_i_reg_4581_pp0_iter2_reg <= cmp97_i_reg_4581_pp0_iter1_reg;
        cmp97_i_reg_4581_pp0_iter3_reg <= cmp97_i_reg_4581_pp0_iter2_reg;
        cmp97_i_reg_4581_pp0_iter4_reg <= cmp97_i_reg_4581_pp0_iter3_reg;
        icmp_ln65_1_reg_4556_pp0_iter2_reg <= icmp_ln65_1_reg_4556_pp0_iter1_reg;
        icmp_ln65_1_reg_4556_pp0_iter3_reg <= icmp_ln65_1_reg_4556_pp0_iter2_reg;
        icmp_ln65_1_reg_4556_pp0_iter4_reg <= icmp_ln65_1_reg_4556_pp0_iter3_reg;
        icmp_ln65_1_reg_4556_pp0_iter5_reg <= icmp_ln65_1_reg_4556_pp0_iter4_reg;
        icmp_ln65_reg_4572_pp0_iter2_reg <= icmp_ln65_reg_4572_pp0_iter1_reg;
        icmp_ln65_reg_4572_pp0_iter3_reg <= icmp_ln65_reg_4572_pp0_iter2_reg;
        icmp_ln65_reg_4572_pp0_iter4_reg <= icmp_ln65_reg_4572_pp0_iter3_reg;
        linebuf_0_0_addr_1_reg_4603_pp0_iter2_reg <= linebuf_0_0_addr_1_reg_4603;
        linebuf_0_0_addr_reg_4633_pp0_iter2_reg <= linebuf_0_0_addr_reg_4633;
        linebuf_0_1_addr_1_reg_4608_pp0_iter2_reg <= linebuf_0_1_addr_1_reg_4608;
        linebuf_0_1_addr_reg_4638_pp0_iter2_reg <= linebuf_0_1_addr_reg_4638;
        lshr_ln91_1_reg_4720 <= {{select_ln91_4_fu_1147_p3[7:1]}};
        p_cast172_reg_4698[6 : 0] <= p_cast172_fu_1136_p1[6 : 0];
        p_cast_reg_4663_pp0_iter2_reg[6 : 0] <= p_cast_reg_4663[6 : 0];
        reg_889_pp0_iter3_reg <= reg_889;
        select_ln119_10_reg_4896 <= select_ln119_10_fu_1650_p3;
        select_ln119_reg_4891 <= select_ln119_fu_1637_p3;
        select_ln44_10_reg_4946 <= select_ln44_10_fu_3559_p3;
        select_ln44_11_reg_4951 <= select_ln44_11_fu_3711_p3;
        select_ln44_12_reg_4956 <= select_ln44_12_fu_3863_p3;
        select_ln44_13_reg_4961 <= select_ln44_13_fu_4015_p3;
        select_ln44_14_reg_4966 <= select_ln44_14_fu_4167_p3;
        select_ln44_16_reg_4901 <= select_ln44_16_fu_2143_p3;
        select_ln44_17_reg_4906 <= select_ln44_17_fu_2295_p3;
        select_ln44_18_reg_4911 <= select_ln44_18_fu_2447_p3;
        select_ln44_19_reg_4916 <= select_ln44_19_fu_2599_p3;
        select_ln44_20_reg_4921 <= select_ln44_20_fu_2751_p3;
        select_ln44_21_reg_4926 <= select_ln44_21_fu_2903_p3;
        select_ln44_22_reg_4931 <= select_ln44_22_fu_3055_p3;
        select_ln44_8_reg_4936 <= select_ln44_8_fu_3255_p3;
        select_ln44_9_reg_4941 <= select_ln44_9_fu_3407_p3;
        select_ln91_2_reg_4885 <= select_ln91_2_fu_1554_p3;
        select_ln91_6_reg_4869 <= select_ln91_6_fu_1273_p3;
        tmp_18_reg_4819 <= {{select_ln92_2_fu_1178_p3[79:70]}};
        tmp_19_reg_4824 <= {{select_ln92_2_fu_1178_p3[69:60]}};
        tmp_20_reg_4829 <= {{select_ln92_2_fu_1178_p3[59:50]}};
        tmp_21_reg_4834 <= {{select_ln92_2_fu_1178_p3[49:40]}};
        tmp_22_reg_4839 <= {{select_ln92_2_fu_1178_p3[39:30]}};
        tmp_23_reg_4844 <= {{select_ln92_2_fu_1178_p3[29:20]}};
        tmp_24_reg_4849 <= {{select_ln92_2_fu_1178_p3[19:10]}};
        tmp_25_reg_4693_pp0_iter2_reg <= tmp_25_reg_4693;
        tmp_25_reg_4693_pp0_iter3_reg <= tmp_25_reg_4693_pp0_iter2_reg;
        tmp_s_reg_4552_pp0_iter2_reg <= tmp_s_reg_4552_pp0_iter1_reg;
        tmp_s_reg_4552_pp0_iter3_reg <= tmp_s_reg_4552_pp0_iter2_reg;
        tmp_s_reg_4552_pp0_iter4_reg <= tmp_s_reg_4552_pp0_iter3_reg;
        tmp_s_reg_4552_pp0_iter5_reg <= tmp_s_reg_4552_pp0_iter4_reg;
        trunc_ln105_4_reg_4854 <= trunc_ln105_4_fu_1253_p1;
        trunc_ln189_reg_4530_pp0_iter2_reg <= trunc_ln189_reg_4530_pp0_iter1_reg;
        trunc_ln189_reg_4530_pp0_iter3_reg <= trunc_ln189_reg_4530_pp0_iter2_reg;
        trunc_ln91_7_reg_4714 <= trunc_ln91_7_fu_1154_p1;
        trunc_ln91_7_reg_4714_pp0_iter3_reg <= trunc_ln91_7_reg_4714;
        trunc_ln91_7_reg_4714_pp0_iter4_reg <= trunc_ln91_7_reg_4714_pp0_iter3_reg;
        trunc_ln91_reg_4681_pp0_iter2_reg <= trunc_ln91_reg_4681;
        trunc_ln91_reg_4681_pp0_iter3_reg <= trunc_ln91_reg_4681_pp0_iter2_reg;
        trunc_ln91_reg_4681_pp0_iter4_reg <= trunc_ln91_reg_4681_pp0_iter3_reg;
        zext_ln91_1_reg_4773[6 : 0] <= zext_ln91_1_fu_1173_p1[6 : 0];
        zext_ln91_reg_4735[6 : 0] <= zext_ln91_fu_1168_p1[6 : 0];
        zext_ln91_reg_4735_pp0_iter3_reg[6 : 0] <= zext_ln91_reg_4735[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp4_i13_reg_4560 <= grp_fu_572_p2;
        cmp4_i_reg_4576 <= grp_fu_572_p2;
        icmp_ln65_1_reg_4556 <= grp_fu_567_p2;
        icmp_ln65_reg_4572 <= grp_fu_567_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        linebuf_2_0_load_2_reg_4809 <= linebuf_2_0_q1;
        linebuf_2_1_load_2_reg_4814 <= linebuf_2_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_2_0_load_3_reg_4753 <= linebuf_2_0_q0;
        linebuf_2_1_load_3_reg_4758 <= linebuf_2_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter1_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter1_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_889 <= {{grp_fu_582_p3[79:70]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp97_i_reg_4581_pp0_iter2_reg == 1'd0) & (icmp_ln65_reg_4572_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_893 <= {{grp_fu_601_p3[79:70]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd1) & (icmp_ln65_reg_4572_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_897 <= linebuf_1_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd0) & (icmp_ln65_1_reg_4556_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd0) & (icmp_ln65_reg_4572_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_901 <= linebuf_1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        reg_905 <= window_adjust_0_2_0_i;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        reg_986 <= {{grp_fu_909_p3[69:60]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln210_fu_1044_p2 == 1'd0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_col_3 = 32'd0;
    end else begin
        ap_sig_allocacmp_col_3 = col_fu_220;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (tmp_s_nbreadreq_fu_242_p3 == 1'd0) & (cmp4_read_read_fu_224_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_s_nbreadreq_fu_242_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_sig_allocacmp_col_6 = grp_fu_577_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_col_6 = 32'd0;
    end else begin
        ap_sig_allocacmp_col_6 = col_fu_220;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_s_nbreadreq_fu_242_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_blk_n = input_r_empty_n;
    end else begin
        input_r_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_nbreadreq_fu_242_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_read = 1'b1;
    end else begin
        input_r_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_1061)) begin
            linebuf_0_0_address0 = p_cast_reg_4663_pp0_iter2_reg;
        end else if (((trunc_ln189_reg_4530_pp0_iter2_reg == 1'd0) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd1))) begin
            linebuf_0_0_address0 = linebuf_0_0_addr_reg_4633_pp0_iter2_reg;
        end else if ((1'b1 == ap_condition_382)) begin
            linebuf_0_0_address0 = p_cast172_reg_4698;
        end else if ((1'b1 == ap_condition_390)) begin
            linebuf_0_0_address0 = linebuf_0_0_addr_1_reg_4603_pp0_iter2_reg;
        end else begin
            linebuf_0_0_address0 = 'bx;
        end
    end else begin
        linebuf_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((1'b1 == ap_condition_712)) begin
            linebuf_0_0_address1 = zext_ln91_reg_4735_pp0_iter3_reg;
        end else if ((1'b1 == ap_condition_704)) begin
            linebuf_0_0_address1 = zext_ln91_1_reg_4773;
        end else begin
            linebuf_0_0_address1 = 'bx;
        end
    end else begin
        linebuf_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd0) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd0) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd1) & (cmp97_i_reg_4581_pp0_iter2_reg == 1'd0) & (icmp_ln65_reg_4572_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        linebuf_0_0_ce0 = 1'b1;
    end else begin
        linebuf_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln91_7_reg_4714_pp0_iter3_reg == 1'd0) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln91_reg_4681_pp0_iter3_reg == 1'd0) & (cmp97_i_reg_4581_pp0_iter3_reg == 1'd0) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        linebuf_0_0_ce1 = 1'b1;
    end else begin
        linebuf_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd0) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd0) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        linebuf_0_0_we0 = 1'b1;
    end else begin
        linebuf_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_1076)) begin
            linebuf_0_1_address0 = p_cast_reg_4663_pp0_iter2_reg;
        end else if (((trunc_ln189_reg_4530_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd1))) begin
            linebuf_0_1_address0 = linebuf_0_1_addr_reg_4638_pp0_iter2_reg;
        end else if ((1'b1 == ap_condition_391)) begin
            linebuf_0_1_address0 = p_cast172_reg_4698;
        end else if ((1'b1 == ap_condition_381)) begin
            linebuf_0_1_address0 = linebuf_0_1_addr_1_reg_4608_pp0_iter2_reg;
        end else begin
            linebuf_0_1_address0 = 'bx;
        end
    end else begin
        linebuf_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((1'b1 == ap_condition_715)) begin
            linebuf_0_1_address1 = zext_ln91_reg_4735_pp0_iter3_reg;
        end else if ((1'b1 == ap_condition_707)) begin
            linebuf_0_1_address1 = zext_ln91_1_reg_4773;
        end else begin
            linebuf_0_1_address1 = 'bx;
        end
    end else begin
        linebuf_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd0) & (icmp_ln65_1_reg_4556_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd0) & (cmp97_i_reg_4581_pp0_iter2_reg == 1'd0) & (icmp_ln65_reg_4572_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        linebuf_0_1_ce0 = 1'b1;
    end else begin
        linebuf_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln91_7_reg_4714_pp0_iter3_reg == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln91_reg_4681_pp0_iter3_reg == 1'd1) & (cmp97_i_reg_4581_pp0_iter3_reg == 1'd0) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        linebuf_0_1_ce1 = 1'b1;
    end else begin
        linebuf_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        linebuf_0_1_we0 = 1'b1;
    end else begin
        linebuf_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_671)) begin
            linebuf_1_0_address0 = p_cast_reg_4663;
        end else if (((trunc_ln189_reg_4530_pp0_iter1_reg == 1'd0) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd1))) begin
            linebuf_1_0_address0 = linebuf_1_0_addr_reg_4643;
        end else if ((1'b1 == ap_condition_664)) begin
            linebuf_1_0_address0 = p_cast172_fu_1136_p1;
        end else if ((1'b1 == ap_condition_667)) begin
            linebuf_1_0_address0 = linebuf_1_0_addr_1_reg_4613;
        end else begin
            linebuf_1_0_address0 = 'bx;
        end
    end else begin
        linebuf_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_697)) begin
            linebuf_1_0_address1 = zext_ln91_reg_4735;
        end else if ((1'b1 == ap_condition_689)) begin
            linebuf_1_0_address1 = zext_ln91_1_fu_1173_p1;
        end else begin
            linebuf_1_0_address1 = 'bx;
        end
    end else begin
        linebuf_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter1_reg == 1'd0) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter1_reg == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter1_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln189_reg_4530_pp0_iter1_reg == 1'd0) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln189_reg_4530_pp0_iter1_reg == 1'd1) & (icmp_ln65_reg_4572_pp0_iter1_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        linebuf_1_0_ce0 = 1'b1;
    end else begin
        linebuf_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln91_7_reg_4714 == 1'd0) & (icmp_ln65_1_reg_4556_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln91_reg_4681_pp0_iter2_reg == 1'd0) & (icmp_ln65_reg_4572_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        linebuf_1_0_ce1 = 1'b1;
    end else begin
        linebuf_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter1_reg == 1'd0) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln189_reg_4530_pp0_iter1_reg == 1'd0) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        linebuf_1_0_we0 = 1'b1;
    end else begin
        linebuf_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_674)) begin
            linebuf_1_1_address0 = p_cast_reg_4663;
        end else if (((trunc_ln189_reg_4530_pp0_iter1_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd1))) begin
            linebuf_1_1_address0 = linebuf_1_1_addr_reg_4648;
        end else if ((1'b1 == ap_condition_668)) begin
            linebuf_1_1_address0 = p_cast172_fu_1136_p1;
        end else if ((1'b1 == ap_condition_663)) begin
            linebuf_1_1_address0 = linebuf_1_1_addr_1_reg_4618;
        end else begin
            linebuf_1_1_address0 = 'bx;
        end
    end else begin
        linebuf_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_700)) begin
            linebuf_1_1_address1 = zext_ln91_reg_4735;
        end else if ((1'b1 == ap_condition_692)) begin
            linebuf_1_1_address1 = zext_ln91_1_fu_1173_p1;
        end else begin
            linebuf_1_1_address1 = 'bx;
        end
    end else begin
        linebuf_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter1_reg == 1'd0) & (icmp_ln65_1_reg_4556_pp0_iter1_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter1_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln189_reg_4530_pp0_iter1_reg == 1'd0) & (icmp_ln65_reg_4572_pp0_iter1_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln189_reg_4530_pp0_iter1_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        linebuf_1_1_ce0 = 1'b1;
    end else begin
        linebuf_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln91_7_reg_4714 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln91_reg_4681_pp0_iter2_reg == 1'd1) & (icmp_ln65_reg_4572_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        linebuf_1_1_ce1 = 1'b1;
    end else begin
        linebuf_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter1_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln189_reg_4530_pp0_iter1_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        linebuf_1_1_we0 = 1'b1;
    end else begin
        linebuf_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_646)) begin
        if ((1'b1 == ap_condition_1008)) begin
            linebuf_2_0_address0 = p_cast_fu_1080_p1;
        end else if (((tmp_s_reg_4552 == 1'd1) & (trunc_ln189_reg_4530 == 1'd0))) begin
            linebuf_2_0_address0 = linebuf_2_0_addr_gep_fu_347_p3;
        end else if ((1'b1 == ap_condition_999)) begin
            linebuf_2_0_address0 = zext_ln184_fu_1050_p1;
        end else begin
            linebuf_2_0_address0 = 'bx;
        end
    end else begin
        linebuf_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (tmp_s_reg_4552 == 1'd0) & (trunc_ln189_reg_4530 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_read_reg_4516 == 1'd0) & (tmp_s_reg_4552 == 1'd1) & (trunc_ln189_reg_4530 == 1'd1) & (icmp_ln65_reg_4572 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_4552 == 1'd1) & (trunc_ln189_reg_4530 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        linebuf_2_0_ce0 = 1'b1;
    end else begin
        linebuf_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_2_0_ce1 = 1'b1;
    end else begin
        linebuf_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3197)) begin
        if ((tmp_s_reg_4552 == 1'd1)) begin
            linebuf_2_0_d0 = input_read_reg_4565;
        end else if (((cmp4 == 1'd1) & (tmp_s_reg_4552 == 1'd0))) begin
            linebuf_2_0_d0 = 80'd0;
        end else begin
            linebuf_2_0_d0 = 'bx;
        end
    end else begin
        linebuf_2_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (tmp_s_reg_4552 == 1'd0) & (trunc_ln189_reg_4530 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_4552 == 1'd1) & (trunc_ln189_reg_4530 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        linebuf_2_0_we0 = 1'b1;
    end else begin
        linebuf_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_646)) begin
        if ((1'b1 == ap_condition_1019)) begin
            linebuf_2_1_address0 = p_cast_fu_1080_p1;
        end else if (((tmp_s_reg_4552 == 1'd1) & (trunc_ln189_reg_4530 == 1'd1))) begin
            linebuf_2_1_address0 = linebuf_2_1_addr_gep_fu_354_p3;
        end else if ((1'b1 == ap_condition_1012)) begin
            linebuf_2_1_address0 = zext_ln184_fu_1050_p1;
        end else begin
            linebuf_2_1_address0 = 'bx;
        end
    end else begin
        linebuf_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (tmp_s_reg_4552 == 1'd0) & (trunc_ln189_reg_4530 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp4_read_reg_4516 == 1'd0) & (tmp_s_reg_4552 == 1'd1) & (trunc_ln189_reg_4530 == 1'd0) & (icmp_ln65_reg_4572 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_4552 == 1'd1) & (trunc_ln189_reg_4530 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        linebuf_2_1_ce0 = 1'b1;
    end else begin
        linebuf_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_2_1_ce1 = 1'b1;
    end else begin
        linebuf_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3204)) begin
        if ((tmp_s_reg_4552 == 1'd1)) begin
            linebuf_2_1_d0 = input_read_reg_4565;
        end else if (((cmp4 == 1'd1) & (tmp_s_reg_4552 == 1'd0))) begin
            linebuf_2_1_d0 = 80'd0;
        end else begin
            linebuf_2_1_d0 = 'bx;
        end
    end else begin
        linebuf_2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (tmp_s_reg_4552 == 1'd0) & (trunc_ln189_reg_4530 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_4552 == 1'd1) & (trunc_ln189_reg_4530 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        linebuf_2_1_we0 = 1'b1;
    end else begin
        linebuf_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op889_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op854_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        output_r_blk_n = output_r_full_n;
    end else begin
        output_r_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((ap_predicate_op889_write_state7 == 1'b1)) begin
            output_r_din = data_out_fu_4493_p9;
        end else if ((ap_predicate_op854_write_state7 == 1'b1)) begin
            output_r_din = data_out_1_fu_4327_p9;
        end else begin
            output_r_din = 'bx;
        end
    end else begin
        output_r_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op889_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op854_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        output_r_write = 1'b1;
    end else begin
        output_r_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter4_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd1))) begin
            window_adjust_0_0_0_o = select_ln117_fu_3078_p3;
        end else if ((1'b1 == ap_condition_722)) begin
            window_adjust_0_0_0_o = select_ln91_5_fu_1964_p3;
        end else begin
            window_adjust_0_0_0_o = window_adjust_0_0_0_i;
        end
    end else begin
        window_adjust_0_0_0_o = window_adjust_0_0_0_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter4_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter4_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        window_adjust_0_0_0_o_ap_vld = 1'b1;
    end else begin
        window_adjust_0_0_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_0_0_1_o = select_ln117_9_fu_1574_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_0_0_1_o = {{grp_fu_620_p3[79:70]}};
        end else begin
            window_adjust_0_0_1_o = window_adjust_0_0_1_i;
        end
    end else begin
        window_adjust_0_0_1_o = window_adjust_0_0_1_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_0_0_1_o_ap_vld = 1'b1;
    end else begin
        window_adjust_0_0_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_0_0_2_o = select_ln117_10_fu_1581_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_0_0_2_o = {{grp_fu_620_p3[69:60]}};
        end else begin
            window_adjust_0_0_2_o = window_adjust_0_0_2_i;
        end
    end else begin
        window_adjust_0_0_2_o = window_adjust_0_0_2_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_0_0_2_o_ap_vld = 1'b1;
    end else begin
        window_adjust_0_0_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_0_0_3_o = select_ln117_11_fu_1588_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_0_0_3_o = {{grp_fu_620_p3[59:50]}};
        end else begin
            window_adjust_0_0_3_o = window_adjust_0_0_3_i;
        end
    end else begin
        window_adjust_0_0_3_o = window_adjust_0_0_3_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_0_0_3_o_ap_vld = 1'b1;
    end else begin
        window_adjust_0_0_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_0_0_4_o = select_ln117_12_fu_1595_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_0_0_4_o = {{grp_fu_620_p3[49:40]}};
        end else begin
            window_adjust_0_0_4_o = window_adjust_0_0_4_i;
        end
    end else begin
        window_adjust_0_0_4_o = window_adjust_0_0_4_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_0_0_4_o_ap_vld = 1'b1;
    end else begin
        window_adjust_0_0_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_0_0_5_o = select_ln117_13_fu_1602_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_0_0_5_o = {{grp_fu_620_p3[39:30]}};
        end else begin
            window_adjust_0_0_5_o = window_adjust_0_0_5_i;
        end
    end else begin
        window_adjust_0_0_5_o = window_adjust_0_0_5_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_0_0_5_o_ap_vld = 1'b1;
    end else begin
        window_adjust_0_0_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_0_0_6_o = select_ln117_14_fu_1609_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_0_0_6_o = {{grp_fu_620_p3[29:20]}};
        end else begin
            window_adjust_0_0_6_o = window_adjust_0_0_6_i;
        end
    end else begin
        window_adjust_0_0_6_o = window_adjust_0_0_6_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_0_0_6_o_ap_vld = 1'b1;
    end else begin
        window_adjust_0_0_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_0_0_7_o = select_ln117_15_fu_1616_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_0_0_7_o = {{grp_fu_620_p3[19:10]}};
        end else begin
            window_adjust_0_0_7_o = window_adjust_0_0_7_i;
        end
    end else begin
        window_adjust_0_0_7_o = window_adjust_0_0_7_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_0_0_7_o_ap_vld = 1'b1;
    end else begin
        window_adjust_0_0_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_0_2_0_o = select_ln117_10_fu_1581_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_0_2_0_o = {{grp_fu_620_p3[69:60]}};
        end else begin
            window_adjust_0_2_0_o = window_adjust_0_2_0_i;
        end
    end else begin
        window_adjust_0_2_0_o = window_adjust_0_2_0_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_0_2_0_o_ap_vld = 1'b1;
    end else begin
        window_adjust_0_2_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_0_2_1_o = select_ln117_11_fu_1588_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_0_2_1_o = {{grp_fu_620_p3[59:50]}};
        end else begin
            window_adjust_0_2_1_o = window_adjust_0_2_1_i;
        end
    end else begin
        window_adjust_0_2_1_o = window_adjust_0_2_1_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_0_2_1_o_ap_vld = 1'b1;
    end else begin
        window_adjust_0_2_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_0_2_2_o = select_ln117_12_fu_1595_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_0_2_2_o = {{grp_fu_620_p3[49:40]}};
        end else begin
            window_adjust_0_2_2_o = window_adjust_0_2_2_i;
        end
    end else begin
        window_adjust_0_2_2_o = window_adjust_0_2_2_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_0_2_2_o_ap_vld = 1'b1;
    end else begin
        window_adjust_0_2_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_0_2_3_o = select_ln117_13_fu_1602_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_0_2_3_o = {{grp_fu_620_p3[39:30]}};
        end else begin
            window_adjust_0_2_3_o = window_adjust_0_2_3_i;
        end
    end else begin
        window_adjust_0_2_3_o = window_adjust_0_2_3_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_0_2_3_o_ap_vld = 1'b1;
    end else begin
        window_adjust_0_2_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_0_2_4_o = select_ln117_14_fu_1609_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_0_2_4_o = {{grp_fu_620_p3[29:20]}};
        end else begin
            window_adjust_0_2_4_o = window_adjust_0_2_4_i;
        end
    end else begin
        window_adjust_0_2_4_o = window_adjust_0_2_4_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_0_2_4_o_ap_vld = 1'b1;
    end else begin
        window_adjust_0_2_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_0_2_5_o = select_ln117_15_fu_1616_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_0_2_5_o = {{grp_fu_620_p3[19:10]}};
        end else begin
            window_adjust_0_2_5_o = window_adjust_0_2_5_i;
        end
    end else begin
        window_adjust_0_2_5_o = window_adjust_0_2_5_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_0_2_5_o_ap_vld = 1'b1;
    end else begin
        window_adjust_0_2_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_0_2_6_o = select_ln117_16_fu_1623_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_0_2_6_o = trunc_ln105_5_fu_1257_p1;
        end else begin
            window_adjust_0_2_6_o = window_adjust_0_2_6_i;
        end
    end else begin
        window_adjust_0_2_6_o = window_adjust_0_2_6_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_0_2_6_o_ap_vld = 1'b1;
    end else begin
        window_adjust_0_2_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_0_2_7_o = select_ln117_17_fu_1630_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_0_2_7_o = reg_893;
        end else begin
            window_adjust_0_2_7_o = window_adjust_0_2_7_i;
        end
    end else begin
        window_adjust_0_2_7_o = window_adjust_0_2_7_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_0_2_7_o_ap_vld = 1'b1;
    end else begin
        window_adjust_0_2_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter4_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd1))) begin
            window_adjust_1_0_0_o = select_ln91_2_reg_4885;
        end else if ((1'b1 == ap_condition_722)) begin
            window_adjust_1_0_0_o = select_ln91_6_reg_4869;
        end else begin
            window_adjust_1_0_0_o = window_adjust_1_0_0_i;
        end
    end else begin
        window_adjust_1_0_0_o = window_adjust_1_0_0_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter4_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter4_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        window_adjust_1_0_0_o_ap_vld = 1'b1;
    end else begin
        window_adjust_1_0_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_0_1_o = {{grp_fu_909_p3[79:70]}};
    end else begin
        window_adjust_1_0_1_o = window_adjust_1_0_1_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_0_1_o_ap_vld = 1'b1;
    end else begin
        window_adjust_1_0_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_0_2_o = {{grp_fu_909_p3[69:60]}};
    end else begin
        window_adjust_1_0_2_o = window_adjust_1_0_2_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_0_2_o_ap_vld = 1'b1;
    end else begin
        window_adjust_1_0_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_0_3_o = {{grp_fu_909_p3[59:50]}};
    end else begin
        window_adjust_1_0_3_o = window_adjust_1_0_3_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_0_3_o_ap_vld = 1'b1;
    end else begin
        window_adjust_1_0_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_0_4_o = {{grp_fu_909_p3[49:40]}};
    end else begin
        window_adjust_1_0_4_o = window_adjust_1_0_4_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_0_4_o_ap_vld = 1'b1;
    end else begin
        window_adjust_1_0_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_0_5_o = {{grp_fu_909_p3[39:30]}};
    end else begin
        window_adjust_1_0_5_o = window_adjust_1_0_5_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_0_5_o_ap_vld = 1'b1;
    end else begin
        window_adjust_1_0_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_0_6_o = {{grp_fu_909_p3[29:20]}};
    end else begin
        window_adjust_1_0_6_o = window_adjust_1_0_6_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_0_6_o_ap_vld = 1'b1;
    end else begin
        window_adjust_1_0_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_0_7_o = {{grp_fu_909_p3[19:10]}};
    end else begin
        window_adjust_1_0_7_o = window_adjust_1_0_7_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_0_7_o_ap_vld = 1'b1;
    end else begin
        window_adjust_1_0_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter4_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln65_reg_4572_pp0_iter4_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        window_adjust_1_2_0_o = reg_986;
    end else begin
        window_adjust_1_2_0_o = window_adjust_1_2_0_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter4_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter4_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        window_adjust_1_2_0_o_ap_vld = 1'b1;
    end else begin
        window_adjust_1_2_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_2_1_o = {{grp_fu_909_p3[59:50]}};
    end else begin
        window_adjust_1_2_1_o = window_adjust_1_2_1_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_2_1_o_ap_vld = 1'b1;
    end else begin
        window_adjust_1_2_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_2_2_o = {{grp_fu_909_p3[49:40]}};
    end else begin
        window_adjust_1_2_2_o = window_adjust_1_2_2_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_2_2_o_ap_vld = 1'b1;
    end else begin
        window_adjust_1_2_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_2_3_o = {{grp_fu_909_p3[39:30]}};
    end else begin
        window_adjust_1_2_3_o = window_adjust_1_2_3_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_2_3_o_ap_vld = 1'b1;
    end else begin
        window_adjust_1_2_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_2_4_o = {{grp_fu_909_p3[29:20]}};
    end else begin
        window_adjust_1_2_4_o = window_adjust_1_2_4_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_2_4_o_ap_vld = 1'b1;
    end else begin
        window_adjust_1_2_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_2_5_o = {{grp_fu_909_p3[19:10]}};
    end else begin
        window_adjust_1_2_5_o = window_adjust_1_2_5_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_2_5_o_ap_vld = 1'b1;
    end else begin
        window_adjust_1_2_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_1_2_6_o = trunc_ln105_3_fu_1542_p1;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_1_2_6_o = trunc_ln105_6_fu_1261_p1;
        end else begin
            window_adjust_1_2_6_o = window_adjust_1_2_6_i;
        end
    end else begin
        window_adjust_1_2_6_o = window_adjust_1_2_6_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_2_6_o_ap_vld = 1'b1;
    end else begin
        window_adjust_1_2_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_2_7_o = reg_889_pp0_iter3_reg;
    end else begin
        window_adjust_1_2_7_o = window_adjust_1_2_7_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_1_2_7_o_ap_vld = 1'b1;
    end else begin
        window_adjust_1_2_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter4_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd1))) begin
            window_adjust_2_0_0_o = select_ln119_reg_4891;
        end else if ((1'b1 == ap_condition_722)) begin
            window_adjust_2_0_0_o = select_ln91_6_reg_4869;
        end else begin
            window_adjust_2_0_0_o = window_adjust_2_0_0_i;
        end
    end else begin
        window_adjust_2_0_0_o = window_adjust_2_0_0_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter4_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter4_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        window_adjust_2_0_0_o_ap_vld = 1'b1;
    end else begin
        window_adjust_2_0_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_2_0_1_o = select_ln119_9_fu_1644_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_2_0_1_o = {{grp_fu_909_p3[79:70]}};
        end else begin
            window_adjust_2_0_1_o = window_adjust_2_0_1_i;
        end
    end else begin
        window_adjust_2_0_1_o = window_adjust_2_0_1_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_2_0_1_o_ap_vld = 1'b1;
    end else begin
        window_adjust_2_0_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_2_0_2_o = select_ln119_10_fu_1650_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_2_0_2_o = {{grp_fu_909_p3[69:60]}};
        end else begin
            window_adjust_2_0_2_o = window_adjust_2_0_2_i;
        end
    end else begin
        window_adjust_2_0_2_o = window_adjust_2_0_2_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_2_0_2_o_ap_vld = 1'b1;
    end else begin
        window_adjust_2_0_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_2_0_3_o = select_ln119_11_fu_1656_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_2_0_3_o = {{grp_fu_909_p3[59:50]}};
        end else begin
            window_adjust_2_0_3_o = window_adjust_2_0_3_i;
        end
    end else begin
        window_adjust_2_0_3_o = window_adjust_2_0_3_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_2_0_3_o_ap_vld = 1'b1;
    end else begin
        window_adjust_2_0_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_2_0_4_o = select_ln119_12_fu_1662_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_2_0_4_o = {{grp_fu_909_p3[49:40]}};
        end else begin
            window_adjust_2_0_4_o = window_adjust_2_0_4_i;
        end
    end else begin
        window_adjust_2_0_4_o = window_adjust_2_0_4_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_2_0_4_o_ap_vld = 1'b1;
    end else begin
        window_adjust_2_0_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_2_0_5_o = select_ln119_13_fu_1668_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_2_0_5_o = {{grp_fu_909_p3[39:30]}};
        end else begin
            window_adjust_2_0_5_o = window_adjust_2_0_5_i;
        end
    end else begin
        window_adjust_2_0_5_o = window_adjust_2_0_5_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_2_0_5_o_ap_vld = 1'b1;
    end else begin
        window_adjust_2_0_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_2_0_6_o = select_ln119_14_fu_1674_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_2_0_6_o = {{grp_fu_909_p3[29:20]}};
        end else begin
            window_adjust_2_0_6_o = window_adjust_2_0_6_i;
        end
    end else begin
        window_adjust_2_0_6_o = window_adjust_2_0_6_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_2_0_6_o_ap_vld = 1'b1;
    end else begin
        window_adjust_2_0_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_2_0_7_o = select_ln119_15_fu_1680_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_2_0_7_o = {{grp_fu_909_p3[19:10]}};
        end else begin
            window_adjust_2_0_7_o = window_adjust_2_0_7_i;
        end
    end else begin
        window_adjust_2_0_7_o = window_adjust_2_0_7_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_2_0_7_o_ap_vld = 1'b1;
    end else begin
        window_adjust_2_0_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter4_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd1))) begin
            window_adjust_2_2_0_o = select_ln119_10_reg_4896;
        end else if ((1'b1 == ap_condition_722)) begin
            window_adjust_2_2_0_o = reg_986;
        end else begin
            window_adjust_2_2_0_o = window_adjust_2_2_0_i;
        end
    end else begin
        window_adjust_2_2_0_o = window_adjust_2_2_0_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter4_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter4_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        window_adjust_2_2_0_o_ap_vld = 1'b1;
    end else begin
        window_adjust_2_2_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_2_2_1_o = select_ln119_11_fu_1656_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_2_2_1_o = {{grp_fu_909_p3[59:50]}};
        end else begin
            window_adjust_2_2_1_o = window_adjust_2_2_1_i;
        end
    end else begin
        window_adjust_2_2_1_o = window_adjust_2_2_1_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_2_2_1_o_ap_vld = 1'b1;
    end else begin
        window_adjust_2_2_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_2_2_2_o = select_ln119_12_fu_1662_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_2_2_2_o = {{grp_fu_909_p3[49:40]}};
        end else begin
            window_adjust_2_2_2_o = window_adjust_2_2_2_i;
        end
    end else begin
        window_adjust_2_2_2_o = window_adjust_2_2_2_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_2_2_2_o_ap_vld = 1'b1;
    end else begin
        window_adjust_2_2_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_2_2_3_o = select_ln119_13_fu_1668_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_2_2_3_o = {{grp_fu_909_p3[39:30]}};
        end else begin
            window_adjust_2_2_3_o = window_adjust_2_2_3_i;
        end
    end else begin
        window_adjust_2_2_3_o = window_adjust_2_2_3_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_2_2_3_o_ap_vld = 1'b1;
    end else begin
        window_adjust_2_2_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_2_2_4_o = select_ln119_14_fu_1674_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_2_2_4_o = {{grp_fu_909_p3[29:20]}};
        end else begin
            window_adjust_2_2_4_o = window_adjust_2_2_4_i;
        end
    end else begin
        window_adjust_2_2_4_o = window_adjust_2_2_4_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_2_2_4_o_ap_vld = 1'b1;
    end else begin
        window_adjust_2_2_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_2_2_5_o = select_ln119_15_fu_1680_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_2_2_5_o = {{grp_fu_909_p3[19:10]}};
        end else begin
            window_adjust_2_2_5_o = window_adjust_2_2_5_i;
        end
    end else begin
        window_adjust_2_2_5_o = window_adjust_2_2_5_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_2_2_5_o_ap_vld = 1'b1;
    end else begin
        window_adjust_2_2_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_2_2_6_o = select_ln119_16_fu_1686_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_2_2_6_o = trunc_ln105_6_fu_1261_p1;
        end else begin
            window_adjust_2_2_6_o = window_adjust_2_2_6_i;
        end
    end else begin
        window_adjust_2_2_6_o = window_adjust_2_2_6_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_2_2_6_o_ap_vld = 1'b1;
    end else begin
        window_adjust_2_2_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1))) begin
            window_adjust_2_2_7_o = select_ln119_17_fu_1692_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            window_adjust_2_2_7_o = reg_889_pp0_iter3_reg;
        end else begin
            window_adjust_2_2_7_o = window_adjust_2_2_7_i;
        end
    end else begin
        window_adjust_2_2_7_o = window_adjust_2_2_7_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        window_adjust_2_2_7_o_ap_vld = 1'b1;
    end else begin
        window_adjust_2_2_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln41_16_fu_4431_p2 = ($signed(sext_ln41_26_fu_4421_p1) + $signed(sext_ln41_24_fu_4387_p1));

assign add_ln41_17_fu_3181_p2 = (sub_ln41_18_fu_3171_p2 + zext_ln41_48_fu_3177_p1);

assign add_ln41_18_fu_3201_p2 = ($signed(sext_ln41_30_fu_3191_p1) + $signed(sext_ln41_28_fu_3157_p1));

assign add_ln41_19_fu_3333_p2 = (sub_ln41_20_fu_3323_p2 + zext_ln41_53_fu_3329_p1);

assign add_ln41_20_fu_3353_p2 = ($signed(sext_ln41_34_fu_3343_p1) + $signed(sext_ln41_32_fu_3309_p1));

assign add_ln41_21_fu_3485_p2 = (sub_ln41_22_fu_3475_p2 + zext_ln41_58_fu_3481_p1);

assign add_ln41_22_fu_3505_p2 = ($signed(sext_ln41_38_fu_3495_p1) + $signed(sext_ln41_36_fu_3461_p1));

assign add_ln41_23_fu_3637_p2 = (sub_ln41_24_fu_3627_p2 + zext_ln41_63_fu_3633_p1);

assign add_ln41_24_fu_3657_p2 = ($signed(sext_ln41_42_fu_3647_p1) + $signed(sext_ln41_40_fu_3613_p1));

assign add_ln41_25_fu_3789_p2 = (sub_ln41_26_fu_3779_p2 + zext_ln41_68_fu_3785_p1);

assign add_ln41_26_fu_3809_p2 = ($signed(sext_ln41_46_fu_3799_p1) + $signed(sext_ln41_44_fu_3765_p1));

assign add_ln41_27_fu_3941_p2 = (sub_ln41_28_fu_3931_p2 + zext_ln41_73_fu_3937_p1);

assign add_ln41_28_fu_3961_p2 = ($signed(sext_ln41_48_fu_3951_p1) + $signed(sext_ln41_47_fu_3917_p1));

assign add_ln41_29_fu_4093_p2 = (sub_ln41_30_fu_4083_p2 + zext_ln41_78_fu_4089_p1);

assign add_ln41_30_fu_4113_p2 = ($signed(sext_ln41_50_fu_4103_p1) + $signed(sext_ln41_49_fu_4069_p1));

assign add_ln41_31_fu_4245_p2 = (sub_ln41_32_fu_4235_p2 + zext_ln41_83_fu_4241_p1);

assign add_ln41_32_fu_4265_p2 = ($signed(sext_ln41_52_fu_4255_p1) + $signed(sext_ln41_51_fu_4221_p1));

assign add_ln41_33_fu_2069_p2 = (sub_ln41_34_fu_2059_p2 + zext_ln41_88_fu_2065_p1);

assign add_ln41_34_fu_2089_p2 = ($signed(sext_ln41_54_fu_2079_p1) + $signed(sext_ln41_53_fu_2045_p1));

assign add_ln41_35_fu_2221_p2 = (sub_ln41_36_fu_2211_p2 + zext_ln41_93_fu_2217_p1);

assign add_ln41_36_fu_2241_p2 = ($signed(sext_ln41_56_fu_2231_p1) + $signed(sext_ln41_55_fu_2197_p1));

assign add_ln41_37_fu_2373_p2 = (sub_ln41_38_fu_2363_p2 + zext_ln41_98_fu_2369_p1);

assign add_ln41_38_fu_2393_p2 = ($signed(sext_ln41_58_fu_2383_p1) + $signed(sext_ln41_57_fu_2349_p1));

assign add_ln41_39_fu_2525_p2 = (sub_ln41_40_fu_2515_p2 + zext_ln41_103_fu_2521_p1);

assign add_ln41_40_fu_2545_p2 = ($signed(sext_ln41_60_fu_2535_p1) + $signed(sext_ln41_59_fu_2501_p1));

assign add_ln41_41_fu_2677_p2 = (sub_ln41_42_fu_2667_p2 + zext_ln41_108_fu_2673_p1);

assign add_ln41_42_fu_2697_p2 = ($signed(sext_ln41_62_fu_2687_p1) + $signed(sext_ln41_61_fu_2653_p1));

assign add_ln41_43_fu_2829_p2 = (sub_ln41_44_fu_2819_p2 + zext_ln41_113_fu_2825_p1);

assign add_ln41_44_fu_2849_p2 = ($signed(sext_ln41_64_fu_2839_p1) + $signed(sext_ln41_63_fu_2805_p1));

assign add_ln41_45_fu_2981_p2 = (sub_ln41_46_fu_2971_p2 + zext_ln41_118_fu_2977_p1);

assign add_ln41_46_fu_3001_p2 = ($signed(sext_ln41_66_fu_2991_p1) + $signed(sext_ln41_65_fu_2957_p1));

assign add_ln41_fu_4411_p2 = (sub_ln41_16_fu_4401_p2 + zext_ln41_43_fu_4407_p1);

assign add_ln44_10_fu_3499_p2 = (trunc_ln41_10_fu_3491_p1 + tmp_61_cast_fu_3453_p3);

assign add_ln44_11_fu_3651_p2 = (trunc_ln41_11_fu_3643_p1 + tmp_62_cast_fu_3605_p3);

assign add_ln44_12_fu_3803_p2 = (trunc_ln41_12_fu_3795_p1 + tmp_63_cast_fu_3757_p3);

assign add_ln44_13_fu_3955_p2 = (trunc_ln41_13_fu_3947_p1 + tmp_64_cast_fu_3909_p3);

assign add_ln44_14_fu_4107_p2 = (trunc_ln41_14_fu_4099_p1 + tmp_65_cast_fu_4061_p3);

assign add_ln44_15_fu_4259_p2 = (trunc_ln41_15_fu_4251_p1 + tmp_67_cast_fu_4213_p3);

assign add_ln44_16_fu_2083_p2 = (trunc_ln41_16_fu_2075_p1 + tmp_68_cast_fu_2037_p3);

assign add_ln44_17_fu_2235_p2 = (trunc_ln41_17_fu_2227_p1 + tmp_69_cast_fu_2189_p3);

assign add_ln44_18_fu_2387_p2 = (trunc_ln41_18_fu_2379_p1 + tmp_70_cast_fu_2341_p3);

assign add_ln44_19_fu_2539_p2 = (trunc_ln41_19_fu_2531_p1 + tmp_71_cast_fu_2493_p3);

assign add_ln44_20_fu_2691_p2 = (trunc_ln41_20_fu_2683_p1 + tmp_72_cast_fu_2645_p3);

assign add_ln44_21_fu_2843_p2 = (trunc_ln41_21_fu_2835_p1 + tmp_73_cast_fu_2797_p3);

assign add_ln44_22_fu_2995_p2 = (trunc_ln41_22_fu_2987_p1 + tmp_74_cast_fu_2949_p3);

assign add_ln44_8_fu_3195_p2 = (trunc_ln41_8_fu_3187_p1 + tmp_59_cast_fu_3149_p3);

assign add_ln44_9_fu_3347_p2 = (trunc_ln41_9_fu_3339_p1 + tmp_60_cast_fu_3301_p3);

assign add_ln44_fu_4425_p2 = (trunc_ln41_fu_4417_p1 + tmp_58_cast_fu_4379_p3);

assign and_ln193_fu_1030_p2 = (grp_fu_567_p2 & cmp);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((tmp_s_nbreadreq_fu_242_p3 == 1'd1) & (input_r_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6 = (((ap_predicate_op889_write_state7 == 1'b1) & (output_r_full_n == 1'b0)) | ((ap_predicate_op854_write_state7 == 1'b1) & (output_r_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_1008 = ((cmp4_read_reg_4516 == 1'd0) & (tmp_s_reg_4552 == 1'd1) & (trunc_ln189_reg_4530 == 1'd1) & (icmp_ln65_reg_4572 == 1'd1));
end

always @ (*) begin
    ap_condition_1012 = ((cmp4 == 1'd1) & (tmp_s_reg_4552 == 1'd0) & (trunc_ln189_reg_4530 == 1'd1));
end

always @ (*) begin
    ap_condition_1019 = ((cmp4_read_reg_4516 == 1'd0) & (tmp_s_reg_4552 == 1'd1) & (trunc_ln189_reg_4530 == 1'd0) & (icmp_ln65_reg_4572 == 1'd1));
end

always @ (*) begin
    ap_condition_1061 = ((trunc_ln189_reg_4530_pp0_iter2_reg == 1'd1) & (cmp97_i_reg_4581_pp0_iter2_reg == 1'd0) & (icmp_ln65_reg_4572_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_condition_1076 = ((trunc_ln189_reg_4530_pp0_iter2_reg == 1'd0) & (cmp97_i_reg_4581_pp0_iter2_reg == 1'd0) & (icmp_ln65_reg_4572_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_condition_3197 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln189_reg_4530 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3204 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln189_reg_4530 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_381 = ((cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_382 = ((cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_390 = ((cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd0) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_391 = ((cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter2_reg == 1'd0) & (icmp_ln65_1_reg_4556_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_417 = ((cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_646 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_663 = ((cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter1_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_664 = ((cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter1_reg == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter1_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_667 = ((cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter1_reg == 1'd0) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_668 = ((cmp4 == 1'd1) & (trunc_ln189_reg_4530_pp0_iter1_reg == 1'd0) & (icmp_ln65_1_reg_4556_pp0_iter1_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_671 = ((trunc_ln189_reg_4530_pp0_iter1_reg == 1'd1) & (icmp_ln65_reg_4572_pp0_iter1_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_674 = ((trunc_ln189_reg_4530_pp0_iter1_reg == 1'd0) & (icmp_ln65_reg_4572_pp0_iter1_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_689 = ((cmp4 == 1'd1) & (trunc_ln91_7_reg_4714 == 1'd0) & (icmp_ln65_1_reg_4556_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_692 = ((cmp4 == 1'd1) & (trunc_ln91_7_reg_4714 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_697 = ((trunc_ln91_reg_4681_pp0_iter2_reg == 1'd0) & (icmp_ln65_reg_4572_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_condition_700 = ((trunc_ln91_reg_4681_pp0_iter2_reg == 1'd1) & (icmp_ln65_reg_4572_pp0_iter2_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_condition_704 = ((cmp4 == 1'd1) & (trunc_ln91_7_reg_4714_pp0_iter3_reg == 1'd0) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_707 = ((cmp4 == 1'd1) & (trunc_ln91_7_reg_4714_pp0_iter3_reg == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_712 = ((trunc_ln91_reg_4681_pp0_iter3_reg == 1'd0) & (cmp97_i_reg_4581_pp0_iter3_reg == 1'd0) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_condition_715 = ((trunc_ln91_reg_4681_pp0_iter3_reg == 1'd1) & (cmp97_i_reg_4581_pp0_iter3_reg == 1'd0) & (icmp_ln65_reg_4572_pp0_iter3_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_condition_722 = ((cmp4 == 1'd1) & (icmp_ln65_1_reg_4556_pp0_iter4_reg == 1'd1) & (tmp_s_reg_4552_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_999 = ((cmp4 == 1'd1) & (tmp_s_reg_4552 == 1'd0) & (trunc_ln189_reg_4530 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op854_write_state7 = ((icmp_ln65_1_reg_4556_pp0_iter5_reg == 1'd1) & (cmp4 == 1'd1) & (tmp_s_reg_4552_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op889_write_state7 = ((tmp_s_reg_4552_pp0_iter5_reg == 1'd1) & (1'd1 == and_ln193_reg_4595_pp0_iter5_reg));
end

assign cmp4_read_read_fu_224_p2 = cmp4;

assign cmp4_read_reg_4516 = cmp4;

assign cmp97_i_fu_1024_p2 = ((row == 11'd1) ? 1'b1 : 1'b0);

assign col_assign_1_fu_1065_p2 = ($signed(trunc_ln189_1_reg_4539) + $signed(8'd255));

assign col_assign_2_fu_1142_p2 = ($signed(trunc_ln189_1_reg_4539_pp0_iter1_reg) + $signed(8'd254));

assign col_assign_3_fu_1121_p2 = ($signed(trunc_ln189_1_reg_4539_pp0_iter1_reg) + $signed(8'd255));

assign col_assign_fu_1086_p2 = ($signed(trunc_ln189_1_reg_4539) + $signed(8'd254));

assign data_out_1_fu_4327_p9 = {{{{{{{{select_ln44_15_fu_4319_p3}, {select_ln44_16_reg_4901}}, {select_ln44_17_reg_4906}}, {select_ln44_18_reg_4911}}, {select_ln44_19_reg_4916}}, {select_ln44_20_reg_4921}}, {select_ln44_21_reg_4926}}, {select_ln44_22_reg_4931}};

assign data_out_fu_4493_p9 = {{{{{{{{select_ln44_fu_4485_p3}, {select_ln44_8_reg_4936}}, {select_ln44_9_reg_4941}}, {select_ln44_10_reg_4946}}, {select_ln44_11_reg_4951}}, {select_ln44_12_reg_4956}}, {select_ln44_13_reg_4961}}, {select_ln44_14_reg_4966}};

assign empty_32_fu_3137_p1 = tmp163_fu_3131_p2[8:0];

assign empty_33_fu_3289_p1 = tmp166_fu_3283_p2[8:0];

assign empty_34_fu_3441_p1 = tmp169_fu_3435_p2[8:0];

assign empty_35_fu_3593_p1 = tmp172_fu_3587_p2[8:0];

assign empty_36_fu_3745_p1 = tmp175_fu_3739_p2[8:0];

assign empty_37_fu_3897_p1 = tmp178_fu_3891_p2[8:0];

assign empty_38_fu_4049_p1 = tmp181_fu_4043_p2[8:0];

assign empty_39_fu_4201_p1 = tmp184_fu_4195_p2[8:0];

assign empty_40_fu_2025_p1 = tmp187_fu_2019_p2[8:0];

assign empty_41_fu_2177_p1 = tmp190_fu_2171_p2[8:0];

assign empty_42_fu_2329_p1 = tmp193_fu_2323_p2[8:0];

assign empty_43_fu_2481_p1 = tmp196_fu_2475_p2[8:0];

assign empty_44_fu_2633_p1 = tmp199_fu_2627_p2[8:0];

assign empty_45_fu_2785_p1 = tmp202_fu_2779_p2[8:0];

assign empty_46_fu_2937_p1 = tmp205_fu_2931_p2[8:0];

assign empty_fu_4367_p1 = tmp_fu_4361_p2[8:0];

assign grp_fu_567_p2 = (($signed(ap_sig_allocacmp_col_3) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign grp_fu_572_p2 = ((ap_sig_allocacmp_col_3 == 32'd1) ? 1'b1 : 1'b0);

assign grp_fu_577_p2 = (ap_sig_allocacmp_col_3 + 32'd1);

assign grp_fu_582_p3 = ((trunc_ln189_reg_4530_pp0_iter1_reg[0:0] == 1'b1) ? linebuf_2_1_q0 : linebuf_2_0_q0);

assign grp_fu_601_p3 = ((trunc_ln189_reg_4530_pp0_iter2_reg[0:0] == 1'b1) ? linebuf_1_1_q0 : linebuf_1_0_q0);

assign grp_fu_620_p3 = ((trunc_ln189_reg_4530_pp0_iter3_reg[0:0] == 1'b1) ? linebuf_0_0_q0 : linebuf_0_1_q0);

assign grp_fu_627_p4 = {{grp_fu_620_p3[79:70]}};

assign grp_fu_637_p4 = {{grp_fu_620_p3[69:60]}};

assign grp_fu_647_p4 = {{grp_fu_620_p3[59:50]}};

assign grp_fu_657_p4 = {{grp_fu_620_p3[49:40]}};

assign grp_fu_667_p4 = {{grp_fu_620_p3[39:30]}};

assign grp_fu_677_p4 = {{grp_fu_620_p3[29:20]}};

assign grp_fu_687_p4 = {{grp_fu_620_p3[19:10]}};

assign grp_fu_909_p3 = ((trunc_ln189_reg_4530_pp0_iter3_reg[0:0] == 1'b1) ? reg_897 : reg_901);

assign grp_fu_916_p4 = {{grp_fu_909_p3[79:70]}};

assign grp_fu_926_p4 = {{grp_fu_909_p3[69:60]}};

assign grp_fu_936_p4 = {{grp_fu_909_p3[59:50]}};

assign grp_fu_946_p4 = {{grp_fu_909_p3[49:40]}};

assign grp_fu_956_p4 = {{grp_fu_909_p3[39:30]}};

assign grp_fu_966_p4 = {{grp_fu_909_p3[29:20]}};

assign grp_fu_976_p4 = {{grp_fu_909_p3[19:10]}};

assign icmp_ln210_fu_1044_p2 = (($signed(ap_sig_allocacmp_col_6) < $signed(32'd240)) ? 1'b1 : 1'b0);

assign icmp_ln46_10_fu_3533_p2 = (($signed(tmp_37_fu_3523_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_11_fu_3685_p2 = (($signed(tmp_40_fu_3675_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_12_fu_3837_p2 = (($signed(tmp_43_fu_3827_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_13_fu_3989_p2 = (($signed(tmp_46_fu_3979_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_14_fu_4141_p2 = (($signed(tmp_49_fu_4131_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_15_fu_4293_p2 = (($signed(tmp_76_fu_4283_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_16_fu_2117_p2 = (($signed(tmp_78_fu_2107_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_17_fu_2269_p2 = (($signed(tmp_80_fu_2259_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_18_fu_2421_p2 = (($signed(tmp_82_fu_2411_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_19_fu_2573_p2 = (($signed(tmp_84_fu_2563_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_20_fu_2725_p2 = (($signed(tmp_86_fu_2715_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_21_fu_2877_p2 = (($signed(tmp_88_fu_2867_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_22_fu_3029_p2 = (($signed(tmp_90_fu_3019_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_8_fu_3229_p2 = (($signed(tmp_31_fu_3219_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_9_fu_3381_p2 = (($signed(tmp_34_fu_3371_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_4459_p2 = (($signed(tmp_28_fu_4449_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign linebuf_0_0_d0 = grp_fu_601_p3;

assign linebuf_0_1_d0 = grp_fu_601_p3;

assign linebuf_1_0_d0 = grp_fu_582_p3;

assign linebuf_1_1_d0 = grp_fu_582_p3;

assign linebuf_2_0_addr_gep_fu_347_p3 = zext_ln184_fu_1050_p1;

assign linebuf_2_0_address1 = zext_ln91_fu_1168_p1;

assign linebuf_2_1_addr_gep_fu_354_p3 = zext_ln184_fu_1050_p1;

assign linebuf_2_1_address1 = zext_ln91_fu_1168_p1;

assign or_ln44_10_fu_3553_p2 = (tmp_36_fu_3515_p3 | icmp_ln46_10_fu_3533_p2);

assign or_ln44_11_fu_3705_p2 = (tmp_39_fu_3667_p3 | icmp_ln46_11_fu_3685_p2);

assign or_ln44_12_fu_3857_p2 = (tmp_42_fu_3819_p3 | icmp_ln46_12_fu_3837_p2);

assign or_ln44_13_fu_4009_p2 = (tmp_45_fu_3971_p3 | icmp_ln46_13_fu_3989_p2);

assign or_ln44_14_fu_4161_p2 = (tmp_48_fu_4123_p3 | icmp_ln46_14_fu_4141_p2);

assign or_ln44_15_fu_4313_p2 = (tmp_75_fu_4275_p3 | icmp_ln46_15_fu_4293_p2);

assign or_ln44_16_fu_2137_p2 = (tmp_77_fu_2099_p3 | icmp_ln46_16_fu_2117_p2);

assign or_ln44_17_fu_2289_p2 = (tmp_79_fu_2251_p3 | icmp_ln46_17_fu_2269_p2);

assign or_ln44_18_fu_2441_p2 = (tmp_81_fu_2403_p3 | icmp_ln46_18_fu_2421_p2);

assign or_ln44_19_fu_2593_p2 = (tmp_83_fu_2555_p3 | icmp_ln46_19_fu_2573_p2);

assign or_ln44_20_fu_2745_p2 = (tmp_85_fu_2707_p3 | icmp_ln46_20_fu_2725_p2);

assign or_ln44_21_fu_2897_p2 = (tmp_87_fu_2859_p3 | icmp_ln46_21_fu_2877_p2);

assign or_ln44_22_fu_3049_p2 = (tmp_89_fu_3011_p3 | icmp_ln46_22_fu_3029_p2);

assign or_ln44_8_fu_3249_p2 = (tmp_30_fu_3211_p3 | icmp_ln46_8_fu_3229_p2);

assign or_ln44_9_fu_3401_p2 = (tmp_33_fu_3363_p3 | icmp_ln46_9_fu_3381_p2);

assign or_ln44_fu_4479_p2 = (tmp_27_fu_4441_p3 | icmp_ln46_fu_4459_p2);

assign p_cast172_fu_1136_p1 = tmp_50_fu_1126_p4;

assign p_cast_fu_1080_p1 = tmp_1_fu_1070_p4;

assign select_ln117_10_fu_1581_p3 = ((cmp97_i_reg_4581_pp0_iter3_reg[0:0] == 1'b1) ? grp_fu_926_p4 : grp_fu_637_p4);

assign select_ln117_11_fu_1588_p3 = ((cmp97_i_reg_4581_pp0_iter3_reg[0:0] == 1'b1) ? grp_fu_936_p4 : grp_fu_647_p4);

assign select_ln117_12_fu_1595_p3 = ((cmp97_i_reg_4581_pp0_iter3_reg[0:0] == 1'b1) ? grp_fu_946_p4 : grp_fu_657_p4);

assign select_ln117_13_fu_1602_p3 = ((cmp97_i_reg_4581_pp0_iter3_reg[0:0] == 1'b1) ? grp_fu_956_p4 : grp_fu_667_p4);

assign select_ln117_14_fu_1609_p3 = ((cmp97_i_reg_4581_pp0_iter3_reg[0:0] == 1'b1) ? grp_fu_966_p4 : grp_fu_677_p4);

assign select_ln117_15_fu_1616_p3 = ((cmp97_i_reg_4581_pp0_iter3_reg[0:0] == 1'b1) ? grp_fu_976_p4 : grp_fu_687_p4);

assign select_ln117_16_fu_1623_p3 = ((cmp97_i_reg_4581_pp0_iter3_reg[0:0] == 1'b1) ? trunc_ln105_3_fu_1542_p1 : trunc_ln105_fu_1538_p1);

assign select_ln117_17_fu_1630_p3 = ((cmp97_i_reg_4581_pp0_iter3_reg[0:0] == 1'b1) ? reg_889_pp0_iter3_reg : reg_893);

assign select_ln117_9_fu_1574_p3 = ((cmp97_i_reg_4581_pp0_iter3_reg[0:0] == 1'b1) ? grp_fu_916_p4 : grp_fu_627_p4);

assign select_ln117_fu_3078_p3 = ((cmp97_i_reg_4581_pp0_iter4_reg[0:0] == 1'b1) ? select_ln91_2_reg_4885 : select_ln91_1_fu_3071_p3);

assign select_ln119_10_fu_1650_p3 = ((cmp4[0:0] == 1'b1) ? grp_fu_926_p4 : tmp_19_reg_4824);

assign select_ln119_11_fu_1656_p3 = ((cmp4[0:0] == 1'b1) ? grp_fu_936_p4 : tmp_20_reg_4829);

assign select_ln119_12_fu_1662_p3 = ((cmp4[0:0] == 1'b1) ? grp_fu_946_p4 : tmp_21_reg_4834);

assign select_ln119_13_fu_1668_p3 = ((cmp4[0:0] == 1'b1) ? grp_fu_956_p4 : tmp_22_reg_4839);

assign select_ln119_14_fu_1674_p3 = ((cmp4[0:0] == 1'b1) ? grp_fu_966_p4 : tmp_23_reg_4844);

assign select_ln119_15_fu_1680_p3 = ((cmp4[0:0] == 1'b1) ? grp_fu_976_p4 : tmp_24_reg_4849);

assign select_ln119_16_fu_1686_p3 = ((cmp4[0:0] == 1'b1) ? trunc_ln105_3_fu_1542_p1 : trunc_ln105_4_reg_4854);

assign select_ln119_17_fu_1692_p3 = ((cmp4[0:0] == 1'b1) ? reg_889_pp0_iter3_reg : tmp_25_reg_4693_pp0_iter3_reg);

assign select_ln119_9_fu_1644_p3 = ((cmp4[0:0] == 1'b1) ? grp_fu_916_p4 : tmp_18_reg_4819);

assign select_ln119_fu_1637_p3 = ((cmp4[0:0] == 1'b1) ? select_ln91_2_fu_1554_p3 : select_ln91_3_fu_1567_p3);

assign select_ln44_10_fu_3559_p3 = ((or_ln44_10_fu_3553_p2[0:0] == 1'b1) ? select_ln44_26_fu_3545_p3 : add_ln44_10_fu_3499_p2);

assign select_ln44_11_fu_3711_p3 = ((or_ln44_11_fu_3705_p2[0:0] == 1'b1) ? select_ln44_27_fu_3697_p3 : add_ln44_11_fu_3651_p2);

assign select_ln44_12_fu_3863_p3 = ((or_ln44_12_fu_3857_p2[0:0] == 1'b1) ? select_ln44_28_fu_3849_p3 : add_ln44_12_fu_3803_p2);

assign select_ln44_13_fu_4015_p3 = ((or_ln44_13_fu_4009_p2[0:0] == 1'b1) ? select_ln44_29_fu_4001_p3 : add_ln44_13_fu_3955_p2);

assign select_ln44_14_fu_4167_p3 = ((or_ln44_14_fu_4161_p2[0:0] == 1'b1) ? select_ln44_30_fu_4153_p3 : add_ln44_14_fu_4107_p2);

assign select_ln44_15_fu_4319_p3 = ((or_ln44_15_fu_4313_p2[0:0] == 1'b1) ? select_ln44_31_fu_4305_p3 : add_ln44_15_fu_4259_p2);

assign select_ln44_16_fu_2143_p3 = ((or_ln44_16_fu_2137_p2[0:0] == 1'b1) ? select_ln44_32_fu_2129_p3 : add_ln44_16_fu_2083_p2);

assign select_ln44_17_fu_2295_p3 = ((or_ln44_17_fu_2289_p2[0:0] == 1'b1) ? select_ln44_33_fu_2281_p3 : add_ln44_17_fu_2235_p2);

assign select_ln44_18_fu_2447_p3 = ((or_ln44_18_fu_2441_p2[0:0] == 1'b1) ? select_ln44_34_fu_2433_p3 : add_ln44_18_fu_2387_p2);

assign select_ln44_19_fu_2599_p3 = ((or_ln44_19_fu_2593_p2[0:0] == 1'b1) ? select_ln44_35_fu_2585_p3 : add_ln44_19_fu_2539_p2);

assign select_ln44_20_fu_2751_p3 = ((or_ln44_20_fu_2745_p2[0:0] == 1'b1) ? select_ln44_36_fu_2737_p3 : add_ln44_20_fu_2691_p2);

assign select_ln44_21_fu_2903_p3 = ((or_ln44_21_fu_2897_p2[0:0] == 1'b1) ? select_ln44_37_fu_2889_p3 : add_ln44_21_fu_2843_p2);

assign select_ln44_22_fu_3055_p3 = ((or_ln44_22_fu_3049_p2[0:0] == 1'b1) ? select_ln44_38_fu_3041_p3 : add_ln44_22_fu_2995_p2);

assign select_ln44_23_fu_4471_p3 = ((xor_ln44_fu_4465_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln44_24_fu_3241_p3 = ((xor_ln44_8_fu_3235_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln44_25_fu_3393_p3 = ((xor_ln44_9_fu_3387_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln44_26_fu_3545_p3 = ((xor_ln44_10_fu_3539_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln44_27_fu_3697_p3 = ((xor_ln44_11_fu_3691_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln44_28_fu_3849_p3 = ((xor_ln44_12_fu_3843_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln44_29_fu_4001_p3 = ((xor_ln44_13_fu_3995_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln44_30_fu_4153_p3 = ((xor_ln44_14_fu_4147_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln44_31_fu_4305_p3 = ((xor_ln44_15_fu_4299_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln44_32_fu_2129_p3 = ((xor_ln44_16_fu_2123_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln44_33_fu_2281_p3 = ((xor_ln44_17_fu_2275_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln44_34_fu_2433_p3 = ((xor_ln44_18_fu_2427_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln44_35_fu_2585_p3 = ((xor_ln44_19_fu_2579_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln44_36_fu_2737_p3 = ((xor_ln44_20_fu_2731_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln44_37_fu_2889_p3 = ((xor_ln44_21_fu_2883_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln44_38_fu_3041_p3 = ((xor_ln44_22_fu_3035_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln44_8_fu_3255_p3 = ((or_ln44_8_fu_3249_p2[0:0] == 1'b1) ? select_ln44_24_fu_3241_p3 : add_ln44_8_fu_3195_p2);

assign select_ln44_9_fu_3407_p3 = ((or_ln44_9_fu_3401_p2[0:0] == 1'b1) ? select_ln44_25_fu_3393_p3 : add_ln44_9_fu_3347_p2);

assign select_ln44_fu_4485_p3 = ((or_ln44_fu_4479_p2[0:0] == 1'b1) ? select_ln44_23_fu_4471_p3 : add_ln44_fu_4425_p2);

assign select_ln91_1_fu_3071_p3 = ((trunc_ln91_reg_4681_pp0_iter4_reg[0:0] == 1'b1) ? trunc_ln91_1_fu_3063_p1 : trunc_ln91_2_fu_3067_p1);

assign select_ln91_2_fu_1554_p3 = ((trunc_ln91_reg_4681_pp0_iter3_reg[0:0] == 1'b1) ? trunc_ln91_3_fu_1546_p1 : trunc_ln91_4_fu_1550_p1);

assign select_ln91_3_fu_1567_p3 = ((trunc_ln91_reg_4681_pp0_iter3_reg[0:0] == 1'b1) ? trunc_ln91_5_fu_1561_p1 : trunc_ln91_6_fu_1564_p1);

assign select_ln91_4_fu_1147_p3 = ((cmp4_i13_reg_4560_pp0_iter1_reg[0:0] == 1'b1) ? 8'd0 : col_assign_2_fu_1142_p2);

assign select_ln91_5_fu_1964_p3 = ((trunc_ln91_7_reg_4714_pp0_iter4_reg[0:0] == 1'b1) ? trunc_ln91_8_fu_1956_p1 : trunc_ln91_9_fu_1960_p1);

assign select_ln91_6_fu_1273_p3 = ((trunc_ln91_7_reg_4714_pp0_iter3_reg[0:0] == 1'b1) ? trunc_ln91_10_fu_1265_p1 : trunc_ln91_11_fu_1269_p1);

assign select_ln91_fu_1091_p3 = ((cmp4_i_reg_4576[0:0] == 1'b1) ? 8'd0 : col_assign_fu_1086_p2);

assign select_ln92_2_fu_1178_p3 = ((trunc_ln189_reg_4530_pp0_iter2_reg[0:0] == 1'b1) ? linebuf_2_0_load_3_reg_4753 : linebuf_2_1_load_3_reg_4758);

assign sext_ln41_17_fu_3167_p1 = $signed(sub_ln41_17_fu_3161_p2);

assign sext_ln41_19_fu_3319_p1 = $signed(sub_ln41_19_fu_3313_p2);

assign sext_ln41_21_fu_3471_p1 = $signed(sub_ln41_21_fu_3465_p2);

assign sext_ln41_23_fu_3623_p1 = $signed(sub_ln41_23_fu_3617_p2);

assign sext_ln41_24_fu_4387_p1 = $signed(tmp_26_fu_4371_p3);

assign sext_ln41_25_fu_3775_p1 = $signed(sub_ln41_25_fu_3769_p2);

assign sext_ln41_26_fu_4421_p1 = add_ln41_fu_4411_p2;

assign sext_ln41_27_fu_3927_p1 = $signed(sub_ln41_27_fu_3921_p2);

assign sext_ln41_28_fu_3157_p1 = $signed(tmp_29_fu_3141_p3);

assign sext_ln41_29_fu_4079_p1 = $signed(sub_ln41_29_fu_4073_p2);

assign sext_ln41_30_fu_3191_p1 = add_ln41_17_fu_3181_p2;

assign sext_ln41_31_fu_4231_p1 = $signed(sub_ln41_31_fu_4225_p2);

assign sext_ln41_32_fu_3309_p1 = $signed(tmp_32_fu_3293_p3);

assign sext_ln41_33_fu_2055_p1 = $signed(sub_ln41_33_fu_2049_p2);

assign sext_ln41_34_fu_3343_p1 = add_ln41_19_fu_3333_p2;

assign sext_ln41_35_fu_2207_p1 = $signed(sub_ln41_35_fu_2201_p2);

assign sext_ln41_36_fu_3461_p1 = $signed(tmp_35_fu_3445_p3);

assign sext_ln41_37_fu_2359_p1 = $signed(sub_ln41_37_fu_2353_p2);

assign sext_ln41_38_fu_3495_p1 = add_ln41_21_fu_3485_p2;

assign sext_ln41_39_fu_2511_p1 = $signed(sub_ln41_39_fu_2505_p2);

assign sext_ln41_40_fu_3613_p1 = $signed(tmp_38_fu_3597_p3);

assign sext_ln41_41_fu_2663_p1 = $signed(sub_ln41_41_fu_2657_p2);

assign sext_ln41_42_fu_3647_p1 = add_ln41_23_fu_3637_p2;

assign sext_ln41_43_fu_2815_p1 = $signed(sub_ln41_43_fu_2809_p2);

assign sext_ln41_44_fu_3765_p1 = $signed(tmp_41_fu_3749_p3);

assign sext_ln41_45_fu_2967_p1 = $signed(sub_ln41_45_fu_2961_p2);

assign sext_ln41_46_fu_3799_p1 = add_ln41_25_fu_3789_p2;

assign sext_ln41_47_fu_3917_p1 = $signed(tmp_44_fu_3901_p3);

assign sext_ln41_48_fu_3951_p1 = add_ln41_27_fu_3941_p2;

assign sext_ln41_49_fu_4069_p1 = $signed(tmp_47_fu_4053_p3);

assign sext_ln41_50_fu_4103_p1 = add_ln41_29_fu_4093_p2;

assign sext_ln41_51_fu_4221_p1 = $signed(tmp_67_fu_4205_p3);

assign sext_ln41_52_fu_4255_p1 = add_ln41_31_fu_4245_p2;

assign sext_ln41_53_fu_2045_p1 = $signed(tmp_68_fu_2029_p3);

assign sext_ln41_54_fu_2079_p1 = add_ln41_33_fu_2069_p2;

assign sext_ln41_55_fu_2197_p1 = $signed(tmp_69_fu_2181_p3);

assign sext_ln41_56_fu_2231_p1 = add_ln41_35_fu_2221_p2;

assign sext_ln41_57_fu_2349_p1 = $signed(tmp_70_fu_2333_p3);

assign sext_ln41_58_fu_2383_p1 = add_ln41_37_fu_2373_p2;

assign sext_ln41_59_fu_2501_p1 = $signed(tmp_71_fu_2485_p3);

assign sext_ln41_60_fu_2535_p1 = add_ln41_39_fu_2525_p2;

assign sext_ln41_61_fu_2653_p1 = $signed(tmp_72_fu_2637_p3);

assign sext_ln41_62_fu_2687_p1 = add_ln41_41_fu_2677_p2;

assign sext_ln41_63_fu_2805_p1 = $signed(tmp_73_fu_2789_p3);

assign sext_ln41_64_fu_2839_p1 = add_ln41_43_fu_2829_p2;

assign sext_ln41_65_fu_2957_p1 = $signed(tmp_74_fu_2941_p3);

assign sext_ln41_66_fu_2991_p1 = add_ln41_45_fu_2981_p2;

assign sext_ln41_fu_4397_p1 = $signed(sub_ln41_fu_4391_p2);

assign sext_ln44_23_fu_4437_p1 = add_ln41_16_fu_4431_p2;

assign sext_ln44_24_fu_3359_p1 = add_ln41_20_fu_3353_p2;

assign sext_ln44_25_fu_3511_p1 = add_ln41_22_fu_3505_p2;

assign sext_ln44_26_fu_3663_p1 = add_ln41_24_fu_3657_p2;

assign sext_ln44_27_fu_3815_p1 = add_ln41_26_fu_3809_p2;

assign sext_ln44_28_fu_3967_p1 = add_ln41_28_fu_3961_p2;

assign sext_ln44_29_fu_4119_p1 = add_ln41_30_fu_4113_p2;

assign sext_ln44_30_fu_4271_p1 = add_ln41_32_fu_4265_p2;

assign sext_ln44_31_fu_2095_p1 = add_ln41_34_fu_2089_p2;

assign sext_ln44_32_fu_2247_p1 = add_ln41_36_fu_2241_p2;

assign sext_ln44_33_fu_2399_p1 = add_ln41_38_fu_2393_p2;

assign sext_ln44_34_fu_2551_p1 = add_ln41_40_fu_2545_p2;

assign sext_ln44_35_fu_2703_p1 = add_ln41_42_fu_2697_p2;

assign sext_ln44_36_fu_2855_p1 = add_ln41_44_fu_2849_p2;

assign sext_ln44_37_fu_3007_p1 = add_ln41_46_fu_3001_p2;

assign sext_ln44_fu_3207_p1 = add_ln41_18_fu_3201_p2;

assign sub_ln41_16_fu_4401_p2 = ($signed(sext_ln41_fu_4397_p1) - $signed(window_adjust_2_0_0_load_cast_fu_4357_p1));

assign sub_ln41_17_fu_3161_p2 = (zext_ln41_45_fu_3115_p1 - zext_ln41_44_fu_3111_p1);

assign sub_ln41_18_fu_3171_p2 = ($signed(sext_ln41_17_fu_3167_p1) - $signed(window_adjust_2_0_1_load_cast_fu_3127_p1));

assign sub_ln41_19_fu_3313_p2 = (zext_ln41_50_fu_3267_p1 - zext_ln41_49_fu_3263_p1);

assign sub_ln41_20_fu_3323_p2 = ($signed(sext_ln41_19_fu_3319_p1) - $signed(window_adjust_2_0_2_load_cast_fu_3279_p1));

assign sub_ln41_21_fu_3465_p2 = (zext_ln41_55_fu_3419_p1 - zext_ln41_54_fu_3415_p1);

assign sub_ln41_22_fu_3475_p2 = ($signed(sext_ln41_21_fu_3471_p1) - $signed(window_adjust_2_0_3_load_cast_fu_3431_p1));

assign sub_ln41_23_fu_3617_p2 = (zext_ln41_60_fu_3571_p1 - zext_ln41_59_fu_3567_p1);

assign sub_ln41_24_fu_3627_p2 = ($signed(sext_ln41_23_fu_3623_p1) - $signed(window_adjust_2_0_4_load_cast_fu_3583_p1));

assign sub_ln41_25_fu_3769_p2 = (zext_ln41_65_fu_3723_p1 - zext_ln41_64_fu_3719_p1);

assign sub_ln41_26_fu_3779_p2 = ($signed(sext_ln41_25_fu_3775_p1) - $signed(window_adjust_2_0_5_load_cast_fu_3735_p1));

assign sub_ln41_27_fu_3921_p2 = (zext_ln41_70_fu_3875_p1 - zext_ln41_69_fu_3871_p1);

assign sub_ln41_28_fu_3931_p2 = ($signed(sext_ln41_27_fu_3927_p1) - $signed(window_adjust_2_0_6_load_cast_fu_3887_p1));

assign sub_ln41_29_fu_4073_p2 = (zext_ln41_75_fu_4027_p1 - zext_ln41_74_fu_4023_p1);

assign sub_ln41_30_fu_4083_p2 = ($signed(sext_ln41_29_fu_4079_p1) - $signed(window_adjust_2_0_7_load_cast_fu_4039_p1));

assign sub_ln41_31_fu_4225_p2 = (zext_ln41_80_fu_4179_p1 - zext_ln41_79_fu_4175_p1);

assign sub_ln41_32_fu_4235_p2 = ($signed(sext_ln41_31_fu_4231_p1) - $signed(window_adjust_2_0_0_load_1_cast_fu_4191_p1));

assign sub_ln41_33_fu_2049_p2 = (zext_ln41_85_fu_2003_p1 - zext_ln41_84_fu_1999_p1);

assign sub_ln41_34_fu_2059_p2 = ($signed(sext_ln41_33_fu_2055_p1) - $signed(window_adjust_2_0_1_load_1_cast_fu_2015_p1));

assign sub_ln41_35_fu_2201_p2 = (zext_ln41_90_fu_2155_p1 - zext_ln41_89_fu_2151_p1);

assign sub_ln41_36_fu_2211_p2 = ($signed(sext_ln41_35_fu_2207_p1) - $signed(window_adjust_2_0_2_load_1_cast_fu_2167_p1));

assign sub_ln41_37_fu_2353_p2 = (zext_ln41_95_fu_2307_p1 - zext_ln41_94_fu_2303_p1);

assign sub_ln41_38_fu_2363_p2 = ($signed(sext_ln41_37_fu_2359_p1) - $signed(window_adjust_2_0_3_load_1_cast_fu_2319_p1));

assign sub_ln41_39_fu_2505_p2 = (zext_ln41_100_fu_2459_p1 - zext_ln41_99_fu_2455_p1);

assign sub_ln41_40_fu_2515_p2 = ($signed(sext_ln41_39_fu_2511_p1) - $signed(window_adjust_2_0_4_load_1_cast_fu_2471_p1));

assign sub_ln41_41_fu_2657_p2 = (zext_ln41_105_fu_2611_p1 - zext_ln41_104_fu_2607_p1);

assign sub_ln41_42_fu_2667_p2 = ($signed(sext_ln41_41_fu_2663_p1) - $signed(window_adjust_2_0_5_load_1_cast_fu_2623_p1));

assign sub_ln41_43_fu_2809_p2 = (zext_ln41_110_fu_2763_p1 - zext_ln41_109_fu_2759_p1);

assign sub_ln41_44_fu_2819_p2 = ($signed(sext_ln41_43_fu_2815_p1) - $signed(window_adjust_2_0_6_load_1_cast_fu_2775_p1));

assign sub_ln41_45_fu_2961_p2 = (zext_ln41_115_fu_2915_p1 - zext_ln41_114_fu_2911_p1);

assign sub_ln41_46_fu_2971_p2 = ($signed(sext_ln41_45_fu_2967_p1) - $signed(window_adjust_2_0_7_load_1_cast_fu_2927_p1));

assign sub_ln41_fu_4391_p2 = (zext_ln41_40_fu_4345_p1 - zext_ln41_fu_4341_p1);

assign tmp163_fu_3131_p2 = (zext_ln41_47_fu_3123_p1 - zext_ln41_46_fu_3119_p1);

assign tmp166_fu_3283_p2 = (zext_ln41_52_fu_3275_p1 - zext_ln41_51_fu_3271_p1);

assign tmp169_fu_3435_p2 = (zext_ln41_57_fu_3427_p1 - zext_ln41_56_fu_3423_p1);

assign tmp172_fu_3587_p2 = (zext_ln41_62_fu_3579_p1 - zext_ln41_61_fu_3575_p1);

assign tmp175_fu_3739_p2 = (zext_ln41_67_fu_3731_p1 - zext_ln41_66_fu_3727_p1);

assign tmp178_fu_3891_p2 = (zext_ln41_72_fu_3883_p1 - zext_ln41_71_fu_3879_p1);

assign tmp181_fu_4043_p2 = (zext_ln41_77_fu_4035_p1 - zext_ln41_76_fu_4031_p1);

assign tmp184_fu_4195_p2 = (zext_ln41_82_fu_4187_p1 - zext_ln41_81_fu_4183_p1);

assign tmp187_fu_2019_p2 = (zext_ln41_87_fu_2011_p1 - zext_ln41_86_fu_2007_p1);

assign tmp190_fu_2171_p2 = (zext_ln41_92_fu_2163_p1 - zext_ln41_91_fu_2159_p1);

assign tmp193_fu_2323_p2 = (zext_ln41_97_fu_2315_p1 - zext_ln41_96_fu_2311_p1);

assign tmp196_fu_2475_p2 = (zext_ln41_102_fu_2467_p1 - zext_ln41_101_fu_2463_p1);

assign tmp199_fu_2627_p2 = (zext_ln41_107_fu_2619_p1 - zext_ln41_106_fu_2615_p1);

assign tmp202_fu_2779_p2 = (zext_ln41_112_fu_2771_p1 - zext_ln41_111_fu_2767_p1);

assign tmp205_fu_2931_p2 = (zext_ln41_117_fu_2923_p1 - zext_ln41_116_fu_2919_p1);

assign tmp_1_fu_1070_p4 = {{col_assign_1_fu_1065_p2[7:1]}};

assign tmp_26_fu_4371_p3 = {{tmp_fu_4361_p2}, {1'd0}};

assign tmp_27_fu_4441_p3 = sext_ln44_23_fu_4437_p1[32'd31];

assign tmp_28_fu_4449_p4 = {{add_ln41_16_fu_4431_p2[12:10]}};

assign tmp_29_fu_3141_p3 = {{tmp163_fu_3131_p2}, {1'd0}};

assign tmp_30_fu_3211_p3 = sext_ln44_fu_3207_p1[32'd31];

assign tmp_31_fu_3219_p4 = {{add_ln41_18_fu_3201_p2[12:10]}};

assign tmp_32_fu_3293_p3 = {{tmp166_fu_3283_p2}, {1'd0}};

assign tmp_33_fu_3363_p3 = sext_ln44_24_fu_3359_p1[32'd31];

assign tmp_34_fu_3371_p4 = {{add_ln41_20_fu_3353_p2[12:10]}};

assign tmp_35_fu_3445_p3 = {{tmp169_fu_3435_p2}, {1'd0}};

assign tmp_36_fu_3515_p3 = sext_ln44_25_fu_3511_p1[32'd31];

assign tmp_37_fu_3523_p4 = {{add_ln41_22_fu_3505_p2[12:10]}};

assign tmp_38_fu_3597_p3 = {{tmp172_fu_3587_p2}, {1'd0}};

assign tmp_39_fu_3667_p3 = sext_ln44_26_fu_3663_p1[32'd31];

assign tmp_40_fu_3675_p4 = {{add_ln41_24_fu_3657_p2[12:10]}};

assign tmp_41_fu_3749_p3 = {{tmp175_fu_3739_p2}, {1'd0}};

assign tmp_42_fu_3819_p3 = sext_ln44_27_fu_3815_p1[32'd31];

assign tmp_43_fu_3827_p4 = {{add_ln41_26_fu_3809_p2[12:10]}};

assign tmp_44_fu_3901_p3 = {{tmp178_fu_3891_p2}, {1'd0}};

assign tmp_45_fu_3971_p3 = sext_ln44_28_fu_3967_p1[32'd31];

assign tmp_46_fu_3979_p4 = {{add_ln41_28_fu_3961_p2[12:10]}};

assign tmp_47_fu_4053_p3 = {{tmp181_fu_4043_p2}, {1'd0}};

assign tmp_48_fu_4123_p3 = sext_ln44_29_fu_4119_p1[32'd31];

assign tmp_49_fu_4131_p4 = {{add_ln41_30_fu_4113_p2[12:10]}};

assign tmp_50_fu_1126_p4 = {{col_assign_3_fu_1121_p2[7:1]}};

assign tmp_58_cast_fu_4379_p3 = {{empty_fu_4367_p1}, {1'd0}};

assign tmp_59_cast_fu_3149_p3 = {{empty_32_fu_3137_p1}, {1'd0}};

assign tmp_60_cast_fu_3301_p3 = {{empty_33_fu_3289_p1}, {1'd0}};

assign tmp_61_cast_fu_3453_p3 = {{empty_34_fu_3441_p1}, {1'd0}};

assign tmp_62_cast_fu_3605_p3 = {{empty_35_fu_3593_p1}, {1'd0}};

assign tmp_63_cast_fu_3757_p3 = {{empty_36_fu_3745_p1}, {1'd0}};

assign tmp_64_cast_fu_3909_p3 = {{empty_37_fu_3897_p1}, {1'd0}};

assign tmp_65_cast_fu_4061_p3 = {{empty_38_fu_4049_p1}, {1'd0}};

assign tmp_67_cast_fu_4213_p3 = {{empty_39_fu_4201_p1}, {1'd0}};

assign tmp_67_fu_4205_p3 = {{tmp184_fu_4195_p2}, {1'd0}};

assign tmp_68_cast_fu_2037_p3 = {{empty_40_fu_2025_p1}, {1'd0}};

assign tmp_68_fu_2029_p3 = {{tmp187_fu_2019_p2}, {1'd0}};

assign tmp_69_cast_fu_2189_p3 = {{empty_41_fu_2177_p1}, {1'd0}};

assign tmp_69_fu_2181_p3 = {{tmp190_fu_2171_p2}, {1'd0}};

assign tmp_70_cast_fu_2341_p3 = {{empty_42_fu_2329_p1}, {1'd0}};

assign tmp_70_fu_2333_p3 = {{tmp193_fu_2323_p2}, {1'd0}};

assign tmp_71_cast_fu_2493_p3 = {{empty_43_fu_2481_p1}, {1'd0}};

assign tmp_71_fu_2485_p3 = {{tmp196_fu_2475_p2}, {1'd0}};

assign tmp_72_cast_fu_2645_p3 = {{empty_44_fu_2633_p1}, {1'd0}};

assign tmp_72_fu_2637_p3 = {{tmp199_fu_2627_p2}, {1'd0}};

assign tmp_73_cast_fu_2797_p3 = {{empty_45_fu_2785_p1}, {1'd0}};

assign tmp_73_fu_2789_p3 = {{tmp202_fu_2779_p2}, {1'd0}};

assign tmp_74_cast_fu_2949_p3 = {{empty_46_fu_2937_p1}, {1'd0}};

assign tmp_74_fu_2941_p3 = {{tmp205_fu_2931_p2}, {1'd0}};

assign tmp_75_fu_4275_p3 = sext_ln44_30_fu_4271_p1[32'd31];

assign tmp_76_fu_4283_p4 = {{add_ln41_32_fu_4265_p2[12:10]}};

assign tmp_77_fu_2099_p3 = sext_ln44_31_fu_2095_p1[32'd31];

assign tmp_78_fu_2107_p4 = {{add_ln41_34_fu_2089_p2[12:10]}};

assign tmp_79_fu_2251_p3 = sext_ln44_32_fu_2247_p1[32'd31];

assign tmp_80_fu_2259_p4 = {{add_ln41_36_fu_2241_p2[12:10]}};

assign tmp_81_fu_2403_p3 = sext_ln44_33_fu_2399_p1[32'd31];

assign tmp_82_fu_2411_p4 = {{add_ln41_38_fu_2393_p2[12:10]}};

assign tmp_83_fu_2555_p3 = sext_ln44_34_fu_2551_p1[32'd31];

assign tmp_84_fu_2563_p4 = {{add_ln41_40_fu_2545_p2[12:10]}};

assign tmp_85_fu_2707_p3 = sext_ln44_35_fu_2703_p1[32'd31];

assign tmp_86_fu_2715_p4 = {{add_ln41_42_fu_2697_p2[12:10]}};

assign tmp_87_fu_2859_p3 = sext_ln44_36_fu_2855_p1[32'd31];

assign tmp_88_fu_2867_p4 = {{add_ln41_44_fu_2849_p2[12:10]}};

assign tmp_89_fu_3011_p3 = sext_ln44_37_fu_3007_p1[32'd31];

assign tmp_90_fu_3019_p4 = {{add_ln41_46_fu_3001_p2[12:10]}};

assign tmp_fu_4361_p2 = (zext_ln41_42_fu_4353_p1 - zext_ln41_41_fu_4349_p1);

assign tmp_s_nbreadreq_fu_242_p3 = input_r_empty_n;

assign trunc_ln105_3_fu_1542_p1 = grp_fu_909_p3[9:0];

assign trunc_ln105_4_fu_1253_p1 = select_ln92_2_fu_1178_p3[9:0];

assign trunc_ln105_5_fu_1257_p1 = grp_fu_620_p3[9:0];

assign trunc_ln105_6_fu_1261_p1 = grp_fu_909_p3[9:0];

assign trunc_ln105_fu_1538_p1 = grp_fu_620_p3[9:0];

assign trunc_ln189_1_fu_1005_p1 = ap_sig_allocacmp_col_3[7:0];

assign trunc_ln189_fu_1001_p1 = ap_sig_allocacmp_col_3[0:0];

assign trunc_ln41_10_fu_3491_p1 = add_ln41_21_fu_3485_p2[9:0];

assign trunc_ln41_11_fu_3643_p1 = add_ln41_23_fu_3637_p2[9:0];

assign trunc_ln41_12_fu_3795_p1 = add_ln41_25_fu_3789_p2[9:0];

assign trunc_ln41_13_fu_3947_p1 = add_ln41_27_fu_3941_p2[9:0];

assign trunc_ln41_14_fu_4099_p1 = add_ln41_29_fu_4093_p2[9:0];

assign trunc_ln41_15_fu_4251_p1 = add_ln41_31_fu_4245_p2[9:0];

assign trunc_ln41_16_fu_2075_p1 = add_ln41_33_fu_2069_p2[9:0];

assign trunc_ln41_17_fu_2227_p1 = add_ln41_35_fu_2221_p2[9:0];

assign trunc_ln41_18_fu_2379_p1 = add_ln41_37_fu_2373_p2[9:0];

assign trunc_ln41_19_fu_2531_p1 = add_ln41_39_fu_2525_p2[9:0];

assign trunc_ln41_20_fu_2683_p1 = add_ln41_41_fu_2677_p2[9:0];

assign trunc_ln41_21_fu_2835_p1 = add_ln41_43_fu_2829_p2[9:0];

assign trunc_ln41_22_fu_2987_p1 = add_ln41_45_fu_2981_p2[9:0];

assign trunc_ln41_8_fu_3187_p1 = add_ln41_17_fu_3181_p2[9:0];

assign trunc_ln41_9_fu_3339_p1 = add_ln41_19_fu_3333_p2[9:0];

assign trunc_ln41_fu_4417_p1 = add_ln41_fu_4411_p2[9:0];

assign trunc_ln91_10_fu_1265_p1 = linebuf_1_1_q1[9:0];

assign trunc_ln91_11_fu_1269_p1 = linebuf_1_0_q1[9:0];

assign trunc_ln91_1_fu_3063_p1 = linebuf_0_1_q1[9:0];

assign trunc_ln91_2_fu_3067_p1 = linebuf_0_0_q1[9:0];

assign trunc_ln91_3_fu_1546_p1 = linebuf_1_1_q1[9:0];

assign trunc_ln91_4_fu_1550_p1 = linebuf_1_0_q1[9:0];

assign trunc_ln91_5_fu_1561_p1 = linebuf_2_1_load_2_reg_4814[9:0];

assign trunc_ln91_6_fu_1564_p1 = linebuf_2_0_load_2_reg_4809[9:0];

assign trunc_ln91_7_fu_1154_p1 = select_ln91_4_fu_1147_p3[0:0];

assign trunc_ln91_8_fu_1956_p1 = linebuf_0_1_q1[9:0];

assign trunc_ln91_9_fu_1960_p1 = linebuf_0_0_q1[9:0];

assign trunc_ln91_fu_1098_p1 = select_ln91_fu_1091_p3[0:0];

assign window_adjust_2_0_0_load_1_cast_fu_4191_p1 = window_adjust_2_0_0_i;

assign window_adjust_2_0_0_load_cast_fu_4357_p1 = window_adjust_2_0_0_i;

assign window_adjust_2_0_1_load_1_cast_fu_2015_p1 = window_adjust_2_0_1_i;

assign window_adjust_2_0_1_load_cast_fu_3127_p1 = window_adjust_2_0_1_i;

assign window_adjust_2_0_2_load_1_cast_fu_2167_p1 = window_adjust_2_0_2_i;

assign window_adjust_2_0_2_load_cast_fu_3279_p1 = window_adjust_2_0_2_i;

assign window_adjust_2_0_3_load_1_cast_fu_2319_p1 = window_adjust_2_0_3_i;

assign window_adjust_2_0_3_load_cast_fu_3431_p1 = window_adjust_2_0_3_i;

assign window_adjust_2_0_4_load_1_cast_fu_2471_p1 = window_adjust_2_0_4_i;

assign window_adjust_2_0_4_load_cast_fu_3583_p1 = window_adjust_2_0_4_i;

assign window_adjust_2_0_5_load_1_cast_fu_2623_p1 = window_adjust_2_0_5_i;

assign window_adjust_2_0_5_load_cast_fu_3735_p1 = window_adjust_2_0_5_i;

assign window_adjust_2_0_6_load_1_cast_fu_2775_p1 = window_adjust_2_0_6_i;

assign window_adjust_2_0_6_load_cast_fu_3887_p1 = window_adjust_2_0_6_i;

assign window_adjust_2_0_7_load_1_cast_fu_2927_p1 = window_adjust_2_0_7_i;

assign window_adjust_2_0_7_load_cast_fu_4039_p1 = window_adjust_2_0_7_i;

assign xor_ln44_10_fu_3539_p2 = (tmp_36_fu_3515_p3 ^ 1'd1);

assign xor_ln44_11_fu_3691_p2 = (tmp_39_fu_3667_p3 ^ 1'd1);

assign xor_ln44_12_fu_3843_p2 = (tmp_42_fu_3819_p3 ^ 1'd1);

assign xor_ln44_13_fu_3995_p2 = (tmp_45_fu_3971_p3 ^ 1'd1);

assign xor_ln44_14_fu_4147_p2 = (tmp_48_fu_4123_p3 ^ 1'd1);

assign xor_ln44_15_fu_4299_p2 = (tmp_75_fu_4275_p3 ^ 1'd1);

assign xor_ln44_16_fu_2123_p2 = (tmp_77_fu_2099_p3 ^ 1'd1);

assign xor_ln44_17_fu_2275_p2 = (tmp_79_fu_2251_p3 ^ 1'd1);

assign xor_ln44_18_fu_2427_p2 = (tmp_81_fu_2403_p3 ^ 1'd1);

assign xor_ln44_19_fu_2579_p2 = (tmp_83_fu_2555_p3 ^ 1'd1);

assign xor_ln44_20_fu_2731_p2 = (tmp_85_fu_2707_p3 ^ 1'd1);

assign xor_ln44_21_fu_2883_p2 = (tmp_87_fu_2859_p3 ^ 1'd1);

assign xor_ln44_22_fu_3035_p2 = (tmp_89_fu_3011_p3 ^ 1'd1);

assign xor_ln44_8_fu_3235_p2 = (tmp_30_fu_3211_p3 ^ 1'd1);

assign xor_ln44_9_fu_3387_p2 = (tmp_33_fu_3363_p3 ^ 1'd1);

assign xor_ln44_fu_4465_p2 = (tmp_27_fu_4441_p3 ^ 1'd1);

assign zext_ln184_fu_1050_p1 = lshr_ln_reg_4547;

assign zext_ln41_100_fu_2459_p1 = window_adjust_0_2_4_i;

assign zext_ln41_101_fu_2463_p1 = window_adjust_1_0_4_i;

assign zext_ln41_102_fu_2467_p1 = window_adjust_1_2_4_i;

assign zext_ln41_103_fu_2521_p1 = window_adjust_2_2_4_i;

assign zext_ln41_104_fu_2607_p1 = window_adjust_0_0_5_i;

assign zext_ln41_105_fu_2611_p1 = window_adjust_0_2_5_i;

assign zext_ln41_106_fu_2615_p1 = window_adjust_1_0_5_i;

assign zext_ln41_107_fu_2619_p1 = window_adjust_1_2_5_i;

assign zext_ln41_108_fu_2673_p1 = window_adjust_2_2_5_i;

assign zext_ln41_109_fu_2759_p1 = window_adjust_0_0_6_i;

assign zext_ln41_110_fu_2763_p1 = window_adjust_0_2_6_i;

assign zext_ln41_111_fu_2767_p1 = window_adjust_1_0_6_i;

assign zext_ln41_112_fu_2771_p1 = window_adjust_1_2_6_i;

assign zext_ln41_113_fu_2825_p1 = window_adjust_2_2_6_i;

assign zext_ln41_114_fu_2911_p1 = window_adjust_0_0_7_i;

assign zext_ln41_115_fu_2915_p1 = window_adjust_0_2_7_i;

assign zext_ln41_116_fu_2919_p1 = window_adjust_1_0_7_i;

assign zext_ln41_117_fu_2923_p1 = window_adjust_1_2_7_i;

assign zext_ln41_118_fu_2977_p1 = window_adjust_2_2_7_i;

assign zext_ln41_40_fu_4345_p1 = reg_905;

assign zext_ln41_41_fu_4349_p1 = window_adjust_1_0_0_i;

assign zext_ln41_42_fu_4353_p1 = window_adjust_1_2_0_i;

assign zext_ln41_43_fu_4407_p1 = window_adjust_2_2_0_i;

assign zext_ln41_44_fu_3111_p1 = window_adjust_0_0_1_i;

assign zext_ln41_45_fu_3115_p1 = window_adjust_0_2_1_i;

assign zext_ln41_46_fu_3119_p1 = window_adjust_1_0_1_i;

assign zext_ln41_47_fu_3123_p1 = window_adjust_1_2_1_i;

assign zext_ln41_48_fu_3177_p1 = window_adjust_2_2_1_i;

assign zext_ln41_49_fu_3263_p1 = window_adjust_0_0_2_i;

assign zext_ln41_50_fu_3267_p1 = window_adjust_0_2_2_i;

assign zext_ln41_51_fu_3271_p1 = window_adjust_1_0_2_i;

assign zext_ln41_52_fu_3275_p1 = window_adjust_1_2_2_i;

assign zext_ln41_53_fu_3329_p1 = window_adjust_2_2_2_i;

assign zext_ln41_54_fu_3415_p1 = window_adjust_0_0_3_i;

assign zext_ln41_55_fu_3419_p1 = window_adjust_0_2_3_i;

assign zext_ln41_56_fu_3423_p1 = window_adjust_1_0_3_i;

assign zext_ln41_57_fu_3427_p1 = window_adjust_1_2_3_i;

assign zext_ln41_58_fu_3481_p1 = window_adjust_2_2_3_i;

assign zext_ln41_59_fu_3567_p1 = window_adjust_0_0_4_i;

assign zext_ln41_60_fu_3571_p1 = window_adjust_0_2_4_i;

assign zext_ln41_61_fu_3575_p1 = window_adjust_1_0_4_i;

assign zext_ln41_62_fu_3579_p1 = window_adjust_1_2_4_i;

assign zext_ln41_63_fu_3633_p1 = window_adjust_2_2_4_i;

assign zext_ln41_64_fu_3719_p1 = window_adjust_0_0_5_i;

assign zext_ln41_65_fu_3723_p1 = window_adjust_0_2_5_i;

assign zext_ln41_66_fu_3727_p1 = window_adjust_1_0_5_i;

assign zext_ln41_67_fu_3731_p1 = window_adjust_1_2_5_i;

assign zext_ln41_68_fu_3785_p1 = window_adjust_2_2_5_i;

assign zext_ln41_69_fu_3871_p1 = window_adjust_0_0_6_i;

assign zext_ln41_70_fu_3875_p1 = window_adjust_0_2_6_i;

assign zext_ln41_71_fu_3879_p1 = window_adjust_1_0_6_i;

assign zext_ln41_72_fu_3883_p1 = window_adjust_1_2_6_i;

assign zext_ln41_73_fu_3937_p1 = window_adjust_2_2_6_i;

assign zext_ln41_74_fu_4023_p1 = window_adjust_0_0_7_i;

assign zext_ln41_75_fu_4027_p1 = window_adjust_0_2_7_i;

assign zext_ln41_76_fu_4031_p1 = window_adjust_1_0_7_i;

assign zext_ln41_77_fu_4035_p1 = window_adjust_1_2_7_i;

assign zext_ln41_78_fu_4089_p1 = window_adjust_2_2_7_i;

assign zext_ln41_79_fu_4175_p1 = window_adjust_0_0_0_i;

assign zext_ln41_80_fu_4179_p1 = reg_905;

assign zext_ln41_81_fu_4183_p1 = window_adjust_1_0_0_i;

assign zext_ln41_82_fu_4187_p1 = window_adjust_1_2_0_i;

assign zext_ln41_83_fu_4241_p1 = window_adjust_2_2_0_i;

assign zext_ln41_84_fu_1999_p1 = window_adjust_0_0_1_i;

assign zext_ln41_85_fu_2003_p1 = window_adjust_0_2_1_i;

assign zext_ln41_86_fu_2007_p1 = window_adjust_1_0_1_i;

assign zext_ln41_87_fu_2011_p1 = window_adjust_1_2_1_i;

assign zext_ln41_88_fu_2065_p1 = window_adjust_2_2_1_i;

assign zext_ln41_89_fu_2151_p1 = window_adjust_0_0_2_i;

assign zext_ln41_90_fu_2155_p1 = window_adjust_0_2_2_i;

assign zext_ln41_91_fu_2159_p1 = window_adjust_1_0_2_i;

assign zext_ln41_92_fu_2163_p1 = window_adjust_1_2_2_i;

assign zext_ln41_93_fu_2217_p1 = window_adjust_2_2_2_i;

assign zext_ln41_94_fu_2303_p1 = window_adjust_0_0_3_i;

assign zext_ln41_95_fu_2307_p1 = window_adjust_0_2_3_i;

assign zext_ln41_96_fu_2311_p1 = window_adjust_1_0_3_i;

assign zext_ln41_97_fu_2315_p1 = window_adjust_1_2_3_i;

assign zext_ln41_98_fu_2369_p1 = window_adjust_2_2_3_i;

assign zext_ln41_99_fu_2455_p1 = window_adjust_0_0_4_i;

assign zext_ln41_fu_4341_p1 = window_adjust_0_0_0_i;

assign zext_ln91_1_fu_1173_p1 = lshr_ln91_1_reg_4720;

assign zext_ln91_fu_1168_p1 = lshr_ln1_reg_4688;

always @ (posedge ap_clk) begin
    p_cast_reg_4663[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    p_cast_reg_4663_pp0_iter2_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    p_cast172_reg_4698[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_reg_4735[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_reg_4735_pp0_iter3_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_1_reg_4773[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //conv2d_3x3_image_filter_Pipeline_VITIS_LOOP_188_2
