`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Author:  Yuhang Chen
// Version: 2.19 10.50
//
//
//////////////////////////////////////////////////////////////////////////////////


module Regfile(
    IR1,IR2,W,Din,WE,CLK,RST,OR1,OR2,a0,v0,ra
    );
    input wire [4:0] IR1;   //Rså¯„å­˜å™¨é?‰æ‹©ä¿¡å·
    input wire [4:0] IR2;   //Rtå¯„å­˜å™¨é?‰æ‹©ä¿¡å·
    input wire [4:0] W;     //å†™å¯„å­˜å™¨é€‰æ‹©ä¿¡å·
    input wire [31:0] Din;  //å†™å…¥æ•°æ®
    input wire WE;          //å†™ä½¿èƒ½ï¼Œä¸?1æ—¶å†™å…¥æ•°æ?
    input wire CLK;
    input wire RST;
    output wire [31:0] OR1; //è¾“å‡ºR1
    output wire [31:0] OR2; //è¾“å‡ºR2
    output wire [31:0] a0;  //å¯„å­˜å™¨a0(4å·å¯„å­˜å™¨)
    output wire [31:0] v0;  //å¯„å­˜å™¨v0(2å·å¯„å­˜å™¨)
    output wire [31:0] ra;  //å¯„å­˜å™¨ra(31å·å¯„å­˜å™¨)
    reg [31:0] REG [0:31];  //å¯„å­˜å™¨å †

    assign OR1 = REG[IR1];
    assign OR2 = REG[IR2];
    assign a0 = REG[4];
    assign v0 = REG[2];
    assign ra = REG[31];

    always @(posedge CLK) begin
        REG[0] = 0;
        if(WE & (W != 0)) begin
            REG[W] <= Din;
        end
        //OR1 <= REG[IR1];
        //OR2 <= REG[IR2];
    end
endmodule
