<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Unified Tegra X1 Memory Address Map constants."><meta name="keywords" content="rust, rustlang, rust-lang, memory_map"><title>libtegra::memory_map - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script src="../../crates.js"></script><script defer src="../../main.js"></script>
    <noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"><a href="#">Module memory_map</a></h2><div class="sidebar-elems"><section><div class="block"><ul><li><a href="#modules">Modules</a></li><li><a href="#constants">Constants</a></li></ul></div></section><div id="sidebar-vars" data-name="memory_map" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../libtegra/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="main-heading">
    <h1 class="fqn"><span class="in-band">Module <a href="../index.html">libtegra</a>::<wbr><a class="mod" href="#">memory_map</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></span></h1><span class="out-of-band"><a class="srclink" href="../../src/libtegra/memory_map.rs.html#1-352">source</a> · <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Unified Tegra X1 Memory Address Map constants.</p>
<p>See Chapter 2 in the Tegra X1 Technical Reference Manual for details.</p>
</div></details><h2 id="modules" class="small-section-header"><a href="#modules">Modules</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="mod" href="apb_dma/index.html" title="libtegra::memory_map::apb_dma mod">apb_dma</a></div><div class="item-right docblock-short"><p>Memory mappings of the APB DMA Controller.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="arm/index.html" title="libtegra::memory_map::arm mod">arm</a></div><div class="item-right docblock-short"><p>Memory mappings of the ARM registers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio/index.html" title="libtegra::memory_map::gpio mod">gpio</a></div><div class="item-right docblock-short"><p>Memory mappings of the GPIO Controller.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpu/index.html" title="libtegra::memory_map::gpu mod">gpu</a></div><div class="item-right docblock-short"><p>Memory mappings of the GPU Controller.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="i2c/index.html" title="libtegra::memory_map::i2c mod">i2c</a></div><div class="item-right docblock-short"><p>Memory mappings of the I2C Controller.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="pcie/index.html" title="libtegra::memory_map::pcie mod">pcie</a></div><div class="item-right docblock-short"><p>Memory mappings of the PCIe Controller.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="spi/index.html" title="libtegra::memory_map::spi mod">spi</a></div><div class="item-right docblock-short"><p>Memory mappings of the SPI Controller.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="uart/index.html" title="libtegra::memory_map::uart mod">uart</a></div><div class="item-right docblock-short"><p>Memory mappings of the UART Controller.</p>
</div></div></div><h2 id="constants" class="small-section-header"><a href="#constants">Constants</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.ACTMON.html" title="libtegra::memory_map::ACTMON constant">ACTMON</a></div><div class="item-right docblock-short"><p>Start of the Activity Monitor register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.APB.html" title="libtegra::memory_map::APB constant">APB</a></div><div class="item-right docblock-short"><p>Start of the APB register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.ATOMICS.html" title="libtegra::memory_map::ATOMICS constant">ATOMICS</a></div><div class="item-right docblock-short"><p>Start of the Atomics register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.BPMP_CACHE.html" title="libtegra::memory_map::BPMP_CACHE constant">BPMP_CACHE</a></div><div class="item-right docblock-short"><p>Start address of the BPMP-Lite CACHE register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.CAR.html" title="libtegra::memory_map::CAR constant">CAR</a></div><div class="item-right docblock-short"><p>Start of the Clock and Reset Controller register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.CSI.html" title="libtegra::memory_map::CSI constant">CSI</a></div><div class="item-right docblock-short"><p>Start of the CSI register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.CSITE.html" title="libtegra::memory_map::CSITE constant">CSITE</a></div><div class="item-right docblock-short"><p>Start of the CSITE register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DISPLAY_A.html" title="libtegra::memory_map::DISPLAY_A constant">DISPLAY_A</a></div><div class="item-right docblock-short"><p>Start of the Display A register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DISPLAY_B.html" title="libtegra::memory_map::DISPLAY_B constant">DISPLAY_B</a></div><div class="item-right docblock-short"><p>Start of the Display B register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DPAUX.html" title="libtegra::memory_map::DPAUX constant">DPAUX</a></div><div class="item-right docblock-short"><p>Start of the DPAUX register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DPAUX1.html" title="libtegra::memory_map::DPAUX1 constant">DPAUX1</a></div><div class="item-right docblock-short"><p>Start of the DPAUX1 register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DSIA.html" title="libtegra::memory_map::DSIA constant">DSIA</a></div><div class="item-right docblock-short"><p>Start of the DSIA register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DSIB.html" title="libtegra::memory_map::DSIB constant">DSIB</a></div><div class="item-right docblock-short"><p>Start of the DSIB register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DVFS.html" title="libtegra::memory_map::DVFS constant">DVFS</a></div><div class="item-right docblock-short"><p>Start of the DVFS register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.EXCEPTION_VECTORS.html" title="libtegra::memory_map::EXCEPTION_VECTORS constant">EXCEPTION_VECTORS</a></div><div class="item-right docblock-short"><p>Start of the Exception Vectors register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.FLOW.html" title="libtegra::memory_map::FLOW constant">FLOW</a></div><div class="item-right docblock-short"><p>Start of the Flow Controller register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.FUSE.html" title="libtegra::memory_map::FUSE constant">FUSE</a></div><div class="item-right docblock-short"><p>Start of the FUSE register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.GRAPHICS_HOST.html" title="libtegra::memory_map::GRAPHICS_HOST constant">GRAPHICS_HOST</a></div><div class="item-right docblock-short"><p>Start address of the Graphics Host register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.HOST1X.html" title="libtegra::memory_map::HOST1X constant">HOST1X</a></div><div class="item-right docblock-short"><p>Start address of the Host1x register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IPATCH.html" title="libtegra::memory_map::IPATCH constant">IPATCH</a></div><div class="item-right docblock-short"><p>Start of the IPATCH register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IROM.html" title="libtegra::memory_map::IROM constant">IROM</a></div><div class="item-right docblock-short"><p>Start of the boot code.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.ISP.html" title="libtegra::memory_map::ISP constant">ISP</a></div><div class="item-right docblock-short"><p>Start of the ISP register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.ISPB.html" title="libtegra::memory_map::ISPB constant">ISPB</a></div><div class="item-right docblock-short"><p>Start of the ISPB register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.KFUSE.html" title="libtegra::memory_map::KFUSE constant">KFUSE</a></div><div class="item-right docblock-short"><p>Start of the KFUSE register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC.html" title="libtegra::memory_map::MC constant">MC</a></div><div class="item-right docblock-short"><p>Start of the MC register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MIPI_CAL.html" title="libtegra::memory_map::MIPI_CAL constant">MIPI_CAL</a></div><div class="item-right docblock-short"><p>Start of the MIPI CAL register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MISC.html" title="libtegra::memory_map::MISC constant">MISC</a></div><div class="item-right docblock-short"><p>Start of the MISC register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSELECT.html" title="libtegra::memory_map::MSELECT constant">MSELECT</a></div><div class="item-right docblock-short"><p>Start address of the MSelect register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.NVDEC.html" title="libtegra::memory_map::NVDEC constant">NVDEC</a></div><div class="item-right docblock-short"><p>Start of the NVDEC register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.NVENC.html" title="libtegra::memory_map::NVENC constant">NVENC</a></div><div class="item-right docblock-short"><p>Start of the NVENC register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.NVJPG.html" title="libtegra::memory_map::NVJPG constant">NVJPG</a></div><div class="item-right docblock-short"><p>Start of the NVJPG register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.PMC.html" title="libtegra::memory_map::PMC constant">PMC</a></div><div class="item-right docblock-short"><p>Start of the PMC register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.PWM.html" title="libtegra::memory_map::PWM constant">PWM</a></div><div class="item-right docblock-short"><p>Start of the PWM register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.QSPI.html" title="libtegra::memory_map::QSPI constant">QSPI</a></div><div class="item-right docblock-short"><p>Start of the QSPI register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.RTC.html" title="libtegra::memory_map::RTC constant">RTC</a></div><div class="item-right docblock-short"><p>Start of the RTC register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.SATA.html" title="libtegra::memory_map::SATA constant">SATA</a></div><div class="item-right docblock-short"><p>Start of the SATA register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.SB.html" title="libtegra::memory_map::SB constant">SB</a></div><div class="item-right docblock-short"><p>Start of the Secure Boot registers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.SE1.html" title="libtegra::memory_map::SE1 constant">SE1</a></div><div class="item-right docblock-short"><p>Start of the SE1 register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.SE2.html" title="libtegra::memory_map::SE2 constant">SE2</a></div><div class="item-right docblock-short"><p>Start of the SE2 register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.SOR.html" title="libtegra::memory_map::SOR constant">SOR</a></div><div class="item-right docblock-short"><p>Start of the SOR register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.SOR1.html" title="libtegra::memory_map::SOR1 constant">SOR1</a></div><div class="item-right docblock-short"><p>Start of the SOR1 register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.SYSCTR0.html" title="libtegra::memory_map::SYSCTR0 constant">SYSCTR0</a></div><div class="item-right docblock-short"><p>Start of the SYSCTR0 register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.SYSCTR1.html" title="libtegra::memory_map::SYSCTR1 constant">SYSCTR1</a></div><div class="item-right docblock-short"><p>Start of the SYSCTR1 register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.SYSREG.html" title="libtegra::memory_map::SYSREG constant">SYSREG</a></div><div class="item-right docblock-short"><p>Start of the System Registers block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.TMR.html" title="libtegra::memory_map::TMR constant">TMR</a></div><div class="item-right docblock-short"><p>Start of the TMR register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.TSEC.html" title="libtegra::memory_map::TSEC constant">TSEC</a></div><div class="item-right docblock-short"><p>Start of the TSEC register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.TSEC2.html" title="libtegra::memory_map::TSEC2 constant">TSEC2</a></div><div class="item-right docblock-short"><p>Start of the TSEC2 register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.TZRAM.html" title="libtegra::memory_map::TZRAM constant">TZRAM</a></div><div class="item-right docblock-short"><p>Start of the TZRAM register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.USB.html" title="libtegra::memory_map::USB constant">USB</a></div><div class="item-right docblock-short"><p>Start of the USB register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.USB2.html" title="libtegra::memory_map::USB2 constant">USB2</a></div><div class="item-right docblock-short"><p>Start of the USB2 register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.VI.html" title="libtegra::memory_map::VI constant">VI</a></div><div class="item-right docblock-short"><p>Start of the VI register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.VIC.html" title="libtegra::memory_map::VIC constant">VIC</a></div><div class="item-right docblock-short"><p>Start of the VIC register block.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.VII2C.html" title="libtegra::memory_map::VII2C constant">VII2C</a></div><div class="item-right docblock-short"><p>Start of the VII2C register block.</p>
</div></div></div></section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="libtegra" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (ca122c7eb 2022-06-13)" ></div>
</body></html>