Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/afmhu/P7/P7TEST_isim_beh.exe -prj C:/Users/afmhu/P7/P7TEST_beh.prj work.P7TEST 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/afmhu/P7/P7.vhd" into library work
Parsing VHDL file "C:/Users/afmhu/P7/antirrebotess.vhd" into library work
Parsing VHDL file "C:/Users/afmhu/P7/P7_COMPLETA.vhd" into library work
Parsing VHDL file "C:/Users/afmhu/P7/P7TEST.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture a_antirrebotes of entity ANTIRREBOTES [\ANTIRREBOTES('1')\]
Compiling architecture a_p7 of entity P7 [p7_default]
Compiling architecture behavioral of entity P7_COMPLETA [p7_completa_default]
Compiling architecture behavior of entity p7test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/afmhu/P7/P7TEST_isim_beh.exe
Fuse Memory Usage: 33636 KB
Fuse CPU Usage: 437 ms
