// Seed: 26305985
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  logic id_3;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input wire id_2,
    input uwire id_3,
    output wor id_4,
    output wor id_5,
    output uwire id_6,
    input uwire id_7,
    output uwire id_8,
    output wor id_9,
    input supply0 id_10,
    output supply1 id_11,
    input wand id_12,
    input supply1 id_13
);
  module_0 modCall_1 (
      id_3,
      id_10
  );
  assign modCall_1.id_0 = 0;
  wire id_15;
endmodule
