INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hossam/Digital_IC_Design/Verilog_Projects/project_7/project_7.srcs/sources_1/imports/new/Compare_Storage_Elements.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare_Storage_Elements
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hossam/Digital_IC_Design/Verilog_Projects/project_7/project_7.srcs/sources_1/imports/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hossam/Digital_IC_Design/Verilog_Projects/project_7/project_7.srcs/sources_1/imports/new/D_FF_neg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF_neg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hossam/Digital_IC_Design/Verilog_Projects/project_7/project_7.srcs/sources_1/imports/new/D_Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hossam/Digital_IC_Design/Verilog_Projects/project_7/project_7.srcs/sim_1/new/Compare_Storage_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare_Storage_tb
