<stg><name>dut</name>


<trans_list>

<trans id="199" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="5" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32">
<![CDATA[
meminst608.preheader:0  %reading_0 = alloca i1

]]></Node>
<StgValue><ssdm name="reading_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
meminst608.preheader:1  %p_Val2_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="128" op_0_bw="32">
<![CDATA[
meminst608.preheader:2  %p_Val2_1 = alloca i128

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
meminst608.preheader:3  %ciphertext1 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="ciphertext1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
meminst608.preheader:4  %ciphertext2 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="ciphertext2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
meminst608.preheader:5  %decryptedtext1 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="decryptedtext1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
meminst608.preheader:6  %decryptedtext2 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="decryptedtext2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst608.preheader:7  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst608.preheader:8  %empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
meminst608.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !182

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
meminst608.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !186

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst608.preheader:11  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
meminst608.preheader:12  store i128 0, i128* %p_Val2_1

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst608.preheader:13  store i32 0, i32* %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst608.preheader:14  store i1 true, i1* %reading_0

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
meminst608.preheader:15  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge:0  %i_0 = phi i3 [ 0, %meminst608.preheader ], [ %i, %._crit_edge.backedge ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge:1  %phi_mul = phi i8 [ 0, %meminst608.preheader ], [ %add_ln147, %._crit_edge.backedge ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:2  %icmp_ln146 = icmp eq i3 %i_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln146"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:3  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:4  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5  br i1 %icmp_ln146, label %4, label %0

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %reading_0_load = load i1* %reading_0

]]></Node>
<StgValue><ssdm name="reading_0_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln147 = add i8 %phi_mul, 29

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %reading_0_load, label %1, label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_2, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln150 = xor i1 %tmp_2, true

]]></Node>
<StgValue><ssdm name="xor_ln150"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln153 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:4  store i32 %tmp_V_2, i32* %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="1">
<![CDATA[
:5  store i1 %xor_ln150, i1* %reading_0

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
:6  %p_Val2_1_load_1 = load i128* %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_load_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln153, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="8">
<![CDATA[
:0  %trunc_ln157 = trunc i8 %phi_mul to i7

]]></Node>
<StgValue><ssdm name="trunc_ln157"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="8">
<![CDATA[
:1  %zext_ln157 = zext i8 %phi_mul to i32

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %add_ln157 = add i7 28, %trunc_ln157

]]></Node>
<StgValue><ssdm name="add_ln157"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7">
<![CDATA[
:3  %zext_ln157_1 = zext i7 %add_ln157 to i32

]]></Node>
<StgValue><ssdm name="zext_ln157_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln414 = icmp ugt i32 %zext_ln157, %zext_ln157_1

]]></Node>
<StgValue><ssdm name="icmp_ln414"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="7">
<![CDATA[
:7  %zext_ln414 = zext i7 %add_ln157 to i8

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %sub_ln414 = sub i8 127, %phi_mul

]]></Node>
<StgValue><ssdm name="sub_ln414"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:9  %select_ln414 = select i1 %icmp_ln414, i8 %phi_mul, i8 %zext_ln414

]]></Node>
<StgValue><ssdm name="select_ln414"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %sub_ln414_1 = sub i8 127, %select_ln414

]]></Node>
<StgValue><ssdm name="sub_ln414_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="32">
<![CDATA[
:0  %trunc_ln647 = trunc i32 %tmp_V_2 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_10 = call i128 @llvm.part.set.i128.i12(i128 %p_Val2_1_load_1, i12 %trunc_ln647, i32 116, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="128">
<![CDATA[
:2  store i128 %p_Result_10, i128* %p_Val2_1

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
<literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_Val2_load = load i32* %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_load, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
:2  %p_Val2_1_load = load i128* %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp, label %7, label %5

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="8" op_3_bw="8">
<![CDATA[
:0  %output_message_V = call fastcc i128 @encrypt_aes(i128 %p_Val2_1_load)

]]></Node>
<StgValue><ssdm name="output_message_V"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="8" op_3_bw="8">
<![CDATA[
:3  %output_message_V_2 = call fastcc i128 @decrypt_aes(i128 %p_Val2_1_load)

]]></Node>
<StgValue><ssdm name="output_message_V_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="29" op_0_bw="32">
<![CDATA[
:4  %trunc_ln647_1 = trunc i32 %tmp_V_2 to i29

]]></Node>
<StgValue><ssdm name="trunc_ln647_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="29">
<![CDATA[
:5  %tmp_V_3 = zext i29 %trunc_ln647_1 to i128

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:10  %select_ln414_1 = select i1 %icmp_ln414, i8 %zext_ln414, i8 %phi_mul

]]></Node>
<StgValue><ssdm name="select_ln414_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:11  %select_ln414_2 = select i1 %icmp_ln414, i8 %sub_ln414, i8 %phi_mul

]]></Node>
<StgValue><ssdm name="select_ln414_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="8">
<![CDATA[
:13  %zext_ln414_1 = zext i8 %select_ln414_2 to i128

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="128" op_0_bw="8">
<![CDATA[
:14  %zext_ln414_2 = zext i8 %select_ln414_1 to i128

]]></Node>
<StgValue><ssdm name="zext_ln414_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="128" op_0_bw="8">
<![CDATA[
:15  %zext_ln414_3 = zext i8 %sub_ln414_1 to i128

]]></Node>
<StgValue><ssdm name="zext_ln414_3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:16  %shl_ln414 = shl i128 %tmp_V_3, %zext_ln414_1

]]></Node>
<StgValue><ssdm name="shl_ln414"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_3 = call i128 @llvm.part.select.i128(i128 %shl_ln414, i32 127, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
:18  %select_ln414_3 = select i1 %icmp_ln414, i128 %tmp_3, i128 %shl_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:19  %shl_ln414_1 = shl i128 -1, %zext_ln414_2

]]></Node>
<StgValue><ssdm name="shl_ln414_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:20  %lshr_ln414 = lshr i128 -1, %zext_ln414_3

]]></Node>
<StgValue><ssdm name="lshr_ln414"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:21  %and_ln414 = and i128 %shl_ln414_1, %lshr_ln414

]]></Node>
<StgValue><ssdm name="and_ln414"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:22  %xor_ln414 = xor i128 %and_ln414, -1

]]></Node>
<StgValue><ssdm name="xor_ln414"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:23  %and_ln414_1 = and i128 %p_Val2_1_load_1, %xor_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:24  %and_ln414_2 = and i128 %select_ln414_3, %and_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:25  %p_Result_11 = or i128 %and_ln414_1, %and_ln414_2

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="128">
<![CDATA[
:26  store i128 %p_Result_11, i128* %p_Val2_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reading_0_load" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.backedge:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="8" op_3_bw="8">
<![CDATA[
:0  %output_message_V = call fastcc i128 @encrypt_aes(i128 %p_Val2_1_load)

]]></Node>
<StgValue><ssdm name="output_message_V"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i1_0 = phi i3 [ 0, %5 ], [ %i_3, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %phi_mul3 = phi i8 [ 0, %5 ], [ %add_ln186, %_ifconv ]

]]></Node>
<StgValue><ssdm name="phi_mul3"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln177 = icmp eq i3 %i1_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_3 = add i3 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln177, label %.loopexit.loopexit11, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:0  %icmp_ln180 = icmp eq i3 %i1_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1  %p_Result_9 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %output_message_V, i32 116, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="29" op_0_bw="12">
<![CDATA[
_ifconv:2  %zext_ln215_1 = zext i12 %p_Result_9 to i29

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="29">
<![CDATA[
_ifconv:3  %p_Result_12 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 3, i29 %zext_ln215_1)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:4  %add_ln186 = add i8 %phi_mul3, 29

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="128" op_0_bw="8">
<![CDATA[
_ifconv:5  %zext_ln647 = zext i8 %phi_mul3 to i128

]]></Node>
<StgValue><ssdm name="zext_ln647"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:6  %lshr_ln647 = lshr i128 %output_message_V, %zext_ln647

]]></Node>
<StgValue><ssdm name="lshr_ln647"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="29" op_0_bw="128">
<![CDATA[
_ifconv:7  %trunc_ln215 = trunc i128 %lshr_ln647 to i29

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="29">
<![CDATA[
_ifconv:8  %p_Result_13 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 2, i29 %trunc_ln215)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:9  %output_word_V = select i1 %icmp_ln180, i32 %p_Result_12, i32 %p_Result_13

]]></Node>
<StgValue><ssdm name="output_word_V"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit11:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="106" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_word_V)

]]></Node>
<StgValue><ssdm name="write_ln189"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:11  br label %6

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1">
<![CDATA[
:0  %lfsr_decrypt_load = load i1* @lfsr_decrypt, align 1

]]></Node>
<StgValue><ssdm name="lfsr_decrypt_load"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln193 = xor i1 %lfsr_decrypt_load, true

]]></Node>
<StgValue><ssdm name="xor_ln193"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %xor_ln193, i1* @lfsr_decrypt, align 1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="8" op_3_bw="8">
<![CDATA[
:3  %output_message_V_2 = call fastcc i128 @decrypt_aes(i128 %p_Val2_1_load)

]]></Node>
<StgValue><ssdm name="output_message_V_2"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="128">
<![CDATA[
:4  %lower_64_V = trunc i128 %p_Val2_1_load to i64

]]></Node>
<StgValue><ssdm name="lower_64_V"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %upper_64_V = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %p_Val2_1_load, i32 64, i32 127)

]]></Node>
<StgValue><ssdm name="upper_64_V"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %8

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i = phi i4 [ 0, %7 ], [ %i_2, %9 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln292 = icmp eq i4 %i_0_i_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_2 = add i4 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln292, label %.preheader.i.i.preheader, label %9

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="4">
<![CDATA[
:0  %trunc_ln296 = trunc i4 %i_0_i_i to i3

]]></Node>
<StgValue><ssdm name="trunc_ln296"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:1  %Lo_assign_3 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln296, i3 0)

]]></Node>
<StgValue><ssdm name="Lo_assign_3"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %or_ln296 = or i6 %Lo_assign_3, 7

]]></Node>
<StgValue><ssdm name="or_ln296"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %icmp_ln681 = icmp ugt i6 %Lo_assign_3, %or_ln296

]]></Node>
<StgValue><ssdm name="icmp_ln681"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="6">
<![CDATA[
:4  %zext_ln681 = zext i6 %Lo_assign_3 to i7

]]></Node>
<StgValue><ssdm name="zext_ln681"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="6">
<![CDATA[
:5  %zext_ln681_4 = zext i6 %or_ln296 to i7

]]></Node>
<StgValue><ssdm name="zext_ln681_4"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_4 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %p_Val2_1_load, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %sub_ln681 = sub i7 %zext_ln681, %zext_ln681_4

]]></Node>
<StgValue><ssdm name="sub_ln681"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %xor_ln681 = xor i7 %zext_ln681, 63

]]></Node>
<StgValue><ssdm name="xor_ln681"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %sub_ln681_3 = sub i7 %zext_ln681_4, %zext_ln681

]]></Node>
<StgValue><ssdm name="sub_ln681_3"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:10  %select_ln681 = select i1 %icmp_ln681, i7 %sub_ln681, i7 %sub_ln681_3

]]></Node>
<StgValue><ssdm name="select_ln681"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %select_ln681_3 = select i1 %icmp_ln681, i64 %tmp_4, i64 %lower_64_V

]]></Node>
<StgValue><ssdm name="select_ln681_3"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:12  %select_ln681_4 = select i1 %icmp_ln681, i7 %xor_ln681, i7 %zext_ln681

]]></Node>
<StgValue><ssdm name="select_ln681_4"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %sub_ln681_4 = sub i7 63, %select_ln681

]]></Node>
<StgValue><ssdm name="sub_ln681_4"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln681_5 = zext i7 %select_ln681_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln681_5"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %lshr_ln681 = lshr i64 %select_ln681_3, %zext_ln681_5

]]></Node>
<StgValue><ssdm name="lshr_ln681"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.preheader:0  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="7">
<![CDATA[
:15  %zext_ln681_6 = zext i7 %sub_ln681_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln681_6"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %lshr_ln681_2 = lshr i64 -1, %zext_ln681_6

]]></Node>
<StgValue><ssdm name="lshr_ln681_2"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %p_Result_s = and i64 %lshr_ln681, %lshr_ln681_2

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="64">
<![CDATA[
:19  %trunc_ln296_1 = trunc i64 %p_Result_s to i8

]]></Node>
<StgValue><ssdm name="trunc_ln296_1"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="4">
<![CDATA[
:20  %zext_ln296 = zext i4 %i_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln296"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %ciphertext1_addr = getelementptr [8 x i8]* %ciphertext1, i64 0, i64 %zext_ln296

]]></Node>
<StgValue><ssdm name="ciphertext1_addr"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:22  store i8 %trunc_ln296_1, i8* %ciphertext1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %8

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.i.i:0  %i1_0_i_i = phi i4 [ %i_4, %10 ], [ 0, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_i_i"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i.i:1  %icmp_ln300 = icmp eq i4 %i1_0_i_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln300"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i.i:3  %i_4 = add i4 %i1_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:4  br i1 %icmp_ln300, label %decrypt_bf.exit, label %10

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="4">
<![CDATA[
:0  %trunc_ln304 = trunc i4 %i1_0_i_i to i3

]]></Node>
<StgValue><ssdm name="trunc_ln304"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:1  %Lo_assign_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln304, i3 0)

]]></Node>
<StgValue><ssdm name="Lo_assign_4"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %or_ln304 = or i6 %Lo_assign_4, 7

]]></Node>
<StgValue><ssdm name="or_ln304"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %icmp_ln681_1 = icmp ugt i6 %Lo_assign_4, %or_ln304

]]></Node>
<StgValue><ssdm name="icmp_ln681_1"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="6">
<![CDATA[
:4  %zext_ln681_7 = zext i6 %Lo_assign_4 to i7

]]></Node>
<StgValue><ssdm name="zext_ln681_7"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="6">
<![CDATA[
:5  %zext_ln681_8 = zext i6 %or_ln304 to i7

]]></Node>
<StgValue><ssdm name="zext_ln681_8"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_5 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %p_Val2_1_load, i32 127, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %sub_ln681_5 = sub i7 %zext_ln681_7, %zext_ln681_8

]]></Node>
<StgValue><ssdm name="sub_ln681_5"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %xor_ln681_1 = xor i7 %zext_ln681_7, 63

]]></Node>
<StgValue><ssdm name="xor_ln681_1"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %sub_ln681_6 = sub i7 %zext_ln681_8, %zext_ln681_7

]]></Node>
<StgValue><ssdm name="sub_ln681_6"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:10  %select_ln681_5 = select i1 %icmp_ln681_1, i7 %sub_ln681_5, i7 %sub_ln681_6

]]></Node>
<StgValue><ssdm name="select_ln681_5"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %select_ln681_6 = select i1 %icmp_ln681_1, i64 %tmp_5, i64 %upper_64_V

]]></Node>
<StgValue><ssdm name="select_ln681_6"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:12  %select_ln681_7 = select i1 %icmp_ln681_1, i7 %xor_ln681_1, i7 %zext_ln681_7

]]></Node>
<StgValue><ssdm name="select_ln681_7"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %sub_ln681_7 = sub i7 63, %select_ln681_5

]]></Node>
<StgValue><ssdm name="sub_ln681_7"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln681_9 = zext i7 %select_ln681_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln681_9"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %lshr_ln681_3 = lshr i64 %select_ln681_6, %zext_ln681_9

]]></Node>
<StgValue><ssdm name="lshr_ln681_3"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
decrypt_bf.exit:0  call fastcc void @Blowfish_Decrypt([8 x i8]* %ciphertext1, [8 x i8]* %decryptedtext1)

]]></Node>
<StgValue><ssdm name="call_ln110"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
decrypt_bf.exit:1  call fastcc void @Blowfish_Decrypt([8 x i8]* %ciphertext2, [8 x i8]* %decryptedtext2)

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="7">
<![CDATA[
:15  %zext_ln681_10 = zext i7 %sub_ln681_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln681_10"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %lshr_ln681_4 = lshr i64 -1, %zext_ln681_10

]]></Node>
<StgValue><ssdm name="lshr_ln681_4"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %p_Result_6 = and i64 %lshr_ln681_3, %lshr_ln681_4

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="64">
<![CDATA[
:19  %trunc_ln304_1 = trunc i64 %p_Result_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln304_1"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="4">
<![CDATA[
:20  %zext_ln304 = zext i4 %i1_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln304"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %ciphertext2_addr = getelementptr [8 x i8]* %ciphertext2, i64 0, i64 %zext_ln304

]]></Node>
<StgValue><ssdm name="ciphertext2_addr"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:22  store i8 %trunc_ln304_1, i8* %ciphertext2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="176" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
decrypt_bf.exit:0  call fastcc void @Blowfish_Decrypt([8 x i8]* %ciphertext1, [8 x i8]* %decryptedtext1)

]]></Node>
<StgValue><ssdm name="call_ln110"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
decrypt_bf.exit:1  call fastcc void @Blowfish_Decrypt([8 x i8]* %ciphertext2, [8 x i8]* %decryptedtext2)

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
decrypt_bf.exit:2  br label %11

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i2_0 = phi i3 [ 0, %decrypt_bf.exit ], [ %i_5, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %phi_mul5 = phi i8 [ 0, %decrypt_bf.exit ], [ %add_ln215, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="phi_mul5"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln206 = icmp eq i3 %i2_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln206"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_5 = add i3 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln206, label %.loopexit.loopexit, label %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:0  %icmp_ln209 = icmp eq i3 %i2_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:1  %p_Result_4 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %output_message_V_2, i32 116, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="29" op_0_bw="12">
<![CDATA[
_ifconv1:2  %zext_ln215 = zext i12 %p_Result_4 to i29

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="29">
<![CDATA[
_ifconv1:3  %p_Result_14 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 1, i29 %zext_ln215)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:4  %add_ln215 = add i8 %phi_mul5, 29

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="128" op_0_bw="8">
<![CDATA[
_ifconv1:5  %zext_ln647_1 = zext i8 %phi_mul5 to i128

]]></Node>
<StgValue><ssdm name="zext_ln647_1"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv1:6  %lshr_ln647_1 = lshr i128 %output_message_V_2, %zext_ln647_1

]]></Node>
<StgValue><ssdm name="lshr_ln647_1"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="29" op_0_bw="128">
<![CDATA[
_ifconv1:7  %trunc_ln215_1 = trunc i128 %lshr_ln647_1 to i29

]]></Node>
<StgValue><ssdm name="trunc_ln215_1"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="29">
<![CDATA[
_ifconv1:8  %p_Result_15 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 0, i29 %trunc_ln215_1)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:9  %output_word_V_6 = select i1 %icmp_ln209, i32 %p_Result_14, i32 %p_Result_15

]]></Node>
<StgValue><ssdm name="output_word_V_6"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln222"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="197" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:10  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_word_V_6)

]]></Node>
<StgValue><ssdm name="write_ln218"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:11  br label %11

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
