Timing Analyzer report for lab13_4_1
Thu Nov 12 03:20:35 2020
Version 5.0 Build 148 04/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.597 ns   ; x[6] ; q  ;            ;          ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+-------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To ;
+-------+-------------------+-----------------+-------+----+
; N/A   ; None              ; 11.597 ns       ; x[6]  ; nq ;
; N/A   ; None              ; 11.597 ns       ; x[6]  ; q  ;
; N/A   ; None              ; 11.491 ns       ; x[4]  ; nq ;
; N/A   ; None              ; 11.491 ns       ; x[4]  ; q  ;
; N/A   ; None              ; 11.456 ns       ; a[0]  ; nq ;
; N/A   ; None              ; 11.456 ns       ; a[0]  ; q  ;
; N/A   ; None              ; 11.405 ns       ; a[1]  ; nq ;
; N/A   ; None              ; 11.405 ns       ; a[1]  ; q  ;
; N/A   ; None              ; 11.219 ns       ; x[0]  ; nq ;
; N/A   ; None              ; 11.219 ns       ; x[0]  ; q  ;
; N/A   ; None              ; 11.144 ns       ; x[1]  ; nq ;
; N/A   ; None              ; 11.144 ns       ; x[1]  ; q  ;
; N/A   ; None              ; 11.047 ns       ; x[5]  ; nq ;
; N/A   ; None              ; 11.047 ns       ; x[5]  ; q  ;
; N/A   ; None              ; 10.710 ns       ; x[7]  ; nq ;
; N/A   ; None              ; 10.710 ns       ; x[7]  ; q  ;
; N/A   ; None              ; 10.686 ns       ; x[9]  ; nq ;
; N/A   ; None              ; 10.686 ns       ; x[9]  ; q  ;
; N/A   ; None              ; 10.381 ns       ; x[8]  ; nq ;
; N/A   ; None              ; 10.381 ns       ; x[8]  ; q  ;
; N/A   ; None              ; 10.321 ns       ; x[2]  ; nq ;
; N/A   ; None              ; 10.321 ns       ; x[2]  ; q  ;
; N/A   ; None              ; 10.098 ns       ; a[3]  ; nq ;
; N/A   ; None              ; 10.098 ns       ; a[3]  ; q  ;
; N/A   ; None              ; 10.080 ns       ; x[3]  ; nq ;
; N/A   ; None              ; 10.080 ns       ; x[3]  ; q  ;
; N/A   ; None              ; 10.005 ns       ; x[11] ; nq ;
; N/A   ; None              ; 10.005 ns       ; x[11] ; q  ;
; N/A   ; None              ; 9.996 ns        ; x[14] ; nq ;
; N/A   ; None              ; 9.996 ns        ; x[14] ; q  ;
; N/A   ; None              ; 9.822 ns        ; x[10] ; nq ;
; N/A   ; None              ; 9.822 ns        ; x[10] ; q  ;
; N/A   ; None              ; 9.818 ns        ; x[12] ; nq ;
; N/A   ; None              ; 9.818 ns        ; x[12] ; q  ;
; N/A   ; None              ; 9.656 ns        ; a[2]  ; nq ;
; N/A   ; None              ; 9.656 ns        ; a[2]  ; q  ;
; N/A   ; None              ; 9.633 ns        ; x[13] ; nq ;
; N/A   ; None              ; 9.633 ns        ; x[13] ; q  ;
; N/A   ; None              ; 9.631 ns        ; x[15] ; nq ;
; N/A   ; None              ; 9.631 ns        ; x[15] ; q  ;
; N/A   ; None              ; 8.664 ns        ; e     ; nq ;
; N/A   ; None              ; 8.664 ns        ; e     ; q  ;
+-------+-------------------+-----------------+-------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Thu Nov 12 03:20:35 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab13_4_1 -c lab13_4_1 --timing_analysis_only
Info: Longest tpd from source pin "x[6]" to destination pin "nq" is 11.597 ns
    Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_AB19; Fanout = 1; PIN Node = 'x[6]'
    Info: 2: + IC(3.663 ns) + CELL(0.366 ns) = 5.116 ns; Loc. = LC_X3_Y1_N2; Fanout = 1; COMB Node = 'lab13_2:m5|Mux~47'
    Info: 3: + IC(0.738 ns) + CELL(0.075 ns) = 5.929 ns; Loc. = LC_X1_Y1_N7; Fanout = 1; COMB Node = 'lab13_2:m5|Mux~48'
    Info: 4: + IC(0.326 ns) + CELL(0.366 ns) = 6.621 ns; Loc. = LC_X1_Y1_N4; Fanout = 1; COMB Node = 'lab13_2:m5|Mux~51'
    Info: 5: + IC(0.327 ns) + CELL(0.366 ns) = 7.314 ns; Loc. = LC_X1_Y1_N3; Fanout = 1; COMB Node = 'lab13_2:m5|Mux~54'
    Info: 6: + IC(0.333 ns) + CELL(0.183 ns) = 7.830 ns; Loc. = LC_X1_Y1_N5; Fanout = 2; COMB Node = 'lab13_2:m5|Mux~55'
    Info: 7: + IC(1.363 ns) + CELL(2.404 ns) = 11.597 ns; Loc. = PIN_AB18; Fanout = 0; PIN Node = 'nq'
    Info: Total cell delay = 4.847 ns ( 41.80 % )
    Info: Total interconnect delay = 6.750 ns ( 58.20 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Thu Nov 12 03:20:35 2020
    Info: Elapsed time: 00:00:00


