#!/usr/bin/env python3
"""
Automated test for 25_add_local_label bidirectional test.

Tests CRITICAL schematic readability feature: creating local labels for nets
with meaningful names within a single sheet.

This validates that you can:
1. Generate circuit with unconnected components
2. Add local label Net() in Python to connect and name them
3. Regenerate â†’ hierarchical labels appear with net name
4. Component positions preserved (not reset)

This is essential for readable, self-documenting circuits.

Workflow:
1. Generate with R1 and R2 unconnected (no labels)
2. Verify no hierarchical labels in schematic
3. Add Net("DATA_LINE") in Python connecting R1[1] to R2[1]
4. Regenerate
5. Validate:
   - Hierarchical labels "DATA_LINE" appear on both pins
   - Component positions preserved
   - Electrical connectivity via netlist comparison

Validation uses:
- kicad-sch-api for schematic structure
- Netlist comparison for electrical connectivity
"""
import re
import shutil
import subprocess
from pathlib import Path

import pytest


def parse_netlist(netlist_content):
    """Parse netlist content and extract net information.

    Returns dict: {net_name: [(ref, pin), ...]}
    """
    import re

    nets = {}

    # Find all net blocks
    net_pattern = r'\(net\s+\(code\s+"[^"]+"\)\s+\(name\s+"([^"]+)"\)'
    node_pattern = r'\(node\s+\(ref\s+"([^"]+)"\)\s+\(pin\s+"([^"]+)"\)'

    # Split into net blocks
    net_blocks = re.split(r'\(net\s+\(code', netlist_content)

    for block in net_blocks:
        if '(name "' not in block:
            continue

        # Reconstruct the net line for parsing
        block = '(net (code' + block

        # Extract net name
        name_match = re.search(r'\(name\s+"([^"]+)"\)', block)
        if not name_match:
            continue

        net_name = name_match.group(1).strip('/')

        # Skip unconnected nets
        if net_name.startswith('unconnected-'):
            continue

        # Extract all nodes in this net
        nodes = []
        for node_match in re.finditer(node_pattern, block):
            ref = node_match.group(1)
            pin = node_match.group(2)
            nodes.append((ref, pin))

        if nodes:
            nets[net_name] = sorted(nodes)

    return nets


def test_25_add_local_label(request):
    """Test adding local label for net naming on same sheet.

    CRITICAL SCHEMATIC READABILITY FEATURE:
    Validates that you can create local hierarchical labels with meaningful names
    to document nets within a single sheet without physical wires.

    This is THE way to create self-documenting circuits:
    - Nets get meaningful names (DATA_LINE, CLOCK, RESET)
    - Names appear as labels in schematic (readers understand circuit intent)
    - No physical wires needed (connection via matching label names)
    - Cleaner, more professional schematics

    Workflow:
    1. Generate with unconnected R1 and R2 (no labels)
    2. Verify no hierarchical labels exist
    3. Add Net("DATA_LINE") connecting R1[1] to R2[1]
    4. Regenerate â†’ labels appear, positions preserved

    Level 3 Electrical Validation:
    - kicad-sch-api for schematic structure
    - Netlist comparison for electrical connectivity
    """

    # Setup paths
    test_dir = Path(__file__).parent
    python_file = test_dir / "two_resistors.py"
    output_dir = test_dir / "two_resistors"
    schematic_file = output_dir / "two_resistors.kicad_sch"

    # Check for --keep-output flag
    cleanup = not request.config.getoption("--keep-output", default=False)

    # Clean any existing output
    if output_dir.exists():
        shutil.rmtree(output_dir)

    # Read original Python file (unconnected)
    with open(python_file, "r") as f:
        original_code = f.read()

    try:
        # =====================================================================
        # STEP 1: Generate with unconnected components (no labels)
        # =====================================================================
        print("\n" + "="*70)
        print("STEP 1: Generate with R1 and R2 unconnected (no labels)")
        print("="*70)

        result = subprocess.run(
            ["uv", "run", "two_resistors.py"],
            cwd=test_dir,
            capture_output=True,
            text=True,
            timeout=30
        )

        assert result.returncode == 0, (
            f"Step 1 failed: Initial generation\n"
            f"STDOUT:\n{result.stdout}\n"
            f"STDERR:\n{result.stderr}"
        )

        assert schematic_file.exists(), "Schematic not created"

        # Validate 2 components
        from kicad_sch_api import Schematic
        sch = Schematic.load(str(schematic_file))
        components = sch.components

        assert len(components) == 2
        refs = {c.reference for c in components}
        assert "R1" in refs and "R2" in refs

        # Store initial positions
        r1_initial = next(c for c in components if c.reference == "R1")
        r2_initial = next(c for c in components if c.reference == "R2")

        r1_initial_pos = r1_initial.position
        r2_initial_pos = r2_initial.position

        # Verify NO hierarchical labels (components are unconnected)
        with open(schematic_file, 'r') as f:
            sch_content = f.read()

        hierarchical_labels = sch_content.count('hierarchical_label')

        print(f"âœ… Step 1: Unconnected components generated")
        print(f"   - Components: {refs}")
        print(f"   - R1 position: {r1_initial_pos}")
        print(f"   - R2 position: {r2_initial_pos}")
        print(f"   - Hierarchical labels: {hierarchical_labels} (should be 0)")

        assert hierarchical_labels == 0, (
            f"Expected no hierarchical labels for unconnected components, "
            f"found {hierarchical_labels}"
        )

        # =====================================================================
        # STEP 2: Add Net("DATA_LINE") in Python connecting R1[1] to R2[1]
        # =====================================================================
        print("\n" + "="*70)
        print("STEP 2: Add Net(\"DATA_LINE\") for local label")
        print("="*70)

        # Uncomment the net connection in Python code
        modified_code = original_code.replace(
            '# Note: uncomment to add local label connection\n'
            '    # data_line = Net("DATA_LINE")\n'
            '    # data_line += r1[1]\n'
            '    # data_line += r2[1]',
            '# Add local label for readable net naming\n'
            '    data_line = Net("DATA_LINE")\n'
            '    data_line += r1[1]\n'
            '    data_line += r2[1]'
        )

        # Write modified Python file
        with open(python_file, "w") as f:
            f.write(modified_code)

        print(f"âœ… Step 2: Net(\"DATA_LINE\") added to Python code")
        print(f"   - Connects R1[1] to R2[1] with meaningful name")
        print(f"   - Local label will establish electrical connection")

        # =====================================================================
        # STEP 3: Regenerate with local label
        # =====================================================================
        print("\n" + "="*70)
        print("STEP 3: Regenerate with DATA_LINE local label")
        print("="*70)

        result = subprocess.run(
            ["uv", "run", "two_resistors.py"],
            cwd=test_dir,
            capture_output=True,
            text=True,
            timeout=30
        )

        assert result.returncode == 0, (
            f"Step 3 failed: Regeneration with local label\n"
            f"STDOUT:\n{result.stdout}\n"
            f"STDERR:\n{result.stderr}"
        )

        # =====================================================================
        # STEP 4: Validate labels appeared and positions preserved
        # =====================================================================
        print("\n" + "="*70)
        print("STEP 4: Validate DATA_LINE labels appeared")
        print("="*70)

        sch_final = Schematic.load(str(schematic_file))
        components_final = sch_final.components

        assert len(components_final) == 2

        r1_final = next(c for c in components_final if c.reference == "R1")
        r2_final = next(c for c in components_final if c.reference == "R2")

        r1_final_pos = r1_final.position
        r2_final_pos = r2_final.position

        # Validate positions preserved
        assert r1_final_pos == r1_initial_pos, (
            f"R1 position changed!\n"
            f"Initial: {r1_initial_pos}\n"
            f"Final: {r1_final_pos}"
        )

        assert r2_final_pos == r2_initial_pos, (
            f"R2 position changed!\n"
            f"Initial: {r2_initial_pos}\n"
            f"Final: {r2_final_pos}"
        )

        # Validate hierarchical labels appeared
        with open(schematic_file, 'r') as f:
            sch_content_final = f.read()

        data_line_labels = sch_content_final.count('hierarchical_label "DATA_LINE"')

        assert data_line_labels >= 2, (
            f"Expected at least 2 DATA_LINE hierarchical labels, found {data_line_labels}"
        )

        print(f"âœ… Step 4: DATA_LINE labels appeared")
        print(f"   - DATA_LINE labels: {data_line_labels}")
        print(f"   - R1 position preserved: {r1_final_pos}")
        print(f"   - R2 position preserved: {r2_final_pos}")

        # =====================================================================
        # STEP 5: Validate electrical connectivity via netlist
        # =====================================================================
        print("\n" + "="*70)
        print("STEP 5: Validate electrical connectivity (netlist)")
        print("="*70)

        # Export netlist using kicad-cli
        kicad_netlist_file = output_dir / "two_resistors_kicad.net"

        result = subprocess.run(
            [
                "kicad-cli", "sch", "export", "netlist",
                str(schematic_file),
                "--output", str(kicad_netlist_file)
            ],
            capture_output=True,
            text=True,
            timeout=30
        )

        assert result.returncode == 0, (
            f"kicad-cli netlist export failed\n"
            f"STDOUT:\n{result.stdout}\n"
            f"STDERR:\n{result.stderr}"
        )

        # Parse netlist
        with open(kicad_netlist_file, 'r') as f:
            kicad_netlist_content = f.read()

        nets = parse_netlist(kicad_netlist_content)

        print(f"\nðŸ“Š KiCad-exported netlist:")
        print(f"   Nets found: {list(nets.keys())}")
        for net_name, nodes in nets.items():
            print(f"   - {net_name}: {nodes}")

        # Validate DATA_LINE exists and connects R1[1] to R2[1]
        assert "DATA_LINE" in nets, (
            f"DATA_LINE not found in netlist! Found: {list(nets.keys())}"
        )

        expected_nodes = [("R1", "1"), ("R2", "1")]
        data_line_nodes = nets["DATA_LINE"]

        assert sorted(data_line_nodes) == sorted(expected_nodes), (
            f"DATA_LINE connections incorrect!\n"
            f"Expected: {sorted(expected_nodes)}\n"
            f"Got: {sorted(data_line_nodes)}"
        )

        print(f"\nâœ… Step 5: Electrical connectivity VALIDATED!")
        print(f"   - DATA_LINE connects: {data_line_nodes}")
        print(f"   - R1 pin 1 â†’ R2 pin 1 âœ“")
        print(f"\nðŸŽ‰ Local label feature works!")
        print(f"   Readable net names established without physical wires!")

    finally:
        # Restore original Python file (unconnected)
        with open(python_file, "w") as f:
            f.write(original_code)

        # Cleanup generated files
        if cleanup and output_dir.exists():
            shutil.rmtree(output_dir)
