Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Panoramix\Documents\RISCV\SRAMController.qsys --synthesis=VHDL --output-directory=C:\Users\Panoramix\Documents\RISCV\SRAMController\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading RISCV/SRAMController.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding sram_controller [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram_controller
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SRAMController: Generating SRAMController "SRAMController" for QUARTUS_SYNTH
Info: sram_controller: Starting Generation of the SRAM Controller
Info: sram_controller: "SRAMController" instantiated altera_up_avalon_sram "sram_controller"
Info: rst_controller: "SRAMController" instantiated altera_reset_controller "rst_controller"
Info: SRAMController: Done "SRAMController" with 3 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
