INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/synth/func/xsim/adder_col_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_0
INFO: [VRFC 10-311] analyzing module adder_1
INFO: [VRFC 10-311] analyzing module adder_col
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/adder_col_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_col_tb
