// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module snn_top_hls_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_ZL18eligibility_traces_0_address1,
        p_ZL18eligibility_traces_0_ce1,
        p_ZL18eligibility_traces_0_we1,
        p_ZL18eligibility_traces_0_d1,
        p_ZL18eligibility_traces_1_address1,
        p_ZL18eligibility_traces_1_ce1,
        p_ZL18eligibility_traces_1_we1,
        p_ZL18eligibility_traces_1_d1,
        p_ZL18eligibility_traces_2_address1,
        p_ZL18eligibility_traces_2_ce1,
        p_ZL18eligibility_traces_2_we1,
        p_ZL18eligibility_traces_2_d1,
        p_ZL18eligibility_traces_3_address1,
        p_ZL18eligibility_traces_3_ce1,
        p_ZL18eligibility_traces_3_we1,
        p_ZL18eligibility_traces_3_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] p_ZL18eligibility_traces_0_address1;
output   p_ZL18eligibility_traces_0_ce1;
output   p_ZL18eligibility_traces_0_we1;
output  [15:0] p_ZL18eligibility_traces_0_d1;
output  [9:0] p_ZL18eligibility_traces_1_address1;
output   p_ZL18eligibility_traces_1_ce1;
output   p_ZL18eligibility_traces_1_we1;
output  [15:0] p_ZL18eligibility_traces_1_d1;
output  [9:0] p_ZL18eligibility_traces_2_address1;
output   p_ZL18eligibility_traces_2_ce1;
output   p_ZL18eligibility_traces_2_we1;
output  [15:0] p_ZL18eligibility_traces_2_d1;
output  [9:0] p_ZL18eligibility_traces_3_address1;
output   p_ZL18eligibility_traces_3_ce1;
output   p_ZL18eligibility_traces_3_we1;
output  [15:0] p_ZL18eligibility_traces_3_d1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [0:0] icmp_ln370_fu_208_p2;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] select_ln370_fu_244_p3;
reg   [5:0] select_ln370_reg_364;
wire    ap_block_pp0_stage1_11001;
wire   [5:0] trunc_ln371_fu_260_p1;
reg   [5:0] trunc_ln371_reg_369;
reg   [2:0] tmp_7_reg_374;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln373_fu_282_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln373_1_fu_321_p1;
wire    ap_block_pp0_stage0;
reg   [6:0] j_fu_74;
wire   [6:0] add_ln371_fu_329_p2;
wire    ap_block_pp0_stage0_11001;
wire    ap_loop_init;
reg   [6:0] i_fu_78;
wire   [6:0] select_ln370_1_fu_252_p3;
reg   [9:0] indvar_flatten_fu_82;
wire   [9:0] add_ln370_1_fu_214_p2;
reg    p_ZL18eligibility_traces_0_we1_local;
reg    p_ZL18eligibility_traces_0_ce1_local;
reg   [9:0] p_ZL18eligibility_traces_0_address1_local;
reg    p_ZL18eligibility_traces_1_we1_local;
reg    p_ZL18eligibility_traces_1_ce1_local;
reg   [9:0] p_ZL18eligibility_traces_1_address1_local;
reg    p_ZL18eligibility_traces_2_we1_local;
reg    p_ZL18eligibility_traces_2_ce1_local;
reg   [9:0] p_ZL18eligibility_traces_2_address1_local;
reg    p_ZL18eligibility_traces_3_we1_local;
reg    p_ZL18eligibility_traces_3_ce1_local;
reg   [9:0] p_ZL18eligibility_traces_3_address1_local;
wire   [0:0] tmp_fu_236_p3;
wire   [5:0] trunc_ln370_fu_226_p1;
wire   [6:0] add_ln370_fu_230_p2;
wire   [3:0] lshr_ln1_fu_264_p4;
wire   [9:0] tmp_s_fu_274_p3;
wire   [9:0] tmp_8_fu_313_p4;
wire   [6:0] zext_ln370_fu_310_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 j_fu_74 = 7'd0;
#0 i_fu_78 = 7'd0;
#0 indvar_flatten_fu_82 = 10'd0;
#0 ap_done_reg = 1'b0;
end

snn_top_hls_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter0_stage1) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        i_fu_78 <= 7'd0;
    end else if (((icmp_ln370_fu_208_p2 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_fu_78 <= select_ln370_1_fu_252_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten_fu_82 <= 10'd0;
    end else if (((icmp_ln370_fu_208_p2 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten_fu_82 <= add_ln370_1_fu_214_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_fu_74 <= 7'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            j_fu_74 <= add_ln371_fu_329_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln370_reg_364 <= select_ln370_fu_244_p3;
        tmp_7_reg_374 <= {{select_ln370_fu_244_p3[5:3]}};
        trunc_ln371_reg_369 <= trunc_ln371_fu_260_p1;
    end
end

always @ (*) begin
    if (((icmp_ln370_fu_208_p2 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL18eligibility_traces_0_address1_local = zext_ln373_1_fu_321_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL18eligibility_traces_0_address1_local = zext_ln373_fu_282_p1;
    end else begin
        p_ZL18eligibility_traces_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL18eligibility_traces_0_ce1_local = 1'b1;
    end else begin
        p_ZL18eligibility_traces_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln370_fu_208_p2 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        p_ZL18eligibility_traces_0_we1_local = 1'b1;
    end else begin
        p_ZL18eligibility_traces_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL18eligibility_traces_1_address1_local = zext_ln373_1_fu_321_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL18eligibility_traces_1_address1_local = zext_ln373_fu_282_p1;
    end else begin
        p_ZL18eligibility_traces_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL18eligibility_traces_1_ce1_local = 1'b1;
    end else begin
        p_ZL18eligibility_traces_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln370_fu_208_p2 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        p_ZL18eligibility_traces_1_we1_local = 1'b1;
    end else begin
        p_ZL18eligibility_traces_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL18eligibility_traces_2_address1_local = zext_ln373_1_fu_321_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL18eligibility_traces_2_address1_local = zext_ln373_fu_282_p1;
    end else begin
        p_ZL18eligibility_traces_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL18eligibility_traces_2_ce1_local = 1'b1;
    end else begin
        p_ZL18eligibility_traces_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln370_fu_208_p2 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        p_ZL18eligibility_traces_2_we1_local = 1'b1;
    end else begin
        p_ZL18eligibility_traces_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL18eligibility_traces_3_address1_local = zext_ln373_1_fu_321_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZL18eligibility_traces_3_address1_local = zext_ln373_fu_282_p1;
    end else begin
        p_ZL18eligibility_traces_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL18eligibility_traces_3_ce1_local = 1'b1;
    end else begin
        p_ZL18eligibility_traces_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln370_fu_208_p2 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        p_ZL18eligibility_traces_3_we1_local = 1'b1;
    end else begin
        p_ZL18eligibility_traces_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln370_1_fu_214_p2 = (indvar_flatten_fu_82 + 10'd1);

assign add_ln370_fu_230_p2 = (i_fu_78 + 7'd1);

assign add_ln371_fu_329_p2 = (zext_ln370_fu_310_p1 + 7'd8);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign icmp_ln370_fu_208_p2 = ((indvar_flatten_fu_82 == 10'd512) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_264_p4 = {{select_ln370_fu_244_p3[5:2]}};

assign p_ZL18eligibility_traces_0_address1 = p_ZL18eligibility_traces_0_address1_local;

assign p_ZL18eligibility_traces_0_ce1 = p_ZL18eligibility_traces_0_ce1_local;

assign p_ZL18eligibility_traces_0_d1 = 16'd0;

assign p_ZL18eligibility_traces_0_we1 = p_ZL18eligibility_traces_0_we1_local;

assign p_ZL18eligibility_traces_1_address1 = p_ZL18eligibility_traces_1_address1_local;

assign p_ZL18eligibility_traces_1_ce1 = p_ZL18eligibility_traces_1_ce1_local;

assign p_ZL18eligibility_traces_1_d1 = 16'd0;

assign p_ZL18eligibility_traces_1_we1 = p_ZL18eligibility_traces_1_we1_local;

assign p_ZL18eligibility_traces_2_address1 = p_ZL18eligibility_traces_2_address1_local;

assign p_ZL18eligibility_traces_2_ce1 = p_ZL18eligibility_traces_2_ce1_local;

assign p_ZL18eligibility_traces_2_d1 = 16'd0;

assign p_ZL18eligibility_traces_2_we1 = p_ZL18eligibility_traces_2_we1_local;

assign p_ZL18eligibility_traces_3_address1 = p_ZL18eligibility_traces_3_address1_local;

assign p_ZL18eligibility_traces_3_ce1 = p_ZL18eligibility_traces_3_ce1_local;

assign p_ZL18eligibility_traces_3_d1 = 16'd0;

assign p_ZL18eligibility_traces_3_we1 = p_ZL18eligibility_traces_3_we1_local;

assign select_ln370_1_fu_252_p3 = ((tmp_fu_236_p3[0:0] == 1'b1) ? add_ln370_fu_230_p2 : i_fu_78);

assign select_ln370_fu_244_p3 = ((tmp_fu_236_p3[0:0] == 1'b1) ? 6'd0 : trunc_ln370_fu_226_p1);

assign tmp_8_fu_313_p4 = {{{trunc_ln371_reg_369}, {tmp_7_reg_374}}, {1'd1}};

assign tmp_fu_236_p3 = j_fu_74[32'd6];

assign tmp_s_fu_274_p3 = {{trunc_ln371_fu_260_p1}, {lshr_ln1_fu_264_p4}};

assign trunc_ln370_fu_226_p1 = j_fu_74[5:0];

assign trunc_ln371_fu_260_p1 = select_ln370_1_fu_252_p3[5:0];

assign zext_ln370_fu_310_p1 = select_ln370_reg_364;

assign zext_ln373_1_fu_321_p1 = tmp_8_fu_313_p4;

assign zext_ln373_fu_282_p1 = tmp_s_fu_274_p3;

endmodule //snn_top_hls_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER
