//Monica
//November 05, 2007

csl_fifo fifo_a{
fifo_a(){
set_width(24);
set_depth(4);
add_logic(parallel_input,all);
}
};

csl_unit u{
  csl_port p1(input);
  csl_port p2(input);
  csl_port p3(output);
  csl_port p4(output);
  csl_port p5(output,24);
  csl_port p6(input,24);
  csl_port p7(input);
  csl_port p8(input);
  csl_port p9(output);
  fifo_a ff(.push(p1),.pop(p2),.full(p3),.empty(p4),.rd_data(p5),.wr_data(p6),.reset_(p7),.clock(p8),.valid(p9));
  u(){}
};
