INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sources_1/new/realtime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module real_time
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sources_1/new/Baurate_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baudrate_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sources_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sources_1/new/FIFO_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sources_1/new/Universal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Universal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sources_1/new/Baurate_clk_Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baudrate_clk_Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sources_1/new/Rx_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sim_1/new/realtime_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module realtime_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sim_1/new/Rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sim_1/new/Tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sim_1/new/FIFO_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivaldo/UART/UART.srcs/sim_1/new/Universal_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Universal_tb
