// Seed: 3618531907
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input uwire id_2,
    input uwire id_3,
    output uwire id_4,
    input tri id_5,
    input tri id_6
    , id_15,
    input supply1 id_7,
    inout wire id_8
    , id_16,
    input wire id_9,
    input tri1 id_10,
    output supply1 id_11,
    output tri1 id_12,
    output tri id_13
);
  always @(*) $display(1 + id_9);
  reg id_17;
  id_18(
      .id_0(1), .id_1(id_2), .id_2(~id_17 - id_3 == id_4), .id_3(1)
  );
  wor id_19;
  module_0(
      id_19, id_19, id_19
  );
  always
  fork
    id_15 <= id_5 + id_7;
    fork
      id_17 <= id_17;
      id_0  <= #1 id_19 ? 1 == id_10 : 1;
    join
  join_none : id_20
endmodule
