Analysis & Synthesis report for SpectAnalyzer_top
Sat Jun 21 23:32:31 2025
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat Jun 21 23:32:31 2025            ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; SpectAnalyzer_top                            ;
; Top-level Entity Name       ; SpectAnalyzer_top                            ;
; Family                      ; APEX20KE                                     ;
+-----------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                        ;
+--------------------------------------------------------------+-------------------+-------------------+
; Option                                                       ; Setting           ; Default Value     ;
+--------------------------------------------------------------+-------------------+-------------------+
; Device                                                       ; EP20K200EFC672-1  ;                   ;
; Top-level entity name                                        ; SpectAnalyzer_top ; SpectAnalyzer_top ;
; Family name                                                  ; APEX20KE          ; Stratix II        ;
; Use Generated Physical Constraints File                      ; Off               ;                   ;
; Use smart compilation                                        ; Off               ; Off               ;
; Create Debugging Nodes for IP Cores                          ; Off               ; Off               ;
; Preserve fewer node names                                    ; On                ; On                ;
; Disable OpenCore Plus hardware evaluation                    ; Off               ; Off               ;
; Verilog Version                                              ; Verilog_2001      ; Verilog_2001      ;
; VHDL Version                                                 ; VHDL93            ; VHDL93            ;
; State Machine Processing                                     ; Auto              ; Auto              ;
; Safe State Machine                                           ; Off               ; Off               ;
; Extract Verilog State Machines                               ; On                ; On                ;
; Extract VHDL State Machines                                  ; On                ; On                ;
; Ignore Verilog initial constructs                            ; Off               ; Off               ;
; Iteration limit for constant Verilog loops                   ; 5000              ; 5000              ;
; Iteration limit for non-constant Verilog loops               ; 250               ; 250               ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                ; On                ;
; Parallel Synthesis                                           ; Off               ; Off               ;
; NOT Gate Push-Back                                           ; On                ; On                ;
; Power-Up Don't Care                                          ; On                ; On                ;
; Remove Redundant Logic Cells                                 ; Off               ; Off               ;
; Remove Duplicate Registers                                   ; On                ; On                ;
; Ignore CARRY Buffers                                         ; Off               ; Off               ;
; Ignore CASCADE Buffers                                       ; Off               ; Off               ;
; Ignore GLOBAL Buffers                                        ; Off               ; Off               ;
; Ignore ROW GLOBAL Buffers                                    ; Off               ; Off               ;
; Ignore LCELL Buffers                                         ; Off               ; Off               ;
; Ignore SOFT Buffers                                          ; On                ; On                ;
; Limit AHDL Integers to 32 Bits                               ; Off               ; Off               ;
; Auto Implement in ROM                                        ; Off               ; Off               ;
; Technology Mapper                                            ; LUT               ; LUT               ;
; Optimization Technique                                       ; Balanced          ; Balanced          ;
; Allow XOR Gate Usage                                         ; On                ; On                ;
; Carry Chain Length                                           ; 48                ; 48                ;
; Cascade Chain Length                                         ; 2                 ; 2                 ;
; Parallel Expander Chain Length                               ; 16                ; 16                ;
; Auto Carry Chains                                            ; On                ; On                ;
; Auto Parallel Expanders                                      ; On                ; On                ;
; Auto Open-Drain Pins                                         ; On                ; On                ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off               ; Off               ;
; Auto ROM Replacement                                         ; On                ; On                ;
; Auto RAM Replacement                                         ; On                ; On                ;
; Auto Shift Register Replacement                              ; Auto              ; Auto              ;
; Auto Clock Enable Replacement                                ; On                ; On                ;
; Strict RAM Replacement                                       ; Off               ; Off               ;
; Auto Resource Sharing                                        ; Off               ; Off               ;
; Allow Any RAM Size For Recognition                           ; Off               ; Off               ;
; Allow Any ROM Size For Recognition                           ; Off               ; Off               ;
; Allow Any Shift Register Size For Recognition                ; Off               ; Off               ;
; Use LogicLock Constraints during Resource Balancing          ; On                ; On                ;
; Ignore translate_off and synthesis_off directives            ; Off               ; Off               ;
; Show Parameter Settings Tables in Synthesis Report           ; On                ; On                ;
; Ignore Maximum Fan-Out Assignments                           ; Off               ; Off               ;
; Synchronization Register Chain Length                        ; 2                 ; 2                 ;
; HDL message level                                            ; Level2            ; Level2            ;
; Suppress Register Optimization Related Messages              ; Off               ; Off               ;
; Number of Removed Registers Reported in Synthesis Report     ; 100               ; 100               ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100               ; 100               ;
; Block Design Naming                                          ; Auto              ; Auto              ;
; Synthesis Effort                                             ; Auto              ; Auto              ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                ; On                ;
; Analysis & Synthesis Message Level                           ; Medium            ; Medium            ;
+--------------------------------------------------------------+-------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                    ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------+
; src/mag_sqr_fft.vhd              ; yes             ; User VHDL File  ; G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd       ;
; src/spect_pkg.vhd                ; yes             ; User VHDL File  ; G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg.vhd         ;
; src/SpectAnalyzer_top.vhd        ; yes             ; User VHDL File  ; G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd ;
; src/input_buffer.vhd             ; yes             ; User VHDL File  ; G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd      ;
; src/output_buffer.vhd            ; yes             ; User VHDL File  ; G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd     ;
; src/ram_sp.vhd                   ; yes             ; User VHDL File  ; G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/ram_sp.vhd            ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Jun 21 23:32:31 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SpectAnalyzer -c SpectAnalyzer_top
Info: Found 2 design units, including 1 entities, in source file src/mag_sqr_fft.vhd
    Info: Found design unit 1: mag_sqr_fft-rtl
    Info: Found entity 1: mag_sqr_fft
Info: Found 2 design units, including 0 entities, in source file src/spect_pkg.vhd
    Info: Found design unit 1: spect_pkg
    Info: Found design unit 2: spect_pkg-body
Info: Found 2 design units, including 1 entities, in source file src/SpectAnalyzer_top.vhd
    Info: Found design unit 1: SpectAnalyzer_top-rtl
    Info: Found entity 1: SpectAnalyzer_top
Info: Found 2 design units, including 1 entities, in source file src/input_buffer.vhd
    Info: Found design unit 1: input_buffer-rtl
    Info: Found entity 1: input_buffer
Info: Found 2 design units, including 1 entities, in source file src/output_buffer.vhd
    Info: Found design unit 1: output_buffer-rtl
    Info: Found entity 1: output_buffer
Info: Found 2 design units, including 1 entities, in source file src/ram_sp.vhd
    Info: Found design unit 1: ram_sp-rtl
    Info: Found entity 1: ram_sp
Info: Elaborating entity "SpectAnalyzer_top" for the top level hierarchy
Info: Elaborating entity "ram_sp" for hierarchy "ram_sp:ram_inst"
Info: Elaborating entity "input_buffer" for hierarchy "input_buffer:u_in"
Info: Elaborating entity "mag_sqr_fft" for hierarchy "mag_sqr_fft:u_fft"
Warning (10542): VHDL Variable Declaration warning at mag_sqr_fft.vhd(102): used initial value expression for variable "dist" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at mag_sqr_fft.vhd(103): used initial value expression for variable "within" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at mag_sqr_fft.vhd(110): used initial value expression for variable "x_temp" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at mag_sqr_fft.vhd(111): used initial value expression for variable "y_temp" because variable was never assigned a value
Error (10344): VHDL expression error at mag_sqr_fft.vhd(393): expression has 68 elements, but must have 34 elements File: G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd Line: 393
Error: Can't elaborate user hierarchy "mag_sqr_fft:u_fft" File: G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd Line: 65
Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings
    Error: Peak virtual memory: 244 megabytes
    Error: Processing ended: Sat Jun 21 23:32:31 2025
    Error: Elapsed time: 00:00:00
    Error: Total CPU time (on all processors): 00:00:00


