

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 17456, -- Miss = 11190, rate = 0.6410, -- PendHits = 588, rate = 0.0337-- ResFail = 141, rate = 0.0081
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 16908, -- Miss = 11177, rate = 0.6610, -- PendHits = 140, rate = 0.0083-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 16963, -- Miss = 11169, rate = 0.6584, -- PendHits = 137, rate = 0.0081-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 16880, -- Miss = 11130, rate = 0.6594, -- PendHits = 128, rate = 0.0076-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 16825, -- Miss = 11163, rate = 0.6635, -- PendHits = 147, rate = 0.0087-- ResFail = 171, rate = 0.0102
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 17121, -- Miss = 11185, rate = 0.6533, -- PendHits = 127, rate = 0.0074-- ResFail = 74, rate = 0.0043
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 16830, -- Miss = 11072, rate = 0.6579, -- PendHits = 133, rate = 0.0079-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 110 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 16804, -- Miss = 11101, rate = 0.6606, -- PendHits = 122, rate = 0.0073-- ResFail = 37, rate = 0.0022
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 17521, -- Miss = 11127, rate = 0.6351, -- PendHits = 594, rate = 0.0339-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 16938, -- Miss = 11110, rate = 0.6559, -- PendHits = 138, rate = 0.0081-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 16834, -- Miss = 11144, rate = 0.6620, -- PendHits = 124, rate = 0.0074-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 16992, -- Miss = 11162, rate = 0.6569, -- PendHits = 138, rate = 0.0081-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 16732, -- Miss = 11109, rate = 0.6639, -- PendHits = 130, rate = 0.0078-- ResFail = 59, rate = 0.0035
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 16765, -- Miss = 11183, rate = 0.6670, -- PendHits = 133, rate = 0.0079-- ResFail = 62, rate = 0.0037
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 17014, -- Miss = 11220, rate = 0.6595, -- PendHits = 147, rate = 0.0086-- ResFail = 121, rate = 0.0071
Error Per = 100 || Flushes = 112 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 16957, -- Miss = 11172, rate = 0.6588, -- PendHits = 119, rate = 0.0070-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 17632, -- Miss = 11216, rate = 0.6361, -- PendHits = 596, rate = 0.0338-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 112 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 17055, -- Miss = 11135, rate = 0.6529, -- PendHits = 116, rate = 0.0068-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 16948, -- Miss = 11166, rate = 0.6588, -- PendHits = 124, rate = 0.0073-- ResFail = 6, rate = 0.0004
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 16883, -- Miss = 11211, rate = 0.6640, -- PendHits = 130, rate = 0.0077-- ResFail = 73, rate = 0.0043
Error Per = 100 || Flushes = 112 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 16992, -- Miss = 11145, rate = 0.6559, -- PendHits = 158, rate = 0.0093-- ResFail = 96, rate = 0.0056
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 16827, -- Miss = 11129, rate = 0.6614, -- PendHits = 148, rate = 0.0088-- ResFail = 328, rate = 0.0195
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 17057, -- Miss = 11182, rate = 0.6556, -- PendHits = 149, rate = 0.0087-- ResFail = 277, rate = 0.0162
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 17027, -- Miss = 11171, rate = 0.6561, -- PendHits = 142, rate = 0.0083-- ResFail = 175, rate = 0.0103
Error Per = 100 || Flushes = 111 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a13/spmv_base_L2_100__higgsTwitterMention
Extracting PTX file and ptxas options    1: spmv_base_L2_100__higgsTwitterMention.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a13/spmv_base_L2_100__higgsTwitterMention
self exe links to: /home/pars/Documents/expSetups/a13/spmv_base_L2_100__higgsTwitterMention
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a13/spmv_base_L2_100__higgsTwitterMention
Running md5sum using "md5sum /home/pars/Documents/expSetups/a13/spmv_base_L2_100__higgsTwitterMention "
self exe links to: /home/pars/Documents/expSetups/a13/spmv_base_L2_100__higgsTwitterMention
Extracting specific PTX file named spmv_base_L2_100__higgsTwitterMention.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x5589e15ab37b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L2_100__higgsTwitterMention.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L2_100__higgsTwitterMention.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L2_100__higgsTwitterMention.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/higgs-twitter_mention.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 456626 |E| 145465
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (1784 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd05e765cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd05e765c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd05e765b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd05e765b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd05e765a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd05e765a0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5589e15ab37b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L2_100__higgsTwitterMention.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L2_100__higgsTwitterMention.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L2_100__higgsTwitterMention.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_100__higgsTwitterMention.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L2_100__higgsTwitterMention.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_100__higgsTwitterMention.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L2_100__higgsTwitterMention.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_100__higgsTwitterMention.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L2_100__higgsTwitterMention.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_100__higgsTwitterMention.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L2_100__higgsTwitterMention.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_100__higgsTwitterMention.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Simulation cycle for kernel 0 is = 1250000
Simulation cycle for kernel 0 is = 1255000
Simulation cycle for kernel 0 is = 1260000
Simulation cycle for kernel 0 is = 1265000
Simulation cycle for kernel 0 is = 1270000
Simulation cycle for kernel 0 is = 1275000
Simulation cycle for kernel 0 is = 1280000
Simulation cycle for kernel 0 is = 1285000
Simulation cycle for kernel 0 is = 1290000
Simulation cycle for kernel 0 is = 1295000
Simulation cycle for kernel 0 is = 1300000
Simulation cycle for kernel 0 is = 1305000
Simulation cycle for kernel 0 is = 1310000
Simulation cycle for kernel 0 is = 1315000
Simulation cycle for kernel 0 is = 1320000
Simulation cycle for kernel 0 is = 1325000
Simulation cycle for kernel 0 is = 1330000
Simulation cycle for kernel 0 is = 1335000
Simulation cycle for kernel 0 is = 1340000
Simulation cycle for kernel 0 is = 1345000
Simulation cycle for kernel 0 is = 1350000
Simulation cycle for kernel 0 is = 1355000
Simulation cycle for kernel 0 is = 1360000
Simulation cycle for kernel 0 is = 1365000
Simulation cycle for kernel 0 is = 1370000
Simulation cycle for kernel 0 is = 1375000
Simulation cycle for kernel 0 is = 1380000
Simulation cycle for kernel 0 is = 1385000
Simulation cycle for kernel 0 is = 1390000
Simulation cycle for kernel 0 is = 1395000
Simulation cycle for kernel 0 is = 1400000
Simulation cycle for kernel 0 is = 1405000
Simulation cycle for kernel 0 is = 1410000
Simulation cycle for kernel 0 is = 1415000
Simulation cycle for kernel 0 is = 1420000
Simulation cycle for kernel 0 is = 1425000
Simulation cycle for kernel 0 is = 1430000
Simulation cycle for kernel 0 is = 1435000
Simulation cycle for kernel 0 is = 1440000
Simulation cycle for kernel 0 is = 1445000
Simulation cycle for kernel 0 is = 1450000
Simulation cycle for kernel 0 is = 1455000
Simulation cycle for kernel 0 is = 1460000
Simulation cycle for kernel 0 is = 1465000
Simulation cycle for kernel 0 is = 1470000
Simulation cycle for kernel 0 is = 1475000
Simulation cycle for kernel 0 is = 1480000
Simulation cycle for kernel 0 is = 1485000
Simulation cycle for kernel 0 is = 1490000
Simulation cycle for kernel 0 is = 1495000
Simulation cycle for kernel 0 is = 1500000
Simulation cycle for kernel 0 is = 1505000
Simulation cycle for kernel 0 is = 1510000
Simulation cycle for kernel 0 is = 1515000
Simulation cycle for kernel 0 is = 1520000
Simulation cycle for kernel 0 is = 1525000
Simulation cycle for kernel 0 is = 1530000
Simulation cycle for kernel 0 is = 1535000
Simulation cycle for kernel 0 is = 1540000
Simulation cycle for kernel 0 is = 1545000
Simulation cycle for kernel 0 is = 1550000
Simulation cycle for kernel 0 is = 1555000
Simulation cycle for kernel 0 is = 1560000
Simulation cycle for kernel 0 is = 1565000
Simulation cycle for kernel 0 is = 1570000
Simulation cycle for kernel 0 is = 1575000
Simulation cycle for kernel 0 is = 1580000
Simulation cycle for kernel 0 is = 1585000
Simulation cycle for kernel 0 is = 1590000
Simulation cycle for kernel 0 is = 1595000
Simulation cycle for kernel 0 is = 1600000
Simulation cycle for kernel 0 is = 1605000
Simulation cycle for kernel 0 is = 1610000
Simulation cycle for kernel 0 is = 1615000
Simulation cycle for kernel 0 is = 1620000
Simulation cycle for kernel 0 is = 1625000
Simulation cycle for kernel 0 is = 1630000
Simulation cycle for kernel 0 is = 1635000
Simulation cycle for kernel 0 is = 1640000
Simulation cycle for kernel 0 is = 1645000
Simulation cycle for kernel 0 is = 1650000
Simulation cycle for kernel 0 is = 1655000
Simulation cycle for kernel 0 is = 1660000
Simulation cycle for kernel 0 is = 1665000
Simulation cycle for kernel 0 is = 1670000
Simulation cycle for kernel 0 is = 1675000
Simulation cycle for kernel 0 is = 1680000
Simulation cycle for kernel 0 is = 1685000
Simulation cycle for kernel 0 is = 1690000
Simulation cycle for kernel 0 is = 1695000
Simulation cycle for kernel 0 is = 1700000
Simulation cycle for kernel 0 is = 1705000
Simulation cycle for kernel 0 is = 1710000
Simulation cycle for kernel 0 is = 1715000
Simulation cycle for kernel 0 is = 1720000
Simulation cycle for kernel 0 is = 1725000
Simulation cycle for kernel 0 is = 1730000
Simulation cycle for kernel 0 is = 1735000
Simulation cycle for kernel 0 is = 1740000
Simulation cycle for kernel 0 is = 1745000
Simulation cycle for kernel 0 is = 1750000
Simulation cycle for kernel 0 is = 1755000
Simulation cycle for kernel 0 is = 1760000
Simulation cycle for kernel 0 is = 1765000
Simulation cycle for kernel 0 is = 1770000
Simulation cycle for kernel 0 is = 1775000
Simulation cycle for kernel 0 is = 1780000
Simulation cycle for kernel 0 is = 1785000
Simulation cycle for kernel 0 is = 1790000
Simulation cycle for kernel 0 is = 1795000
Simulation cycle for kernel 0 is = 1800000
Simulation cycle for kernel 0 is = 1805000
Simulation cycle for kernel 0 is = 1810000
Simulation cycle for kernel 0 is = 1815000
Simulation cycle for kernel 0 is = 1820000
Simulation cycle for kernel 0 is = 1825000
Simulation cycle for kernel 0 is = 1830000
Simulation cycle for kernel 0 is = 1835000
Simulation cycle for kernel 0 is = 1840000
Simulation cycle for kernel 0 is = 1845000
Simulation cycle for kernel 0 is = 1850000
Simulation cycle for kernel 0 is = 1855000
Simulation cycle for kernel 0 is = 1860000
Simulation cycle for kernel 0 is = 1865000
Simulation cycle for kernel 0 is = 1870000
Simulation cycle for kernel 0 is = 1875000
Simulation cycle for kernel 0 is = 1880000
Simulation cycle for kernel 0 is = 1885000
Simulation cycle for kernel 0 is = 1890000
Simulation cycle for kernel 0 is = 1895000
Simulation cycle for kernel 0 is = 1900000
Simulation cycle for kernel 0 is = 1905000
Simulation cycle for kernel 0 is = 1910000
Simulation cycle for kernel 0 is = 1915000
Simulation cycle for kernel 0 is = 1920000
Simulation cycle for kernel 0 is = 1925000
Simulation cycle for kernel 0 is = 1930000
Simulation cycle for kernel 0 is = 1935000
Simulation cycle for kernel 0 is = 1940000
Simulation cycle for kernel 0 is = 1945000
Simulation cycle for kernel 0 is = 1950000
Simulation cycle for kernel 0 is = 1955000
Simulation cycle for kernel 0 is = 1960000
Simulation cycle for kernel 0 is = 1965000
Simulation cycle for kernel 0 is = 1970000
Simulation cycle for kernel 0 is = 1975000
Simulation cycle for kernel 0 is = 1980000
Simulation cycle for kernel 0 is = 1985000
Simulation cycle for kernel 0 is = 1990000
Simulation cycle for kernel 0 is = 1995000
Simulation cycle for kernel 0 is = 2000000
Simulation cycle for kernel 0 is = 2005000
Simulation cycle for kernel 0 is = 2010000
Simulation cycle for kernel 0 is = 2015000
Simulation cycle for kernel 0 is = 2020000
Simulation cycle for kernel 0 is = 2025000
Simulation cycle for kernel 0 is = 2030000
Simulation cycle for kernel 0 is = 2035000
Simulation cycle for kernel 0 is = 2040000
Simulation cycle for kernel 0 is = 2045000
Simulation cycle for kernel 0 is = 2050000
Simulation cycle for kernel 0 is = 2055000
Simulation cycle for kernel 0 is = 2060000
Simulation cycle for kernel 0 is = 2065000
Simulation cycle for kernel 0 is = 2070000
Simulation cycle for kernel 0 is = 2075000
Simulation cycle for kernel 0 is = 2080000
Simulation cycle for kernel 0 is = 2085000
Simulation cycle for kernel 0 is = 2090000
Simulation cycle for kernel 0 is = 2095000
Simulation cycle for kernel 0 is = 2100000
Simulation cycle for kernel 0 is = 2105000
Simulation cycle for kernel 0 is = 2110000
Simulation cycle for kernel 0 is = 2115000
Simulation cycle for kernel 0 is = 2120000
Simulation cycle for kernel 0 is = 2125000
Simulation cycle for kernel 0 is = 2130000
Simulation cycle for kernel 0 is = 2135000
Simulation cycle for kernel 0 is = 2140000
Simulation cycle for kernel 0 is = 2145000
Simulation cycle for kernel 0 is = 2150000
Simulation cycle for kernel 0 is = 2155000
Simulation cycle for kernel 0 is = 2160000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 2162216
gpu_sim_insn = 13876339
gpu_ipc =       6.4176
gpu_tot_sim_cycle = 2162216
gpu_tot_sim_insn = 13876339
gpu_tot_ipc =       6.4176
gpu_tot_issued_cta = 1784
gpu_occupancy = 19.2731% 
gpu_tot_occupancy = 19.2731% 
max_total_param_size = 0
gpu_stall_dramfull = 188
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1677
partiton_level_parallism_total  =       0.1677
partiton_level_parallism_util =       3.2812
partiton_level_parallism_util_total  =       3.2812
L2_BW  =       7.3264 GB/Sec
L2_BW_total  =       7.3264 GB/Sec
gpu_total_sim_rate=4388

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 69773, Miss = 15770, Miss_rate = 0.226, Pending_hits = 3673, Reservation_fails = 6357
	L1D_cache_core[1]: Access = 37482, Miss = 14405, Miss_rate = 0.384, Pending_hits = 4529, Reservation_fails = 7788
	L1D_cache_core[2]: Access = 36114, Miss = 10116, Miss_rate = 0.280, Pending_hits = 3457, Reservation_fails = 6250
	L1D_cache_core[3]: Access = 25774, Miss = 11945, Miss_rate = 0.463, Pending_hits = 6067, Reservation_fails = 9905
	L1D_cache_core[4]: Access = 21243, Miss = 9213, Miss_rate = 0.434, Pending_hits = 4123, Reservation_fails = 7645
	L1D_cache_core[5]: Access = 21800, Miss = 9533, Miss_rate = 0.437, Pending_hits = 4388, Reservation_fails = 6941
	L1D_cache_core[6]: Access = 22147, Miss = 10561, Miss_rate = 0.477, Pending_hits = 5213, Reservation_fails = 8274
	L1D_cache_core[7]: Access = 25281, Miss = 10237, Miss_rate = 0.405, Pending_hits = 4403, Reservation_fails = 6989
	L1D_cache_core[8]: Access = 25680, Miss = 10390, Miss_rate = 0.405, Pending_hits = 4090, Reservation_fails = 6149
	L1D_cache_core[9]: Access = 24344, Miss = 8491, Miss_rate = 0.349, Pending_hits = 3696, Reservation_fails = 5940
	L1D_cache_core[10]: Access = 25590, Miss = 12231, Miss_rate = 0.478, Pending_hits = 6223, Reservation_fails = 10047
	L1D_cache_core[11]: Access = 24270, Miss = 11669, Miss_rate = 0.481, Pending_hits = 5976, Reservation_fails = 8879
	L1D_cache_core[12]: Access = 21603, Miss = 10269, Miss_rate = 0.475, Pending_hits = 4946, Reservation_fails = 7902
	L1D_cache_core[13]: Access = 23302, Miss = 10187, Miss_rate = 0.437, Pending_hits = 5024, Reservation_fails = 8059
	L1D_cache_core[14]: Access = 21290, Miss = 9962, Miss_rate = 0.468, Pending_hits = 4842, Reservation_fails = 7429
	L1D_cache_core[15]: Access = 21442, Miss = 8320, Miss_rate = 0.388, Pending_hits = 3804, Reservation_fails = 6598
	L1D_cache_core[16]: Access = 18595, Miss = 7208, Miss_rate = 0.388, Pending_hits = 2871, Reservation_fails = 4902
	L1D_cache_core[17]: Access = 22794, Miss = 10514, Miss_rate = 0.461, Pending_hits = 5621, Reservation_fails = 8483
	L1D_cache_core[18]: Access = 23828, Miss = 11235, Miss_rate = 0.472, Pending_hits = 5650, Reservation_fails = 8833
	L1D_cache_core[19]: Access = 19581, Miss = 8692, Miss_rate = 0.444, Pending_hits = 4136, Reservation_fails = 6676
	L1D_cache_core[20]: Access = 20753, Miss = 8908, Miss_rate = 0.429, Pending_hits = 3467, Reservation_fails = 5572
	L1D_cache_core[21]: Access = 20005, Miss = 9278, Miss_rate = 0.464, Pending_hits = 4467, Reservation_fails = 7180
	L1D_cache_core[22]: Access = 23783, Miss = 11351, Miss_rate = 0.477, Pending_hits = 5815, Reservation_fails = 9433
	L1D_cache_core[23]: Access = 22734, Miss = 9043, Miss_rate = 0.398, Pending_hits = 3771, Reservation_fails = 5825
	L1D_cache_core[24]: Access = 20355, Miss = 9439, Miss_rate = 0.464, Pending_hits = 4354, Reservation_fails = 6835
	L1D_cache_core[25]: Access = 25542, Miss = 12302, Miss_rate = 0.482, Pending_hits = 6773, Reservation_fails = 10437
	L1D_cache_core[26]: Access = 23489, Miss = 10172, Miss_rate = 0.433, Pending_hits = 4887, Reservation_fails = 7498
	L1D_cache_core[27]: Access = 21365, Miss = 9012, Miss_rate = 0.422, Pending_hits = 3737, Reservation_fails = 6389
	L1D_cache_core[28]: Access = 23235, Miss = 11099, Miss_rate = 0.478, Pending_hits = 5705, Reservation_fails = 9388
	L1D_cache_core[29]: Access = 20416, Miss = 7901, Miss_rate = 0.387, Pending_hits = 3506, Reservation_fails = 5633
	L1D_total_cache_accesses = 753610
	L1D_total_cache_misses = 309453
	L1D_total_cache_miss_rate = 0.4106
	L1D_total_cache_pending_hits = 139214
	L1D_total_cache_reservation_fails = 224236
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 251729
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 139214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 145932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 224029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 159656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 139214
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 696531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 190341
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 33688
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 207
ctas_completed 1784, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3706, 1908, 86733, 243, 2517, 371, 5475, 1241, 2662, 243, 2899, 226, 110, 144, 429, 313, 1613, 1353, 1692, 1543, 1529, 1946, 1469, 1461, 1277, 1204, 1627, 1426, 1319, 1909, 1493, 1308, 
gpgpu_n_tot_thrd_icount = 42086336
gpgpu_n_tot_w_icount = 1315198
gpgpu_n_stall_shd_mem = 111546
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 305588
gpgpu_n_mem_write_global = 57079
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1805790
gpgpu_n_store_insn = 456626
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2740224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 68638
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42908
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:338173	W0_Idle:14559820	W0_Scoreboard:15912197	W1:626616	W2:130953	W3:61935	W4:33821	W5:22344	W6:13359	W7:8749	W8:5546	W9:4159	W10:2778	W11:1805	W12:1083	W13:842	W14:568	W15:291	W16:234	W17:231	W18:80	W19:52	W20:43	W21:36	W22:41	W23:34	W24:9	W25:9	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:399580
single_issue_nums: WS0:311783	WS1:316398	WS2:369720	WS3:317297	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2444704 {8:305588,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283160 {40:57079,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12223520 {40:305588,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 456632 {8:57079,}
maxmflatency = 1749 
max_icnt2mem_latency = 768 
maxmrqlatency = 535 
max_icnt2sh_latency = 149 
averagemflatency = 364 
avg_icnt2mem_latency = 61 
avg_mrq_latency = 20 
avg_icnt2sh_latency = 8 
mrq_lat_table:143604 	8170 	10308 	16484 	29498 	20204 	14276 	8051 	1979 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	97827 	241734 	20943 	2163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	291886 	56699 	3531 	7547 	3004 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	208114 	46608 	45039 	39049 	20277 	3558 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2119 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        62        64        64        64        64        64        63        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        47        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        52        63        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        50        64        59        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        45        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     73189     73170    102019     20981   1560950   1157136    459488    459519     81919     45732    160802    108931   1538145    729415   1096430    752586 
dram[1]:    107199    105480     31503     97753    808360     62696    403760    459436    211702     32805    255971    160802    729498   1403439   1096411    942932 
dram[2]:    134780     29280     46278     30335   1022076   1347289    538441    459581    132634     98359    176923    108897     85953   1078149    942948   1078147 
dram[3]:     53074     36783     60277     79536     46451   1157578    459315    403905     98358     56433    239720     69467   1482204     85973    752718    943042 
dram[4]:    367662     41478     82267     65159    942970   1157539    594228    403942     98281     53136    108925    255744   1078111    864261   1133490    808487 
dram[5]:     54549     33626     44715     80712    111395    111377    803536    538571     85074     85064    176714    239701   1212868   1078052    808506   1133432 
dram[6]:    311740     47044     88340     43735    111349   1347101    673221    729179    108935     66129    176638    311380   1751160     86031   1133405   1133386 
dram[7]:     48719    446333     82373     63901   1213267    808572    729159    808570    127479     28800    295674    108852   1537613   1402983   1133364   1122824 
dram[8]:     53715     56197     63127     13999    808572   1157365    594396    815192    106731     81881    160746    256850     85971     86014   1133321   1157363 
dram[9]:     55865     61160     76956     77397    808553   1078149    459861    815172     96712    132846    105069    295582     86013   1672073     37266     31927 
dram[10]:     47586     32030    130010     17015   1561102   1695656    594490    729140     81938    211855    127641    160821     85953     52441     37260    752941 
dram[11]:     61743    311361     15066     11150    130371   1751293    807936    808453     37940     41973    111585    256048   1751692     67729   1231510   1231491 
average row accesses per activate:
dram[0]:  4.003012  4.121875  4.412541  4.086957  3.599483  3.873950  3.802228  3.792818  3.952239  4.068111  3.466125  3.633053  3.023310  3.140097  3.891304  4.025559 
dram[1]:  4.171429  4.090343  3.973134  3.846154  4.330189  3.911429  3.796657  3.624339  3.846821  4.093168  3.485175  3.663842  3.093366  3.405333  4.048543  3.534626 
dram[2]:  4.021341  4.177778  3.964602  4.111455  3.711230  4.151515  3.880342  3.865922  3.969231  4.341137  3.354756  3.314721  3.310881  3.208955  3.779104  3.919003 
dram[3]:  3.912281  4.086957  4.109718  3.993884  4.165138  4.425807  3.895954  3.853107  4.288079  3.867257  3.579545  3.632479  3.372703  3.391534  3.833333  3.637143 
dram[4]:  3.888889  4.119122  3.938053  4.015106  4.178788  3.929379  3.910919  4.289389  3.924242  3.990683  3.413979  3.629944  3.450135  3.293367  3.622159  3.907121 
dram[5]:  4.156740  4.292208  3.923304  4.105263  4.011561  3.626632  3.879310  3.678191  4.135048  4.087500  3.419098  3.564738  3.417112  3.415550  3.739645  3.569405 
dram[6]:  4.377926  4.143302  4.015198  3.894118  3.962209  3.845506  3.767760  3.666667  3.716763  4.046440  3.298969  3.585434  3.382353  3.356021  3.533333  3.683432 
dram[7]:  4.049080  4.323333  4.104939  4.191824  4.062686  3.945869  3.861190  3.709677  3.687324  4.370000  3.441176  3.611732  3.264484  3.376623  3.666667  3.660819 
dram[8]:  4.342105  4.383838  4.214953  4.336601  3.945245  3.997118  4.209877  4.195046  4.162939  4.175159  3.331620  3.395778  3.355844  3.630682  3.707246  3.586402 
dram[9]:  4.491350  4.245955  4.200637  4.400000  4.071429  4.005814  4.014749  4.029674  4.146032  3.892857  3.300000  3.459460  3.465425  3.217284  3.753754  3.792049 
dram[10]:  4.237942  4.314569  4.298077  4.451179  4.242236  4.186747  4.032545  3.826330  4.110410  4.065831  3.523546  3.234848  3.502732  3.525140  3.533333  3.642651 
dram[11]:  4.182390  4.101852  4.328948  4.281553  4.056047  4.008798  3.902299  3.752043  3.869823  4.018405  3.347826  3.486188  3.253133  3.471545  3.617816  3.840979 
average row locality = 252585/66072 = 3.822875
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1281      1271      1289      1268      1345      1337      1319      1329      1288      1278      1239      1256      1262      1263      1209      1215 
dram[1]:      1267      1264      1283      1302      1330      1325      1317      1322      1292      1279      1252      1258      1224      1243      1207      1230 
dram[2]:      1269      1267      1296      1280      1340      1324      1317      1341      1252      1259      1262      1264      1246      1257      1221      1214 
dram[3]:      1289      1268      1264      1259      1316      1327      1306      1320      1250      1270      1221      1235      1250      1250      1223      1227 
dram[4]:      1282      1267      1287      1281      1332      1344      1313      1291      1256      1247      1230      1243      1246      1254      1230      1218 
dram[5]:      1278      1274      1282      1278      1344      1343      1307      1339      1247      1268      1248      1256      1242      1238      1220      1216 
dram[6]:      1259      1284      1274      1276      1317      1323      1332      1320      1245      1268      1239      1240      1231      1248      1227      1199 
dram[7]:      1273      1248      1282      1286      1315      1337      1321      1335      1268      1272      1248      1254      1262      1265      1210      1207 
dram[8]:      1273      1254      1307      1280      1323      1339      1319      1308      1266      1272      1257      1249      1258      1244      1234      1220 
dram[9]:      1251      1264      1272      1294      1321      1332      1320      1315      1271      1269      1251      1242      1270      1267      1207      1194 
dram[10]:      1270      1256      1293      1274      1323      1343      1319      1324      1264      1261      1233      1243      1249      1229      1226      1216 
dram[11]:      1283      1280      1268      1275      1329      1320      1314      1334      1269      1270      1268      1223      1263      1248      1212      1211 
total dram reads = 244327
bank skew: 1345/1194 = 1.13
chip skew: 20449/20275 = 1.01
number of total write accesses:
dram[0]:       192       192       192       192       192       184       184       176       144       144       160       164       140       148       176       180 
dram[1]:       188       196       192       192       188       176       184       192       156       156       164       156       140       136       176       184 
dram[2]:       200       196       192       192       192       184       180       172       152       156       172       168       128       132       180       176 
dram[3]:       196       192       188       188       184       180       168       176       180       164       156       160       140       128       168       184 
dram[4]:       192       188       192       192       188       188       192       172       156       152       160       168       136       148       180       176 
dram[5]:       192       192       192       192       176       184       172       176       156       160       164       152       144       144       176       176 
dram[6]:       200       184       188       192       184       184       188       176       164       156       164       160       136       136       180       184 
dram[7]:       188       196       192       188       184       192       168       180       164       156       156       156       136       140       176       180 
dram[8]:       188       192       184       188       184       192       180       188       148       156       156       152       136       136       180       184 
dram[9]:       188       192       188       192       188       184       164       172       140       156       144       152       132       144       172       184 
dram[10]:       192       188       192       192       172       188       176       168       156       144       156       152       132       132       184       192 
dram[11]:       188       196       192       192       184       188       176       172       156       160       164       156       140       132       188       180 
total dram writes = 33032
bank skew: 200/128 = 1.56
chip skew: 2780/2692 = 1.03
average mf latency per bank:
dram[0]:        497       475       495       473       502       483       488       480       502       502       467       459       468       447       477       447
dram[1]:        475       474       495       491       479       493       495       476       505       500       459       464       454       451       452       459
dram[2]:        466       474       495       492       475       493       485       494       493       507       456       478       452       461       455       462
dram[3]:        472       471       474       486       482       476       480       490       482       495       468       457       452       460       449       446
dram[4]:        488       474       501       493       487       472       483       484       498       489       473       466       471       449       462       450
dram[5]:        474       471       487       482       484       487       485       482       494       499       453       466       472       459       462       469
dram[6]:        463       474       481       476       477       479       456       482       486       493       456       472       452       460       462       457
dram[7]:        473       463       477       484       500       483       482       477       477       488       460       460       458       466       463       457
dram[8]:        502       483       499       488       509       494       491       487       512       490       477       452       469       450       465       463
dram[9]:        467       466       483       484       478       490       487       492       497       494       462       462       457       451       449       451
dram[10]:        468       474       497       486       502       504       496       498       495       510       473       477       457       465       456       459
dram[11]:        463       479       490       481       492       477       469       491       490       499       479       455       451       459       454       451
maximum mf latency per bank:
dram[0]:       1157      1111      1161      1122      1055      1062      1179      1227      1304      1319       899      1065       868       837       808       824
dram[1]:        865       830      1211      1238      1220      1268      1199      1211      1507      1658      1018      1151       876       962       835       898
dram[2]:        922       924      1035      1038      1173      1162      1107      1128      1571      1583      1026       878      1019       710       924       972
dram[3]:        902       882      1059      1010      1145      1107      1237      1267      1552      1602      1081      1064       760       867       959       831
dram[4]:       1095      1069      1079      1076      1017      1086      1130      1187      1071      1206       918       835       763       880       597       797
dram[5]:        882       835      1148      1165      1227      1237      1232      1247      1420      1562       932       926       891      1009       860       884
dram[6]:        917       904       921       969      1042      1068      1086      1210      1219      1510       884       926       976       958       852       962
dram[7]:        932       906       990       966      1069      1072      1295      1237      1521      1607       976      1055       900       934       857       979
dram[8]:       1224      1177      1232      1205      1008      1036      1130      1204      1222      1344       923       964       967       939       787       736
dram[9]:        830       811      1155      1149      1192      1190      1199      1193      1457      1544       871      1007       874      1023       741       716
dram[10]:        926      1006       989      1011      1038      1106      1179      1172      1587      1749      1115      1187      1135      1030      1009       928
dram[11]:        882       878       966       920      1059      1061      1124      1129      1530      1641       958       831      1040       995       816       754

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5544934 n_nop=5510909 n_act=5615 n_pre=5599 n_ref_event=4572360550251980812 n_req=21139 n_rd=20449 n_rd_L2_A=0 n_write=0 n_wr_bk=2760 bw_util=0.01674
n_activity=285719 dram_eff=0.3249
bk0: 1281a 5513631i bk1: 1271a 5511825i bk2: 1289a 5513076i bk3: 1268a 5509946i bk4: 1345a 5508667i bk5: 1337a 5510459i bk6: 1319a 5509928i bk7: 1329a 5507403i bk8: 1288a 5511416i bk9: 1278a 5510933i bk10: 1239a 5510300i bk11: 1256a 5508025i bk12: 1262a 5509143i bk13: 1263a 5509800i bk14: 1209a 5513269i bk15: 1215a 5513775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734898
Row_Buffer_Locality_read = 0.746247
Row_Buffer_Locality_write = 0.398551
Bank_Level_Parallism = 2.573988
Bank_Level_Parallism_Col = 2.715829
Bank_Level_Parallism_Ready = 1.536051
write_to_read_ratio_blp_rw_average = 0.173113
GrpLevelPara = 1.784483 

BW Util details:
bwutil = 0.016742 
total_CMD = 5544934 
util_bw = 92836 
Wasted_Col = 89898 
Wasted_Row = 44986 
Idle = 5317214 

BW Util Bottlenecks: 
RCDc_limit = 88069 
RCDWRc_limit = 2863 
WTRc_limit = 15901 
RTWc_limit = 18478 
CCDLc_limit = 13224 
rwq = 0 
CCDLc_limit_alone = 11032 
WTRc_limit_alone = 14894 
RTWc_limit_alone = 17293 

Commands details: 
total_CMD = 5544934 
n_nop = 5510909 
Read = 20449 
Write = 0 
L2_Alloc = 0 
L2_WB = 2760 
n_act = 5615 
n_pre = 5599 
n_ref = 4572360550251980812 
n_req = 21139 
total_req = 23209 

Dual Bus Interface Util: 
issued_total_row = 11214 
issued_total_col = 23209 
Row_Bus_Util =  0.002022 
CoL_Bus_Util = 0.004186 
Either_Row_CoL_Bus_Util = 0.006136 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.011697 
queue_avg = 0.194137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.194137
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5544934 n_nop=5511034 n_act=5582 n_pre=5566 n_ref_event=3539896516463060041 n_req=21089 n_rd=20395 n_rd_L2_A=0 n_write=0 n_wr_bk=2776 bw_util=0.01672
n_activity=283558 dram_eff=0.3269
bk0: 1267a 5511371i bk1: 1264a 5511664i bk2: 1283a 5510048i bk3: 1302a 5508417i bk4: 1330a 5512638i bk5: 1325a 5510862i bk6: 1317a 5509125i bk7: 1322a 5508911i bk8: 1292a 5509413i bk9: 1279a 5511122i bk10: 1252a 5509935i bk11: 1258a 5511721i bk12: 1224a 5510697i bk13: 1243a 5511080i bk14: 1207a 5513622i bk15: 1230a 5511840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735786
Row_Buffer_Locality_read = 0.747487
Row_Buffer_Locality_write = 0.391931
Bank_Level_Parallism = 2.601316
Bank_Level_Parallism_Col = 1.064982
Bank_Level_Parallism_Ready = 1.528716
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016715 
total_CMD = 5544934 
util_bw = 92684 
Wasted_Col = 87790 
Wasted_Row = 44447 
Idle = 5320013 

BW Util Bottlenecks: 
RCDc_limit = 87026 
RCDWRc_limit = 2913 
WTRc_limit = 15463 
RTWc_limit = 17322 
CCDLc_limit = 12362 
rwq = 0 
CCDLc_limit_alone = 10354 
WTRc_limit_alone = 14465 
RTWc_limit_alone = 16312 

Commands details: 
total_CMD = 5544934 
n_nop = 5511034 
Read = 20395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2776 
n_act = 5582 
n_pre = 5566 
n_ref = 3539896516463060041 
n_req = 21089 
total_req = 23171 

Dual Bus Interface Util: 
issued_total_row = 11148 
issued_total_col = 23171 
Row_Bus_Util =  0.002010 
CoL_Bus_Util = 0.004179 
Either_Row_CoL_Bus_Util = 0.006114 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.012360 
queue_avg = 0.201115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201115
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5544934 n_nop=5511031 n_act=5579 n_pre=5563 n_ref_event=3539896516463060041 n_req=21102 n_rd=20409 n_rd_L2_A=0 n_write=0 n_wr_bk=2772 bw_util=0.01672
n_activity=282246 dram_eff=0.3285
bk0: 1269a 5512561i bk1: 1267a 5510388i bk2: 1296a 5508687i bk3: 1280a 5510189i bk4: 1340a 5509424i bk5: 1324a 5511499i bk6: 1317a 5510390i bk7: 1341a 5508651i bk8: 1252a 5511399i bk9: 1259a 5512406i bk10: 1262a 5508219i bk11: 1264a 5506028i bk12: 1246a 5511912i bk13: 1257a 5510721i bk14: 1221a 5513421i bk15: 1214a 5513707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736091
Row_Buffer_Locality_read = 0.747807
Row_Buffer_Locality_write = 0.391053
Bank_Level_Parallism = 2.640181
Bank_Level_Parallism_Col = 1.064982
Bank_Level_Parallism_Ready = 1.589942
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016722 
total_CMD = 5544934 
util_bw = 92724 
Wasted_Col = 87008 
Wasted_Row = 43190 
Idle = 5322012 

BW Util Bottlenecks: 
RCDc_limit = 86328 
RCDWRc_limit = 2684 
WTRc_limit = 15699 
RTWc_limit = 17444 
CCDLc_limit = 11980 
rwq = 0 
CCDLc_limit_alone = 10188 
WTRc_limit_alone = 14850 
RTWc_limit_alone = 16501 

Commands details: 
total_CMD = 5544934 
n_nop = 5511031 
Read = 20409 
Write = 0 
L2_Alloc = 0 
L2_WB = 2772 
n_act = 5579 
n_pre = 5563 
n_ref = 3539896516463060041 
n_req = 21102 
total_req = 23181 

Dual Bus Interface Util: 
issued_total_row = 11142 
issued_total_col = 23181 
Row_Bus_Util =  0.002009 
CoL_Bus_Util = 0.004181 
Either_Row_CoL_Bus_Util = 0.006114 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.012388 
queue_avg = 0.218140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.21814
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5544934 n_nop=5511427 n_act=5440 n_pre=5424 n_ref_event=2323048667150117228 n_req=20963 n_rd=20275 n_rd_L2_A=0 n_write=0 n_wr_bk=2752 bw_util=0.01661
n_activity=280197 dram_eff=0.3287
bk0: 1289a 5511209i bk1: 1268a 5511204i bk2: 1264a 5511866i bk3: 1259a 5511536i bk4: 1316a 5511215i bk5: 1327a 5512208i bk6: 1306a 5511268i bk7: 1320a 5510081i bk8: 1250a 5512217i bk9: 1270a 5509645i bk10: 1221a 5511495i bk11: 1235a 5510626i bk12: 1250a 5512228i bk13: 1250a 5512448i bk14: 1223a 5515535i bk15: 1227a 5511673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740972
Row_Buffer_Locality_read = 0.752947
Row_Buffer_Locality_write = 0.388081
Bank_Level_Parallism = 2.565514
Bank_Level_Parallism_Col = 0.921912
Bank_Level_Parallism_Ready = 1.545272
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016611 
total_CMD = 5544934 
util_bw = 92108 
Wasted_Col = 87364 
Wasted_Row = 43162 
Idle = 5322300 

BW Util Bottlenecks: 
RCDc_limit = 84712 
RCDWRc_limit = 2881 
WTRc_limit = 16290 
RTWc_limit = 18124 
CCDLc_limit = 12664 
rwq = 0 
CCDLc_limit_alone = 10754 
WTRc_limit_alone = 15425 
RTWc_limit_alone = 17079 

Commands details: 
total_CMD = 5544934 
n_nop = 5511427 
Read = 20275 
Write = 0 
L2_Alloc = 0 
L2_WB = 2752 
n_act = 5440 
n_pre = 5424 
n_ref = 2323048667150117228 
n_req = 20963 
total_req = 23027 

Dual Bus Interface Util: 
issued_total_row = 10864 
issued_total_col = 23027 
Row_Bus_Util =  0.001959 
CoL_Bus_Util = 0.004153 
Either_Row_CoL_Bus_Util = 0.006043 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.011460 
queue_avg = 0.201006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5544934 n_nop=5511247 n_act=5500 n_pre=5484 n_ref_event=2323048667150117228 n_req=21016 n_rd=20321 n_rd_L2_A=0 n_write=0 n_wr_bk=2780 bw_util=0.01666
n_activity=279485 dram_eff=0.3306
bk0: 1282a 5511971i bk1: 1267a 5510442i bk2: 1287a 5511823i bk3: 1281a 5510287i bk4: 1332a 5512990i bk5: 1344a 5508912i bk6: 1313a 5511310i bk7: 1291a 5510734i bk8: 1256a 5513334i bk9: 1247a 5513067i bk10: 1230a 5510326i bk11: 1243a 5510839i bk12: 1246a 5511961i bk13: 1254a 5510008i bk14: 1230a 5514221i bk15: 1218a 5515560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738770
Row_Buffer_Locality_read = 0.750111
Row_Buffer_Locality_write = 0.407194
Bank_Level_Parallism = 2.548554
Bank_Level_Parallism_Col = 0.921912
Bank_Level_Parallism_Ready = 1.491658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016665 
total_CMD = 5544934 
util_bw = 92404 
Wasted_Col = 88246 
Wasted_Row = 42595 
Idle = 5321689 

BW Util Bottlenecks: 
RCDc_limit = 85924 
RCDWRc_limit = 2835 
WTRc_limit = 14730 
RTWc_limit = 19967 
CCDLc_limit = 13373 
rwq = 0 
CCDLc_limit_alone = 11195 
WTRc_limit_alone = 13787 
RTWc_limit_alone = 18732 

Commands details: 
total_CMD = 5544934 
n_nop = 5511247 
Read = 20321 
Write = 0 
L2_Alloc = 0 
L2_WB = 2780 
n_act = 5500 
n_pre = 5484 
n_ref = 2323048667150117228 
n_req = 21016 
total_req = 23101 

Dual Bus Interface Util: 
issued_total_row = 10984 
issued_total_col = 23101 
Row_Bus_Util =  0.001981 
CoL_Bus_Util = 0.004166 
Either_Row_CoL_Bus_Util = 0.006075 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.011815 
queue_avg = 0.191757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.191757
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5544934 n_nop=5511108 n_act=5561 n_pre=5545 n_ref_event=7161639439123166001 n_req=21067 n_rd=20380 n_rd_L2_A=0 n_write=0 n_wr_bk=2748 bw_util=0.01668
n_activity=279018 dram_eff=0.3316
bk0: 1278a 5511249i bk1: 1274a 5512649i bk2: 1282a 5510120i bk3: 1278a 5510302i bk4: 1344a 5509874i bk5: 1343a 5508030i bk6: 1307a 5510459i bk7: 1339a 5508189i bk8: 1247a 5512657i bk9: 1268a 5510695i bk10: 1248a 5507768i bk11: 1256a 5509833i bk12: 1242a 5509289i bk13: 1238a 5512064i bk14: 1220a 5511896i bk15: 1216a 5511714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736507
Row_Buffer_Locality_read = 0.748528
Row_Buffer_Locality_write = 0.379913
Bank_Level_Parallism = 2.677559
Bank_Level_Parallism_Col = 2.299103
Bank_Level_Parallism_Ready = 1.555272
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016684 
total_CMD = 5544934 
util_bw = 92512 
Wasted_Col = 85844 
Wasted_Row = 42468 
Idle = 5324110 

BW Util Bottlenecks: 
RCDc_limit = 84666 
RCDWRc_limit = 2850 
WTRc_limit = 15390 
RTWc_limit = 19838 
CCDLc_limit = 12360 
rwq = 0 
CCDLc_limit_alone = 10393 
WTRc_limit_alone = 14482 
RTWc_limit_alone = 18779 

Commands details: 
total_CMD = 5544934 
n_nop = 5511108 
Read = 20380 
Write = 0 
L2_Alloc = 0 
L2_WB = 2748 
n_act = 5561 
n_pre = 5545 
n_ref = 7161639439123166001 
n_req = 21067 
total_req = 23128 

Dual Bus Interface Util: 
issued_total_row = 11106 
issued_total_col = 23128 
Row_Bus_Util =  0.002003 
CoL_Bus_Util = 0.004171 
Either_Row_CoL_Bus_Util = 0.006100 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.012062 
queue_avg = 0.201447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201447
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5544934 n_nop=5511073 n_act=5605 n_pre=5589 n_ref_event=7161639439123166001 n_req=20976 n_rd=20282 n_rd_L2_A=0 n_write=0 n_wr_bk=2776 bw_util=0.01663
n_activity=279204 dram_eff=0.3303
bk0: 1259a 5514163i bk1: 1284a 5511446i bk2: 1274a 5511145i bk3: 1276a 5509582i bk4: 1317a 5511764i bk5: 1323a 5508549i bk6: 1332a 5510486i bk7: 1320a 5509435i bk8: 1245a 5509575i bk9: 1268a 5511240i bk10: 1239a 5507372i bk11: 1240a 5510399i bk12: 1231a 5511145i bk13: 1248a 5510155i bk14: 1227a 5510862i bk15: 1199a 5512508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733267
Row_Buffer_Locality_read = 0.745489
Row_Buffer_Locality_write = 0.376081
Bank_Level_Parallism = 2.635346
Bank_Level_Parallism_Col = 2.299103
Bank_Level_Parallism_Ready = 1.541982
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016634 
total_CMD = 5544934 
util_bw = 92232 
Wasted_Col = 87381 
Wasted_Row = 43087 
Idle = 5322234 

BW Util Bottlenecks: 
RCDc_limit = 86291 
RCDWRc_limit = 2887 
WTRc_limit = 16522 
RTWc_limit = 18454 
CCDLc_limit = 11973 
rwq = 0 
CCDLc_limit_alone = 9987 
WTRc_limit_alone = 15567 
RTWc_limit_alone = 17423 

Commands details: 
total_CMD = 5544934 
n_nop = 5511073 
Read = 20282 
Write = 0 
L2_Alloc = 0 
L2_WB = 2776 
n_act = 5605 
n_pre = 5589 
n_ref = 7161639439123166001 
n_req = 20976 
total_req = 23058 

Dual Bus Interface Util: 
issued_total_row = 11194 
issued_total_col = 23058 
Row_Bus_Util =  0.002019 
CoL_Bus_Util = 0.004158 
Either_Row_CoL_Bus_Util = 0.006107 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.011547 
queue_avg = 0.191646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.191646
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5544934 n_nop=5511116 n_act=5542 n_pre=5526 n_ref_event=7161639439123166001 n_req=21071 n_rd=20383 n_rd_L2_A=0 n_write=0 n_wr_bk=2752 bw_util=0.01669
n_activity=283523 dram_eff=0.3264
bk0: 1273a 5512030i bk1: 1248a 5513065i bk2: 1282a 5513219i bk3: 1286a 5512764i bk4: 1315a 5511583i bk5: 1337a 5511415i bk6: 1321a 5512428i bk7: 1335a 5508641i bk8: 1268a 5508719i bk9: 1272a 5512684i bk10: 1248a 5509298i bk11: 1254a 5510632i bk12: 1262a 5511441i bk13: 1265a 5510721i bk14: 1210a 5512619i bk15: 1207a 5510898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737459
Row_Buffer_Locality_read = 0.748712
Row_Buffer_Locality_write = 0.404070
Bank_Level_Parallism = 2.562119
Bank_Level_Parallism_Col = 2.299103
Bank_Level_Parallism_Ready = 1.514666
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016689 
total_CMD = 5544934 
util_bw = 92540 
Wasted_Col = 88694 
Wasted_Row = 43491 
Idle = 5320209 

BW Util Bottlenecks: 
RCDc_limit = 86733 
RCDWRc_limit = 2741 
WTRc_limit = 15808 
RTWc_limit = 19136 
CCDLc_limit = 12278 
rwq = 0 
CCDLc_limit_alone = 10371 
WTRc_limit_alone = 15031 
RTWc_limit_alone = 18006 

Commands details: 
total_CMD = 5544934 
n_nop = 5511116 
Read = 20383 
Write = 0 
L2_Alloc = 0 
L2_WB = 2752 
n_act = 5542 
n_pre = 5526 
n_ref = 7161639439123166001 
n_req = 21071 
total_req = 23135 

Dual Bus Interface Util: 
issued_total_row = 11068 
issued_total_col = 23135 
Row_Bus_Util =  0.001996 
CoL_Bus_Util = 0.004172 
Either_Row_CoL_Bus_Util = 0.006099 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.011384 
queue_avg = 0.189965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.189965
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5544934 n_nop=5511386 n_act=5409 n_pre=5393 n_ref_event=7161639439123166001 n_req=21089 n_rd=20403 n_rd_L2_A=0 n_write=0 n_wr_bk=2744 bw_util=0.0167
n_activity=281653 dram_eff=0.3287
bk0: 1273a 5511149i bk1: 1254a 5514262i bk2: 1307a 5511711i bk3: 1280a 5512901i bk4: 1323a 5511542i bk5: 1339a 5509834i bk6: 1319a 5512192i bk7: 1308a 5512944i bk8: 1266a 5514543i bk9: 1272a 5513263i bk10: 1257a 5508253i bk11: 1249a 5509252i bk12: 1258a 5510800i bk13: 1244a 5511810i bk14: 1234a 5512666i bk15: 1220a 5512057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743990
Row_Buffer_Locality_read = 0.754644
Row_Buffer_Locality_write = 0.427114
Bank_Level_Parallism = 2.563953
Bank_Level_Parallism_Col = 2.299103
Bank_Level_Parallism_Ready = 1.557914
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016698 
total_CMD = 5544934 
util_bw = 92588 
Wasted_Col = 86696 
Wasted_Row = 42809 
Idle = 5322841 

BW Util Bottlenecks: 
RCDc_limit = 84413 
RCDWRc_limit = 2554 
WTRc_limit = 16246 
RTWc_limit = 17284 
CCDLc_limit = 12472 
rwq = 0 
CCDLc_limit_alone = 10684 
WTRc_limit_alone = 15345 
RTWc_limit_alone = 16397 

Commands details: 
total_CMD = 5544934 
n_nop = 5511386 
Read = 20403 
Write = 0 
L2_Alloc = 0 
L2_WB = 2744 
n_act = 5409 
n_pre = 5393 
n_ref = 7161639439123166001 
n_req = 21089 
total_req = 23147 

Dual Bus Interface Util: 
issued_total_row = 10802 
issued_total_col = 23147 
Row_Bus_Util =  0.001948 
CoL_Bus_Util = 0.004174 
Either_Row_CoL_Bus_Util = 0.006050 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.011953 
queue_avg = 0.201868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201868
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5544934 n_nop=5511405 n_act=5435 n_pre=5419 n_ref_event=7161639439123166001 n_req=21013 n_rd=20340 n_rd_L2_A=0 n_write=0 n_wr_bk=2692 bw_util=0.01661
n_activity=283236 dram_eff=0.3253
bk0: 1251a 5515933i bk1: 1264a 5512408i bk2: 1272a 5513402i bk3: 1294a 5512998i bk4: 1321a 5512543i bk5: 1332a 5510768i bk6: 1320a 5511399i bk7: 1315a 5512355i bk8: 1271a 5512679i bk9: 1269a 5508480i bk10: 1251a 5507228i bk11: 1242a 5509588i bk12: 1270a 5510835i bk13: 1267a 5509641i bk14: 1207a 5513694i bk15: 1194a 5514243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741826
Row_Buffer_Locality_read = 0.751721
Row_Buffer_Locality_write = 0.442793
Bank_Level_Parallism = 2.545677
Bank_Level_Parallism_Col = 2.299103
Bank_Level_Parallism_Ready = 1.546233
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016615 
total_CMD = 5544934 
util_bw = 92128 
Wasted_Col = 87874 
Wasted_Row = 43699 
Idle = 5321233 

BW Util Bottlenecks: 
RCDc_limit = 86483 
RCDWRc_limit = 2585 
WTRc_limit = 15046 
RTWc_limit = 16767 
CCDLc_limit = 11969 
rwq = 0 
CCDLc_limit_alone = 10165 
WTRc_limit_alone = 14204 
RTWc_limit_alone = 15805 

Commands details: 
total_CMD = 5544934 
n_nop = 5511405 
Read = 20340 
Write = 0 
L2_Alloc = 0 
L2_WB = 2692 
n_act = 5435 
n_pre = 5419 
n_ref = 7161639439123166001 
n_req = 21013 
total_req = 23032 

Dual Bus Interface Util: 
issued_total_row = 10854 
issued_total_col = 23032 
Row_Bus_Util =  0.001957 
CoL_Bus_Util = 0.004154 
Either_Row_CoL_Bus_Util = 0.006047 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.010647 
queue_avg = 0.185590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.18559
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5544934 n_nop=5511494 n_act=5405 n_pre=5389 n_ref_event=7161639439123166001 n_req=21002 n_rd=20323 n_rd_L2_A=0 n_write=0 n_wr_bk=2716 bw_util=0.01662
n_activity=279821 dram_eff=0.3293
bk0: 1270a 5512581i bk1: 1256a 5513352i bk2: 1293a 5512226i bk3: 1274a 5512677i bk4: 1323a 5512162i bk5: 1343a 5509726i bk6: 1319a 5511059i bk7: 1324a 5508114i bk8: 1264a 5510175i bk9: 1261a 5512018i bk10: 1233a 5508628i bk11: 1243a 5507832i bk12: 1249a 5511613i bk13: 1229a 5512763i bk14: 1226a 5511243i bk15: 1216a 5513285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743120
Row_Buffer_Locality_read = 0.754957
Row_Buffer_Locality_write = 0.388807
Bank_Level_Parallism = 2.609517
Bank_Level_Parallism_Col = 2.299103
Bank_Level_Parallism_Ready = 1.604594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016620 
total_CMD = 5544934 
util_bw = 92156 
Wasted_Col = 85585 
Wasted_Row = 43672 
Idle = 5323521 

BW Util Bottlenecks: 
RCDc_limit = 83165 
RCDWRc_limit = 2841 
WTRc_limit = 16487 
RTWc_limit = 18305 
CCDLc_limit = 12594 
rwq = 0 
CCDLc_limit_alone = 10584 
WTRc_limit_alone = 15421 
RTWc_limit_alone = 17361 

Commands details: 
total_CMD = 5544934 
n_nop = 5511494 
Read = 20323 
Write = 0 
L2_Alloc = 0 
L2_WB = 2716 
n_act = 5405 
n_pre = 5389 
n_ref = 7161639439123166001 
n_req = 21002 
total_req = 23039 

Dual Bus Interface Util: 
issued_total_row = 10794 
issued_total_col = 23039 
Row_Bus_Util =  0.001947 
CoL_Bus_Util = 0.004155 
Either_Row_CoL_Bus_Util = 0.006031 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.011752 
queue_avg = 0.205562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.205562
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5544934 n_nop=5511157 n_act=5520 n_pre=5504 n_ref_event=7161639439123166001 n_req=21058 n_rd=20367 n_rd_L2_A=0 n_write=0 n_wr_bk=2764 bw_util=0.01669
n_activity=280878 dram_eff=0.3294
bk0: 1283a 5512270i bk1: 1280a 5511108i bk2: 1268a 5512574i bk3: 1275a 5511868i bk4: 1329a 5510421i bk5: 1320a 5510473i bk6: 1314a 5509995i bk7: 1334a 5509066i bk8: 1269a 5510521i bk9: 1270a 5510626i bk10: 1268a 5507868i bk11: 1223a 5510106i bk12: 1263a 5510457i bk13: 1248a 5511430i bk14: 1212a 5512627i bk15: 1211a 5513759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738342
Row_Buffer_Locality_read = 0.750086
Row_Buffer_Locality_write = 0.392185
Bank_Level_Parallism = 2.615124
Bank_Level_Parallism_Col = 2.299103
Bank_Level_Parallism_Ready = 1.565706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016686 
total_CMD = 5544934 
util_bw = 92524 
Wasted_Col = 87511 
Wasted_Row = 42890 
Idle = 5322009 

BW Util Bottlenecks: 
RCDc_limit = 85295 
RCDWRc_limit = 2837 
WTRc_limit = 16619 
RTWc_limit = 16799 
CCDLc_limit = 12615 
rwq = 0 
CCDLc_limit_alone = 10609 
WTRc_limit_alone = 15451 
RTWc_limit_alone = 15961 

Commands details: 
total_CMD = 5544934 
n_nop = 5511157 
Read = 20367 
Write = 0 
L2_Alloc = 0 
L2_WB = 2764 
n_act = 5520 
n_pre = 5504 
n_ref = 7161639439123166001 
n_req = 21058 
total_req = 23131 

Dual Bus Interface Util: 
issued_total_row = 11024 
issued_total_col = 23131 
Row_Bus_Util =  0.001988 
CoL_Bus_Util = 0.004172 
Either_Row_CoL_Bus_Util = 0.006092 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.011191 
queue_avg = 0.194975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.194975

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15623, Miss = 10252, Miss_rate = 0.656, Pending_hits = 595, Reservation_fails = 141
L2_cache_bank[1]: Access = 15056, Miss = 10240, Miss_rate = 0.680, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 15072, Miss = 10208, Miss_rate = 0.677, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 15079, Miss = 10245, Miss_rate = 0.679, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[4]: Access = 14950, Miss = 10237, Miss_rate = 0.685, Pending_hits = 127, Reservation_fails = 56
L2_cache_bank[5]: Access = 15189, Miss = 10237, Miss_rate = 0.674, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[6]: Access = 14980, Miss = 10164, Miss_rate = 0.679, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[7]: Access = 14938, Miss = 10187, Miss_rate = 0.682, Pending_hits = 123, Reservation_fails = 37
L2_cache_bank[8]: Access = 15600, Miss = 10192, Miss_rate = 0.653, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[9]: Access = 15059, Miss = 10180, Miss_rate = 0.676, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[10]: Access = 14927, Miss = 10200, Miss_rate = 0.683, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 15126, Miss = 10245, Miss_rate = 0.677, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[12]: Access = 14895, Miss = 10158, Miss_rate = 0.682, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[13]: Access = 14925, Miss = 10195, Miss_rate = 0.683, Pending_hits = 123, Reservation_fails = 47
L2_cache_bank[14]: Access = 15027, Miss = 10217, Miss_rate = 0.680, Pending_hits = 128, Reservation_fails = 191
L2_cache_bank[15]: Access = 15081, Miss = 10234, Miss_rate = 0.679, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[16]: Access = 15692, Miss = 10257, Miss_rate = 0.654, Pending_hits = 613, Reservation_fails = 0
L2_cache_bank[17]: Access = 15151, Miss = 10202, Miss_rate = 0.673, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[18]: Access = 15036, Miss = 10184, Miss_rate = 0.677, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[19]: Access = 14950, Miss = 10204, Miss_rate = 0.683, Pending_hits = 115, Reservation_fails = 45
L2_cache_bank[20]: Access = 15043, Miss = 10201, Miss_rate = 0.678, Pending_hits = 160, Reservation_fails = 205
L2_cache_bank[21]: Access = 14956, Miss = 10170, Miss_rate = 0.680, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[22]: Access = 15188, Miss = 10230, Miss_rate = 0.674, Pending_hits = 144, Reservation_fails = 172
L2_cache_bank[23]: Access = 15124, Miss = 10185, Miss_rate = 0.673, Pending_hits = 142, Reservation_fails = 130
L2_total_cache_accesses = 362667
L2_total_cache_misses = 245024
L2_total_cache_miss_rate = 0.6756
L2_total_cache_pending_hits = 4536
L2_total_cache_reservation_fails = 1024
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56725
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 69268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 175059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4536
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 537
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 305588
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1024
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=362667
icnt_total_pkts_simt_to_mem=362667
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 362667
Req_Network_cycles = 2162216
Req_Network_injected_packets_per_cycle =       0.1677 
Req_Network_conflicts_per_cycle =       0.0276
Req_Network_conflicts_per_cycle_util =       0.5398
Req_Bank_Level_Parallism =       3.2812
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0709
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0071

Reply_Network_injected_packets_num = 362667
Reply_Network_cycles = 2162216
Reply_Network_injected_packets_per_cycle =        0.1677
Reply_Network_conflicts_per_cycle =        0.2412
Reply_Network_conflicts_per_cycle_util =       4.7086
Reply_Bank_Level_Parallism =       3.2748
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0477
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0056
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 42 sec (3162 sec)
gpgpu_simulation_rate = 4388 (inst/sec)
gpgpu_simulation_rate = 683 (cycle/sec)
gpgpu_silicon_slowdown = 1998535x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 3159737.0420 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 40.641403]
Verifying...
	runtime [serial] = 5.903000 ms.
Total element = 456626, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 1 || elements whose %1 < err <= %5 = 1 || elements whose %5 < err <= %10 = 11 || elements whose %10 < err = 994 || total err Element = 1007
	[max error  0.999966, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
