// Seed: 3214015098
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri  id_1
);
  assign id_3 = id_3;
  wire id_4, id_5;
  always $display(id_3, id_1, id_3);
  wire id_6;
  if (id_3) wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7
  );
endmodule
module module_2 (
    input  wire id_0,
    input  wand id_1,
    output wand id_2,
    input  tri1 id_3,
    input  tri0 id_4,
    output tri0 id_5,
    output wand id_6,
    input  tri0 id_7,
    input  tri  id_8
);
  assign id_6 = id_7;
  assign module_3.id_5 = 0;
  id_10 :
  assert property (@(*) 1'b0) $display;
  id_11(
      .id_0(-1)
  ); id_12(
      -1'b0
  );
endmodule
module module_3 (
    input wor id_0,
    output wor id_1,
    output tri1 id_2,
    output wire id_3,
    output wor id_4,
    input wor id_5,
    input supply1 id_6,
    input wor id_7,
    output tri id_8,
    input tri1 id_9,
    input wand id_10,
    input uwire id_11,
    input tri1 id_12,
    input wor id_13,
    output tri0 id_14
);
  module_2 modCall_1 (
      id_0,
      id_11,
      id_4,
      id_13,
      id_9,
      id_4,
      id_2,
      id_5,
      id_11
  );
endmodule
