 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : registeredTree
Version: U-2022.12-SP7
Date   : Sun Dec 24 19:12:00 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: AB/out_reg[63]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AB/out_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredTree     70000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[63]/CLK (DFFX1)               0.00       0.00 r
  AB/out_reg[63]/QN (DFFX1)                0.22       0.22 r
  AB/U79/ZN (INVX0)                        0.07       0.29 f
  AB/U78/Q (AO22X1)                        0.15       0.44 f
  AB/out_reg[63]/D (DFFX1)                 0.04       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[63]/CLK (DFFX1)               0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: AB/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AB/out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredTree     70000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[31]/CLK (DFFX1)               0.00       0.00 r
  AB/out_reg[31]/QN (DFFX1)                0.22       0.22 r
  AB/U5/ZN (INVX0)                         0.08       0.29 f
  AB/U4/Q (AO22X1)                         0.16       0.45 f
  AB/out_reg[31]/D (DFFX1)                 0.04       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[31]/CLK (DFFX1)               0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: finalOutput/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: finalOutput/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredTree     70000                 saed90nm_typ_ht
  genericRegister_N65
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  finalOutput/out_reg[7]/CLK (DFFX1)       0.00       0.00 r
  finalOutput/out_reg[7]/Q (DFFX1)         0.29       0.29 f
  finalOutput/U69/Q (AO22X1)               0.48       0.77 f
  finalOutput/out_reg[7]/D (DFFX1)         0.04       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  finalOutput/out_reg[7]/CLK (DFFX1)       0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: finalOutput/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: finalOutput/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredTree     70000                 saed90nm_typ_ht
  genericRegister_N65
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  finalOutput/out_reg[6]/CLK (DFFX1)       0.00       0.00 r
  finalOutput/out_reg[6]/Q (DFFX1)         0.29       0.29 f
  finalOutput/U70/Q (AO22X1)               0.48       0.77 f
  finalOutput/out_reg[6]/D (DFFX1)         0.04       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  finalOutput/out_reg[6]/CLK (DFFX1)       0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: finalOutput/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: finalOutput/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredTree     70000                 saed90nm_typ_ht
  genericRegister_N65
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  finalOutput/out_reg[5]/CLK (DFFX1)       0.00       0.00 r
  finalOutput/out_reg[5]/Q (DFFX1)         0.29       0.29 f
  finalOutput/U6/Q (AO22X1)                0.48       0.77 f
  finalOutput/out_reg[5]/D (DFFX1)         0.04       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  finalOutput/out_reg[5]/CLK (DFFX1)       0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: finalOutput/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: finalOutput/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredTree     70000                 saed90nm_typ_ht
  genericRegister_N65
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  finalOutput/out_reg[4]/CLK (DFFX1)       0.00       0.00 r
  finalOutput/out_reg[4]/Q (DFFX1)         0.29       0.29 f
  finalOutput/U7/Q (AO22X1)                0.48       0.77 f
  finalOutput/out_reg[4]/D (DFFX1)         0.04       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  finalOutput/out_reg[4]/CLK (DFFX1)       0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: finalOutput/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: finalOutput/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredTree     70000                 saed90nm_typ_ht
  genericRegister_N65
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  finalOutput/out_reg[3]/CLK (DFFX1)       0.00       0.00 r
  finalOutput/out_reg[3]/Q (DFFX1)         0.29       0.29 f
  finalOutput/U8/Q (AO22X1)                0.48       0.77 f
  finalOutput/out_reg[3]/D (DFFX1)         0.04       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  finalOutput/out_reg[3]/CLK (DFFX1)       0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: finalOutput/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: finalOutput/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredTree     70000                 saed90nm_typ_ht
  genericRegister_N65
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  finalOutput/out_reg[2]/CLK (DFFX1)       0.00       0.00 r
  finalOutput/out_reg[2]/Q (DFFX1)         0.29       0.29 f
  finalOutput/U18/Q (AO22X1)               0.48       0.77 f
  finalOutput/out_reg[2]/D (DFFX1)         0.04       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  finalOutput/out_reg[2]/CLK (DFFX1)       0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: finalOutput/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: finalOutput/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredTree     70000                 saed90nm_typ_ht
  genericRegister_N65
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  finalOutput/out_reg[1]/CLK (DFFX1)       0.00       0.00 r
  finalOutput/out_reg[1]/Q (DFFX1)         0.29       0.29 f
  finalOutput/U29/Q (AO22X1)               0.48       0.77 f
  finalOutput/out_reg[1]/D (DFFX1)         0.04       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  finalOutput/out_reg[1]/CLK (DFFX1)       0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: finalOutput/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: finalOutput/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredTree     70000                 saed90nm_typ_ht
  genericRegister_N65
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  finalOutput/out_reg[0]/CLK (DFFX1)       0.00       0.00 r
  finalOutput/out_reg[0]/Q (DFFX1)         0.29       0.29 f
  finalOutput/U40/Q (AO22X1)               0.48       0.77 f
  finalOutput/out_reg[0]/D (DFFX1)         0.04       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  finalOutput/out_reg[0]/CLK (DFFX1)       0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.83


1
