0.7
2020.2
Nov 18 2020
09:47:47
D:/FPGA_RISC/20240618_UVM_ALU/20240618_UVM_ALU.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/FPGA_RISC/20240618_UVM_ALU/20240618_UVM_ALU.srcs/sim_1/new/tb_alu.sv,1718697208,systemVerilog,,,,tb_alu,,uvm,,,,,,
D:/FPGA_RISC/20240618_UVM_ALU/20240618_UVM_ALU.srcs/sources_1/new/ALU.sv,1718696922,systemVerilog,,D:/FPGA_RISC/20240618_UVM_ALU/20240618_UVM_ALU.srcs/sim_1/new/tb_alu.sv,,ALU,,uvm,,,,,,
