// MPRACE2 Bridge VHDL Map Header File
#ifndef MPR2BRIDGE_VHDL_MAP
#define MPR2BRIDGE_VHDL_MAP
// This is a generated file, do not edit!
// Design identification
#define VAL_FPGA_VERSION 73755
// Registers layout, register numbers denote 32 bit entities!
// minimal registers
#define C_NUM_OF_ADDRESSES 32
#define C_NUM_OF_INTERRUPTS 16
#define REG_FPGA_VERSION 0
#define REG_INT_STATUS 8
#define REG_INT_ENABLE 16
#define REG_GEN_ERROR 24
#define REG_GEN_STATUS 32
#define REG_GEN_CONTROL 40
// upstream DMA
#define REG_DMA_US_PAH 44
#define REG_DMA_US_PAL 48
#define REG_DMA_US_HAH 52
#define REG_DMA_US_HAL 56
#define REG_DMA_US_BDAH 60
#define REG_DMA_US_BDAL 64
#define REG_DMA_US_LENG 68
#define REG_DMA_US_CTRL 72
#define REG_DMA_US_STA 76
// downstream DMA
#define REG_DMA_DS_PAH 80
#define REG_DMA_DS_PAL 84
#define REG_DMA_DS_HAH 88
#define REG_DMA_DS_HAL 92
#define REG_DMA_DS_BDAH 96
#define REG_DMA_DS_BDAL 100
#define REG_DMA_DS_LENG 104
#define REG_DMA_DS_CTRL 108
#define REG_DMA_DS_STA 112
// MRd Control Register
#define REG_MRD_CTRL 116
// Tx Control Register
#define REG_TX_CTRL 120
// ICAP Access Register
#define REG_ICAP_CTRL 124
// Bars, ranges and offsets
// // Bridge Registers BAR
#define C_BREG_BAR 0
// // Bridge RAM BAR
#define C_BRAM_BAR 1
// // MAIN Registers BAR
#define C_MREG_BAR 2
// // MAIN FPGA RAM BAR
#define C_MRAM_BAR 3
//IRQ register bits
#define IRQ_UPSTREAM_BIT 0
#define IRQ_DOWNSTREAM_BIT 1
//DMA control register bits
#define DMA_CTRL_BAR_TOP 18
#define DMA_CTRL_BAR_BOT 16
#define DMA_VALID_BIT 25
#define DMA_LAST_BIT 24
#define DMA_UPA_BIT 20
#define DMA_AINC_BIT 15
#define DMA_END_BIT 8
#define DMA_RST_VAL 10
//DMA status register bits
#define DMA_NALIGN_BIT 7
#define DMA_TIMEOUT_BIT 4
#define DMA_BUSY_BIT 1
#define DMA_DONE_BIT 0
//ICAP status bits in GSR
#define ICAP_BUSY_BIT 4
#endif //MPR2BRIDGE_VHDL_MAP
