git clone --depth 1 --no-tags https://github.com/Yidien/aes128-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154449543
git clone --depth 1 --no-tags https://github.com/ynskog/bv5k_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152956667
git clone --depth 1 --no-tags https://github.com/nqHITSZ/Graduation_Rectify.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156375886
git clone --depth 1 --no-tags https://github.com/totonunez/FPGAVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157031902
git clone --depth 1 --no-tags https://github.com/AntonioRodCas/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156635401
git clone --depth 1 --no-tags https://github.com/BA3CE/OAI_All_In_One_for_BA3CE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156326964
git clone --depth 1 --no-tags https://github.com/Fysek/Elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156400580
git clone --depth 1 --no-tags https://github.com/nlpark/simon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157277485
git clone --depth 1 --no-tags https://github.com/tba109/de0_pulse_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157400636
git clone --depth 1 --no-tags https://github.com/tai/fpga2i-max-chargen-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155033238
git clone --depth 1 --no-tags https://github.com/michoemad/Digital-Piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154221288
git clone --depth 1 --no-tags https://github.com/profchi/RAM-BIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152919393
git clone --depth 1 --no-tags https://github.com/grahamsider/photonic-harp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157253481
git clone --depth 1 --no-tags https://github.com/gsoosk/DecompressorCircuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155664310
git clone --depth 1 --no-tags https://github.com/hiyouga/digiC-experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157436936
git clone --depth 1 --no-tags https://github.com/shinyblink/ledstream.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157588658
git clone --depth 1 --no-tags https://github.com/AntonioRodCas/P2_MRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153378251
git clone --depth 1 --no-tags https://github.com/riusupov/rebecca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153146093
git clone --depth 1 --no-tags https://github.com/AbdulRahmanAlHamali/vnlp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154553572
git clone --depth 1 --no-tags https://github.com/S3rg7o/dma_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153147290
git clone --depth 1 --no-tags https://github.com/lincw6666/Introduction_to_HW-SW_Codesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152938078
git clone --depth 1 --no-tags https://github.com/DefUs3r/GCD-in-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155604622
git clone --depth 1 --no-tags https://github.com/DefUs3r/Adder-in-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155604266
git clone --depth 1 --no-tags https://github.com/funannoka/256-POINT-FFT-DIT-SoC-DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156461502
git clone --depth 1 --no-tags https://github.com/erdemuysalx/fpga_applications.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156415315
git clone --depth 1 --no-tags https://github.com/CathyLuo/vlsi-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157608247
git clone --depth 1 --no-tags https://github.com/hmmo-O/simulation-of-radix-2-fast-fourier-transform-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155308229
git clone --depth 1 --no-tags https://github.com/roo16kie/FPGA_RGB_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153806190
git clone --depth 1 --no-tags https://github.com/BaoAdrian/32bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155001754
git clone --depth 1 --no-tags https://github.com/wd5gnr/bootcamp6-uartrx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155115723
git clone --depth 1 --no-tags https://github.com/LBL-BIDS/common-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154774100
git clone --depth 1 --no-tags https://github.com/Digilent/Nexys-A7-50T-Keyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155786428
git clone --depth 1 --no-tags https://github.com/VivadoProjectLab/thinpad_project_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153289695
git clone --depth 1 --no-tags https://github.com/Brook1711/VerilogHDL_demos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156704621
git clone --depth 1 --no-tags https://github.com/BelleL/6.111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152806104
git clone --depth 1 --no-tags https://github.com/aragorn2101/Digilent_Arty_A7-35_LiteX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152734320
git clone --depth 1 --no-tags https://github.com/Rajath-S/registers_simulation_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153340708
git clone --depth 1 --no-tags https://github.com/LCTY/CVSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153571042
git clone --depth 1 --no-tags https://github.com/Hashah1/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153204671
git clone --depth 1 --no-tags https://github.com/interoberlin/sentient-light-fpga-firmware-led-actor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155085421
git clone --depth 1 --no-tags https://github.com/mushrifshahreyar/LD_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155063955
git clone --depth 1 --no-tags https://github.com/vivienyuwenchen/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156302684
git clone --depth 1 --no-tags https://github.com/TheozZeng/241finalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156242218
git clone --depth 1 --no-tags https://github.com/Louis-He/241finalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156241705
git clone --depth 1 --no-tags https://github.com/vaioboy/simple_image_process.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155832138
git clone --depth 1 --no-tags https://github.com/kamaboko123/fpga-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155397509
git clone --depth 1 --no-tags https://github.com/Hrfisher-97/CSE-EE-371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155484578
git clone --depth 1 --no-tags https://github.com/yasser26/Proyecto2_IE0523_II-2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156609923
git clone --depth 1 --no-tags https://github.com/LJungHyun/Digital-Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154021807
git clone --depth 1 --no-tags https://github.com/magicwyzh/MoPU_Power_Analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155338185
git clone --depth 1 --no-tags https://github.com/Nick-Chapman/mojo-bf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154968509
git clone --depth 1 --no-tags https://github.com/apducimo/EC700K02018_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155649793
git clone --depth 1 --no-tags https://github.com/wnstner92/PNULOGICDESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154664848
git clone --depth 1 --no-tags https://github.com/tristanseifert/lichtenstein_spi_mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154913782
git clone --depth 1 --no-tags https://github.com/Digilent/Cmod-S7-25-Pmod-I2S2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154738743
git clone --depth 1 --no-tags https://github.com/Digilent/Cora-Z7-07S-Pmod-I2S2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154738746
git clone --depth 1 --no-tags https://github.com/pikamonvvs/ManycoreFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156561495
git clone --depth 1 --no-tags https://github.com/Crazy-wishes/FPGA-sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156709261
git clone --depth 1 --no-tags https://github.com/HugoARA/utzvisor-cfi_dfi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156704178
git clone --depth 1 --no-tags https://github.com/bhg39/singlecycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157031254
git clone --depth 1 --no-tags https://github.com/IamMaxim/OurCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156855781
git clone --depth 1 --no-tags https://github.com/Swjzhao/ECE241FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157006392
git clone --depth 1 --no-tags https://github.com/wumk/bq79606_uart_and_CRC16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157552142
git clone --depth 1 --no-tags https://github.com/xenaines/verlilog-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157541510
git clone --depth 1 --no-tags https://github.com/Developer-Squad/Direct-Mapped-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157424577
git clone --depth 1 --no-tags https://github.com/DinuDiana/PS2-keyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154707588
git clone --depth 1 --no-tags https://github.com/vertreko/kv_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154549876
git clone --depth 1 --no-tags https://github.com/andriyantohalim/FPGA_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152712569
git clone --depth 1 --no-tags https://github.com/bhargav253/risky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152820532
git clone --depth 1 --no-tags https://github.com/artvvb/SudokuHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154903411
git clone --depth 1 --no-tags https://github.com/Digilent/Arty-S7-50-Pmod-I2S2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154738737
git clone --depth 1 --no-tags https://github.com/nkkk98/CPU-application2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153146148
git clone --depth 1 --no-tags https://github.com/Malikeh97/computer-architecture-lab-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153260543
git clone --depth 1 --no-tags https://github.com/codexhound/ECE585FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153690221
git clone --depth 1 --no-tags https://github.com/ITBA-E3-2018/fpga-vga-stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155077290
git clone --depth 1 --no-tags https://github.com/esolera/Verificacion_proyecto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154992767
git clone --depth 1 --no-tags https://github.com/irwin-cayo/virtual_parking_lot_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155126664
git clone --depth 1 --no-tags https://github.com/peter-markos/Temalab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153414067
git clone --depth 1 --no-tags https://github.com/Fathaah/Lift.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153325103
git clone --depth 1 --no-tags https://github.com/marlongd/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153358268
git clone --depth 1 --no-tags https://github.com/anusha-potnuru/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157075137
git clone --depth 1 --no-tags https://github.com/ppfenninger/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157101210
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_VC707_SGMII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157174468
git clone --depth 1 --no-tags https://github.com/bkchan96/ECE4305FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156654720
git clone --depth 1 --no-tags https://github.com/driivehard/TernarySystemBS_18_06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157487620
git clone --depth 1 --no-tags https://github.com/DCLab2018team03/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157493195
git clone --depth 1 --no-tags https://github.com/sizzaak/EE371_lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155767373
git clone --depth 1 --no-tags https://github.com/JoyceeeGy/VGA-Minions-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155796729
git clone --depth 1 --no-tags https://github.com/mitche61/ECE-287-Brick-Buster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155626753
git clone --depth 1 --no-tags https://github.com/terrymikekr/iot_home_work2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155842085
git clone --depth 1 --no-tags https://github.com/ShylajaKR/CacheCompressionYACC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155099532
git clone --depth 1 --no-tags https://github.com/JordanRuetz/HighNoon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155321634
git clone --depth 1 --no-tags https://github.com/JeremieMelo/High-Speed-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155260460
git clone --depth 1 --no-tags https://github.com/cpu2018-1/fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154311532
git clone --depth 1 --no-tags https://github.com/Sirawit7205/worldTimeClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157602578
git clone --depth 1 --no-tags https://github.com/maming1995/ECE585_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156302716
git clone --depth 1 --no-tags https://github.com/Joecool48/ece-385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156136534
git clone --depth 1 --no-tags https://github.com/Matoro17/PBL-SD-2018.2-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154149607
git clone --depth 1 --no-tags https://github.com/jenn-le/floating-point-add-sub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154559458
