// Seed: 2970012837
`define pp_1 0
module module_0 (
    output id_1,
    input  id_2,
    input  id_3,
    output id_4
);
  logic id_5;
  always @(1 or id_3) begin
    id_2 <= 1;
  end
  assign id_4 = 1;
  logic id_6;
endmodule
`timescale 1ps / 1ps
module module_1 ();
  logic   id_1;
  integer id_2;
endmodule
