Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Sat Jan 25 18:55:40 2025
| Host         : openeda running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    31          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clock_divider/clk_1hz_r_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clock_divider/clk_500hz_r_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: stopwatch_counters/min_unit_counter/cout_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: stopwatch_counters/sec_deca_counter/cout_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: stopwatch_counters/sec_unit_counter/cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.477        0.000                      0                   18        0.376        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.477        0.000                      0                   18        0.376        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.477ns  (required time - arrival time)
  Source:                 clock_divider/cnter_500hz_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.704ns (19.975%)  route 2.820ns (80.025%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 f  clock_divider/cnter_500hz_r_reg[0]/Q
                         net (fo=3, routed)           1.612     7.219    clock_divider/cnter_500hz_r[0]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.343 r  clock_divider/cnter_500hz_r[16]_i_3/O
                         net (fo=17, routed)          1.208     8.552    clock_divider/cnter_500hz_r[16]_i_3_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I1_O)        0.124     8.676 r  clock_divider/cnter_500hz_r[15]_i_1/O
                         net (fo=1, routed)           0.000     8.676    clock_divider/cnter_500hz_r_0[15]
    SLICE_X60Y18         FDCE                                         r  clock_divider/cnter_500hz_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.508    14.849    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y18         FDCE                                         r  clock_divider/cnter_500hz_r_reg[15]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.079    15.153    clock_divider/cnter_500hz_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  6.477    

Slack (MET) :             6.605ns  (required time - arrival time)
  Source:                 clock_divider/cnter_500hz_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.710%)  route 2.695ns (79.290%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 f  clock_divider/cnter_500hz_r_reg[0]/Q
                         net (fo=3, routed)           1.612     7.219    clock_divider/cnter_500hz_r[0]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.343 r  clock_divider/cnter_500hz_r[16]_i_3/O
                         net (fo=17, routed)          1.083     8.427    clock_divider/cnter_500hz_r[16]_i_3_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I1_O)        0.124     8.551 r  clock_divider/cnter_500hz_r[8]_i_1/O
                         net (fo=1, routed)           0.000     8.551    clock_divider/cnter_500hz_r_0[8]
    SLICE_X60Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.511    14.852    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[8]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X60Y16         FDCE (Setup_fdce_C_D)        0.079    15.156    clock_divider/cnter_500hz_r_reg[8]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  6.605    

Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 clock_divider/cnter_500hz_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.704ns (20.857%)  route 2.671ns (79.143%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 f  clock_divider/cnter_500hz_r_reg[0]/Q
                         net (fo=3, routed)           1.612     7.219    clock_divider/cnter_500hz_r[0]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.343 r  clock_divider/cnter_500hz_r[16]_i_3/O
                         net (fo=17, routed)          1.059     8.403    clock_divider/cnter_500hz_r[16]_i_3_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I1_O)        0.124     8.527 r  clock_divider/cnter_500hz_r[13]_i_1/O
                         net (fo=1, routed)           0.000     8.527    clock_divider/cnter_500hz_r_0[13]
    SLICE_X60Y18         FDCE                                         r  clock_divider/cnter_500hz_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.508    14.849    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y18         FDCE                                         r  clock_divider/cnter_500hz_r_reg[13]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.077    15.151    clock_divider/cnter_500hz_r_reg[13]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 clock_divider/cnter_500hz_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.704ns (20.869%)  route 2.669ns (79.131%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 f  clock_divider/cnter_500hz_r_reg[0]/Q
                         net (fo=3, routed)           1.612     7.219    clock_divider/cnter_500hz_r[0]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.343 r  clock_divider/cnter_500hz_r[16]_i_3/O
                         net (fo=17, routed)          1.057     8.401    clock_divider/cnter_500hz_r[16]_i_3_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I1_O)        0.124     8.525 r  clock_divider/cnter_500hz_r[14]_i_1/O
                         net (fo=1, routed)           0.000     8.525    clock_divider/cnter_500hz_r_0[14]
    SLICE_X60Y18         FDCE                                         r  clock_divider/cnter_500hz_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.508    14.849    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y18         FDCE                                         r  clock_divider/cnter_500hz_r_reg[14]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.081    15.155    clock_divider/cnter_500hz_r_reg[14]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  6.630    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 clock_divider/cnter_500hz_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.704ns (20.919%)  route 2.661ns (79.081%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 f  clock_divider/cnter_500hz_r_reg[0]/Q
                         net (fo=3, routed)           1.612     7.219    clock_divider/cnter_500hz_r[0]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.343 r  clock_divider/cnter_500hz_r[16]_i_3/O
                         net (fo=17, routed)          1.049     8.393    clock_divider/cnter_500hz_r[16]_i_3_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.517 r  clock_divider/cnter_500hz_r[9]_i_1/O
                         net (fo=1, routed)           0.000     8.517    clock_divider/cnter_500hz_r_0[9]
    SLICE_X60Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510    14.851    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[9]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X60Y17         FDCE (Setup_fdce_C_D)        0.079    15.155    clock_divider/cnter_500hz_r_reg[9]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 clock_divider/cnter_500hz_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.704ns (21.355%)  route 2.593ns (78.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 f  clock_divider/cnter_500hz_r_reg[0]/Q
                         net (fo=3, routed)           1.612     7.219    clock_divider/cnter_500hz_r[0]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.343 r  clock_divider/cnter_500hz_r[16]_i_3/O
                         net (fo=17, routed)          0.981     8.324    clock_divider/cnter_500hz_r[16]_i_3_n_0
    SLICE_X62Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.448 r  clock_divider/cnter_500hz_r[11]_i_1/O
                         net (fo=1, routed)           0.000     8.448    clock_divider/cnter_500hz_r_0[11]
    SLICE_X62Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.511    14.852    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[11]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.029    15.120    clock_divider/cnter_500hz_r_reg[11]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 clock_divider/cnter_500hz_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 2.021ns (64.741%)  route 1.101ns (35.259%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y15         FDCE                                         r  clock_divider/cnter_500hz_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     5.669 r  clock_divider/cnter_500hz_r_reg[1]/Q
                         net (fo=2, routed)           0.445     6.115    clock_divider/cnter_500hz_r[1]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.771 r  clock_divider/cnter_500hz_r0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.771    clock_divider/cnter_500hz_r0_carry_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  clock_divider/cnter_500hz_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.885    clock_divider/cnter_500hz_r0_carry__0_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  clock_divider/cnter_500hz_r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.999    clock_divider/cnter_500hz_r0_carry__1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.312 r  clock_divider/cnter_500hz_r0_carry__2/O[3]
                         net (fo=1, routed)           0.655     7.967    clock_divider/data0[16]
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.306     8.273 r  clock_divider/cnter_500hz_r[16]_i_1/O
                         net (fo=1, routed)           0.000     8.273    clock_divider/cnter_500hz_r_0[16]
    SLICE_X62Y18         FDCE                                         r  clock_divider/cnter_500hz_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.509    14.850    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y18         FDCE                                         r  clock_divider/cnter_500hz_r_reg[16]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y18         FDCE (Setup_fdce_C_D)        0.029    15.104    clock_divider/cnter_500hz_r_reg[16]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  6.831    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 clock_divider/cnter_500hz_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.704ns (22.381%)  route 2.441ns (77.619%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 f  clock_divider/cnter_500hz_r_reg[0]/Q
                         net (fo=3, routed)           1.612     7.219    clock_divider/cnter_500hz_r[0]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.343 r  clock_divider/cnter_500hz_r[16]_i_3/O
                         net (fo=17, routed)          0.829     8.173    clock_divider/cnter_500hz_r[16]_i_3_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I1_O)        0.124     8.297 r  clock_divider/cnter_500hz_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.297    clock_divider/cnter_500hz_r_0[2]
    SLICE_X60Y15         FDCE                                         r  clock_divider/cnter_500hz_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.512    14.853    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y15         FDCE                                         r  clock_divider/cnter_500hz_r_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X60Y15         FDCE (Setup_fdce_C_D)        0.079    15.157    clock_divider/cnter_500hz_r_reg[2]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 clock_divider/cnter_500hz_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/clk_500hz_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.704ns (22.516%)  route 2.423ns (77.484%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.629     5.150    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  clock_divider/cnter_500hz_r_reg[11]/Q
                         net (fo=2, routed)           0.868     6.474    clock_divider/cnter_500hz_r[11]
    SLICE_X60Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.598 r  clock_divider/cnter_500hz_r[16]_i_4/O
                         net (fo=17, routed)          1.555     8.153    clock_divider/cnter_500hz_r[16]_i_4_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.277 r  clock_divider/clk_500hz_r_i_1/O
                         net (fo=1, routed)           0.000     8.277    clock_divider/clk_500hz_r_i_1_n_0
    SLICE_X60Y15         FDCE                                         r  clock_divider/clk_500hz_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.512    14.853    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y15         FDCE                                         r  clock_divider/clk_500hz_r_reg/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X60Y15         FDCE (Setup_fdce_C_D)        0.077    15.155    clock_divider/clk_500hz_r_reg
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 clock_divider/cnter_500hz_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.704ns (22.588%)  route 2.413ns (77.412%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.629     5.150    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  clock_divider/cnter_500hz_r_reg[11]/Q
                         net (fo=2, routed)           0.868     6.474    clock_divider/cnter_500hz_r[11]
    SLICE_X60Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.598 r  clock_divider/cnter_500hz_r[16]_i_4/O
                         net (fo=17, routed)          1.545     8.143    clock_divider/cnter_500hz_r[16]_i_4_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.267 r  clock_divider/cnter_500hz_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.267    clock_divider/cnter_500hz_r_0[1]
    SLICE_X60Y15         FDCE                                         r  clock_divider/cnter_500hz_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.512    14.853    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y15         FDCE                                         r  clock_divider/cnter_500hz_r_reg[1]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X60Y15         FDCE (Setup_fdce_C_D)        0.081    15.159    clock_divider/cnter_500hz_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  6.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 clock_divider/cnter_500hz_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.254ns (49.756%)  route 0.256ns (50.244%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.164     1.636 f  clock_divider/cnter_500hz_r_reg[7]/Q
                         net (fo=2, routed)           0.119     1.755    clock_divider/cnter_500hz_r[7]
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.800 r  clock_divider/cnter_500hz_r[16]_i_5/O
                         net (fo=17, routed)          0.137     1.938    clock_divider/cnter_500hz_r[16]_i_5_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.983 r  clock_divider/cnter_500hz_r[9]_i_1/O
                         net (fo=1, routed)           0.000     1.983    clock_divider/cnter_500hz_r_0[9]
    SLICE_X60Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.856     1.983    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[9]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y17         FDCE (Hold_fdce_C_D)         0.121     1.606    clock_divider/cnter_500hz_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 clock_divider/cnter_500hz_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.254ns (48.794%)  route 0.267ns (51.206%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.471    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  clock_divider/cnter_500hz_r_reg[12]/Q
                         net (fo=2, routed)           0.119     1.754    clock_divider/cnter_500hz_r[12]
    SLICE_X60Y18         LUT4 (Prop_lut4_I0_O)        0.045     1.799 r  clock_divider/cnter_500hz_r[16]_i_4/O
                         net (fo=17, routed)          0.147     1.947    clock_divider/cnter_500hz_r[16]_i_4_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.992 r  clock_divider/cnter_500hz_r[15]_i_1/O
                         net (fo=1, routed)           0.000     1.992    clock_divider/cnter_500hz_r_0[15]
    SLICE_X60Y18         FDCE                                         r  clock_divider/cnter_500hz_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y18         FDCE                                         r  clock_divider/cnter_500hz_r_reg[15]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y18         FDCE (Hold_fdce_C_D)         0.121     1.605    clock_divider/cnter_500hz_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 clock_divider/cnter_500hz_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.251%)  route 0.262ns (50.749%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  clock_divider/cnter_500hz_r_reg[5]/Q
                         net (fo=2, routed)           0.125     1.761    clock_divider/cnter_500hz_r[5]
    SLICE_X60Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.806 r  clock_divider/cnter_500hz_r[16]_i_2/O
                         net (fo=17, routed)          0.137     1.943    clock_divider/cnter_500hz_r[16]_i_2_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.988 r  clock_divider/cnter_500hz_r[8]_i_1/O
                         net (fo=1, routed)           0.000     1.988    clock_divider/cnter_500hz_r_0[8]
    SLICE_X60Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.857     1.984    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[8]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y16         FDCE (Hold_fdce_C_D)         0.121     1.593    clock_divider/cnter_500hz_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 clock_divider/cnter_500hz_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.254ns (45.219%)  route 0.308ns (54.781%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  clock_divider/cnter_500hz_r_reg[5]/Q
                         net (fo=2, routed)           0.125     1.761    clock_divider/cnter_500hz_r[5]
    SLICE_X60Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.806 r  clock_divider/cnter_500hz_r[16]_i_2/O
                         net (fo=17, routed)          0.183     1.989    clock_divider/cnter_500hz_r[16]_i_2_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.045     2.034 r  clock_divider/cnter_500hz_r[12]_i_1/O
                         net (fo=1, routed)           0.000     2.034    clock_divider/cnter_500hz_r_0[12]
    SLICE_X60Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.856     1.983    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[12]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y17         FDCE (Hold_fdce_C_D)         0.121     1.606    clock_divider/cnter_500hz_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 clock_divider/cnter_500hz_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.254ns (45.657%)  route 0.302ns (54.343%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.471    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  clock_divider/cnter_500hz_r_reg[12]/Q
                         net (fo=2, routed)           0.119     1.754    clock_divider/cnter_500hz_r[12]
    SLICE_X60Y18         LUT4 (Prop_lut4_I0_O)        0.045     1.799 r  clock_divider/cnter_500hz_r[16]_i_4/O
                         net (fo=17, routed)          0.183     1.982    clock_divider/cnter_500hz_r[16]_i_4_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I2_O)        0.045     2.027 r  clock_divider/cnter_500hz_r[16]_i_1/O
                         net (fo=1, routed)           0.000     2.027    clock_divider/cnter_500hz_r_0[16]
    SLICE_X62Y18         FDCE                                         r  clock_divider/cnter_500hz_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.857     1.984    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y18         FDCE                                         r  clock_divider/cnter_500hz_r_reg[16]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X62Y18         FDCE (Hold_fdce_C_D)         0.091     1.597    clock_divider/cnter_500hz_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 clock_divider/cnter_500hz_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.254ns (42.367%)  route 0.346ns (57.633%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y15         FDCE                                         r  clock_divider/cnter_500hz_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.164     1.637 f  clock_divider/cnter_500hz_r_reg[1]/Q
                         net (fo=2, routed)           0.216     1.853    clock_divider/cnter_500hz_r[1]
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.898 r  clock_divider/cnter_500hz_r[16]_i_3/O
                         net (fo=17, routed)          0.130     2.028    clock_divider/cnter_500hz_r[16]_i_3_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I1_O)        0.045     2.073 r  clock_divider/cnter_500hz_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.073    clock_divider/cnter_500hz_r_0[3]
    SLICE_X62Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[3]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X62Y16         FDCE (Hold_fdce_C_D)         0.092     1.600    clock_divider/cnter_500hz_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 clock_divider/cnter_500hz_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.422ns (69.873%)  route 0.182ns (30.127%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.471    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  clock_divider/cnter_500hz_r_reg[9]/Q
                         net (fo=2, routed)           0.062     1.697    clock_divider/cnter_500hz_r[9]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.848 r  clock_divider/cnter_500hz_r0_carry__1/O[1]
                         net (fo=1, routed)           0.120     1.968    clock_divider/data0[10]
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.107     2.075 r  clock_divider/cnter_500hz_r[10]_i_1/O
                         net (fo=1, routed)           0.000     2.075    clock_divider/cnter_500hz_r_0[10]
    SLICE_X60Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.856     1.983    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[10]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDCE (Hold_fdce_C_D)         0.120     1.591    clock_divider/cnter_500hz_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 clock_divider/cnter_500hz_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.381ns (62.585%)  route 0.228ns (37.415%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y15         FDCE                                         r  clock_divider/cnter_500hz_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  clock_divider/cnter_500hz_r_reg[2]/Q
                         net (fo=2, routed)           0.062     1.699    clock_divider/cnter_500hz_r[2]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.809 r  clock_divider/cnter_500hz_r0_carry/O[1]
                         net (fo=1, routed)           0.166     1.975    clock_divider/data0[2]
    SLICE_X60Y15         LUT5 (Prop_lut5_I4_O)        0.107     2.082 r  clock_divider/cnter_500hz_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.082    clock_divider/cnter_500hz_r_0[2]
    SLICE_X60Y15         FDCE                                         r  clock_divider/cnter_500hz_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y15         FDCE                                         r  clock_divider/cnter_500hz_r_reg[2]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X60Y15         FDCE (Hold_fdce_C_D)         0.121     1.594    clock_divider/cnter_500hz_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 clock_divider/cnter_500hz_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.383ns (62.741%)  route 0.227ns (37.259%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  clock_divider/cnter_500hz_r_reg[7]/Q
                         net (fo=2, routed)           0.061     1.697    clock_divider/cnter_500hz_r[7]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  clock_divider/cnter_500hz_r0_carry__0/O[2]
                         net (fo=1, routed)           0.166     1.975    clock_divider/data0[7]
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.108     2.083 r  clock_divider/cnter_500hz_r[7]_i_1/O
                         net (fo=1, routed)           0.000     2.083    clock_divider/cnter_500hz_r_0[7]
    SLICE_X60Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.857     1.984    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[7]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y16         FDCE (Hold_fdce_C_D)         0.121     1.593    clock_divider/cnter_500hz_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 clock_divider/cnter_500hz_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/cnter_500hz_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.254ns (41.381%)  route 0.360ns (58.619%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.164     1.636 f  clock_divider/cnter_500hz_r_reg[7]/Q
                         net (fo=2, routed)           0.119     1.755    clock_divider/cnter_500hz_r[7]
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.800 r  clock_divider/cnter_500hz_r[16]_i_5/O
                         net (fo=17, routed)          0.241     2.041    clock_divider/cnter_500hz_r[16]_i_5_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.045     2.086 r  clock_divider/cnter_500hz_r[5]_i_1/O
                         net (fo=1, routed)           0.000     2.086    clock_divider/cnter_500hz_r_0[5]
    SLICE_X60Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.857     1.984    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[5]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y16         FDCE (Hold_fdce_C_D)         0.120     1.592    clock_divider/cnter_500hz_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.494    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   clock_divider/clk_500hz_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   clock_divider/cnter_500hz_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   clock_divider/cnter_500hz_r_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   clock_divider/cnter_500hz_r_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   clock_divider/cnter_500hz_r_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   clock_divider/cnter_500hz_r_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   clock_divider/cnter_500hz_r_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   clock_divider/cnter_500hz_r_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   clock_divider/cnter_500hz_r_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   clock_divider/clk_500hz_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   clock_divider/clk_500hz_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   clock_divider/cnter_500hz_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   clock_divider/cnter_500hz_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   clock_divider/cnter_500hz_r_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   clock_divider/cnter_500hz_r_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   clock_divider/cnter_500hz_r_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   clock_divider/cnter_500hz_r_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   clock_divider/cnter_500hz_r_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   clock_divider/cnter_500hz_r_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   clock_divider/clk_500hz_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   clock_divider/clk_500hz_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   clock_divider/cnter_500hz_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   clock_divider/cnter_500hz_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   clock_divider/cnter_500hz_r_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   clock_divider/cnter_500hz_r_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   clock_divider/cnter_500hz_r_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   clock_divider/cnter_500hz_r_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   clock_divider/cnter_500hz_r_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   clock_divider/cnter_500hz_r_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/FSM_sequential_an_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.500ns  (logic 4.978ns (52.394%)  route 4.523ns (47.606%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE                         0.000     0.000 r  display_driver/FSM_sequential_an_r_reg[2]/C
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  display_driver/FSM_sequential_an_r_reg[2]/Q
                         net (fo=15, routed)          1.176     1.595    display_driver/an_r[2]
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.299     1.894 r  display_driver/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     2.696    display_driver/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I0_O)        0.146     2.842 r  display_driver/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.687     3.529    display_driver/sel0[2]
    SLICE_X64Y16         LUT4 (Prop_lut4_I1_O)        0.354     3.883 r  display_driver/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.858     5.741    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     9.500 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.500    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counters/min_unit_counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.460ns  (logic 5.037ns (53.242%)  route 4.423ns (46.758%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE                         0.000     0.000 r  stopwatch_counters/min_unit_counter/count_reg[0]/C
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  stopwatch_counters/min_unit_counter/count_reg[0]/Q
                         net (fo=6, routed)           0.912     1.601    display_driver/seg_OBUF[6]_inst_i_2_2[0]
    SLICE_X64Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.725 r  display_driver/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.680     2.405    display_driver/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I0_O)        0.150     2.555 r  display_driver/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.025     3.580    display_driver/sel0[0]
    SLICE_X64Y16         LUT4 (Prop_lut4_I3_O)        0.350     3.930 r  display_driver/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.807     5.736    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.724     9.460 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.460    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counters/min_unit_counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.421ns  (logic 4.802ns (50.966%)  route 4.620ns (49.034%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE                         0.000     0.000 r  stopwatch_counters/min_unit_counter/count_reg[0]/C
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  stopwatch_counters/min_unit_counter/count_reg[0]/Q
                         net (fo=6, routed)           0.912     1.601    display_driver/seg_OBUF[6]_inst_i_2_2[0]
    SLICE_X64Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.725 r  display_driver/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.680     2.405    display_driver/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I0_O)        0.150     2.555 r  display_driver/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.025     3.580    display_driver/sel0[0]
    SLICE_X64Y16         LUT4 (Prop_lut4_I2_O)        0.328     3.908 r  display_driver/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.003     5.911    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.421 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.421    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/FSM_sequential_an_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.411ns  (logic 4.932ns (52.412%)  route 4.478ns (47.588%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE                         0.000     0.000 r  display_driver/FSM_sequential_an_r_reg[2]/C
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  display_driver/FSM_sequential_an_r_reg[2]/Q
                         net (fo=15, routed)          1.176     1.595    display_driver/an_r[2]
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.299     1.894 r  display_driver/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     2.696    display_driver/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I0_O)        0.146     2.842 r  display_driver/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.824     3.666    display_driver/sel0[2]
    SLICE_X64Y16         LUT4 (Prop_lut4_I1_O)        0.357     4.023 r  display_driver/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.676     5.699    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711     9.411 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.411    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/FSM_sequential_an_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.395ns  (logic 4.723ns (50.274%)  route 4.672ns (49.726%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE                         0.000     0.000 r  display_driver/FSM_sequential_an_r_reg[2]/C
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  display_driver/FSM_sequential_an_r_reg[2]/Q
                         net (fo=15, routed)          1.176     1.595    display_driver/an_r[2]
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.299     1.894 r  display_driver/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     2.696    display_driver/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I0_O)        0.146     2.842 r  display_driver/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838     3.680    display_driver/sel0[2]
    SLICE_X64Y16         LUT4 (Prop_lut4_I2_O)        0.328     4.008 r  display_driver/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.856     5.864    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.395 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.395    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/FSM_sequential_an_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.390ns  (logic 4.727ns (50.343%)  route 4.663ns (49.657%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE                         0.000     0.000 r  display_driver/FSM_sequential_an_r_reg[2]/C
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  display_driver/FSM_sequential_an_r_reg[2]/Q
                         net (fo=15, routed)          1.176     1.595    display_driver/an_r[2]
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.299     1.894 r  display_driver/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     2.696    display_driver/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I0_O)        0.146     2.842 r  display_driver/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.824     3.666    display_driver/sel0[2]
    SLICE_X64Y16         LUT4 (Prop_lut4_I3_O)        0.328     3.994 r  display_driver/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.861     5.855    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.390 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.390    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/FSM_sequential_an_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.249ns  (logic 4.721ns (51.043%)  route 4.528ns (48.957%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE                         0.000     0.000 r  display_driver/FSM_sequential_an_r_reg[2]/C
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  display_driver/FSM_sequential_an_r_reg[2]/Q
                         net (fo=15, routed)          1.176     1.595    display_driver/an_r[2]
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.299     1.894 r  display_driver/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     2.696    display_driver/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I0_O)        0.146     2.842 r  display_driver/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.687     3.529    display_driver/sel0[2]
    SLICE_X64Y16         LUT4 (Prop_lut4_I1_O)        0.328     3.857 r  display_driver/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.863     5.720    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.249 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.249    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/FSM_sequential_an_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 4.083ns (54.940%)  route 3.349ns (45.060%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE                         0.000     0.000 r  display_driver/FSM_sequential_an_r_reg[1]/C
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display_driver/FSM_sequential_an_r_reg[1]/Q
                         net (fo=14, routed)          1.038     1.494    display_driver/an_r[1]
    SLICE_X64Y15         LUT3 (Prop_lut3_I2_O)        0.124     1.618 r  display_driver/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.310     3.929    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     7.432 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.432    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/FSM_sequential_an_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.380ns  (logic 4.241ns (57.467%)  route 3.139ns (42.533%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE                         0.000     0.000 r  display_driver/FSM_sequential_an_r_reg[2]/C
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  display_driver/FSM_sequential_an_r_reg[2]/Q
                         net (fo=15, routed)          1.031     1.450    display_driver/an_r[2]
    SLICE_X64Y14         LUT3 (Prop_lut3_I2_O)        0.299     1.749 r  display_driver/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.108     3.857    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.380 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.380    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/FSM_sequential_an_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 4.079ns (56.690%)  route 3.116ns (43.310%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE                         0.000     0.000 r  display_driver/FSM_sequential_an_r_reg[1]/C
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  display_driver/FSM_sequential_an_r_reg[1]/Q
                         net (fo=14, routed)          1.028     1.484    display_driver/an_r[1]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.124     1.608 r  display_driver/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.088     3.696    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.195 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.195    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/FSM_sequential_an_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_driver/FSM_sequential_an_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.227ns (71.232%)  route 0.092ns (28.768%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE                         0.000     0.000 r  display_driver/FSM_sequential_an_r_reg[2]/C
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  display_driver/FSM_sequential_an_r_reg[2]/Q
                         net (fo=15, routed)          0.092     0.220    display_driver/an_r[2]
    SLICE_X62Y14         LUT2 (Prop_lut2_I0_O)        0.099     0.319 r  display_driver/FSM_sequential_an_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.319    display_driver/FSM_sequential_an_r[0]_i_1_n_0
    SLICE_X62Y14         FDCE                                         r  display_driver/FSM_sequential_an_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider/cnter_1hz_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_divider/cnter_1hz_r_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.209ns (60.188%)  route 0.138ns (39.812%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE                         0.000     0.000 r  clock_divider/cnter_1hz_r_reg[2]/C
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clock_divider/cnter_1hz_r_reg[2]/Q
                         net (fo=7, routed)           0.138     0.302    clock_divider/cnter_1hz_r[2]
    SLICE_X60Y13         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  clock_divider/cnter_1hz_r[4]_i_1/O
                         net (fo=1, routed)           0.000     0.347    clock_divider/cnter_1hz_r_1[4]
    SLICE_X60Y13         FDCE                                         r  clock_divider/cnter_1hz_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counters/sec_unit_counter/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counters/sec_unit_counter/cout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE                         0.000     0.000 r  stopwatch_counters/sec_unit_counter/count_reg[1]/C
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  stopwatch_counters/sec_unit_counter/count_reg[1]/Q
                         net (fo=5, routed)           0.179     0.320    stopwatch_counters/sec_unit_counter/Q[1]
    SLICE_X65Y15         LUT4 (Prop_lut4_I0_O)        0.042     0.362 r  stopwatch_counters/sec_unit_counter/cout_i_1/O
                         net (fo=1, routed)           0.000     0.362    stopwatch_counters/sec_unit_counter/cout_i_1_n_0
    SLICE_X65Y15         FDCE                                         r  stopwatch_counters/sec_unit_counter/cout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counters/sec_unit_counter/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counters/sec_unit_counter/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE                         0.000     0.000 r  stopwatch_counters/sec_unit_counter/count_reg[1]/C
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch_counters/sec_unit_counter/count_reg[1]/Q
                         net (fo=5, routed)           0.179     0.320    stopwatch_counters/sec_unit_counter/Q[1]
    SLICE_X65Y15         LUT4 (Prop_lut4_I2_O)        0.045     0.365 r  stopwatch_counters/sec_unit_counter/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    stopwatch_counters/sec_unit_counter/count[1]_i_1_n_0
    SLICE_X65Y15         FDCE                                         r  stopwatch_counters/sec_unit_counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counters/sec_unit_counter/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counters/sec_unit_counter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE                         0.000     0.000 r  stopwatch_counters/sec_unit_counter/count_reg[1]/C
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch_counters/sec_unit_counter/count_reg[1]/Q
                         net (fo=5, routed)           0.181     0.322    stopwatch_counters/sec_unit_counter/Q[1]
    SLICE_X65Y15         LUT4 (Prop_lut4_I2_O)        0.043     0.365 r  stopwatch_counters/sec_unit_counter/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    stopwatch_counters/sec_unit_counter/count[3]_i_1_n_0
    SLICE_X65Y15         FDCE                                         r  stopwatch_counters/sec_unit_counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counters/sec_unit_counter/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counters/sec_unit_counter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE                         0.000     0.000 r  stopwatch_counters/sec_unit_counter/count_reg[1]/C
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch_counters/sec_unit_counter/count_reg[1]/Q
                         net (fo=5, routed)           0.181     0.322    stopwatch_counters/sec_unit_counter/Q[1]
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.045     0.367 r  stopwatch_counters/sec_unit_counter/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.367    stopwatch_counters/sec_unit_counter/count[2]_i_1__1_n_0
    SLICE_X65Y15         FDCE                                         r  stopwatch_counters/sec_unit_counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider/cnter_1hz_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_divider/cnter_1hz_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE                         0.000     0.000 r  clock_divider/cnter_1hz_r_reg[0]/C
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  clock_divider/cnter_1hz_r_reg[0]/Q
                         net (fo=8, routed)           0.161     0.325    clock_divider/cnter_1hz_r[0]
    SLICE_X60Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.370 r  clock_divider/cnter_1hz_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    clock_divider/cnter_1hz_r_1[0]
    SLICE_X60Y14         FDCE                                         r  clock_divider/cnter_1hz_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/FSM_sequential_an_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_driver/FSM_sequential_an_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.189ns (49.756%)  route 0.191ns (50.244%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE                         0.000     0.000 r  display_driver/FSM_sequential_an_r_reg[0]/C
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display_driver/FSM_sequential_an_r_reg[0]/Q
                         net (fo=15, routed)          0.191     0.332    display_driver/an_r[0]
    SLICE_X62Y15         LUT3 (Prop_lut3_I1_O)        0.048     0.380 r  display_driver/FSM_sequential_an_r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    display_driver/FSM_sequential_an_r[1]_i_1_n_0
    SLICE_X62Y15         FDCE                                         r  display_driver/FSM_sequential_an_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider/cnter_1hz_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_divider/cnter_1hz_r_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE                         0.000     0.000 r  clock_divider/cnter_1hz_r_reg[5]/C
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clock_divider/cnter_1hz_r_reg[5]/Q
                         net (fo=3, routed)           0.175     0.339    clock_divider/cnter_1hz_r[5]
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.045     0.384 r  clock_divider/cnter_1hz_r[5]_i_1/O
                         net (fo=1, routed)           0.000     0.384    clock_divider/cnter_1hz_r_1[5]
    SLICE_X60Y13         FDCE                                         r  clock_divider/cnter_1hz_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counters/min_unit_counter/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counters/min_unit_counter/cout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.236ns (56.821%)  route 0.179ns (43.179%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDCE                         0.000     0.000 r  stopwatch_counters/min_unit_counter/count_reg[1]/C
    SLICE_X65Y14         FDCE (Prop_fdce_C_Q)         0.194     0.194 f  stopwatch_counters/min_unit_counter/count_reg[1]/Q
                         net (fo=5, routed)           0.179     0.373    stopwatch_counters/min_unit_counter/Q[1]
    SLICE_X65Y14         LUT4 (Prop_lut4_I0_O)        0.042     0.415 r  stopwatch_counters/min_unit_counter/cout_i_1__1/O
                         net (fo=1, routed)           0.000     0.415    stopwatch_counters/min_unit_counter/cout_i_1__1_n_0
    SLICE_X65Y14         FDCE                                         r  stopwatch_counters/min_unit_counter/cout_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.384ns  (logic 1.451ns (26.952%)  route 3.933ns (73.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.933     5.384    clock_divider/btnR_IBUF
    SLICE_X62Y18         FDCE                                         f  clock_divider/cnter_500hz_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.509     4.850    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y18         FDCE                                         r  clock_divider/cnter_500hz_r_reg[16]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.243ns  (logic 1.451ns (27.676%)  route 3.792ns (72.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.792     5.243    clock_divider/btnR_IBUF
    SLICE_X62Y17         FDCE                                         f  clock_divider/cnter_500hz_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.511     4.852    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[11]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.093ns  (logic 1.451ns (28.494%)  route 3.642ns (71.506%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.642     5.093    clock_divider/btnR_IBUF
    SLICE_X62Y16         FDCE                                         f  clock_divider/cnter_500hz_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.512     4.853    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.093ns  (logic 1.451ns (28.494%)  route 3.642ns (71.506%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.642     5.093    clock_divider/btnR_IBUF
    SLICE_X62Y16         FDCE                                         f  clock_divider/cnter_500hz_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.512     4.853    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[3]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.093ns  (logic 1.451ns (28.494%)  route 3.642ns (71.506%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.642     5.093    clock_divider/btnR_IBUF
    SLICE_X62Y16         FDCE                                         f  clock_divider/cnter_500hz_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.512     4.853    clock_divider/clk_500hz_r_reg_0
    SLICE_X62Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[6]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.707ns  (logic 1.451ns (30.827%)  route 3.256ns (69.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.256     4.707    clock_divider/btnR_IBUF
    SLICE_X60Y18         FDCE                                         f  clock_divider/cnter_500hz_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.508     4.849    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y18         FDCE                                         r  clock_divider/cnter_500hz_r_reg[13]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.707ns  (logic 1.451ns (30.827%)  route 3.256ns (69.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.256     4.707    clock_divider/btnR_IBUF
    SLICE_X60Y18         FDCE                                         f  clock_divider/cnter_500hz_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.508     4.849    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y18         FDCE                                         r  clock_divider/cnter_500hz_r_reg[14]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.707ns  (logic 1.451ns (30.827%)  route 3.256ns (69.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.256     4.707    clock_divider/btnR_IBUF
    SLICE_X60Y18         FDCE                                         f  clock_divider/cnter_500hz_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.508     4.849    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y18         FDCE                                         r  clock_divider/cnter_500hz_r_reg[15]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.569ns  (logic 1.451ns (31.761%)  route 3.118ns (68.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.118     4.569    clock_divider/btnR_IBUF
    SLICE_X60Y17         FDCE                                         f  clock_divider/cnter_500hz_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510     4.851    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[10]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.569ns  (logic 1.451ns (31.761%)  route 3.118ns (68.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.118     4.569    clock_divider/btnR_IBUF
    SLICE_X60Y17         FDCE                                         f  clock_divider/cnter_500hz_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510     4.851    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/clk_500hz_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.219ns (14.234%)  route 1.321ns (85.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.321     1.540    clock_divider/btnR_IBUF
    SLICE_X60Y15         FDCE                                         f  clock_divider/clk_500hz_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y15         FDCE                                         r  clock_divider/clk_500hz_r_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.219ns (14.234%)  route 1.321ns (85.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.321     1.540    clock_divider/btnR_IBUF
    SLICE_X60Y15         FDCE                                         f  clock_divider/cnter_500hz_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y15         FDCE                                         r  clock_divider/cnter_500hz_r_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.219ns (14.234%)  route 1.321ns (85.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.321     1.540    clock_divider/btnR_IBUF
    SLICE_X60Y15         FDCE                                         f  clock_divider/cnter_500hz_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y15         FDCE                                         r  clock_divider/cnter_500hz_r_reg[2]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.219ns (14.234%)  route 1.321ns (85.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.321     1.540    clock_divider/btnR_IBUF
    SLICE_X60Y15         FDCE                                         f  clock_divider/cnter_500hz_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y15         FDCE                                         r  clock_divider/cnter_500hz_r_reg[4]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.219ns (13.672%)  route 1.384ns (86.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.384     1.604    clock_divider/btnR_IBUF
    SLICE_X60Y16         FDCE                                         f  clock_divider/cnter_500hz_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.857     1.984    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[5]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.219ns (13.672%)  route 1.384ns (86.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.384     1.604    clock_divider/btnR_IBUF
    SLICE_X60Y16         FDCE                                         f  clock_divider/cnter_500hz_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.857     1.984    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[7]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.219ns (13.672%)  route 1.384ns (86.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.384     1.604    clock_divider/btnR_IBUF
    SLICE_X60Y16         FDCE                                         f  clock_divider/cnter_500hz_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.857     1.984    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y16         FDCE                                         r  clock_divider/cnter_500hz_r_reg[8]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.219ns (13.153%)  route 1.448ns (86.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.448     1.667    clock_divider/btnR_IBUF
    SLICE_X60Y17         FDCE                                         f  clock_divider/cnter_500hz_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.856     1.983    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[10]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.219ns (13.153%)  route 1.448ns (86.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.448     1.667    clock_divider/btnR_IBUF
    SLICE_X60Y17         FDCE                                         f  clock_divider/cnter_500hz_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.856     1.983    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[12]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clock_divider/cnter_500hz_r_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.219ns (13.153%)  route 1.448ns (86.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.448     1.667    clock_divider/btnR_IBUF
    SLICE_X60Y17         FDCE                                         f  clock_divider/cnter_500hz_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.856     1.983    clock_divider/clk_500hz_r_reg_0
    SLICE_X60Y17         FDCE                                         r  clock_divider/cnter_500hz_r_reg[9]/C





