<profile>

<section name = "Vivado HLS Report for 'tx_ipUdpMetaMerger'" level="0">
<item name = "Date">Mon Mar  1 13:04:20 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7eg-ffvc1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 1.838, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 18, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 189, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_predicate_op11_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op20_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op20">and, 0, 0, 2, 1, 1</column>
<column name="tmp_7_nbreadreq_fu_66_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_nbreadreq_fu_58_p3">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="tx_connTable2ibh_rsp_1_blk_n">9, 2, 1, 2</column>
<column name="tx_dstQpFifo_V_V_blk_n">9, 2, 1, 2</column>
<column name="tx_ipUdpMetaFifo_V_l_blk_n">9, 2, 1, 2</column>
<column name="tx_ipUdpMetaFifo_V_m_blk_n">9, 2, 1, 2</column>
<column name="tx_ipUdpMetaFifo_V_t_1_blk_n">9, 2, 1, 2</column>
<column name="tx_ipUdpMetaFifo_V_t_blk_n">9, 2, 1, 2</column>
<column name="tx_lengthFifo_V_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="tmp_7_reg_138">1, 0, 1, 0</column>
<column name="tmp_V_1_reg_157">16, 0, 16, 0</column>
<column name="tmp_V_reg_142">24, 0, 24, 0</column>
<column name="tmp_reg_134">1, 0, 1, 0</column>
<column name="tmp_their_address_V_reg_147">128, 0, 128, 0</column>
<column name="tmp_their_port_V_reg_152">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, tx_ipUdpMetaMerger, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, tx_ipUdpMetaMerger, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, tx_ipUdpMetaMerger, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, tx_ipUdpMetaMerger, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, tx_ipUdpMetaMerger, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, tx_ipUdpMetaMerger, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, tx_ipUdpMetaMerger, return value</column>
<column name="tx_connTable2ibh_rsp_1_dout">in, 168, ap_fifo, tx_connTable2ibh_rsp_1, pointer</column>
<column name="tx_connTable2ibh_rsp_1_empty_n">in, 1, ap_fifo, tx_connTable2ibh_rsp_1, pointer</column>
<column name="tx_connTable2ibh_rsp_1_read">out, 1, ap_fifo, tx_connTable2ibh_rsp_1, pointer</column>
<column name="tx_lengthFifo_V_V_dout">in, 16, ap_fifo, tx_lengthFifo_V_V, pointer</column>
<column name="tx_lengthFifo_V_V_empty_n">in, 1, ap_fifo, tx_lengthFifo_V_V, pointer</column>
<column name="tx_lengthFifo_V_V_read">out, 1, ap_fifo, tx_lengthFifo_V_V, pointer</column>
<column name="tx_ipUdpMetaFifo_V_t_1_din">out, 128, ap_fifo, tx_ipUdpMetaFifo_V_t_1, pointer</column>
<column name="tx_ipUdpMetaFifo_V_t_1_full_n">in, 1, ap_fifo, tx_ipUdpMetaFifo_V_t_1, pointer</column>
<column name="tx_ipUdpMetaFifo_V_t_1_write">out, 1, ap_fifo, tx_ipUdpMetaFifo_V_t_1, pointer</column>
<column name="tx_ipUdpMetaFifo_V_t_din">out, 16, ap_fifo, tx_ipUdpMetaFifo_V_t, pointer</column>
<column name="tx_ipUdpMetaFifo_V_t_full_n">in, 1, ap_fifo, tx_ipUdpMetaFifo_V_t, pointer</column>
<column name="tx_ipUdpMetaFifo_V_t_write">out, 1, ap_fifo, tx_ipUdpMetaFifo_V_t, pointer</column>
<column name="tx_ipUdpMetaFifo_V_m_din">out, 16, ap_fifo, tx_ipUdpMetaFifo_V_m, pointer</column>
<column name="tx_ipUdpMetaFifo_V_m_full_n">in, 1, ap_fifo, tx_ipUdpMetaFifo_V_m, pointer</column>
<column name="tx_ipUdpMetaFifo_V_m_write">out, 1, ap_fifo, tx_ipUdpMetaFifo_V_m, pointer</column>
<column name="tx_ipUdpMetaFifo_V_l_din">out, 16, ap_fifo, tx_ipUdpMetaFifo_V_l, pointer</column>
<column name="tx_ipUdpMetaFifo_V_l_full_n">in, 1, ap_fifo, tx_ipUdpMetaFifo_V_l, pointer</column>
<column name="tx_ipUdpMetaFifo_V_l_write">out, 1, ap_fifo, tx_ipUdpMetaFifo_V_l, pointer</column>
<column name="tx_dstQpFifo_V_V_din">out, 24, ap_fifo, tx_dstQpFifo_V_V, pointer</column>
<column name="tx_dstQpFifo_V_V_full_n">in, 1, ap_fifo, tx_dstQpFifo_V_V, pointer</column>
<column name="tx_dstQpFifo_V_V_write">out, 1, ap_fifo, tx_dstQpFifo_V_V, pointer</column>
</table>
</item>
</section>
</profile>
