Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/uni/arch lab projects/project 2/ALU/ALU_test_isim_beh.exe -prj D:/uni/arch lab projects/project 2/ALU/ALU_test_beh.prj work.ALU_test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/uni/arch lab projects/project 2/ALU/cal_sigma_bit.v" into library work
Analyzing Verilog file "D:/uni/arch lab projects/project 2/ALU/cal_p_bit.v" into library work
Analyzing Verilog file "D:/uni/arch lab projects/project 2/ALU/cal_g_bit.v" into library work
Analyzing Verilog file "D:/uni/arch lab projects/project 2/ALU/xor_all.v" into library work
Analyzing Verilog file "D:/uni/arch lab projects/project 2/ALU/not_all.v" into library work
Analyzing Verilog file "D:/uni/arch lab projects/project 2/ALU/cal_sigma.v" into library work
Analyzing Verilog file "D:/uni/arch lab projects/project 2/ALU/cal_p_g.v" into library work
Analyzing Verilog file "D:/uni/arch lab projects/project 2/ALU/ALU74181.v" into library work
Analyzing Verilog file "D:/uni/arch lab projects/project 2/ALU/ALU_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159776 KB
Fuse CPU Usage: 249 ms
Compiling module cal_p_bit
Compiling module cal_g_bit
Compiling module cal_p_g
Compiling module cal_sigma_bit
Compiling module cal_sigma
Compiling module not_all
Compiling module xor_all
Compiling module ALU74181
Compiling module ALU_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable D:/uni/arch lab projects/project 2/ALU/ALU_test_isim_beh.exe
Fuse Memory Usage: 167300 KB
Fuse CPU Usage: 374 ms
