# vsim TopLevel_tb "+sig=check" "+mem_init=test.hex" 
# Start time: 02:41:31 on Dec 18,2022
# Loading sv_std.std
# Loading work.TopLevel_tb
# Loading work.TopLevel
# Loading work.Mux_PC
# Loading work.program_counter
# Loading work.Instruction_Memory
# Loading work.Instruction_Fetch
# Loading work.PCPlus4
# Loading work.Register_file
# Loading work.ALU
# Loading work.controller
# Loading work.LoadStore_Unit
# Loading work.Data_Memory
# Loading work.immediate_gen
# Loading work.mux_selA
# Loading work.mux_selB
# Loading work.MuxResult
# Loading work.BranchCond
# Loading work.first_register
# Loading work.AddrPlus4
# Loading work.second_register
# Loading work.third_register
# Loading work.fourth_register
# Loading work.forward_muxA
# Loading work.forward_muxB
# Loading work.Hazard_Unit
# ** Warning: (vsim-3015) [PCDPC] - Port size (20) does not match connection size (32) for port 'addr'. The port definition is at: Data_Memory.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /TopLevel_tb/TOPLevel/Dmem File: TopLevel.sv Line: 25
run
# STRING with FS has a value check
# End time: 02:43:22 on Dec 18,2022, Elapsed time: 0:01:51
# Errors: 0, Warnings: 1
