module top_module (
    input clk,
    input reset,        // Synchronous active-high reset
    output [3:0] q
);

    reg [3:0] count;

    // Assign internal count register to output
    assign q = count;

    always @(posedge clk) begin
        if (reset)
            count <= 4'd0;
        else if (count == 4'd9)
            count <= 4'd0;
        else
            count <= count + 4'd1;
    end

endmodule