Timing Analyzer report for arria5_tst1
Thu Mar 26 16:59:05 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Slow 1100mV 85C Model Metastability Summary
 14. Slow 1100mV 0C Model Fmax Summary
 15. Slow 1100mV 0C Model Setup Summary
 16. Slow 1100mV 0C Model Hold Summary
 17. Slow 1100mV 0C Model Recovery Summary
 18. Slow 1100mV 0C Model Removal Summary
 19. Slow 1100mV 0C Model Minimum Pulse Width Summary
 20. Slow 1100mV 0C Model Metastability Summary
 21. Fast 1100mV 85C Model Setup Summary
 22. Fast 1100mV 85C Model Hold Summary
 23. Fast 1100mV 85C Model Recovery Summary
 24. Fast 1100mV 85C Model Removal Summary
 25. Fast 1100mV 85C Model Minimum Pulse Width Summary
 26. Fast 1100mV 85C Model Metastability Summary
 27. Fast 1100mV 0C Model Setup Summary
 28. Fast 1100mV 0C Model Hold Summary
 29. Fast 1100mV 0C Model Recovery Summary
 30. Fast 1100mV 0C Model Removal Summary
 31. Fast 1100mV 0C Model Minimum Pulse Width Summary
 32. Fast 1100mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 900mv 0c Model)
 37. Signal Integrity Metrics (Slow 900mv 85c Model)
 38. Signal Integrity Metrics (Fast 900mv 0c Model)
 39. Signal Integrity Metrics (Fast 900mv 85c Model)
 40. Setup Transfers
 41. Hold Transfers
 42. Recovery Transfers
 43. Removal Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths Summary
 47. Clock Status Summary
 48. Unconstrained Input Ports
 49. Unconstrained Output Ports
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; arria5_tst1                                             ;
; Device Family         ; Arria V                                                 ;
; Device Name           ; 5AGXMA7G4F31C4                                          ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.28        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  28.7%      ;
;     Processor 3            ;  28.4%      ;
;     Processor 4            ;  28.3%      ;
;     Processor 5            ;  21.5%      ;
;     Processor 6            ;  21.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------+
; SDC File List                                                                 ;
+-------------------------------------------+--------+--------------------------+
; SDC File Path                             ; Status ; Read at                  ;
+-------------------------------------------+--------+--------------------------+
; arria5_tst1.sdc                           ; OK     ; Thu Mar 26 16:58:25 2020 ;
; phy_reconfig/av_xcvr_reconfig.sdc         ; OK     ; Thu Mar 26 16:58:25 2020 ;
; phy_reconfig/altera_reset_controller.sdc  ; OK     ; Thu Mar 26 16:58:25 2020 ;
; reconfig_phy1/av_xcvr_reconfig.sdc        ; OK     ; Thu Mar 26 16:58:25 2020 ;
; reconfig_phy1/altera_reset_controller.sdc ; OK     ; Thu Mar 26 16:58:25 2020 ;
; eth1/altera_reset_controller.sdc          ; OK     ; Thu Mar 26 16:58:25 2020 ;
; eth1/altera_eth_tse_pcs_pma_phyip.sdc     ; OK     ; Thu Mar 26 16:58:26 2020 ;
; eth1/altera_eth_tse_mac.sdc               ; OK     ; Thu Mar 26 16:58:26 2020 ;
+-------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+-------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                                                                                                                                                                              ; Type      ; Period ; Frequency   ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                                                                                                                                                                                                  ; Source                                                                                                                                                                                                     ; Targets                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+-------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; Generated ; 8.330  ; 120.05 MHz  ; 0.000 ; 4.165 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma } ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; Generated ; 4.165  ; 240.1 MHz   ; 0.000 ; 2.082 ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }            ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; Generated ; 8.330  ; 120.05 MHz  ; 0.000 ; 4.165 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma } ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; Generated ; 4.165  ; 240.1 MHz   ; 0.000 ; 2.082 ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }            ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; Generated ; 8.330  ; 120.05 MHz  ; 0.000 ; 4.165 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma } ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; Generated ; 4.165  ; 240.1 MHz   ; 0.000 ; 2.082 ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }            ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; Generated ; 8.330  ; 120.05 MHz  ; 0.000 ; 4.165 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma } ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; Generated ; 4.165  ; 240.1 MHz   ; 0.000 ; 2.082 ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }            ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; Generated ; 8.330  ; 120.05 MHz  ; 0.000 ; 4.165 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma } ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; Generated ; 4.165  ; 240.1 MHz   ; 0.000 ; 2.082 ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }            ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; Generated ; 8.330  ; 120.05 MHz  ; 0.000 ; 4.165 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma } ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; Generated ; 4.165  ; 240.1 MHz   ; 0.000 ; 2.082 ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }            ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; Generated ; 8.330  ; 120.05 MHz  ; 0.000 ; 4.165 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma } ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; Generated ; 4.165  ; 240.1 MHz   ; 0.000 ; 2.082 ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }            ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; Generated ; 8.330  ; 120.05 MHz  ; 0.000 ; 4.165 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma } ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; Generated ; 4.165  ; 240.1 MHz   ; 0.000 ; 2.082 ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }            ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; Base      ; 0.833  ; 1200.48 MHz ; 0.000 ; 0.416 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                            ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }               ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr              ; Generated ; 8.331  ; 120.03 MHz  ; 0.000 ; 4.165 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                 ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot                    ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout }         ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; Base      ; 0.833  ; 1200.48 MHz ; 0.000 ; 0.416 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                            ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }               ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr              ; Generated ; 8.331  ; 120.03 MHz  ; 0.000 ; 4.165 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                 ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot                    ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout }         ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; Base      ; 0.833  ; 1200.48 MHz ; 0.000 ; 0.416 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                            ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }               ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr              ; Generated ; 8.331  ; 120.03 MHz  ; 0.000 ; 4.165 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                 ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot                    ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout }         ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; Base      ; 0.833  ; 1200.48 MHz ; 0.000 ; 0.416 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                            ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }               ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr              ; Generated ; 8.331  ; 120.03 MHz  ; 0.000 ; 4.165 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                 ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot                    ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout }         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; Base      ; 0.833  ; 1200.48 MHz ; 0.000 ; 0.416 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                            ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }               ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr              ; Generated ; 8.331  ; 120.03 MHz  ; 0.000 ; 4.165 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                 ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot                    ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout }         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; Base      ; 0.833  ; 1200.48 MHz ; 0.000 ; 0.416 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                            ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }               ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr              ; Generated ; 8.331  ; 120.03 MHz  ; 0.000 ; 4.165 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                 ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot                    ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout }         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; Base      ; 0.833  ; 1200.48 MHz ; 0.000 ; 0.416 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                            ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }               ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr              ; Generated ; 8.331  ; 120.03 MHz  ; 0.000 ; 4.165 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                 ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot                    ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout }         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; Base      ; 0.833  ; 1200.48 MHz ; 0.000 ; 0.416 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                            ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }               ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr              ; Generated ; 8.331  ; 120.03 MHz  ; 0.000 ; 4.165 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                 ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot                    ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout }         ;
; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                   ; Generated ; 8.000  ; 125.0 MHz   ; 0.000 ; 4.000 ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                         ; { eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }      ;
; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                   ; Generated ; 8.000  ; 125.0 MHz   ; 0.000 ; 4.000 ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                         ; { eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }      ;
; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ; Base      ; 1.600  ; 625.0 MHz   ; 0.000 ; 0.800 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                            ; { eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }         ;
; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ; Base      ; 1.600  ; 625.0 MHz   ; 0.000 ; 0.800 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                            ; { eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                          ; Generated ; 2.665  ; 375.23 MHz  ; 0.000 ; 1.332 ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; REF3                                                                                                                                                                                                                                                                                                    ; pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin                                                                                                                                                 ; { pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }                                                                                                                                 ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                   ; Generated ; 7.997  ; 125.05 MHz  ; 0.000 ; 3.998 ; 50.00      ; 3         ; 1           ;       ;        ;           ;            ; false    ; pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                          ; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0]                                                                                                                                            ; { pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }                                                                                                                               ;
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                 ; Generated ; 2.082  ; 480.31 MHz  ; 0.000 ; 1.041 ; 50.00      ; 25        ; 96          ;       ;        ;           ;            ; false    ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                   ; pll_96_dac1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin                                                                                                                                           ; { pll_96_dac1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }                                                                                                                           ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                               ; Generated ; 2.665  ; 375.23 MHz  ; 0.000 ; 1.332 ; 50.00      ; 2         ; 6           ;       ;        ;           ;            ; false    ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                   ; pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin                                                                                                                                          ; { pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }                                                                                                                          ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                        ; Generated ; 2.082  ; 480.31 MHz  ; 0.000 ; 1.041 ; 50.00      ; 25        ; 96          ;       ;        ;           ;            ; false    ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                   ; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin                                                                                                                                       ; { pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }                                                                                                                       ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                 ; Generated ; 4.165  ; 240.1 MHz   ; 0.000 ; 2.082 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                        ; pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0]                                                                                                                                  ; { pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }                                                                                                                     ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                 ; Generated ; 8.331  ; 120.03 MHz  ; 0.000 ; 4.165 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                        ; pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco1ph[0]                                                                                                                                  ; { pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk }                                                                                                                     ;
; REF3                                                                                                                                                                                                                                                                                                    ; Base      ; 2.777  ; 360.1 MHz   ; 0.000 ; 1.388 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                            ; { REF3 }                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+-------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                                                                                                        ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                ; Note                                           ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
; 140.25 MHz ; 140.25 MHz      ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ;                                                ;
; 189.75 MHz ; 189.75 MHz      ; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ;                                                ;
; 194.78 MHz ; 194.78 MHz      ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ;                                                ;
; 274.27 MHz ; 274.27 MHz      ; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;                                                ;
; 435.92 MHz ; 400.0 MHz       ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                                                                ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; -3.188 ; -2167.807     ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; -2.624 ; -9.521        ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; -2.466 ; -4.878        ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; -1.416 ; -15.215       ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; -0.981 ; -314.335      ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; -0.114 ; -0.383        ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 0.222  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; 0.239  ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 0.240  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; 0.408  ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary                                                                             ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; -0.307 ; -108.082      ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 0.015  ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 4.618  ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Removal Summary                                                                             ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 0.439 ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 0.545 ; 0.000         ;
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; 0.885 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                 ; -1.451 ; -19.401       ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                               ; -0.868 ; -1.736        ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ; 0.800  ; 0.000         ;
; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ; 0.800  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                        ; 1.041  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                 ; 1.279  ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                          ; 1.332  ; 0.000         ;
; REF3                                                                                                                                                                                                                                                                                                    ; 1.370  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.068  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.068  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.068  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.068  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.068  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.068  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.068  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.068  ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                   ; 3.184  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                 ; 3.359  ; 0.000         ;
; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                   ; 4.000  ; 0.000         ;
; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                   ; 4.000  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.164  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.164  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.164  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.164  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.164  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.164  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.164  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.164  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                                                                                                         ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                ; Note                                           ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
; 139.61 MHz ; 139.61 MHz      ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ;                                                ;
; 200.36 MHz ; 200.36 MHz      ; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ;                                                ;
; 202.43 MHz ; 202.43 MHz      ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ;                                                ;
; 274.35 MHz ; 274.35 MHz      ; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;                                                ;
; 445.24 MHz ; 400.0 MHz       ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; -2.909 ; -1808.572     ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; -2.308 ; -8.354        ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; -2.162 ; -4.291        ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; -1.303 ; -14.023       ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; -0.980 ; -209.134      ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                                                                  ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; -0.249 ; -2.120        ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 0.178  ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 0.185  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; 0.222  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; 0.402  ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary                                                                              ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; -0.159 ; -26.116       ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 0.128  ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 4.817  ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Removal Summary                                                                              ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 0.345 ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 0.486 ; 0.000         ;
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; 0.816 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                 ; -1.451 ; -19.401       ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                               ; -0.868 ; -1.736        ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ; 0.800  ; 0.000         ;
; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ; 0.800  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                        ; 1.041  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                 ; 1.269  ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                          ; 1.332  ; 0.000         ;
; REF3                                                                                                                                                                                                                                                                                                    ; 1.378  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.070  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.070  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.070  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.070  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.070  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.070  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.070  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.070  ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                   ; 3.174  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                 ; 3.338  ; 0.000         ;
; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                   ; 4.000  ; 0.000         ;
; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                   ; 4.000  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.165  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.165  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.165  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.165  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.165  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.165  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.165  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.165  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                                                                ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; -2.028 ; -78.992       ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; -1.945 ; -6.816        ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; -1.856 ; -3.519        ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; -0.068 ; -0.316        ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 0.280  ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                                                                ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; 0.049 ; 0.000         ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 0.112 ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 0.157 ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; 0.158 ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; 0.245 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary                                                                            ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; 0.366 ; 0.000         ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 0.911 ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 5.559 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Removal Summary                                                                             ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 0.219 ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 0.314 ; 0.000         ;
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; 0.543 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                 ; -0.418 ; -15.048       ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                               ; 0.165  ; 0.000         ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ; 0.800  ; 0.000         ;
; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ; 0.800  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                        ; 1.041  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                 ; 1.297  ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                          ; 1.332  ; 0.000         ;
; REF3                                                                                                                                                                                                                                                                                                    ; 1.357  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.074  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.074  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.074  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.074  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.074  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.074  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.074  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.074  ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                   ; 3.208  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                 ; 3.384  ; 0.000         ;
; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                   ; 4.000  ; 0.000         ;
; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                   ; 4.000  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.161  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.161  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.161  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.161  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.161  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.161  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.161  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.161  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 1048
Shortest Synchronizer Chain: 1 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.565
Worst Case Available Settling Time: 1.526 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 258.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5



+--------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; -1.518 ; -5.314        ;
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; -1.517 ; -37.465       ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; -1.423 ; -2.682        ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 0.033  ; 0.000         ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 0.412  ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                                                                  ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; -0.091 ; -0.189        ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 0.063  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; 0.106  ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 0.120  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; 0.166  ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary                                                                             ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; 0.530 ; 0.000         ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 1.079 ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 5.880 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Removal Summary                                                                              ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 0.155 ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 0.281 ; 0.000         ;
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; 0.489 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                 ; -0.418 ; -15.048       ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                               ; 0.165  ; 0.000         ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; 0.416  ; 0.000         ;
; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ; 0.800  ; 0.000         ;
; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ; 0.800  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                        ; 1.041  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                 ; 1.300  ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                          ; 1.332  ; 0.000         ;
; REF3                                                                                                                                                                                                                                                                                                    ; 1.357  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.076  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.076  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.076  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.076  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.076  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.076  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.076  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; 2.076  ; 0.000         ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                   ; 3.207  ; 0.000         ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                 ; 3.379  ; 0.000         ;
; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                   ; 4.000  ; 0.000         ;
; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                   ; 4.000  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.163  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.163  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.163  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.163  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.163  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.163  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.163  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; 4.163  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 1048
Shortest Synchronizer Chain: 1 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.565
Worst Case Available Settling Time: 1.629 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 49.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                                                                                                                                                                                                                                    ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                                                                                                                                                                                         ; -3.188    ; -0.249 ; -0.307   ; 0.155   ; -1.451              ;
;  REF3                                                                                                                                                                                                                                                                                                    ; N/A       ; N/A    ; N/A      ; N/A     ; 1.357               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 4.161               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; N/A       ; N/A    ; N/A      ; N/A     ; 2.068               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 4.161               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; N/A       ; N/A    ; N/A      ; N/A     ; 2.068               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 4.161               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; N/A       ; N/A    ; N/A      ; N/A     ; 2.068               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 4.161               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; N/A       ; N/A    ; N/A      ; N/A     ; 2.068               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 4.161               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; N/A       ; N/A    ; N/A      ; N/A     ; 2.068               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 4.161               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; N/A       ; N/A    ; N/A      ; N/A     ; 2.068               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 4.161               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; N/A       ; N/A    ; N/A      ; N/A     ; 2.068               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 4.161               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; N/A       ; N/A    ; N/A      ; N/A     ; 2.068               ;
;  custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.416               ;
;  custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.416               ;
;  custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.416               ;
;  custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.416               ;
;  custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.416               ;
;  custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.416               ;
;  custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.416               ;
;  custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.416               ;
;  eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                   ; N/A       ; N/A    ; N/A      ; N/A     ; 4.000               ;
;  eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                   ; N/A       ; N/A    ; N/A      ; N/A     ; 4.000               ;
;  eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ; N/A       ; N/A    ; N/A      ; N/A     ; 0.800               ;
;  eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ; N/A       ; N/A    ; N/A      ; N/A     ; 0.800               ;
;  pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                          ; N/A       ; N/A    ; N/A      ; N/A     ; 1.332               ;
;  pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                   ; -1.416    ; 0.120  ; 4.618    ; 0.281   ; 3.174               ;
;  pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                               ; -0.981    ; 0.063  ; 0.015    ; 0.155   ; -0.868              ;
;  pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                        ; N/A       ; N/A    ; N/A      ; N/A     ; 1.041               ;
;  pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                 ; -2.624    ; 0.166  ; N/A      ; N/A     ; 1.269               ;
;  pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                 ; -2.466    ; 0.106  ; N/A      ; N/A     ; 3.338               ;
;  pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                 ; -3.188    ; -0.249 ; -0.307   ; 0.489   ; -1.451              ;
; Design-wide TNS                                                                                                                                                                                                                                                                                          ; -2511.756 ; -2.12  ; -108.082 ; 0.0     ; -21.137             ;
;  REF3                                                                                                                                                                                                                                                                                                    ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                         ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk           ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                   ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                   ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                          ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                   ; -15.215   ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                               ; -314.335  ; 0.000  ; 0.000    ; 0.000   ; -1.736              ;
;  pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                        ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                 ; -9.521    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                 ; -4.878    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                 ; -2167.807 ; -2.120 ; -108.082 ; 0.000   ; -19.401             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                     ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LMK_STATUS_LD2_FPGA_3V3 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TNC_MK_1HZ              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1_SCLK                 ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1_SDIO                 ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2_SCLK                 ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2_SDIO                 ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1_SCLK_1V8             ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1_SDATA_1V8            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_SCLK_1V8             ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_SDATA_1V8            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LMK_SCK_3V3             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LMK_SDIO_3V3            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RNE1_RS422              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DE1RX_RS422             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_CLK_3V3           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_MOSI_3V3          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_OUT                 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT4_05              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT4_1               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT4_2               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT4_4               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT4_8               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT4_16              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT1_05              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT1_1               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT1_2               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT1_4               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT1_8               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT1_16              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT3_05              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT3_1               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT3_2               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT3_4               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT3_8               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT3_16              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_SWITCH1             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_SWITCH2             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_SWITCH3             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_SWITCH4             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LMK_STATUS_LD1_FPGA_3V3 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI3_MISO               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1_RESETB               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1_SDENB                ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1_SLEEP                ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2_RESETB               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2_SDENB                ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2_SLEEP                ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1_PWRDOWN_1V8          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1_SEN_1V8              ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_PWRDOWN_1V8          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_SEN_1V8              ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_SNC                  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; LMK_CS_3V3              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INT1_FPGA               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WDATA_MK2               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1_SNC                  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; D2_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A3                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A4                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A5                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A6                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A7                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A8                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A9                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A10                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A12                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A13                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SA10                    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A18                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A19                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SWE                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCAS                    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAS                    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMS                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESET_MK                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1_RESET_1V8            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_RESET_1V8            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT2_05              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT2_1               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT2_2               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT2_4               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT2_8               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT2_16              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; REZERV1                 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_IND1               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_IND2               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCLK1_I2C               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCLK2_I2C               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BOOT0                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART6_RX                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EN_2V5_VDA              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART1_RX                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RX_FTDI_1               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RX_FTDI_2               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BOOT1                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_FOR_MK_3V3          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WDATA_MK1               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WDATA_MK3               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WDATA_MK4               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WDATA_MK5               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WDATA_MK6               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WDATA_MK7               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OK_BUS                  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI4_SCK_MK             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI4_NSS_MK             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI4_MOSI_MK            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI2_NSS_MK             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_SYNC                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1_TXENABLE             ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2_TXENABLE             ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1_CTRL2_1V8            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1_CTRL1_1V8            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1_STBY_1V8             ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_CTRL2_1V8            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_CTRL1_1V8            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_STBY_1V8             ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LMK_SEL0_3V3            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LMK_SEL1_3V3            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LMK_SYNC_3V3            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RX1_RS422               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_CS_3V3            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DE_MISO_LVDS_3V3        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SYNC_DA2                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D_MISO                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL_ETALON_3V3          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RATE1_SELECTION         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SFP1_TX_DISABLE         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RATE2_SELECTION         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SFP2_TX_DISABLE         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ABE0                    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ABE1                    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCKE                    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_LED1_3V3           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T_TEST1                 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T_TEST2                 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D0                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D3                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D4                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D6                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D7                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D8                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D9                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D10                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D11                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D12                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D13                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D14                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D15                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDATA1_I2C              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDATA2_I2C              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_SNC(n)               ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; A1_SNC(n)               ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------------+
; Input Transition Times                                                ;
+--------------------+--------------+-----------------+-----------------+
; Pin                ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------------+--------------+-----------------+-----------------+
; clk_100MHZ         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SYSREF5            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; SYSREF6            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; FPGA_SYNC1         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; D0                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D1                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D2                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D3                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D4                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D5                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D6                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D7                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D8                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D9                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D10                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D11                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D12                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D13                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D14                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D15                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDATA1_I2C         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDATA2_I2C         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D1_ALARM           ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; D1_SYNCB           ; LVDS         ; 2000 ps         ; 2000 ps         ;
; SPI3_SCK           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SPI3_MOSI          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CS_FPGA2           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CS_FPGA1           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; LMK_RESET_3V3      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; A2_SDOUT_1V8       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; A1_SDOUT_1V8       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; D2_SDO             ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; D1_SDO             ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; CS_LMK             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CS_DAC2            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CS_DAC1            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CS_ADC2            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CS_ADC1            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADDR3              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADDR2              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADDR1              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADDR0              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; LMK_STATUS_LD2_3V3 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; LMK_STATUS_LD1_3V3 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D2_ALARM           ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; D2_SYNCB           ; LVDS         ; 2000 ps         ; 2000 ps         ;
; IZL4_KONTROL       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IZL3_KONTROL       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IZL2_KONTROL       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IZL1_KONTROL       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KAN4_KONTROL       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KAN3_KONTROL       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KAN2_KONTROL       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KAN1_KONTROL       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; FLASH_MISO_3V3     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; A2_OVRB_1V8        ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; A2_OVRA_1V8        ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; A1_OVRB_1V8        ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; A1_OVRA_1V8        ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; D2_SYNC_N_CD       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; D2_SYNC_N_AB       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; D1_SYNC_N_CD       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; D1_SYNC_N_AB       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; SPI3_CS            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SYS_REF            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RESET_MK_FTDI      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; BOOT_MK_FPGA       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; TX1_RS422          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; TX_FTDI_2          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CS_FLASH_FPGA      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; UART6_TX           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; WDATA_MK0          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SPI4_MISO_MK       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; UART1_TX           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; TX_FTDI_1          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D_MOSI             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_MO             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CE_MO              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; REF3               ; LVDS         ; 2000 ps         ; 2000 ps         ;
; BOOT_MK_FTDI       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; MR_RESET_MK_FPGA   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; WR_BUS             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RD_BUS             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SYSREF0            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; SFP1_TX_FAULT      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SFP2_TX_FAULT      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SFP1_PRESENT       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SFP2_PRESENT       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SFP1_LOS           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SFP2_LOS           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SYSREF5(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; SYSREF6(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; FPGA_SYNC1(n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; D1_SYNCB(n)        ; LVDS         ; 2000 ps         ; 2000 ps         ;
; D2_SYNCB(n)        ; LVDS         ; 2000 ps         ; 2000 ps         ;
; REF3(n)            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; SYSREF0(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
+--------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LMK_STATUS_LD2_FPGA_3V3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; D1_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; TNC_MK_1HZ              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; D1_SCLK                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.53e-07 V                   ; 1.73 V              ; -0.0711 V           ; 0.148 V                              ; 0.133 V                              ; 4.59e-10 s                  ; 4.48e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.53e-07 V                  ; 1.73 V             ; -0.0711 V          ; 0.148 V                             ; 0.133 V                             ; 4.59e-10 s                 ; 4.48e-10 s                 ; No                        ; No                        ;
; D1_SDIO                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; D2_SCLK                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.53e-07 V                   ; 1.73 V              ; -0.0711 V           ; 0.148 V                              ; 0.133 V                              ; 4.59e-10 s                  ; 4.48e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.53e-07 V                  ; 1.73 V             ; -0.0711 V          ; 0.148 V                             ; 0.133 V                             ; 4.59e-10 s                 ; 4.48e-10 s                 ; No                        ; No                        ;
; D2_SDIO                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; A1_SCLK_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; A1_SDATA_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.33e-07 V                   ; 1.74 V              ; -0.0831 V           ; 0.136 V                              ; 0.235 V                              ; 4.48e-10 s                  ; 2.93e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.33e-07 V                  ; 1.74 V             ; -0.0831 V          ; 0.136 V                             ; 0.235 V                             ; 4.48e-10 s                 ; 2.93e-10 s                 ; No                        ; No                        ;
; A2_SCLK_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.33e-07 V                   ; 1.74 V              ; -0.0831 V           ; 0.136 V                              ; 0.235 V                              ; 4.48e-10 s                  ; 2.93e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.33e-07 V                  ; 1.74 V             ; -0.0831 V          ; 0.136 V                             ; 0.235 V                             ; 4.48e-10 s                 ; 2.93e-10 s                 ; No                        ; No                        ;
; A2_SDATA_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; LMK_SCK_3V3             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LMK_SDIO_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; RNE1_RS422              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; DE1RX_RS422             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FLASH_CLK_3V3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; FLASH_MOSI_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; CLK_OUT                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UPR_AT4_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_AT4_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; UPR_AT4_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; UPR_AT4_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UPR_AT4_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_AT4_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; UPR_AT1_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; UPR_AT1_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UPR_AT1_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_AT1_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; UPR_AT1_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.09 V              ; -0.00898 V          ; 0.307 V                              ; 0.123 V                              ; 3.57e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.09 V             ; -0.00898 V         ; 0.307 V                             ; 0.123 V                             ; 3.57e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; UPR_AT1_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_AT3_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; UPR_AT3_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UPR_AT3_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_AT3_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; UPR_AT3_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_AT3_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; UPR_SWITCH1             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_SWITCH2             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; UPR_SWITCH3             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; UPR_SWITCH4             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; LMK_STATUS_LD1_FPGA_3V3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SPI3_MISO               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; D1_RESETB               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; D1_SDENB                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; D1_SLEEP                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.53e-07 V                   ; 1.73 V              ; -0.0711 V           ; 0.148 V                              ; 0.133 V                              ; 4.59e-10 s                  ; 4.48e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.53e-07 V                  ; 1.73 V             ; -0.0711 V          ; 0.148 V                             ; 0.133 V                             ; 4.59e-10 s                 ; 4.48e-10 s                 ; No                        ; No                        ;
; D2_RESETB               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; D2_SDENB                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; D2_SLEEP                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.33e-07 V                   ; 1.74 V              ; -0.0831 V           ; 0.136 V                              ; 0.235 V                              ; 4.48e-10 s                  ; 2.93e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.33e-07 V                  ; 1.74 V             ; -0.0831 V          ; 0.136 V                             ; 0.235 V                             ; 4.48e-10 s                 ; 2.93e-10 s                 ; No                        ; No                        ;
; A1_PWRDOWN_1V8          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; A1_SEN_1V8              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.53e-07 V                   ; 1.73 V              ; -0.0711 V           ; 0.148 V                              ; 0.133 V                              ; 4.59e-10 s                  ; 4.48e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.53e-07 V                  ; 1.73 V             ; -0.0711 V          ; 0.148 V                             ; 0.133 V                             ; 4.59e-10 s                 ; 4.48e-10 s                 ; No                        ; No                        ;
; A2_PWRDOWN_1V8          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; A2_SEN_1V8              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; A2_SNC                  ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.12e-10 s                  ; 1.12e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.12e-10 s                 ; 1.12e-10 s                 ; Yes                       ; Yes                       ;
; LMK_CS_3V3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; INT1_FPGA               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; WDATA_MK2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; A1_SNC                  ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.12e-10 s                  ; 1.12e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.12e-10 s                 ; 1.12e-10 s                 ; Yes                       ; Yes                       ;
; D2_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; A1                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; A2                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; A3                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; A4                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; A5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; A6                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; A7                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; A8                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; A9                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; A10                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; A12                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; A13                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; SA10                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; A18                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.09 V              ; -0.00898 V          ; 0.307 V                              ; 0.123 V                              ; 3.57e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.09 V             ; -0.00898 V         ; 0.307 V                             ; 0.123 V                             ; 3.57e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; A19                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; SWE                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; SCAS                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; SRAS                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; SMS                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; RESET_MK                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; A1_RESET_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.53e-07 V                   ; 1.73 V              ; -0.0711 V           ; 0.148 V                              ; 0.133 V                              ; 4.59e-10 s                  ; 4.48e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.53e-07 V                  ; 1.73 V             ; -0.0711 V          ; 0.148 V                             ; 0.133 V                             ; 4.59e-10 s                 ; 4.48e-10 s                 ; No                        ; No                        ;
; A2_RESET_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; UPR_AT2_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_AT2_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; UPR_AT2_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; UPR_AT2_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UPR_AT2_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_AT2_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; REZERV1                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; FPGA_IND1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; FPGA_IND2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SCLK1_I2C               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; SCLK2_I2C               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; BOOT0                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; UART6_RX                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; EN_2V5_VDA              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART1_RX                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.09 V              ; -0.00898 V          ; 0.307 V                              ; 0.123 V                              ; 3.57e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.09 V             ; -0.00898 V         ; 0.307 V                             ; 0.123 V                             ; 3.57e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; RX_FTDI_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; RX_FTDI_2               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; BOOT1                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; CLK_FOR_MK_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; WDATA_MK1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; WDATA_MK3               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; WDATA_MK4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; WDATA_MK5               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; WDATA_MK6               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; WDATA_MK7               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OK_BUS                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; SPI4_SCK_MK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; SPI4_NSS_MK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SPI4_MOSI_MK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; SPI2_NSS_MK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; DAC_SYNC                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.09 V              ; -0.00898 V          ; 0.307 V                              ; 0.123 V                              ; 3.57e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.09 V             ; -0.00898 V         ; 0.307 V                             ; 0.123 V                             ; 3.57e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; D1_TXENABLE             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; D2_TXENABLE             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; A1_CTRL2_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; A1_CTRL1_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.33e-07 V                   ; 1.74 V              ; -0.0831 V           ; 0.136 V                              ; 0.235 V                              ; 4.48e-10 s                  ; 2.93e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.33e-07 V                  ; 1.74 V             ; -0.0831 V          ; 0.136 V                             ; 0.235 V                             ; 4.48e-10 s                 ; 2.93e-10 s                 ; No                        ; No                        ;
; A1_STBY_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; A2_CTRL2_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; A2_CTRL1_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; A2_STBY_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; LMK_SEL0_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; LMK_SEL1_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; LMK_SYNC_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; RX1_RS422               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; FLASH_CS_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; DE_MISO_LVDS_3V3        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SYNC_DA2                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; D_MISO                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3e-07 V                      ; 2.43 V              ; -0.0622 V           ; 0.341 V                              ; 0.102 V                              ; 3.03e-10 s                  ; 4.22e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3e-07 V                     ; 2.43 V             ; -0.0622 V          ; 0.341 V                             ; 0.102 V                             ; 3.03e-10 s                 ; 4.22e-10 s                 ; No                        ; No                        ;
; SEL_ETALON_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; RATE1_SELECTION         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SFP1_TX_DISABLE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; RATE2_SELECTION         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; SFP2_TX_DISABLE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ABE0                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ABE1                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; SCKE                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; FPGA_LED1_3V3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; T_TEST1                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; T_TEST2                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; D0                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D1                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; D2                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; D3                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; D4                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; D6                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; D7                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D8                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; D9                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; D10                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; D11                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; D12                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; D13                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D14                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; D15                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; SDATA1_I2C              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; SDATA2_I2C              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; A2_SNC(n)               ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.12e-10 s                  ; 1.12e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.12e-10 s                 ; 1.12e-10 s                 ; Yes                       ; Yes                       ;
; A1_SNC(n)               ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.12e-10 s                  ; 1.12e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.12e-10 s                 ; 1.12e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LMK_STATUS_LD2_FPGA_3V3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; D1_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; TNC_MK_1HZ              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; D1_SCLK                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.09e-05 V                   ; 1.71 V              ; -0.0467 V           ; 0.172 V                              ; 0.164 V                              ; 4.8e-10 s                   ; 4.72e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.09e-05 V                  ; 1.71 V             ; -0.0467 V          ; 0.172 V                             ; 0.164 V                             ; 4.8e-10 s                  ; 4.72e-10 s                 ; No                        ; No                        ;
; D1_SDIO                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; D2_SCLK                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.09e-05 V                   ; 1.71 V              ; -0.0467 V           ; 0.172 V                              ; 0.164 V                              ; 4.8e-10 s                   ; 4.72e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.09e-05 V                  ; 1.71 V             ; -0.0467 V          ; 0.172 V                             ; 0.164 V                             ; 4.8e-10 s                  ; 4.72e-10 s                 ; No                        ; No                        ;
; D2_SDIO                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; A1_SCLK_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A1_SDATA_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.89e-05 V                   ; 1.72 V              ; -0.0617 V           ; 0.149 V                              ; 0.139 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.89e-05 V                  ; 1.72 V             ; -0.0617 V          ; 0.149 V                             ; 0.139 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A2_SCLK_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.89e-05 V                   ; 1.72 V              ; -0.0617 V           ; 0.149 V                              ; 0.139 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.89e-05 V                  ; 1.72 V             ; -0.0617 V          ; 0.149 V                             ; 0.139 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A2_SDATA_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; LMK_SCK_3V3             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; LMK_SDIO_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; RNE1_RS422              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; DE1RX_RS422             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CLK_3V3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_MOSI_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; CLK_OUT                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT4_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_AT4_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT4_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT4_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT4_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_AT4_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT1_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT1_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT1_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_AT1_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT1_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.09 V              ; -0.00724 V          ; 0.095 V                              ; 0.162 V                              ; 4.22e-09 s                  ; 2.79e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.09 V             ; -0.00724 V         ; 0.095 V                             ; 0.162 V                             ; 4.22e-09 s                 ; 2.79e-09 s                 ; Yes                       ; Yes                       ;
; UPR_AT1_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_AT3_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT3_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT3_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_AT3_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT3_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_AT3_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; UPR_SWITCH1             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_SWITCH2             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; UPR_SWITCH3             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; UPR_SWITCH4             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; LMK_STATUS_LD1_FPGA_3V3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; SPI3_MISO               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; D1_RESETB               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; D1_SDENB                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; D1_SLEEP                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.09e-05 V                   ; 1.71 V              ; -0.0467 V           ; 0.172 V                              ; 0.164 V                              ; 4.8e-10 s                   ; 4.72e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.09e-05 V                  ; 1.71 V             ; -0.0467 V          ; 0.172 V                             ; 0.164 V                             ; 4.8e-10 s                  ; 4.72e-10 s                 ; No                        ; No                        ;
; D2_RESETB               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; D2_SDENB                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; D2_SLEEP                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.89e-05 V                   ; 1.72 V              ; -0.0617 V           ; 0.149 V                              ; 0.139 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.89e-05 V                  ; 1.72 V             ; -0.0617 V          ; 0.149 V                             ; 0.139 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A1_PWRDOWN_1V8          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; A1_SEN_1V8              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.09e-05 V                   ; 1.71 V              ; -0.0467 V           ; 0.172 V                              ; 0.164 V                              ; 4.8e-10 s                   ; 4.72e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.09e-05 V                  ; 1.71 V             ; -0.0467 V          ; 0.172 V                             ; 0.164 V                             ; 4.8e-10 s                  ; 4.72e-10 s                 ; No                        ; No                        ;
; A2_PWRDOWN_1V8          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A2_SEN_1V8              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; A2_SNC                  ; LVDS         ; 0 s                 ; 0 s                 ; 0.342 V                      ; -0.342 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.17e-10 s                  ; 1.17e-10 s                  ; Yes                        ; Yes                        ; 0.342 V                     ; -0.342 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.17e-10 s                 ; 1.17e-10 s                 ; Yes                       ; Yes                       ;
; LMK_CS_3V3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; INT1_FPGA               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; WDATA_MK2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; A1_SNC                  ; LVDS         ; 0 s                 ; 0 s                 ; 0.342 V                      ; -0.342 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.17e-10 s                  ; 1.17e-10 s                  ; Yes                        ; Yes                        ; 0.342 V                     ; -0.342 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.17e-10 s                 ; 1.17e-10 s                 ; Yes                       ; Yes                       ;
; D2_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; A1                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; A2                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; A3                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; A4                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; A5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; A6                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; A7                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; A8                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; A9                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; A10                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; A12                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; A13                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; SA10                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; A18                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.09 V              ; -0.00724 V          ; 0.095 V                              ; 0.162 V                              ; 4.22e-09 s                  ; 2.79e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.09 V             ; -0.00724 V         ; 0.095 V                             ; 0.162 V                             ; 4.22e-09 s                 ; 2.79e-09 s                 ; Yes                       ; Yes                       ;
; A19                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; SWE                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; SCAS                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; SRAS                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; SMS                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; RESET_MK                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; A1_RESET_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.09e-05 V                   ; 1.71 V              ; -0.0467 V           ; 0.172 V                              ; 0.164 V                              ; 4.8e-10 s                   ; 4.72e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.09e-05 V                  ; 1.71 V             ; -0.0467 V          ; 0.172 V                             ; 0.164 V                             ; 4.8e-10 s                  ; 4.72e-10 s                 ; No                        ; No                        ;
; A2_RESET_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; UPR_AT2_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_AT2_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT2_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT2_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT2_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_AT2_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; REZERV1                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_IND1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_IND2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; SCLK1_I2C               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; SCLK2_I2C               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; BOOT0                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; UART6_RX                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; EN_2V5_VDA              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; UART1_RX                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.09 V              ; -0.00724 V          ; 0.095 V                              ; 0.162 V                              ; 4.22e-09 s                  ; 2.79e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.09 V             ; -0.00724 V         ; 0.095 V                             ; 0.162 V                             ; 4.22e-09 s                 ; 2.79e-09 s                 ; Yes                       ; Yes                       ;
; RX_FTDI_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; RX_FTDI_2               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; BOOT1                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; CLK_FOR_MK_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; WDATA_MK1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; WDATA_MK3               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; WDATA_MK4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; WDATA_MK5               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; WDATA_MK6               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; WDATA_MK7               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; OK_BUS                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; SPI4_SCK_MK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; SPI4_NSS_MK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; SPI4_MOSI_MK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; SPI2_NSS_MK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; DAC_SYNC                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.09 V              ; -0.00724 V          ; 0.095 V                              ; 0.162 V                              ; 4.22e-09 s                  ; 2.79e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.09 V             ; -0.00724 V         ; 0.095 V                             ; 0.162 V                             ; 4.22e-09 s                 ; 2.79e-09 s                 ; Yes                       ; Yes                       ;
; D1_TXENABLE             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; D2_TXENABLE             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A1_CTRL2_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A1_CTRL1_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.89e-05 V                   ; 1.72 V              ; -0.0617 V           ; 0.149 V                              ; 0.139 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.89e-05 V                  ; 1.72 V             ; -0.0617 V          ; 0.149 V                             ; 0.139 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A1_STBY_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A2_CTRL2_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; A2_CTRL1_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A2_STBY_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; LMK_SEL0_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; LMK_SEL1_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; LMK_SYNC_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; RX1_RS422               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CS_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; DE_MISO_LVDS_3V3        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; SYNC_DA2                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; D_MISO                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.41e-05 V                   ; 2.4 V               ; -0.0408 V           ; 0.18 V                               ; 0.134 V                              ; 4.58e-10 s                  ; 4.54e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.41e-05 V                  ; 2.4 V              ; -0.0408 V          ; 0.18 V                              ; 0.134 V                             ; 4.58e-10 s                 ; 4.54e-10 s                 ; No                        ; Yes                       ;
; SEL_ETALON_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; RATE1_SELECTION         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; SFP1_TX_DISABLE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; RATE2_SELECTION         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; SFP2_TX_DISABLE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; ABE0                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; ABE1                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; SCKE                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; FPGA_LED1_3V3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; T_TEST1                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; T_TEST2                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; D0                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; D1                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; D2                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; D3                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; D4                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; D5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; D6                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; D7                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; D8                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; D9                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; D10                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; D11                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; D12                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; D13                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; D14                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; D15                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; SDATA1_I2C              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; SDATA2_I2C              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; A2_SNC(n)               ; LVDS         ; 0 s                 ; 0 s                 ; 0.342 V                      ; -0.342 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.17e-10 s                  ; 1.17e-10 s                  ; Yes                        ; Yes                        ; 0.342 V                     ; -0.342 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.17e-10 s                 ; 1.17e-10 s                 ; Yes                       ; Yes                       ;
; A1_SNC(n)               ; LVDS         ; 0 s                 ; 0 s                 ; 0.342 V                      ; -0.342 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.17e-10 s                  ; 1.17e-10 s                  ; Yes                        ; Yes                        ; 0.342 V                     ; -0.342 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.17e-10 s                 ; 1.17e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LMK_STATUS_LD2_FPGA_3V3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D1_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; TNC_MK_1HZ              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; D1_SCLK                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; D1_SDIO                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; D2_SCLK                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; D2_SDIO                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; A1_SCLK_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A1_SDATA_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.46e-06 V                   ; 2.13 V              ; -0.137 V            ; 0.25 V                               ; 0.234 V                              ; 2.62e-10 s                  ; 2.61e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.46e-06 V                  ; 2.13 V             ; -0.137 V           ; 0.25 V                              ; 0.234 V                             ; 2.62e-10 s                 ; 2.61e-10 s                 ; No                        ; No                        ;
; A2_SCLK_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.46e-06 V                   ; 2.13 V              ; -0.137 V            ; 0.25 V                               ; 0.234 V                              ; 2.62e-10 s                  ; 2.61e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.46e-06 V                  ; 2.13 V             ; -0.137 V           ; 0.25 V                              ; 0.234 V                             ; 2.62e-10 s                 ; 2.61e-10 s                 ; No                        ; No                        ;
; A2_SDATA_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; LMK_SCK_3V3             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; LMK_SDIO_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; RNE1_RS422              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; DE1RX_RS422             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; FLASH_CLK_3V3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; FLASH_MOSI_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; CLK_OUT                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT4_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT4_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT4_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_AT4_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT4_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT4_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT1_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_AT1_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT1_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT1_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT1_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.64 V              ; -0.0178 V           ; 0.334 V                              ; 0.276 V                              ; 3.04e-09 s                  ; 2.05e-09 s                  ; No                         ; Yes                        ; 3.63 V                      ; 5.32e-06 V                  ; 3.64 V             ; -0.0178 V          ; 0.334 V                             ; 0.276 V                             ; 3.04e-09 s                 ; 2.05e-09 s                 ; No                        ; Yes                       ;
; UPR_AT1_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT3_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_AT3_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT3_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT3_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT3_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT3_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_SWITCH1             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_SWITCH2             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_SWITCH3             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_SWITCH4             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; LMK_STATUS_LD1_FPGA_3V3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; SPI3_MISO               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D1_RESETB               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; D1_SDENB                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; D1_SLEEP                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; D2_RESETB               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; D2_SDENB                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; D2_SLEEP                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.46e-06 V                   ; 2.13 V              ; -0.137 V            ; 0.25 V                               ; 0.234 V                              ; 2.62e-10 s                  ; 2.61e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.46e-06 V                  ; 2.13 V             ; -0.137 V           ; 0.25 V                              ; 0.234 V                             ; 2.62e-10 s                 ; 2.61e-10 s                 ; No                        ; No                        ;
; A1_PWRDOWN_1V8          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; A1_SEN_1V8              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; A2_PWRDOWN_1V8          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A2_SEN_1V8              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; A2_SNC                  ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; LMK_CS_3V3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; INT1_FPGA               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; WDATA_MK2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; A1_SNC                  ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; D2_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A1                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A2                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; A3                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; A4                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A6                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A7                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A8                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A9                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A10                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; A12                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A13                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; SA10                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A18                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.64 V              ; -0.0178 V           ; 0.334 V                              ; 0.276 V                              ; 3.04e-09 s                  ; 2.05e-09 s                  ; No                         ; Yes                        ; 3.63 V                      ; 5.32e-06 V                  ; 3.64 V             ; -0.0178 V          ; 0.334 V                             ; 0.276 V                             ; 3.04e-09 s                 ; 2.05e-09 s                 ; No                        ; Yes                       ;
; A19                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; SWE                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; SCAS                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SRAS                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; SMS                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; RESET_MK                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; A1_RESET_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; A2_RESET_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; UPR_AT2_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT2_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT2_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_AT2_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT2_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT2_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; REZERV1                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; FPGA_IND1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; FPGA_IND2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; SCLK1_I2C               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SCLK2_I2C               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; BOOT0                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UART6_RX                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; EN_2V5_VDA              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UART1_RX                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.64 V              ; -0.0178 V           ; 0.334 V                              ; 0.276 V                              ; 3.04e-09 s                  ; 2.05e-09 s                  ; No                         ; Yes                        ; 3.63 V                      ; 5.32e-06 V                  ; 3.64 V             ; -0.0178 V          ; 0.334 V                             ; 0.276 V                             ; 3.04e-09 s                 ; 2.05e-09 s                 ; No                        ; Yes                       ;
; RX_FTDI_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; RX_FTDI_2               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; BOOT1                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; CLK_FOR_MK_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; WDATA_MK1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; WDATA_MK3               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; WDATA_MK4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; WDATA_MK5               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; WDATA_MK6               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; WDATA_MK7               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; OK_BUS                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SPI4_SCK_MK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; SPI4_NSS_MK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; SPI4_MOSI_MK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SPI2_NSS_MK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; DAC_SYNC                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.64 V              ; -0.0178 V           ; 0.334 V                              ; 0.276 V                              ; 3.04e-09 s                  ; 2.05e-09 s                  ; No                         ; Yes                        ; 3.63 V                      ; 5.32e-06 V                  ; 3.64 V             ; -0.0178 V          ; 0.334 V                             ; 0.276 V                             ; 3.04e-09 s                 ; 2.05e-09 s                 ; No                        ; Yes                       ;
; D1_TXENABLE             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; D2_TXENABLE             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A1_CTRL2_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A1_CTRL1_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.46e-06 V                   ; 2.13 V              ; -0.137 V            ; 0.25 V                               ; 0.234 V                              ; 2.62e-10 s                  ; 2.61e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.46e-06 V                  ; 2.13 V             ; -0.137 V           ; 0.25 V                              ; 0.234 V                             ; 2.62e-10 s                 ; 2.61e-10 s                 ; No                        ; No                        ;
; A1_STBY_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A2_CTRL2_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; A2_CTRL1_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A2_STBY_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; LMK_SEL0_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; LMK_SEL1_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; LMK_SYNC_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; RX1_RS422               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; FLASH_CS_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; DE_MISO_LVDS_3V3        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; SYNC_DA2                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D_MISO                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.46e-06 V                   ; 2.93 V              ; -0.135 V            ; 0.316 V                              ; 0.269 V                              ; 2.68e-10 s                  ; 2.7e-10 s                   ; No                         ; Yes                        ; 2.75 V                      ; 3.46e-06 V                  ; 2.93 V             ; -0.135 V           ; 0.316 V                             ; 0.269 V                             ; 2.68e-10 s                 ; 2.7e-10 s                  ; No                        ; Yes                       ;
; SEL_ETALON_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; RATE1_SELECTION         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; SFP1_TX_DISABLE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; RATE2_SELECTION         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; SFP2_TX_DISABLE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; ABE0                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; ABE1                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SCKE                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; FPGA_LED1_3V3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; T_TEST1                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; T_TEST2                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; D0                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; D1                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D2                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D3                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; D4                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; D5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D6                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; D7                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; D8                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D9                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D10                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D11                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D12                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D13                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; D14                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; D15                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SDATA1_I2C              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; SDATA2_I2C              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A2_SNC(n)               ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; A1_SNC(n)               ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LMK_STATUS_LD2_FPGA_3V3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D1_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; TNC_MK_1HZ              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; D1_SCLK                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; D1_SDIO                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; D2_SCLK                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; D2_SDIO                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; A1_SCLK_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A1_SDATA_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.46e-06 V                   ; 2.13 V              ; -0.137 V            ; 0.25 V                               ; 0.234 V                              ; 2.62e-10 s                  ; 2.61e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.46e-06 V                  ; 2.13 V             ; -0.137 V           ; 0.25 V                              ; 0.234 V                             ; 2.62e-10 s                 ; 2.61e-10 s                 ; No                        ; No                        ;
; A2_SCLK_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.46e-06 V                   ; 2.13 V              ; -0.137 V            ; 0.25 V                               ; 0.234 V                              ; 2.62e-10 s                  ; 2.61e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.46e-06 V                  ; 2.13 V             ; -0.137 V           ; 0.25 V                              ; 0.234 V                             ; 2.62e-10 s                 ; 2.61e-10 s                 ; No                        ; No                        ;
; A2_SDATA_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; LMK_SCK_3V3             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; LMK_SDIO_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; RNE1_RS422              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; DE1RX_RS422             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; FLASH_CLK_3V3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; FLASH_MOSI_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; CLK_OUT                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT4_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT4_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT4_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_AT4_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT4_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT4_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT1_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_AT1_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT1_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT1_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT1_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.64 V              ; -0.0178 V           ; 0.334 V                              ; 0.276 V                              ; 3.04e-09 s                  ; 2.05e-09 s                  ; No                         ; Yes                        ; 3.63 V                      ; 5.32e-06 V                  ; 3.64 V             ; -0.0178 V          ; 0.334 V                             ; 0.276 V                             ; 3.04e-09 s                 ; 2.05e-09 s                 ; No                        ; Yes                       ;
; UPR_AT1_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT3_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_AT3_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT3_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT3_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT3_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT3_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_SWITCH1             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_SWITCH2             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_SWITCH3             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_SWITCH4             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; LMK_STATUS_LD1_FPGA_3V3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; SPI3_MISO               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D1_RESETB               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; D1_SDENB                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; D1_SLEEP                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; D2_RESETB               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; D2_SDENB                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; D2_SLEEP                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.46e-06 V                   ; 2.13 V              ; -0.137 V            ; 0.25 V                               ; 0.234 V                              ; 2.62e-10 s                  ; 2.61e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.46e-06 V                  ; 2.13 V             ; -0.137 V           ; 0.25 V                              ; 0.234 V                             ; 2.62e-10 s                 ; 2.61e-10 s                 ; No                        ; No                        ;
; A1_PWRDOWN_1V8          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; A1_SEN_1V8              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; A2_PWRDOWN_1V8          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A2_SEN_1V8              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; A2_SNC                  ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; LMK_CS_3V3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; INT1_FPGA               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; WDATA_MK2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; A1_SNC                  ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; D2_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A1                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A2                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; A3                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; A4                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A6                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A7                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A8                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A9                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A10                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; A12                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A13                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; SA10                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A18                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.64 V              ; -0.0178 V           ; 0.334 V                              ; 0.276 V                              ; 3.04e-09 s                  ; 2.05e-09 s                  ; No                         ; Yes                        ; 3.63 V                      ; 5.32e-06 V                  ; 3.64 V             ; -0.0178 V          ; 0.334 V                             ; 0.276 V                             ; 3.04e-09 s                 ; 2.05e-09 s                 ; No                        ; Yes                       ;
; A19                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; SWE                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; SCAS                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SRAS                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; SMS                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; RESET_MK                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; A1_RESET_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; A2_RESET_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; UPR_AT2_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT2_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT2_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_AT2_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT2_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT2_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; REZERV1                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; FPGA_IND1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; FPGA_IND2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; SCLK1_I2C               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SCLK2_I2C               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; BOOT0                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UART6_RX                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; EN_2V5_VDA              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UART1_RX                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.64 V              ; -0.0178 V           ; 0.334 V                              ; 0.276 V                              ; 3.04e-09 s                  ; 2.05e-09 s                  ; No                         ; Yes                        ; 3.63 V                      ; 5.32e-06 V                  ; 3.64 V             ; -0.0178 V          ; 0.334 V                             ; 0.276 V                             ; 3.04e-09 s                 ; 2.05e-09 s                 ; No                        ; Yes                       ;
; RX_FTDI_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; RX_FTDI_2               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; BOOT1                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; CLK_FOR_MK_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; WDATA_MK1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; WDATA_MK3               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; WDATA_MK4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; WDATA_MK5               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; WDATA_MK6               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; WDATA_MK7               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; OK_BUS                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SPI4_SCK_MK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; SPI4_NSS_MK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; SPI4_MOSI_MK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SPI2_NSS_MK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; DAC_SYNC                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.64 V              ; -0.0178 V           ; 0.334 V                              ; 0.276 V                              ; 3.04e-09 s                  ; 2.05e-09 s                  ; No                         ; Yes                        ; 3.63 V                      ; 5.32e-06 V                  ; 3.64 V             ; -0.0178 V          ; 0.334 V                             ; 0.276 V                             ; 3.04e-09 s                 ; 2.05e-09 s                 ; No                        ; Yes                       ;
; D1_TXENABLE             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; D2_TXENABLE             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A1_CTRL2_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A1_CTRL1_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.46e-06 V                   ; 2.13 V              ; -0.137 V            ; 0.25 V                               ; 0.234 V                              ; 2.62e-10 s                  ; 2.61e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.46e-06 V                  ; 2.13 V             ; -0.137 V           ; 0.25 V                              ; 0.234 V                             ; 2.62e-10 s                 ; 2.61e-10 s                 ; No                        ; No                        ;
; A1_STBY_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A2_CTRL2_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; A2_CTRL1_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A2_STBY_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; LMK_SEL0_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; LMK_SEL1_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; LMK_SYNC_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; RX1_RS422               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; FLASH_CS_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; DE_MISO_LVDS_3V3        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; SYNC_DA2                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D_MISO                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.46e-06 V                   ; 2.93 V              ; -0.135 V            ; 0.316 V                              ; 0.269 V                              ; 2.68e-10 s                  ; 2.7e-10 s                   ; No                         ; Yes                        ; 2.75 V                      ; 3.46e-06 V                  ; 2.93 V             ; -0.135 V           ; 0.316 V                             ; 0.269 V                             ; 2.68e-10 s                 ; 2.7e-10 s                  ; No                        ; Yes                       ;
; SEL_ETALON_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; RATE1_SELECTION         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; SFP1_TX_DISABLE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; RATE2_SELECTION         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; SFP2_TX_DISABLE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; ABE0                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; ABE1                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SCKE                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; FPGA_LED1_3V3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; T_TEST1                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; T_TEST2                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; D0                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; D1                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D2                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D3                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; D4                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; D5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D6                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; D7                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; D8                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D9                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D10                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D11                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D12                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D13                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; D14                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; D15                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SDATA1_I2C              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; SDATA2_I2C              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A2_SNC(n)               ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; A1_SNC(n)               ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 1471669  ; 0        ; 36       ; 0        ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 492      ; 0        ; 0        ; 0        ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 2        ; 0        ; 0        ; 0        ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; 2        ; 0        ; 0        ; 0        ;
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; 86644    ; 0        ; 4        ; 0        ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 597      ; 0        ; 0        ; 0        ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 69376    ; 0        ; 0        ; 0        ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; 4        ; 0        ; 0        ; 0        ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; 670      ; 0        ; 0        ; 0        ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; 100      ; 0        ; 0        ; 0        ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; 8        ; 0        ; 0        ; 0        ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; 486      ; 0        ; 0        ; 0        ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; 36142    ; 0        ; 32       ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 1471669  ; 0        ; 36       ; 0        ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 492      ; 0        ; 0        ; 0        ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 2        ; 0        ; 0        ; 0        ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; 2        ; 0        ; 0        ; 0        ;
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; 86644    ; 0        ; 4        ; 0        ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 597      ; 0        ; 0        ; 0        ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 69376    ; 0        ; 0        ; 0        ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; 4        ; 0        ; 0        ; 0        ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; 670      ; 0        ; 0        ; 0        ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; 100      ; 0        ; 0        ; 0        ;
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; 8        ; 0        ; 0        ; 0        ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                   ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; 486      ; 0        ; 0        ; 0        ;
; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                   ; 36142    ; 0        ; 32       ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 2819     ; 0        ; 0        ; 0        ;
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; 1678     ; 0        ; 0        ; 0        ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 5918     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                     ; 2819     ; 0        ; 0        ; 0        ;
; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0   ; 1678     ; 0        ; 0        ; 0        ;
; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ; 5918     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 51    ; 51   ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 74    ; 74   ;
; Unconstrained Input Port Paths  ; 4525  ; 4525 ;
; Unconstrained Output Ports      ; 122   ; 122  ;
; Unconstrained Output Port Paths ; 204   ; 204  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                                                                                                                     ; Clock                                                                                                                                                                                                                                                                                                                                     ; Type      ; Status      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; REF3                                                                                                                                                                                                       ; REF3                                                                                                                                                                                                                                                                                                                                      ; Base      ; Constrained ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                 ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                                                                ; Generated ; Constrained ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout                         ; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr                                                ; Generated ; Constrained ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk                                             ; Base      ; Constrained ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                            ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                                                           ; Generated ; Constrained ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                 ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                                                                ; Generated ; Constrained ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout                         ; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr                                                ; Generated ; Constrained ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk                                             ; Base      ; Constrained ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                            ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                                                           ; Generated ; Constrained ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                 ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                                                                ; Generated ; Constrained ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout                         ; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr                                                ; Generated ; Constrained ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk                                             ; Base      ; Constrained ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                            ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                                                           ; Generated ; Constrained ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                 ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                                                                ; Generated ; Constrained ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout                         ; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr                                                ; Generated ; Constrained ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk                                             ; Base      ; Constrained ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                            ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                                                           ; Generated ; Constrained ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                 ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                                                                ; Generated ; Constrained ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout                         ; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr                                                ; Generated ; Constrained ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk                                             ; Base      ; Constrained ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                            ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                                                           ; Generated ; Constrained ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                 ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                                                                ; Generated ; Constrained ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout                         ; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr                                                ; Generated ; Constrained ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk                                             ; Base      ; Constrained ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                            ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                                                           ; Generated ; Constrained ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                 ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                                                                ; Generated ; Constrained ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout                         ; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr                                                ; Generated ; Constrained ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk                                             ; Base      ; Constrained ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                            ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                                                           ; Generated ; Constrained ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                 ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma                                                                                                                                                ; Generated ; Constrained ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout                         ; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr                                                ; Generated ; Constrained ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk                                             ; Base      ; Constrained ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                            ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                                                           ; Generated ; Constrained ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk                    ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk                                                                                                                                                   ; Generated ; Illegal     ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse              ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb                    ; Generated ; Illegal     ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp              ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb                      ; Generated ; Illegal     ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp              ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb                     ; Generated ; Illegal     ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]             ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0]                   ; Generated ; Illegal     ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]             ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1]                   ; Generated ; Illegal     ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]             ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2]                   ; Generated ; Illegal     ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                                  ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0]                                                                                                                                 ; Generated ; Illegal     ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk                    ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk                                                                                                                                                   ; Generated ; Illegal     ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse              ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb                    ; Generated ; Illegal     ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp              ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb                      ; Generated ; Illegal     ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp              ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb                     ; Generated ; Illegal     ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]             ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0]                   ; Generated ; Illegal     ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]             ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1]                   ; Generated ; Illegal     ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]             ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2]                   ; Generated ; Illegal     ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk                    ; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk                                                                                                                                                   ; Generated ; Illegal     ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse              ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb                    ; Generated ; Illegal     ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp              ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb                      ; Generated ; Illegal     ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp              ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb                     ; Generated ; Illegal     ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]             ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0]                   ; Generated ; Illegal     ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]             ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1]                   ; Generated ; Illegal     ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]             ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2]                   ; Generated ; Illegal     ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                                  ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0]                                                                                                                                 ; Generated ; Illegal     ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk                    ; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk                                                                                                                                                   ; Generated ; Illegal     ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse              ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb                    ; Generated ; Illegal     ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp              ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb                      ; Generated ; Illegal     ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp              ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb                     ; Generated ; Illegal     ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]             ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0]                   ; Generated ; Illegal     ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]             ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1]                   ; Generated ; Illegal     ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]             ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2]                   ; Generated ; Illegal     ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                                  ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0]                                                                                                                                 ; Generated ; Illegal     ;
; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk             ; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk                                                                                                                                            ; Generated ; Illegal     ;
; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk        ; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk                                                                                                                                       ; Generated ; Illegal     ;
; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout                   ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr                                      ; Generated ; Illegal     ;
; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                         ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk                                   ; Base      ; Constrained ;
; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                      ; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                                                     ; Generated ; Constrained ;
; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse  ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb  ; Generated ; Illegal     ;
; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp  ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb    ; Generated ; Illegal     ;
; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp  ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb   ; Generated ; Illegal     ;
; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] ; Generated ; Illegal     ;
; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] ; Generated ; Illegal     ;
; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] ; Generated ; Illegal     ;
; eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                      ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0]                                                                                                               ; Generated ; Illegal     ;
; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk             ; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk                                                                                                                                            ; Generated ; Illegal     ;
; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk        ; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk                                                                                                                                       ; Generated ; Illegal     ;
; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout                   ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr                                      ; Generated ; Illegal     ;
; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                         ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk                                   ; Base      ; Constrained ;
; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                      ; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                                                                                                                                                     ; Generated ; Constrained ;
; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse  ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb  ; Generated ; Illegal     ;
; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp  ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb    ; Generated ; Illegal     ;
; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp  ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb   ; Generated ; Illegal     ;
; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] ; Generated ; Illegal     ;
; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] ; Generated ; Illegal     ;
; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] ; Generated ; Illegal     ;
; eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                      ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0]                                                                                                               ; Generated ; Illegal     ;
; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                       ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                          ; Generated ; Constrained ;
; pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                     ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                   ; Generated ; Constrained ;
; pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                     ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                   ; Generated ; Constrained ;
; pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                                 ; pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                            ; Generated ; Constrained ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                               ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                     ; Generated ; Constrained ;
; pll_96_dac1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                           ; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                   ; Generated ; Constrained ;
; pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                          ; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                 ; Generated ; Constrained ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; A1_SDOUT_1V8       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SDOUT_1V8       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR0              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR1              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR2              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR3              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BOOT_MK_FPGA       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BOOT_MK_FTDI       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CE_MO              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_MO             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_ADC1            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_ADC2            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_DAC1            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_DAC2            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_FLASH_FPGA      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_FPGA1           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_FPGA2           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_LMK             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D0                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_ALARM           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SDO             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SYNCB           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_ALARM           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SDO             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SYNCB           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D3                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D4                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D6                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D8                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D9                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D10                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D11                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D12                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D13                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D14                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D15                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D_MOSI             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IZL1_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IZL2_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IZL3_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IZL4_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KAN1_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KAN2_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KAN3_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KAN4_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_RESET_3V3      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_STATUS_LD1_3V3 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_STATUS_LD2_3V3 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MR_RESET_MK_FPGA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RD_BUS             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_MK_FTDI      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDATA1_I2C         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDATA2_I2C         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SFP1_LOS           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SFP1_PRESENT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SFP1_TX_FAULT      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SFP2_LOS           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SFP2_PRESENT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SFP2_TX_FAULT      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI3_MOSI          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI3_SCK           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI4_MISO_MK       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SYSREF0            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TX1_RS422          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TX_FTDI_1          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TX_FTDI_2          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART1_TX           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART6_TX           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WDATA_MK0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_BUS             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------+
; Output Port             ; Comment                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------+
; A1                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_PWRDOWN_1V8          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_RESET_1V8            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SCLK_1V8             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SDATA_1V8            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SEN_1V8              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SNC                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SNC(n)               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_PWRDOWN_1V8          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_RESET_1V8            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SCLK_1V8             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SDATA_1V8            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SEN_1V8              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SNC                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SNC(n)               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A3                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A4                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A5                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A6                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A7                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A8                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A9                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A10                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A12                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A13                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A18                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A19                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BOOT0                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_OUT                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D0                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_ALARM_FPGA           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_RESETB               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SCLK                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SDENB                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SDIO                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SLEEP                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_ALARM_FPGA           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_RESETB               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SCLK                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SDENB                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SDIO                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SLEEP                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D3                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D4                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D6                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D8                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D9                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D10                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D11                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D12                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D13                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D14                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D15                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1RX_RS422             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D_MISO                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CLK_3V3           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CS_3V3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_MOSI_3V3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IND1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IND2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; INT1_FPGA               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_CS_3V3              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_SCK_3V3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_SDIO_3V3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_STATUS_LD1_FPGA_3V3 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_STATUS_LD2_FPGA_3V3 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_SYNC_3V3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_MK                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; REZERV1                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RNE1_RS422              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX1_RS422               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX_FTDI_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SA10                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCAS                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK1_I2C               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK2_I2C               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDATA1_I2C              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDATA2_I2C              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMS                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI3_MISO               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI4_MOSI_MK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI4_NSS_MK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI4_SCK_MK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAS                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SWE                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TNC_MK_1HZ              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART1_RX                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART6_RX                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_4               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_05              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_8               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_16              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_4               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_05              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_8               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_16              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_4               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_05              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_8               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_16              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_4               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_05              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_8               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_16              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_SWITCH1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_SWITCH2             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_SWITCH3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_SWITCH4             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WDATA_MK2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; A1_SDOUT_1V8       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SDOUT_1V8       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR0              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR1              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR2              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR3              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BOOT_MK_FPGA       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BOOT_MK_FTDI       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CE_MO              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_MO             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_ADC1            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_ADC2            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_DAC1            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_DAC2            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_FLASH_FPGA      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_FPGA1           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_FPGA2           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_LMK             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D0                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_ALARM           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SDO             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SYNCB           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_ALARM           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SDO             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SYNCB           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D3                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D4                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D6                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D8                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D9                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D10                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D11                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D12                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D13                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D14                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D15                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D_MOSI             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IZL1_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IZL2_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IZL3_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IZL4_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KAN1_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KAN2_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KAN3_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KAN4_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_RESET_3V3      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_STATUS_LD1_3V3 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_STATUS_LD2_3V3 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MR_RESET_MK_FPGA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RD_BUS             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_MK_FTDI      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDATA1_I2C         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDATA2_I2C         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SFP1_LOS           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SFP1_PRESENT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SFP1_TX_FAULT      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SFP2_LOS           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SFP2_PRESENT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SFP2_TX_FAULT      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI3_MOSI          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI3_SCK           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI4_MISO_MK       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SYSREF0            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TX1_RS422          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TX_FTDI_1          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TX_FTDI_2          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART1_TX           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART6_TX           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WDATA_MK0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_BUS             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------+
; Output Port             ; Comment                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------+
; A1                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_PWRDOWN_1V8          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_RESET_1V8            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SCLK_1V8             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SDATA_1V8            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SEN_1V8              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SNC                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SNC(n)               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_PWRDOWN_1V8          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_RESET_1V8            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SCLK_1V8             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SDATA_1V8            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SEN_1V8              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SNC                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SNC(n)               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A3                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A4                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A5                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A6                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A7                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A8                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A9                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A10                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A12                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A13                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A18                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A19                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BOOT0                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_OUT                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D0                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_ALARM_FPGA           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_RESETB               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SCLK                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SDENB                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SDIO                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SLEEP                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_ALARM_FPGA           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_RESETB               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SCLK                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SDENB                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SDIO                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SLEEP                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D3                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D4                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D6                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D8                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D9                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D10                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D11                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D12                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D13                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D14                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D15                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1RX_RS422             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D_MISO                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CLK_3V3           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CS_3V3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_MOSI_3V3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IND1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IND2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; INT1_FPGA               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_CS_3V3              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_SCK_3V3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_SDIO_3V3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_STATUS_LD1_FPGA_3V3 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_STATUS_LD2_FPGA_3V3 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_SYNC_3V3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_MK                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; REZERV1                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RNE1_RS422              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX1_RS422               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX_FTDI_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SA10                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCAS                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK1_I2C               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK2_I2C               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDATA1_I2C              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDATA2_I2C              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMS                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI3_MISO               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI4_MOSI_MK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI4_NSS_MK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI4_SCK_MK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAS                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SWE                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TNC_MK_1HZ              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART1_RX                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART6_RX                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_4               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_05              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_8               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_16              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_4               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_05              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_8               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_16              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_4               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_05              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_8               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_16              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_4               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_05              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_8               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_16              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_SWITCH1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_SWITCH2             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_SWITCH3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_SWITCH4             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WDATA_MK2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Mar 26 16:57:35 2020
Info: Command: quartus_sta arria5_tst1 -c arria5_tst1
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 15 assignments for entity "PHY_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored
Warning (20013): Ignored 40 assignments for entity "alt_xcvr_reconfig" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "cic" -- entity does not exist in design
Warning (20013): Ignored 59 assignments for entity "cic_cic_ii_0" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "custom_phy" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored
Warning (20013): Ignored 19 assignments for entity "dds" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "dds_nco_ii_0" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "eth1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored
Warning (20013): Ignored 16 assignments for entity "fir" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored
Warning (20013): Ignored 71 assignments for entity "fir_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "fir_v2" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored
Warning (20013): Ignored 71 assignments for entity "fir_v2_0002" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nco_test" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "nco_test_nco_ii_0" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "phy_reconfig" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored
Warning (20013): Ignored 15 assignments for entity "phy_rst" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored
Warning (20013): Ignored 16 assignments for entity "pll100" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored
Warning (20013): Ignored 318 assignments for entity "pll100_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll125" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored
Warning (20013): Ignored 318 assignments for entity "pll125_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll240_120" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored
Warning (20013): Ignored 318 assignments for entity "pll240_120_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll96" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored
Warning (20013): Ignored 318 assignments for entity "pll96_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_120_120_96_96_96" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored
Warning (20013): Ignored 318 assignments for entity "pll_120_120_96_96_96_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_125" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored
Warning (20013): Ignored 16 assignments for entity "pll_125_120_96_96_96_v1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored
Warning (20013): Ignored 317 assignments for entity "pll_125_120_96_96_96_v1_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_240_120" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored
Warning (20013): Ignored 16 assignments for entity "pll_96" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored
Warning (20013): Ignored 16 assignments for entity "pll_delay1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored
Warning (20013): Ignored 318 assignments for entity "pll_delay1_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_gigtrans" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored
Warning (20013): Ignored 318 assignments for entity "pll_gigtrans_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_v040219_1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored
Warning (20013): Ignored 317 assignments for entity "pll_v040219_1_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_v070319" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored
Warning (20013): Ignored 317 assignments for entity "pll_v070319_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "reconfig_phy1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_csr_common
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity alt_xcvr_csr_pcs8g
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity csr_indexed_read_only_reg
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity dcfifo_7hq1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ue9:dffpipe3|dffe4a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID File: C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Info (332104): Reading SDC File: 'arria5_tst1.sdc'
Warning (332174): Ignored filter at arria5_tst1.sdc(142): pll_96_dac1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0] could not be matched with a pin File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 142
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(142): Argument -source is an empty collection File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 142
    Info (332050): create_generated_clock -name {pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0]} -source [get_pins {pll_96_dac1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0} [get_pins {pll_96_dac1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 142
Warning (332174): Ignored filter at arria5_tst1.sdc(143): pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0] could not be matched with a pin File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 143
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(143): Argument -source is an empty collection File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 143
    Info (332050): create_generated_clock -name {pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0]} -source [get_pins {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock {pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0} [get_pins {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 143
Warning (332174): Ignored filter at arria5_tst1.sdc(197): *delayed_wrptr_g* could not be matched with a keeper File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 197
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(197): Argument <from> is an empty collection File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 197
    Info (332050): set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_ue9:dffpipe3|dffe4a*}] File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 197
Warning (332174): Ignored filter at arria5_tst1.sdc(198): Block_read_spi:spi_custom_phy_dac2_D2|reg_out[1] could not be matched with a keeper File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 198
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(198): Argument <to> is an empty collection File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 198
    Info (332050): set_false_path -from [get_keepers {sync_align_ila:sa_ila_D2|datak_reg[1]}] -to [get_keepers {Block_read_spi:spi_custom_phy_dac2_D2|reg_out[1]}] File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 198
Warning (332174): Ignored filter at arria5_tst1.sdc(199): Block_read_spi:spi_custom_phy_dac2_D2|reg_out[3] could not be matched with a keeper File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 199
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(199): Argument <to> is an empty collection File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 199
    Info (332050): set_false_path -from [get_keepers {sync_align_ila:sa_ila_D2|datak_reg[3]}] -to [get_keepers {Block_read_spi:spi_custom_phy_dac2_D2|reg_out[3]}] File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 199
Warning (332174): Ignored filter at arria5_tst1.sdc(201): Block_read_spi:spi_custom_phy_dac2_D2|reg_out[2] could not be matched with a keeper File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 201
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(201): Argument <to> is an empty collection File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 201
    Info (332050): set_false_path -from [get_keepers {sync_align_ila:sa_ila_D2|datak_reg[0]}] -to [get_keepers {Block_read_spi:spi_custom_phy_dac2_D2|reg_out[2]}] File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 201
Warning (332174): Ignored filter at arria5_tst1.sdc(202): Block_read_spi:spi_custom_phy_dac2_D2|reg_out[0] could not be matched with a keeper File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 202
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(202): Argument <to> is an empty collection File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 202
    Info (332050): set_false_path -from [get_keepers {sync_align_ila:sa_ila_D2|datak_reg[0]}] -to [get_keepers {Block_read_spi:spi_custom_phy_dac2_D2|reg_out[0]}] File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 202
Warning (332174): Ignored filter at arria5_tst1.sdc(203): Block_read_spi:spi_custom_phy_dac1|reg_out[0] could not be matched with a keeper File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 203
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(203): Argument <to> is an empty collection File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 203
    Info (332050): set_false_path -from [get_keepers {sync_align_ila:sa_ila|datak_reg[0]}] -to [get_keepers {Block_read_spi:spi_custom_phy_dac1|reg_out[0]}] File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 203
Warning (332174): Ignored filter at arria5_tst1.sdc(204): Block_read_spi:spi_custom_phy_dac1|reg_out[2] could not be matched with a keeper File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 204
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(204): Argument <to> is an empty collection File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 204
    Info (332050): set_false_path -from [get_keepers {sync_align_ila:sa_ila|datak_reg[0]}] -to [get_keepers {Block_read_spi:spi_custom_phy_dac1|reg_out[2]}] File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 204
Warning (332174): Ignored filter at arria5_tst1.sdc(205): Block_read_spi:spi_custom_phy_dac1|reg_out[3] could not be matched with a keeper File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 205
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(205): Argument <to> is an empty collection File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 205
    Info (332050): set_false_path -from [get_keepers {sync_align_ila:sa_ila|datak_reg[3]}] -to [get_keepers {Block_read_spi:spi_custom_phy_dac1|reg_out[3]}] File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 205
Warning (332174): Ignored filter at arria5_tst1.sdc(206): Block_read_spi:spi_custom_phy_dac1|reg_out[1] could not be matched with a keeper File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 206
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(206): Argument <to> is an empty collection File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 206
    Info (332050): set_false_path -from [get_keepers {sync_align_ila:sa_ila|datak_reg[1]}] -to [get_keepers {Block_read_spi:spi_custom_phy_dac1|reg_out[1]}] File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 206
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3]~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7]~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[9] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[9]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[6] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[6]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[8] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[8]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[2] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[2]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[8] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[8]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[5] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[5]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[3] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[3]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[9] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[9]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[7] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[7]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[4] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[4]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[6] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[6]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[1]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[0]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[6] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[6]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[1]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[8] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[8]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[6] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[6]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[4] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[4]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[0]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[5] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[5]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[7] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[7]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[1]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[2] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[2]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[5] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[5]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[9] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[9]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[0]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[0]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[0]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[3] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[3]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a4} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[8] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[8]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[1]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[2] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[2]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[9] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[9]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4]~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[2] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[2]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[0]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[5] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[5]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3]~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[0]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[1]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[1]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[4] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[4]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[8] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[8]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[9] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[9]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[6] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[6]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a4} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[7] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[7]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[2] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[2]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[1]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[8] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[8]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[6] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[6]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[9] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[9]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[5] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[5]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[3] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[3]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[0]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[3] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[3]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[0]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[1]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[0]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[1]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[0]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[4] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[4]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a4} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[5] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[5]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[1]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[8] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[8]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[2] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[2]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[6] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[6]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[9] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[9]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[7] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[7]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[2] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[2]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[8] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[8]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[9] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[9]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[6] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[6]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[5] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[5]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[2] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[2]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[1]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[1]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[0]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[5] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[5]} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a4} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2~DUPLICATE} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0} File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc Line: 228
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SDC1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332104): Reading SDC File: 'phy_reconfig/av_xcvr_reconfig.sdc'
Warning (332174): Ignored filter at av_xcvr_reconfig.sdc(42): *|basic|a5|reg_init[0]|clk could not be matched with a pin File: C:/Work_murmansk/Quartus/FPGA_072/project_072_z/phy_reconfig/av_xcvr_reconfig.sdc Line: 42
Info (332104): Reading SDC File: 'phy_reconfig/altera_reset_controller.sdc'
Critical Warning (332012): Synopsys Design Constraints File file not found: 'arria_5_072.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332104): Reading SDC File: 'reconfig_phy1/av_xcvr_reconfig.sdc'
Info (332104): Reading SDC File: 'reconfig_phy1/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'eth1/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'eth1/altera_eth_tse_pcs_pma_phyip.sdc'
Info (332104): Reading SDC File: 'eth1/altera_eth_tse_mac.sdc'
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332086): Ignoring clock spec: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA158
    Info (332098): Cell: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): Cell: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA158
    Info (332098): Cell: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): Cell: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): From: pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll_125_eth0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): From: pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): From: pll_96_dac1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll_96_dac1|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.188           -2167.807 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):    -2.624              -9.521 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):    -2.466              -4.878 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1] 
    Info (332119):    -1.416             -15.215 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):    -0.981            -314.335 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
Info (332146): Worst-case hold slack is -0.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.114              -0.383 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.222               0.000 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.239               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1] 
    Info (332119):     0.240               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     0.408               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0] 
Info (332146): Worst-case recovery slack is -0.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.307            -108.082 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.015               0.000 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     4.618               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
Info (332146): Worst-case removal slack is 0.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.439               0.000 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.545               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     0.885               0.000 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
Info (332146): Worst-case minimum pulse width slack is -1.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.451             -19.401 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):    -0.868              -1.736 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.416               0.000 custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.800               0.000 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.800               0.000 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     1.041               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     1.279               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     1.332               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     1.370               0.000 REF3 
    Info (332119):     2.068               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.068               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.068               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.068               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.068               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.068               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.068               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.068               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     3.184               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     3.359               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1] 
    Info (332119):     4.000               0.000 eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     4.000               0.000 eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     4.164               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.164               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.164               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.164               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.164               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.164               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.164               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.164               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
Info (332114): Report Metastability: Found 1048 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332086): Ignoring clock spec: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA158
    Info (332098): Cell: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): Cell: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA158
    Info (332098): Cell: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): Cell: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): From: pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll_125_eth0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): From: pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): From: pll_96_dac1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll_96_dac1|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.909
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.909           -1808.572 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):    -2.308              -8.354 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):    -2.162              -4.291 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1] 
    Info (332119):    -1.303             -14.023 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):    -0.980            -209.134 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
Info (332146): Worst-case hold slack is -0.249
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.249              -2.120 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.178               0.000 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.185               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     0.222               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1] 
    Info (332119):     0.402               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0] 
Info (332146): Worst-case recovery slack is -0.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.159             -26.116 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.128               0.000 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     4.817               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
Info (332146): Worst-case removal slack is 0.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.345               0.000 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.486               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     0.816               0.000 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
Info (332146): Worst-case minimum pulse width slack is -1.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.451             -19.401 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):    -0.868              -1.736 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.416               0.000 custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.800               0.000 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.800               0.000 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     1.041               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     1.269               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     1.332               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     1.378               0.000 REF3 
    Info (332119):     2.070               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.070               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.070               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.070               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.070               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.070               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.070               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.070               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     3.174               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     3.338               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1] 
    Info (332119):     4.000               0.000 eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     4.000               0.000 eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     4.165               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.165               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.165               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.165               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.165               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.165               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.165               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.165               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
Info (332114): Report Metastability: Found 1048 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332086): Ignoring clock spec: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA158
    Info (332098): Cell: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): Cell: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA158
    Info (332098): Cell: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): Cell: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): From: pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll_125_eth0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): From: pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): From: pll_96_dac1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll_96_dac1|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.028             -78.992 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):    -1.945              -6.816 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):    -1.856              -3.519 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1] 
    Info (332119):    -0.068              -0.316 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     0.280               0.000 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
Info (332146): Worst-case hold slack is 0.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.049               0.000 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.112               0.000 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.157               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     0.158               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1] 
    Info (332119):     0.245               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0] 
Info (332146): Worst-case recovery slack is 0.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.366               0.000 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.911               0.000 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     5.559               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
Info (332146): Worst-case removal slack is 0.219
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.219               0.000 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.314               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     0.543               0.000 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
Info (332146): Worst-case minimum pulse width slack is -0.418
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.418             -15.048 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.165               0.000 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.416               0.000 custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.800               0.000 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.800               0.000 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     1.041               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     1.297               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     1.332               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     1.357               0.000 REF3 
    Info (332119):     2.074               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.074               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.074               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.074               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.074               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.074               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.074               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.074               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     3.208               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     3.384               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1] 
    Info (332119):     4.000               0.000 eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     4.000               0.000 eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     4.161               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.161               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.161               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.161               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.161               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.161               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.161               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.161               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
Info (332114): Report Metastability: Found 1048 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 1048
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.565
    Info (332114): Worst Case Available Settling Time: 1.526 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 258.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5
Info: Analyzing Fast 1100mV 0C Model
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332086): Ignoring clock spec: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA158
    Info (332098): Cell: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): Cell: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA158
    Info (332098): Cell: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): Cell: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): From: pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll_125_eth0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): From: pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): From: pll_96_dac1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll_96_dac1|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.518              -5.314 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):    -1.517             -37.465 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):    -1.423              -2.682 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1] 
    Info (332119):     0.033               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     0.412               0.000 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
Info (332146): Worst-case hold slack is -0.091
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.091              -0.189 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.063               0.000 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.106               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1] 
    Info (332119):     0.120               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     0.166               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0] 
Info (332146): Worst-case recovery slack is 0.530
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.530               0.000 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     1.079               0.000 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     5.880               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
Info (332146): Worst-case removal slack is 0.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.155               0.000 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.281               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     0.489               0.000 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
Info (332146): Worst-case minimum pulse width slack is -0.418
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.418             -15.048 pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.165               0.000 pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     0.416               0.000 custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.416               0.000 custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.800               0.000 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     0.800               0.000 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk 
    Info (332119):     1.041               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     1.300               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     1.332               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 
    Info (332119):     1.357               0.000 REF3 
    Info (332119):     2.076               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.076               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.076               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.076               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.076               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.076               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.076               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.076               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     3.207               0.000 pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0] 
    Info (332119):     3.379               0.000 pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1] 
    Info (332119):     4.000               0.000 eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     4.000               0.000 eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     4.163               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.163               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.163               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.163               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.163               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.163               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.163               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.163               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
Info (332114): Report Metastability: Found 1048 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 1048
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.565
    Info (332114): Worst Case Available Settling Time: 1.629 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 49.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 740 warnings
    Info: Peak virtual memory: 1867 megabytes
    Info: Processing ended: Thu Mar 26 16:59:05 2020
    Info: Elapsed time: 00:01:30
    Info: Total CPU time (on all processors): 00:02:19


