
ObstacleDetection.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000049c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  0000049c  00000530  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000011  00800068  00800068  00000538  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000538  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000568  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000218  00000000  00000000  000005a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000027b8  00000000  00000000  000007bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e4c  00000000  00000000  00002f74  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000010db  00000000  00000000  00003dc0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000554  00000000  00000000  00004e9c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000d88  00000000  00000000  000053f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000ef2  00000000  00000000  00006178  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000190  00000000  00000000  0000706a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 49 00 	jmp	0x92	; 0x92 <__vector_3>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 84 01 	jmp	0x308	; 0x308 <__vector_5>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 52 01 	jmp	0x2a4	; 0x2a4 <__vector_9>
  28:	0c 94 ba 01 	jmp	0x374	; 0x374 <__vector_10>
  2c:	0c 94 1c 01 	jmp	0x238	; 0x238 <__vector_11>
  30:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__vector_12>
  34:	0c 94 f5 01 	jmp	0x3ea	; 0x3ea <__vector_13>
  38:	0c 94 1e 02 	jmp	0x43c	; 0x43c <__vector_14>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ec e9       	ldi	r30, 0x9C	; 156
  68:	f4 e0       	ldi	r31, 0x04	; 4
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a8 36       	cpi	r26, 0x68	; 104
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	a8 e6       	ldi	r26, 0x68	; 104
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a9 37       	cpi	r26, 0x79	; 121
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 a0 00 	call	0x140	; 0x140 <main>
  8a:	0c 94 4c 02 	jmp	0x498	; 0x498 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__vector_3>:
   return E_OK;
}

/*** INT2 ISR **********************************************************************************************************************/
ISR_INT2()
{
  92:	78 94       	sei
  94:	1f 92       	push	r1
  96:	0f 92       	push	r0
  98:	0f b6       	in	r0, 0x3f	; 63
  9a:	0f 92       	push	r0
  9c:	11 24       	eor	r1, r1
  9e:	2f 93       	push	r18
  a0:	3f 93       	push	r19
  a2:	4f 93       	push	r20
  a4:	5f 93       	push	r21
  a6:	6f 93       	push	r22
  a8:	7f 93       	push	r23
  aa:	8f 93       	push	r24
  ac:	9f 93       	push	r25
  ae:	af 93       	push	r26
  b0:	bf 93       	push	r27
  b2:	ef 93       	push	r30
  b4:	ff 93       	push	r31
   if(MCUCSR & BIT6)  /* if ISC2 is set --> Rising edge */
  b6:	04 b6       	in	r0, 0x34	; 52
  b8:	06 fe       	sbrs	r0, 6
  ba:	12 c0       	rjmp	.+36     	; 0xe0 <__vector_3+0x4e>
   {
      /** Debug Point **/
      //PORTB_DATA |= 1<<5 ;      
      /*---------------*/           
      /*-- Start timer2 -------------------*/
      Timer_Start(TIMER_2,0);
  bc:	60 e0       	ldi	r22, 0x00	; 0
  be:	70 e0       	ldi	r23, 0x00	; 0
  c0:	82 e0       	ldi	r24, 0x02	; 2
  c2:	0e 94 bc 00 	call	0x178	; 0x178 <Timer_Start>
      /*-- Change edge Procedure ----------*/
      /* 1 - Disable INT2 -----------------*/
      GICR &= ~(BIT5);
  c6:	8b b7       	in	r24, 0x3b	; 59
  c8:	8f 7d       	andi	r24, 0xDF	; 223
  ca:	8b bf       	out	0x3b, r24	; 59
      /* 2 - Set ISC2 to (0) : that will fire INT2 on falling edge --*/
      MCUCSR &= (~BIT6);
  cc:	84 b7       	in	r24, 0x34	; 52
  ce:	8f 7b       	andi	r24, 0xBF	; 191
  d0:	84 bf       	out	0x34, r24	; 52
      /* 3 - Reset INTF2 flag bit by setting 1 --*/
      GIFR |= BIT5;
  d2:	8a b7       	in	r24, 0x3a	; 58
  d4:	80 62       	ori	r24, 0x20	; 32
  d6:	8a bf       	out	0x3a, r24	; 58
      /* 4 - Enable INT2 --*/
      GICR |= (BIT5);
  d8:	8b b7       	in	r24, 0x3b	; 59
  da:	80 62       	ori	r24, 0x20	; 32
  dc:	8b bf       	out	0x3b, r24	; 59
  de:	1f c0       	rjmp	.+62     	; 0x11e <__vector_3+0x8c>
      /** Debug Point **/
      //softwareDelayMs(5);
      //PORTB_DATA |= 0<<5 ;
      /*---------------*/                        
   }
   else if(!(MCUCSR & BIT6)) /* if ISC2 is set to (0) --> Falling Edge */ /* assert its value !!!??*/
  e0:	04 b6       	in	r0, 0x34	; 52
  e2:	06 fc       	sbrc	r0, 6
  e4:	1c c0       	rjmp	.+56     	; 0x11e <__vector_3+0x8c>
   {
      /** Debug Point **/      
      //PORTB_DATA = 1<<4 ;      
      /*---------------*/
      /*stop timer counter*/
      Timer_Stop(TIMER_2);      
  e6:	82 e0       	ldi	r24, 0x02	; 2
  e8:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <Timer_Stop>
      /*read TCNT2*/
      Timer_GetValue(TIMER_2,(uint16_t *)&gu16_Icu_Time);
  ec:	68 e6       	ldi	r22, 0x68	; 104
  ee:	70 e0       	ldi	r23, 0x00	; 0
  f0:	82 e0       	ldi	r24, 0x02	; 2
  f2:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <Timer_GetValue>
      /*-- Set gu8_onFallPulseCapture_flag for 1 (to start reading time of the counted value) --*/
      gu8_onFallPulseCapture_flag = 1;      
  f6:	81 e0       	ldi	r24, 0x01	; 1
  f8:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <gu8_onFallPulseCapture_flag>
      /*Reset TCNT2*/
      Timer_SetValue(TIMER_2,0);          
  fc:	60 e0       	ldi	r22, 0x00	; 0
  fe:	70 e0       	ldi	r23, 0x00	; 0
 100:	82 e0       	ldi	r24, 0x02	; 2
 102:	0e 94 ec 00 	call	0x1d8	; 0x1d8 <Timer_SetValue>
      /*------ change edge -----*/      
      /* 1 - Disable INT2 */
      GICR &= ~(BIT5);
 106:	8b b7       	in	r24, 0x3b	; 59
 108:	8f 7d       	andi	r24, 0xDF	; 223
 10a:	8b bf       	out	0x3b, r24	; 59
      /* 2 - Set ISC2 to (1) : that will fire INT2 on rising edge */
      MCUCSR |= (BIT6);
 10c:	84 b7       	in	r24, 0x34	; 52
 10e:	80 64       	ori	r24, 0x40	; 64
 110:	84 bf       	out	0x34, r24	; 52
      /* 3 - Reset INTF2 flag bit by setting 1*/
      GIFR |= BIT5;
 112:	8a b7       	in	r24, 0x3a	; 58
 114:	80 62       	ori	r24, 0x20	; 32
 116:	8a bf       	out	0x3a, r24	; 58
      /* 4 - Enable INT2*/
      GICR |= (BIT5);
 118:	8b b7       	in	r24, 0x3b	; 59
 11a:	80 62       	ori	r24, 0x20	; 32
 11c:	8b bf       	out	0x3b, r24	; 59
      /** Debug Point **/
      //softwareDelayMs(5);
      //PORTB_DATA |= 0<<4 ;
      /*---------------*/
   }     
 11e:	ff 91       	pop	r31
 120:	ef 91       	pop	r30
 122:	bf 91       	pop	r27
 124:	af 91       	pop	r26
 126:	9f 91       	pop	r25
 128:	8f 91       	pop	r24
 12a:	7f 91       	pop	r23
 12c:	6f 91       	pop	r22
 12e:	5f 91       	pop	r21
 130:	4f 91       	pop	r20
 132:	3f 91       	pop	r19
 134:	2f 91       	pop	r18
 136:	0f 90       	pop	r0
 138:	0f be       	out	0x3f, r0	; 63
 13a:	0f 90       	pop	r0
 13c:	1f 90       	pop	r1
 13e:	18 95       	reti

00000140 <main>:
   /*---------------------- Start SPI test ----------------------------*/
   //masterSpi();
   //slaveSpi(); 
   /*---------------------- End SPI test ------------------------------*/
   /*---------------------- Start Uart test ---------------------------*/   
   myUsartFullDuplexInterruptTest();
 140:	0e 94 47 02 	call	0x48e	; 0x48e <myUsartFullDuplexInterruptTest>
   /*---------------------- End Uart Test -----------------------------*/ 
    
}
 144:	80 e0       	ldi	r24, 0x00	; 0
 146:	90 e0       	ldi	r25, 0x00	; 0
 148:	08 95       	ret

0000014a <__vector_12>:
   return au8_errorState;
}

/*--------------------------------------------- ISR CONTROL ------------------------------------------------------*/
ISR_SPI()
{ 
 14a:	78 94       	sei
 14c:	1f 92       	push	r1
 14e:	0f 92       	push	r0
 150:	0f b6       	in	r0, 0x3f	; 63
 152:	0f 92       	push	r0
 154:	11 24       	eor	r1, r1
 156:	8f 93       	push	r24
   /* Define error state*/
   uint8_t au8_errorState = 0;
   if(NULL != Data_byte)
   {
      /* Read Data from SPDR*/
      *Data_byte = SPDR;        
 158:	8f b1       	in	r24, 0x0f	; 15
 15a:	84 bd       	out	0x24, r24	; 36
{ 
     
   /*--- Read the transmitted byte when transmission is complete ---*/  
   SPI_ReadByte(&TCNT2); 
   /*--- Write the new Byte ----*/ 
   gu8_readByte++;
 15c:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <gu8_readByte>
 160:	8f 5f       	subi	r24, 0xFF	; 255
 162:	80 93 6b 00 	sts	0x006B, r24	; 0x80006b <gu8_readByte>
   /* Define error state*/
   uint8_t au8_errorState = 0;  
   if(NULL != Data_byte)
   {
      /* Write Data */
      SPDR = *Data_byte;
 166:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <gu8_readByte>
 16a:	8f b9       	out	0x0f, r24	; 15
   /*--- Read the transmitted byte when transmission is complete ---*/  
   SPI_ReadByte(&TCNT2); 
   /*--- Write the new Byte ----*/ 
   gu8_readByte++;
   SPI_WriteByte(&gu8_readByte);  
}
 16c:	8f 91       	pop	r24
 16e:	0f 90       	pop	r0
 170:	0f be       	out	0x3f, r0	; 63
 172:	0f 90       	pop	r0
 174:	1f 90       	pop	r1
 176:	18 95       	reti

00000178 <Timer_Start>:
   }
   else
   {
      return E_NOK;
   }
}
 178:	81 30       	cpi	r24, 0x01	; 1
 17a:	59 f0       	breq	.+22     	; 0x192 <Timer_Start+0x1a>
 17c:	18 f0       	brcs	.+6      	; 0x184 <Timer_Start+0xc>
 17e:	82 30       	cpi	r24, 0x02	; 2
 180:	99 f0       	breq	.+38     	; 0x1a8 <Timer_Start+0x30>
 182:	18 c0       	rjmp	.+48     	; 0x1b4 <Timer_Start+0x3c>
 184:	62 bf       	out	0x32, r22	; 50
 186:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <gu8_t0Prescaler>
 18a:	83 b7       	in	r24, 0x33	; 51
 18c:	89 2b       	or	r24, r25
 18e:	83 bf       	out	0x33, r24	; 51
 190:	11 c0       	rjmp	.+34     	; 0x1b4 <Timer_Start+0x3c>
 192:	77 27       	eor	r23, r23
 194:	7d bd       	out	0x2d, r23	; 45
 196:	6c bd       	out	0x2c, r22	; 44
 198:	80 91 72 00 	lds	r24, 0x0072	; 0x800072 <gu16_t1Prescaler>
 19c:	90 91 73 00 	lds	r25, 0x0073	; 0x800073 <gu16_t1Prescaler+0x1>
 1a0:	9e b5       	in	r25, 0x2e	; 46
 1a2:	89 2b       	or	r24, r25
 1a4:	8e bd       	out	0x2e, r24	; 46
 1a6:	06 c0       	rjmp	.+12     	; 0x1b4 <Timer_Start+0x3c>
 1a8:	64 bd       	out	0x24, r22	; 36
 1aa:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <gu8_t2Prescaler>
 1ae:	85 b5       	in	r24, 0x25	; 37
 1b0:	89 2b       	or	r24, r25
 1b2:	85 bd       	out	0x25, r24	; 37
 1b4:	80 e0       	ldi	r24, 0x00	; 0
 1b6:	08 95       	ret

000001b8 <Timer_Stop>:
 1b8:	81 30       	cpi	r24, 0x01	; 1
 1ba:	39 f0       	breq	.+14     	; 0x1ca <Timer_Stop+0x12>
 1bc:	18 f0       	brcs	.+6      	; 0x1c4 <Timer_Stop+0xc>
 1be:	82 30       	cpi	r24, 0x02	; 2
 1c0:	39 f0       	breq	.+14     	; 0x1d0 <Timer_Stop+0x18>
 1c2:	08 c0       	rjmp	.+16     	; 0x1d4 <Timer_Stop+0x1c>
 1c4:	83 b7       	in	r24, 0x33	; 51
 1c6:	13 be       	out	0x33, r1	; 51
 1c8:	05 c0       	rjmp	.+10     	; 0x1d4 <Timer_Stop+0x1c>
 1ca:	8e b5       	in	r24, 0x2e	; 46
 1cc:	1e bc       	out	0x2e, r1	; 46
 1ce:	02 c0       	rjmp	.+4      	; 0x1d4 <Timer_Stop+0x1c>
 1d0:	85 b5       	in	r24, 0x25	; 37
 1d2:	15 bc       	out	0x25, r1	; 37
 1d4:	80 e0       	ldi	r24, 0x00	; 0
 1d6:	08 95       	ret

000001d8 <Timer_SetValue>:
 1d8:	81 30       	cpi	r24, 0x01	; 1
 1da:	31 f0       	breq	.+12     	; 0x1e8 <Timer_SetValue+0x10>
 1dc:	18 f0       	brcs	.+6      	; 0x1e4 <Timer_SetValue+0xc>
 1de:	82 30       	cpi	r24, 0x02	; 2
 1e0:	31 f0       	breq	.+12     	; 0x1ee <Timer_SetValue+0x16>
 1e2:	06 c0       	rjmp	.+12     	; 0x1f0 <Timer_SetValue+0x18>
 1e4:	62 bf       	out	0x32, r22	; 50
 1e6:	04 c0       	rjmp	.+8      	; 0x1f0 <Timer_SetValue+0x18>
 1e8:	7d bd       	out	0x2d, r23	; 45
 1ea:	6c bd       	out	0x2c, r22	; 44
 1ec:	01 c0       	rjmp	.+2      	; 0x1f0 <Timer_SetValue+0x18>
 1ee:	64 bd       	out	0x24, r22	; 36
 1f0:	80 e0       	ldi	r24, 0x00	; 0
 1f2:	08 95       	ret

000001f4 <Timer_GetValue>:
 1f4:	61 15       	cp	r22, r1
 1f6:	71 05       	cpc	r23, r1
 1f8:	d9 f0       	breq	.+54     	; 0x230 <Timer_GetValue+0x3c>
 1fa:	81 30       	cpi	r24, 0x01	; 1
 1fc:	59 f0       	breq	.+22     	; 0x214 <Timer_GetValue+0x20>
 1fe:	18 f0       	brcs	.+6      	; 0x206 <Timer_GetValue+0x12>
 200:	82 30       	cpi	r24, 0x02	; 2
 202:	79 f0       	breq	.+30     	; 0x222 <Timer_GetValue+0x2e>
 204:	17 c0       	rjmp	.+46     	; 0x234 <Timer_GetValue+0x40>
 206:	82 b7       	in	r24, 0x32	; 50
 208:	90 e0       	ldi	r25, 0x00	; 0
 20a:	fb 01       	movw	r30, r22
 20c:	91 83       	std	Z+1, r25	; 0x01
 20e:	80 83       	st	Z, r24
 210:	80 e0       	ldi	r24, 0x00	; 0
 212:	08 95       	ret
 214:	8c b5       	in	r24, 0x2c	; 44
 216:	9d b5       	in	r25, 0x2d	; 45
 218:	fb 01       	movw	r30, r22
 21a:	91 83       	std	Z+1, r25	; 0x01
 21c:	80 83       	st	Z, r24
 21e:	80 e0       	ldi	r24, 0x00	; 0
 220:	08 95       	ret
 222:	84 b5       	in	r24, 0x24	; 36
 224:	90 e0       	ldi	r25, 0x00	; 0
 226:	fb 01       	movw	r30, r22
 228:	91 83       	std	Z+1, r25	; 0x01
 22a:	80 83       	st	Z, r24
 22c:	80 e0       	ldi	r24, 0x00	; 0
 22e:	08 95       	ret
 230:	81 e0       	ldi	r24, 0x01	; 1
 232:	08 95       	ret
 234:	80 e0       	ldi	r24, 0x00	; 0
 236:	08 95       	ret

00000238 <__vector_11>:

/************************************************ Timers ISRs Control **********************************************************/
ISR_TIMER0_OVF(){
 238:	78 94       	sei
 23a:	1f 92       	push	r1
 23c:	0f 92       	push	r0
 23e:	0f b6       	in	r0, 0x3f	; 63
 240:	0f 92       	push	r0
 242:	11 24       	eor	r1, r1
 244:	2f 93       	push	r18
 246:	3f 93       	push	r19
 248:	8f 93       	push	r24
 24a:	9f 93       	push	r25
 24c:	af 93       	push	r26
 24e:	bf 93       	push	r27
   /*---- TMU Over Flow Procedure ----*/
   /* 1 - Increment Global over flow times counter --*/
   gu32_overflowTimes++;
 250:	80 91 6d 00 	lds	r24, 0x006D	; 0x80006d <gu32_overflowTimes>
 254:	90 91 6e 00 	lds	r25, 0x006E	; 0x80006e <gu32_overflowTimes+0x1>
 258:	a0 91 6f 00 	lds	r26, 0x006F	; 0x80006f <gu32_overflowTimes+0x2>
 25c:	b0 91 70 00 	lds	r27, 0x0070	; 0x800070 <gu32_overflowTimes+0x3>
 260:	01 96       	adiw	r24, 0x01	; 1
 262:	a1 1d       	adc	r26, r1
 264:	b1 1d       	adc	r27, r1
 266:	80 93 6d 00 	sts	0x006D, r24	; 0x80006d <gu32_overflowTimes>
 26a:	90 93 6e 00 	sts	0x006E, r25	; 0x80006e <gu32_overflowTimes+0x1>
 26e:	a0 93 6f 00 	sts	0x006F, r26	; 0x80006f <gu32_overflowTimes+0x2>
 272:	b0 93 70 00 	sts	0x0070, r27	; 0x800070 <gu32_overflowTimes+0x3>
   /* 2 - Rise execute flag */
   gu8_excuteFlag = 1;
 276:	81 e0       	ldi	r24, 0x01	; 1
 278:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <gu8_excuteFlag>
   /* 3 - Reload TCNT ---*/   
   Timer_SetValue(TIMER_0 , (T0_OV_VAL - gu16_preloader));   
 27c:	20 91 77 00 	lds	r18, 0x0077	; 0x800077 <gu16_preloader>
 280:	30 91 78 00 	lds	r19, 0x0078	; 0x800078 <gu16_preloader+0x1>
ERROR_STATUS Timer_SetValue(uint8_t Timer_CH_NO, uint16_t Timer_value)
{
   switch(Timer_CH_NO)
   {
      case TIMER_0:
         TCNT0 = (uint8_t)Timer_value;         
 284:	80 e0       	ldi	r24, 0x00	; 0
 286:	91 e0       	ldi	r25, 0x01	; 1
 288:	82 1b       	sub	r24, r18
 28a:	93 0b       	sbc	r25, r19
 28c:	82 bf       	out	0x32, r24	; 50
   /* 2 - Rise execute flag */
   gu8_excuteFlag = 1;
   /* 3 - Reload TCNT ---*/   
   Timer_SetValue(TIMER_0 , (T0_OV_VAL - gu16_preloader));   
     
}
 28e:	bf 91       	pop	r27
 290:	af 91       	pop	r26
 292:	9f 91       	pop	r25
 294:	8f 91       	pop	r24
 296:	3f 91       	pop	r19
 298:	2f 91       	pop	r18
 29a:	0f 90       	pop	r0
 29c:	0f be       	out	0x3f, r0	; 63
 29e:	0f 90       	pop	r0
 2a0:	1f 90       	pop	r1
 2a2:	18 95       	reti

000002a4 <__vector_9>:

ISR_TIMER1_OVF(){
 2a4:	78 94       	sei
 2a6:	1f 92       	push	r1
 2a8:	0f 92       	push	r0
 2aa:	0f b6       	in	r0, 0x3f	; 63
 2ac:	0f 92       	push	r0
 2ae:	11 24       	eor	r1, r1
 2b0:	8f 93       	push	r24
 2b2:	9f 93       	push	r25
 2b4:	af 93       	push	r26
 2b6:	bf 93       	push	r27
   /*---- TMU Over Flow Procedure ----*/
   /* 1 - Increment Global over flow times counter --*/
   gu32_overflowTimes++; 
 2b8:	80 91 6d 00 	lds	r24, 0x006D	; 0x80006d <gu32_overflowTimes>
 2bc:	90 91 6e 00 	lds	r25, 0x006E	; 0x80006e <gu32_overflowTimes+0x1>
 2c0:	a0 91 6f 00 	lds	r26, 0x006F	; 0x80006f <gu32_overflowTimes+0x2>
 2c4:	b0 91 70 00 	lds	r27, 0x0070	; 0x800070 <gu32_overflowTimes+0x3>
 2c8:	01 96       	adiw	r24, 0x01	; 1
 2ca:	a1 1d       	adc	r26, r1
 2cc:	b1 1d       	adc	r27, r1
 2ce:	80 93 6d 00 	sts	0x006D, r24	; 0x80006d <gu32_overflowTimes>
 2d2:	90 93 6e 00 	sts	0x006E, r25	; 0x80006e <gu32_overflowTimes+0x1>
 2d6:	a0 93 6f 00 	sts	0x006F, r26	; 0x80006f <gu32_overflowTimes+0x2>
 2da:	b0 93 70 00 	sts	0x0070, r27	; 0x800070 <gu32_overflowTimes+0x3>
   /* 2 - Rise execute flag */
   gu8_excuteFlag = 1; 
 2de:	81 e0       	ldi	r24, 0x01	; 1
 2e0:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <gu8_excuteFlag>
   /* 3 - Reload TCNT ---*/   
   Timer_SetValue(TIMER_1 , (T1_OV_VAL - gu16_preloader));     
 2e4:	80 91 77 00 	lds	r24, 0x0077	; 0x800077 <gu16_preloader>
 2e8:	90 91 78 00 	lds	r25, 0x0078	; 0x800078 <gu16_preloader+0x1>
 2ec:	91 95       	neg	r25
 2ee:	81 95       	neg	r24
 2f0:	91 09       	sbc	r25, r1
   {
      case TIMER_0:
         TCNT0 = (uint8_t)Timer_value;         
      break;
      case TIMER_1:
         TCNT1 = Timer_value;
 2f2:	9d bd       	out	0x2d, r25	; 45
 2f4:	8c bd       	out	0x2c, r24	; 44
   gu32_overflowTimes++; 
   /* 2 - Rise execute flag */
   gu8_excuteFlag = 1; 
   /* 3 - Reload TCNT ---*/   
   Timer_SetValue(TIMER_1 , (T1_OV_VAL - gu16_preloader));     
}
 2f6:	bf 91       	pop	r27
 2f8:	af 91       	pop	r26
 2fa:	9f 91       	pop	r25
 2fc:	8f 91       	pop	r24
 2fe:	0f 90       	pop	r0
 300:	0f be       	out	0x3f, r0	; 63
 302:	0f 90       	pop	r0
 304:	1f 90       	pop	r1
 306:	18 95       	reti

00000308 <__vector_5>:

ISR_TIMER2_OVF(){
 308:	78 94       	sei
 30a:	1f 92       	push	r1
 30c:	0f 92       	push	r0
 30e:	0f b6       	in	r0, 0x3f	; 63
 310:	0f 92       	push	r0
 312:	11 24       	eor	r1, r1
 314:	2f 93       	push	r18
 316:	3f 93       	push	r19
 318:	8f 93       	push	r24
 31a:	9f 93       	push	r25
 31c:	af 93       	push	r26
 31e:	bf 93       	push	r27
   /*---- TMU Over Flow Procedure ----*/
   /* 1 - Increment Global over flow times counter --*/
   gu32_overflowTimes++;
 320:	80 91 6d 00 	lds	r24, 0x006D	; 0x80006d <gu32_overflowTimes>
 324:	90 91 6e 00 	lds	r25, 0x006E	; 0x80006e <gu32_overflowTimes+0x1>
 328:	a0 91 6f 00 	lds	r26, 0x006F	; 0x80006f <gu32_overflowTimes+0x2>
 32c:	b0 91 70 00 	lds	r27, 0x0070	; 0x800070 <gu32_overflowTimes+0x3>
 330:	01 96       	adiw	r24, 0x01	; 1
 332:	a1 1d       	adc	r26, r1
 334:	b1 1d       	adc	r27, r1
 336:	80 93 6d 00 	sts	0x006D, r24	; 0x80006d <gu32_overflowTimes>
 33a:	90 93 6e 00 	sts	0x006E, r25	; 0x80006e <gu32_overflowTimes+0x1>
 33e:	a0 93 6f 00 	sts	0x006F, r26	; 0x80006f <gu32_overflowTimes+0x2>
 342:	b0 93 70 00 	sts	0x0070, r27	; 0x800070 <gu32_overflowTimes+0x3>
   /* 2 - Rise execute flag */
   gu8_excuteFlag = 1;
 346:	81 e0       	ldi	r24, 0x01	; 1
 348:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <gu8_excuteFlag>
   /* 3 - Reload TCNT ---*/   
   Timer_SetValue(TIMER_2 , (T2_OV_VAL - gu16_preloader));   
 34c:	20 91 77 00 	lds	r18, 0x0077	; 0x800077 <gu16_preloader>
 350:	30 91 78 00 	lds	r19, 0x0078	; 0x800078 <gu16_preloader+0x1>
      break;
      case TIMER_1:
         TCNT1 = Timer_value;
      break;
      case TIMER_2:
         TCNT2 = (uint8_t)Timer_value;
 354:	80 e0       	ldi	r24, 0x00	; 0
 356:	91 e0       	ldi	r25, 0x01	; 1
 358:	82 1b       	sub	r24, r18
 35a:	93 0b       	sbc	r25, r19
 35c:	84 bd       	out	0x24, r24	; 36
   /* 2 - Rise execute flag */
   gu8_excuteFlag = 1;
   /* 3 - Reload TCNT ---*/   
   Timer_SetValue(TIMER_2 , (T2_OV_VAL - gu16_preloader));   
     
}
 35e:	bf 91       	pop	r27
 360:	af 91       	pop	r26
 362:	9f 91       	pop	r25
 364:	8f 91       	pop	r24
 366:	3f 91       	pop	r19
 368:	2f 91       	pop	r18
 36a:	0f 90       	pop	r0
 36c:	0f be       	out	0x3f, r0	; 63
 36e:	0f 90       	pop	r0
 370:	1f 90       	pop	r1
 372:	18 95       	reti

00000374 <__vector_10>:



ISR_TIMER0_COMP(){
 374:	78 94       	sei
 376:	1f 92       	push	r1
 378:	0f 92       	push	r0
 37a:	0f b6       	in	r0, 0x3f	; 63
 37c:	0f 92       	push	r0
 37e:	11 24       	eor	r1, r1
   /*set pins*/
   //gpioPinWrite(GPIOD,(BIT4|BIT5),HIGH);
}
 380:	0f 90       	pop	r0
 382:	0f be       	out	0x3f, r0	; 63
 384:	0f 90       	pop	r0
 386:	1f 90       	pop	r1
 388:	18 95       	reti

0000038a <Usart_Init>:
   {
      /* Report Fail */
      au8_errorState = UDR_RESET_FAIL; 
   }
   return au8_errorState;
}
 38a:	fc 01       	movw	r30, r24
 38c:	89 2b       	or	r24, r25
 38e:	c9 f0       	breq	.+50     	; 0x3c2 <Usart_Init+0x38>
 390:	90 b5       	in	r25, 0x20	; 32
 392:	80 81       	ld	r24, Z
 394:	89 2b       	or	r24, r25
 396:	86 60       	ori	r24, 0x06	; 6
 398:	92 81       	ldd	r25, Z+2	; 0x02
 39a:	89 2b       	or	r24, r25
 39c:	93 81       	ldd	r25, Z+3	; 0x03
 39e:	89 2b       	or	r24, r25
 3a0:	80 bd       	out	0x20, r24	; 32
 3a2:	8a b1       	in	r24, 0x0a	; 10
 3a4:	25 81       	ldd	r18, Z+5	; 0x05
 3a6:	28 7f       	andi	r18, 0xF8	; 248
 3a8:	94 81       	ldd	r25, Z+4	; 0x04
 3aa:	89 2b       	or	r24, r25
 3ac:	82 2b       	or	r24, r18
 3ae:	8a b9       	out	0x0a, r24	; 10
 3b0:	9b b1       	in	r25, 0x0b	; 11
 3b2:	86 81       	ldd	r24, Z+6	; 0x06
 3b4:	83 7e       	andi	r24, 0xE3	; 227
 3b6:	89 2b       	or	r24, r25
 3b8:	8b b9       	out	0x0b, r24	; 11
 3ba:	87 e6       	ldi	r24, 0x67	; 103
 3bc:	89 b9       	out	0x09, r24	; 9
 3be:	80 e0       	ldi	r24, 0x00	; 0
 3c0:	08 95       	ret
 3c2:	81 e0       	ldi	r24, 0x01	; 1
 3c4:	08 95       	ret

000003c6 <UsartReadRx>:
 3c6:	00 97       	sbiw	r24, 0x00	; 0
 3c8:	29 f0       	breq	.+10     	; 0x3d4 <UsartReadRx+0xe>
 3ca:	2c b1       	in	r18, 0x0c	; 12
 3cc:	fc 01       	movw	r30, r24
 3ce:	20 83       	st	Z, r18
 3d0:	84 e0       	ldi	r24, 0x04	; 4
 3d2:	08 95       	ret
 3d4:	81 e0       	ldi	r24, 0x01	; 1
 3d6:	08 95       	ret

000003d8 <UsartWriteTx>:
 3d8:	00 97       	sbiw	r24, 0x00	; 0
 3da:	29 f0       	breq	.+10     	; 0x3e6 <UsartWriteTx+0xe>
 3dc:	fc 01       	movw	r30, r24
 3de:	80 81       	ld	r24, Z
 3e0:	8c b9       	out	0x0c, r24	; 12
 3e2:	82 e0       	ldi	r24, 0x02	; 2
 3e4:	08 95       	ret
 3e6:	81 e0       	ldi	r24, 0x01	; 1
 3e8:	08 95       	ret

000003ea <__vector_13>:
/*--------------------------------------------------- Interrupt handlers  -----------------------------------------*/
/*
* USART on successful character receive completion interrupt handler 
*/
ISR_USART_RX()
{
 3ea:	78 94       	sei
 3ec:	1f 92       	push	r1
 3ee:	0f 92       	push	r0
 3f0:	0f b6       	in	r0, 0x3f	; 63
 3f2:	0f 92       	push	r0
 3f4:	11 24       	eor	r1, r1
 3f6:	2f 93       	push	r18
 3f8:	3f 93       	push	r19
 3fa:	4f 93       	push	r20
 3fc:	5f 93       	push	r21
 3fe:	6f 93       	push	r22
 400:	7f 93       	push	r23
 402:	8f 93       	push	r24
 404:	9f 93       	push	r25
 406:	af 93       	push	r26
 408:	bf 93       	push	r27
 40a:	ef 93       	push	r30
 40c:	ff 93       	push	r31
   /* on successful character reception : you can read the new character */    
   UsartReadRx(ch);         
 40e:	80 91 75 00 	lds	r24, 0x0075	; 0x800075 <ch>
 412:	90 91 76 00 	lds	r25, 0x0076	; 0x800076 <ch+0x1>
 416:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <UsartReadRx>
}
 41a:	ff 91       	pop	r31
 41c:	ef 91       	pop	r30
 41e:	bf 91       	pop	r27
 420:	af 91       	pop	r26
 422:	9f 91       	pop	r25
 424:	8f 91       	pop	r24
 426:	7f 91       	pop	r23
 428:	6f 91       	pop	r22
 42a:	5f 91       	pop	r21
 42c:	4f 91       	pop	r20
 42e:	3f 91       	pop	r19
 430:	2f 91       	pop	r18
 432:	0f 90       	pop	r0
 434:	0f be       	out	0x3f, r0	; 63
 436:	0f 90       	pop	r0
 438:	1f 90       	pop	r1
 43a:	18 95       	reti

0000043c <__vector_14>:

/*
* USART when data register is empty
*/
ISR_USART_UDRE()
{
 43c:	78 94       	sei
 43e:	1f 92       	push	r1
 440:	0f 92       	push	r0
 442:	0f b6       	in	r0, 0x3f	; 63
 444:	0f 92       	push	r0
 446:	11 24       	eor	r1, r1
 448:	2f 93       	push	r18
 44a:	3f 93       	push	r19
 44c:	4f 93       	push	r20
 44e:	5f 93       	push	r21
 450:	6f 93       	push	r22
 452:	7f 93       	push	r23
 454:	8f 93       	push	r24
 456:	9f 93       	push	r25
 458:	af 93       	push	r26
 45a:	bf 93       	push	r27
 45c:	ef 93       	push	r30
 45e:	ff 93       	push	r31
   /* if data register is empty : you can write a new character. */   
   UsartWriteTx(ch);      
 460:	80 91 75 00 	lds	r24, 0x0075	; 0x800075 <ch>
 464:	90 91 76 00 	lds	r25, 0x0076	; 0x800076 <ch+0x1>
 468:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <UsartWriteTx>
 46c:	ff 91       	pop	r31
 46e:	ef 91       	pop	r30
 470:	bf 91       	pop	r27
 472:	af 91       	pop	r26
 474:	9f 91       	pop	r25
 476:	8f 91       	pop	r24
 478:	7f 91       	pop	r23
 47a:	6f 91       	pop	r22
 47c:	5f 91       	pop	r21
 47e:	4f 91       	pop	r20
 480:	3f 91       	pop	r19
 482:	2f 91       	pop	r18
 484:	0f 90       	pop	r0
 486:	0f be       	out	0x3f, r0	; 63
 488:	0f 90       	pop	r0
 48a:	1f 90       	pop	r1
 48c:	18 95       	reti

0000048e <myUsartFullDuplexInterruptTest>:
#include "../MCAL/USART/usart_Cfg.h"
/*- FUNCTION DEFINITIONS ------------------------------------------------------------------------------------------------*/

void myUsartFullDuplexInterruptTest(void)
{
   Usart_Init(&usart_init_config);    
 48e:	80 e6       	ldi	r24, 0x60	; 96
 490:	90 e0       	ldi	r25, 0x00	; 0
 492:	0e 94 c5 01 	call	0x38a	; 0x38a <Usart_Init>
 496:	ff cf       	rjmp	.-2      	; 0x496 <myUsartFullDuplexInterruptTest+0x8>

00000498 <_exit>:
 498:	f8 94       	cli

0000049a <__stop_program>:
 49a:	ff cf       	rjmp	.-2      	; 0x49a <__stop_program>
