DPIO_PHY,FUNC_0
DPLL,FUNC_1
DPLL_VCO_ENABLE,VAR_0
DP_DETECTED,VAR_1
DP_LINK_TRAIN_PAT_1,VAR_2
DP_PIPE_SEL,FUNC_2
DP_PIPE_SEL_CHV,FUNC_3
DP_PORT_EN,VAR_3
DP_PORT_WIDTH,FUNC_4
DP_PRE_EMPHASIS_0,VAR_4
DP_VOLTAGE_0_4,VAR_5
DRM_DEBUG_KMS,FUNC_5
DRM_ERROR,FUNC_6
I915_READ,FUNC_7
I915_WRITE,FUNC_8
IS_CHERRYVIEW,FUNC_9
POSTING_READ,FUNC_10
WARN,FUNC_11
chv_dpll,VAR_6
chv_phy_powergate_ch,FUNC_12
dp_to_dig_port,FUNC_13
dp_to_i915,FUNC_14
pipe_name,FUNC_15
port_name,FUNC_16
vlv_dpll,VAR_7
vlv_force_pll_off,FUNC_17
vlv_force_pll_on,FUNC_18
vlv_pipe_to_channel,FUNC_19
vlv_power_sequencer_kick,FUNC_20
intel_dp,VAR_8
dev_priv,VAR_9
intel_dig_port,VAR_10
pipe,VAR_11
pll_enabled,VAR_12
release_cl_override,VAR_13
phy,VAR_14
ch,VAR_15
DP,VAR_16
