# BabySoC Functional Flow: From RTL to Gate-Level Verification  

This repository captures the design and verification journey of the **VSD BabySoC** â€“  
a small but complete System-on-Chip (SoC) built using open-source tools.  
It integrates:  
- `rvmyth` â†’ a RISC-V CPU core  
- `avsddac` â†’ Digital-to-Analog Converter  
- `avsdpll` â†’ Phase-Locked Loop  

The project demonstrates **RTL-to-Gate flow** with both **pre-synthesis** and **post-synthesis verification**.

---

## ğŸ“Œ Objectives  

<!-- Why this project is useful -->
- Build a strong foundation in **SoC fundamentals**  
- Practice **functional modeling and verification** of BabySoC  
- Convert RTL to a **gate-level netlist** with the SkyWater 130nm library  
- Verify that **post-synthesis GLS = original RTL behavior**  

---

## ğŸ”§ Tools & Setup  

<!-- Tools required -->
- **Yosys** â†’ Logic synthesis  
- **Icarus Verilog** â†’ Simulation  
- **GTKWave** â†’ Waveform visualization  
- **Sandpiper** â†’ Convert TL-Verilog to Verilog for `rvmyth`  

Command for Sandpiper:  

```bash
pip3 install pyyaml click sandpiper-saas
sandpiper-saas -i ./src/module/*.tlv -o rvmyth.v --bestsv --noline -p verilog --outdir ./src/module/
This generates rvmyth.v, which is used in synthesis and simulation.

ğŸ“‚ Repository Structure
<!-- Tree structure helps new users navigate -->
bash
Copy code
VSDBabySoC/
 â”œâ”€â”€ assets/            # Images of waveforms, chip stats, synthesis results
 â”œâ”€â”€ reports/           # Logs and synthesized netlist
 â”œâ”€â”€ simulation/        # RTL & GLS outputs (.out, .vcd)
 â”œâ”€â”€ src/               # RTL modules, analog IPs, stubs, configs
 â”œâ”€â”€ script/            # Yosys synthesis scripts
 â””â”€â”€ sdc/               # Timing constraints
ğŸ–¥ï¸ Workflow
1. RTL Simulation (Pre-Synthesis)
<!-- Pre-synthesis RTL check -->
Run RTL simulation with Icarus Verilog:

bash
Copy code
iverilog -o simulation/pre_synth_sim.out -DPRE_SYNTH_SIM src/module/testbench.v -I src/include -I src/module
cd simulation
./pre_synth_sim.out
gtkwave pre_synth_sim.vcd
âœ” Confirms CPU writes to DAC & PLL locks properly.

2. Synthesis with Yosys
<!-- RTL -> Gate level -->
Analog IPs are black-boxed using stubs.

Run synthesis:

bash
Copy code
yosys src/script/yosys_wo_lc_shell.ys | tee reports/logs/synthesis_yosis.log
âœ” Produces gate-level netlist â†’ reports/vsdbabysoc_netlist.v

3. Debugging Notes
<!-- Mention fixes during the process -->
Missing includes â†’ added -I src/include in Yosys script

Port mismatches in stubs â†’ corrected IP interfaces

4. Gate-Level Simulation (GLS)
<!-- Post-synthesis verification -->
Simulate synthesized netlist:

bash
Copy code
iverilog -DFUNCTIONAL -DUNIT_DELAY=#1 \
  -o simulation/post_synth_sim.out \
  src/gls_model/primitives.v src/gls_model/sky130_fd_sc_hd.v \
  reports/vsdbabysoc_netlist.v \
  src/module/avsdpll.v src/module/avsddac.v \
  src/module/testbench.v

cd simulation
./post_synth_sim.out
gtkwave dump.vcd
âœ” GLS waveform = RTL waveform â†’ functional equivalence verified.

ğŸ“Š Results
âœ… RTL simulation successful

âœ… Synthesized netlist generated

âœ… Identical waveforms in RTL & GLS

ğŸš€ Conclusion
This project provides a complete RTL-to-GLS verification flow for BabySoC.
The results confirm that the design is functionally sound and ready for Physical Design (PnR).

