<div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 31.456%;"><colgroup><col style="width: 39.8249%;"/><col style="width: 34.7921%;"/><col style="width: 25.3829%;"/></colgroup><tbody><tr><th class="confluenceTh">Sub Module</th><th class="confluenceTh">Owner</th><th class="confluenceTh">Scenario to hit</th></tr><tr><td colspan="1" class="confluenceTd">dmi_unit</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b37de258562006fa692da" href="https://arterisip.atlassian.net/wiki/people/624b37de258562006fa692da?ref=confluence" target="_blank" data-linked-resource-id="789965" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Jason Villanueva</a></p></div></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">dmi_resource_control</td><td class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b37de258562006fa692da" href="https://arterisip.atlassian.net/wiki/people/624b37de258562006fa692da?ref=confluence" target="_blank" data-linked-resource-id="789965" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Jason Villanueva</a></p></div></td><td class="confluenceTd"><div class="content-wrapper"><br/></div></td></tr><tr><td class="confluenceTd">dmi_protocol_control</td><td class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b37a38678e900705d8d68" href="https://arterisip.atlassian.net/wiki/people/624b37a38678e900705d8d68?ref=confluence" target="_blank" data-linked-resource-id="789395" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Ronak Salamat</a></p></div></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">dmi_native_interface</td><td class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b37de258562006fa692da" href="https://arterisip.atlassian.net/wiki/people/624b37de258562006fa692da?ref=confluence" target="_blank" data-linked-resource-id="789965" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Jason Villanueva</a></p></div></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">dmi_transaction_control</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b36fe258562006fa6923c" href="https://arterisip.atlassian.net/wiki/people/624b36fe258562006fa6923c?ref=confluence" target="_blank" data-linked-resource-id="787347" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Benjamin Madon</a></p></div></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">trace_capture</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b37de258562006fa692da" href="https://arterisip.atlassian.net/wiki/people/624b37de258562006fa692da?ref=confluence" target="_blank" data-linked-resource-id="789965" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Jason Villanueva</a></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">csr</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b37de258562006fa692da" href="https://arterisip.atlassian.net/wiki/people/624b37de258562006fa692da?ref=confluence" target="_blank" data-linked-resource-id="789965" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Jason Villanueva</a></p></div></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ncr_pmon</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b37a38678e900705d8d68" href="https://arterisip.atlassian.net/wiki/people/624b37a38678e900705d8d68?ref=confluence" target="_blank" data-linked-resource-id="789395" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Ronak Salamat</a></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p class="auto-cursor-target">ncr_pmon analysis <a class="confluence-userlink user-mention" data-account-id="624b37db8678e900705d8d9a" href="https://arterisip.atlassian.net/wiki/people/624b37db8678e900705d8d9a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abdelkader Essouri (Deactivated)</a></p><p class="auto-cursor-target"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166315/Ncore_pmon+code+coverage+for+DMI+config5b" data-linked-resource-id="16166315" data-linked-resource-version="4" data-linked-resource-type="page">Ncore_pmon code coverage for DMI config5b</a>  </p><p>Protocol Control Analysis</p><div class="table-wrap"><table class="wrapped confluenceTable" style="letter-spacing: 0.0px;"><colgroup><col style="width: 191.0px;"/><col style="width: 80.0px;"/><col style="width: 764.0px;"/><col/></colgroup><tbody><tr><td class="confluenceTd">Module</td><td class="confluenceTd">Coverage</td><td class="confluenceTd">Comment</td><td colspan="1" class="confluenceTd">Response</td></tr><tr><td class="confluenceTd">Protocol Control </td><td class="confluenceTd">96.7</td><td class="confluenceTd"><ul><li>req_ready needs to be 1 when req_valid is set (related statements are waived, coming from an assertion)</li><li>lines 1264, 1265: there's an assertion regarding if cmd_pop_valid = 1 =&gt; cmd_enable needs to be 1 (lines are waived)</li><li>mrd_resp_buffer_push_cmd_status: waived =&gt; hardwired</li><li>dtr_rsp_ready = 0 is waived because of rtl implementation  (line numbers 2573, 2574)</li></ul></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">cmd_skid_buffer</td><td class="confluenceTd">98.2</td><td class="confluenceTd"><div class="content-wrapper"><ul><li><a class="confluence-userlink user-mention" data-account-id="624b372bf813eb00692cb1a9" href="https://arterisip.atlassian.net/wiki/people/624b372bf813eb00692cb1a9?ref=confluence" target="_blank" data-linked-resource-id="755392" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Krishna Kanth</a> cmd_skid_buffer is never full (size 32)</li><li>entries 30 and 31 are not covered</li><li>req_in_ready = 0 while req_in_valid = 1 is waived</li></ul></div></td><td colspan="1" class="confluenceTd">For config4, nNcCmdInFlight is 32 and skidbuffer size is 32. Its tough to hit this scenario unless I write a directed testcase. Lets write an exclusion for this. This scenario is easy to hit when nNcCmdInFlight &gt; skidbuffer size (config8).<br/><strong>Done</strong></td></tr><tr><td class="confluenceTd">cmd_skid_output_fifo → fifo</td><td class="confluenceTd">97.13</td><td class="confluenceTd">line #134 needs to be waived (default value)</td><td colspan="1" class="confluenceTd"><strong>Done</strong></td></tr><tr><td class="confluenceTd">nc_cmd_resp_buffer → fifo</td><td class="confluenceTd">99.07</td><td class="confluenceTd"><div class="content-wrapper"><ul><li><a class="confluence-userlink user-mention" data-account-id="624b372bf813eb00692cb1a9" href="https://arterisip.atlassian.net/wiki/people/624b372bf813eb00692cb1a9?ref=confluence" target="_blank" data-linked-resource-id="755392" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Krishna Kanth</a>cmd_resp_buffer size 32 is never full</li><li>line 196 push_ready = 0 while push_valid = 1 is waived</li></ul></div></td><td colspan="1" class="confluenceTd">For config4, nNcCmdInFlight is 32 and skidbuffer size is 32. Its tough to hit this scenario unless I write a directed testcase. Lets write an exclusion for this. This scenario is easy to hit when nNcCmdInFlight &gt; skidbuffer size (config8).<br/><strong>Done</strong></td></tr><tr><td class="confluenceTd">str_req_fifo → fifo</td><td class="confluenceTd">99.07</td><td class="confluenceTd"><div class="content-wrapper"><ul><li><a class="confluence-userlink user-mention" data-account-id="624b372bf813eb00692cb1a9" href="https://arterisip.atlassian.net/wiki/people/624b372bf813eb00692cb1a9?ref=confluence" target="_blank" data-linked-resource-id="755392" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Krishna Kanth</a> str_req_fifo size 32 is never full</li><li>line 196 is waived</li></ul></div></td><td colspan="1" class="confluenceTd">There is a buffer in concerto mux which can accept few str_reqs from str_req_fifo. So, test cannot prevent str_req_fifo from popping entries in the begining of simulation. Also, nNcCmdFlight is 32. So, str_req_fifo cannot be full.  </td></tr><tr><td colspan="1" class="confluenceTd">mrd_skid_buffer → fifo </td><td colspan="1" class="confluenceTd">96.74</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><ul><li><a class="confluence-userlink user-mention" data-account-id="624b372bf813eb00692cb1a9" href="https://arterisip.atlassian.net/wiki/people/624b372bf813eb00692cb1a9?ref=confluence" target="_blank" data-linked-resource-id="755392" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Krishna Kanth</a>mrd_skid_buffer size 16 is never full </li><li>entries 14 and 15 are not covered</li><li>line 674 is waived ready = 0 while valid = 1</li></ul></div></td><td colspan="1" class="confluenceTd">For config4, nMrdInFlight is 16 and skidbuffer size is 16. Its tough to hit this scenario unless I write a directed testcase. Lets write an exclusion for this. This scenario is easy to hit when nMrdInFlight &gt; skidbuffer size (config8).<br/><strong>Done</strong></td></tr><tr><td colspan="1" class="confluenceTd">mrd_skid_output_fifo → fifo</td><td colspan="1" class="confluenceTd">97.09</td><td colspan="1" class="confluenceTd">default is waived</td><td colspan="1" class="confluenceTd"><strong>Done</strong></td></tr><tr><td colspan="1" class="confluenceTd">mrd_resp_mux</td><td colspan="1" class="confluenceTd">92.67</td><td colspan="1" class="confluenceTd"><ul><li>line 133, 135 dtr_resp_ready = 0 is waived </li><li>line 138 waived</li><li>line 291 waived</li><li>lines 359, 360, 384, 385, 393, 396 waived<ul><li>dtr_resp_ready = 0, resp_ready = 0 and vlate_ready = 0 → NOT Covered</li><li>if rmsg_ready = 0 → early_en Can't be 1</li><li>if early_en = 0 → msg_ready Can't be 1</li><li>if rmsg_ready = 0 → early_valid Can't be 1</li></ul></li></ul></td><td colspan="1" class="confluenceTd"><strong>Done</strong></td></tr><tr><td colspan="1" class="confluenceTd">mrd_resp_buffer</td><td colspan="1" class="confluenceTd">97.91</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><ul><li><a class="confluence-userlink user-mention" data-account-id="624b372bf813eb00692cb1a9" href="https://arterisip.atlassian.net/wiki/people/624b372bf813eb00692cb1a9?ref=confluence" target="_blank" data-linked-resource-id="755392" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Krishna Kanth</a>mrd_Resp_buffer size 16 is never full</li><li>line 132 push_ready = 0 while push_valid = 1 is waived</li></ul></div></td><td colspan="1" class="confluenceTd">For config4, nMrdInFlight is 16 and skidbuffer size is 16. Its tough to hit this scenario unless I write a directed testcase. Lets write an exclusion for this. This scenario is easy to hit when nMrdInFlight &gt; skidbuffer size (config8).</td></tr><tr><td colspan="1" class="confluenceTd">dtw_resp_mux</td><td colspan="1" class="confluenceTd">95.03</td><td colspan="1" class="confluenceTd"><ul><li>line 78 default is waied</li><li>lines 296, 310 waived (vlate_ready = 0 is waived)</li><li>lines 334, 336, 428, 477, 481 waived (dtr_resp_ready = 0, vlate_ready = 0 are waived)</li></ul></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">dtw_resp_fifo</td><td colspan="1" class="confluenceTd">99.42</td><td colspan="1" class="confluenceTd"><ul><li>dtw_resp_fifo is never full</li><li>line 292 is waived </li></ul></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">read_prot_muxarb</td><td colspan="1" class="confluenceTd">84.5</td><td colspan="1" class="confluenceTd">muxarb</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">cmd_resp_mux</td><td colspan="1" class="confluenceTd">93.33</td><td colspan="1" class="confluenceTd"><ul><li>lines 256, 257 waived (if rmsg_ready = 0 → early_en Can't be 1)</li><li>line 278, 287 waived (valte_ready = 0 Can't be covered)</li></ul></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">str_req_flm</td><td colspan="1" class="confluenceTd">85.17</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b372bf813eb00692cb1a9" href="https://arterisip.atlassian.net/wiki/people/624b372bf813eb00692cb1a9?ref=confluence" target="_blank" data-linked-resource-id="755392" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Krishna Kanth</a>str_req_flm entries 48 all the way to 128 are not covered</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>Number of str credits = nNcInFlight(32). If msg id for str req is generated randomly, 0-128 should have been covered by now. Need to know how RTL is generating the msg id for str req. Depending on that answer, conclusion can be made whether 128 ids can be hit or not.  <br/><a class="confluence-userlink user-mention" data-account-id="624b372bf813eb00692cb1a9" href="https://arterisip.atlassian.net/wiki/people/624b372bf813eb00692cb1a9?ref=confluence" target="_blank" data-linked-resource-id="755392" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Krishna Kanth</a>str_req_msg_id is coming from the find first module which granting the first unused id.</p><p>Since this module selects the first available message id  (starting from 0) for str_req, all 128 enries cannot be hit. Should be waived. </p></div></td></tr><tr><td colspan="1" class="confluenceTd">c_write_buffer</td><td colspan="1" class="confluenceTd">99.94</td><td colspan="1" class="confluenceTd"><ul><li>line 236 waived (if dtw_pop_valid = 1 → data_fifo_active Can't be 0)</li><li>line 833 is waived (if dtw_pop_valid = 0 → rob_in_valid Can't be 1)</li><li>line 956 waived</li></ul></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">c_write_buffer→ c_dtw_drb → drb_entry_0, 1</td><td colspan="1" class="confluenceTd">96.37</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><ul><li>lines 501, 508, 595, 602, 689, 696, ... (last_beat_rd_q = 1 waived)</li><li>ALL are waived </li></ul></div></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>nc_write_buffer</p><p>dtw_drb </p></td><td colspan="1" class="confluenceTd">97.92</td><td colspan="1" class="confluenceTd"><ul><li>line 116, 367, 922 (dtw_drb_sent = 1 while rob_qual_idx = 0 not covered) waived</li></ul><p>all waived because of last_beat_rd_q = 1</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">nc_rb_id_flm</td><td colspan="1" class="confluenceTd">99.34</td><td colspan="1" class="confluenceTd">pre_alloc_ready = 0 waived </td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">write_prot_muxarb</td><td colspan="1" class="confluenceTd">96.43</td><td colspan="1" class="confluenceTd">muxarb ?</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">wdata_sel_fifo</td><td colspan="1" class="confluenceTd">97.41</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>fifo is not full → <a class="confluence-userlink user-mention" data-account-id="624b372bf813eb00692cb1a9" href="https://arterisip.atlassian.net/wiki/people/624b372bf813eb00692cb1a9?ref=confluence" target="_blank" data-linked-resource-id="755392" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Krishna Kanth</a>more c/nc write </p><ul><li>line 92 is waived </li></ul></div></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-8973" rel="nofollow" style="text-decoration: none;">CONC-8973</a></p><p>// should never overflow wdata_sel (means fifo undersized)<br/>assert_implication #(0) assert_wdata_sel_overflow(<br/>.clk(clk),<br/>.reset_n(reset_n),<br/>.antecedent_expr(wdata_sel_push_valid),<br/>.consequent_expr(wdata_sel_push_ready)<br/>);</p></td></tr><tr><td colspan="1" class="confluenceTd">dtr_req_flm</td><td colspan="1" class="confluenceTd">99.91</td><td colspan="1" class="confluenceTd">line 84 is waived → </td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">dtr_drb</td><td colspan="1" class="confluenceTd">97.72</td><td colspan="1" class="confluenceTd"><p>line 358, 361, 582 waived (both drb0, drb1)</p></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><span style="letter-spacing: 0.0px;">Protocol control analysis:</span></p><p class="auto-cursor-target">Transaction_control analysis :</p><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 5.95274%;"/><col style="width: 4.71132%;"/><col style="width: 4.8771%;"/><col style="width: 8.78906%;"/><col style="width: 4.75324%;"/><col style="width: 28.3556%;"/><col style="width: 10.6898%;"/><col style="width: 4.75324%;"/><col style="width: 11.3405%;"/><col style="width: 2.52191%;"/><col style="width: 5.74505%;"/><col style="width: 7.51048%;"/></colgroup><tbody><tr><td class="confluenceTd">Module</td><td class="confluenceTd">coverage</td><td class="confluenceTd">comment</td><td class="confluenceTd">Module</td><td class="confluenceTd">coverage</td><td class="confluenceTd">comment</td><td class="confluenceTd">Module</td><td class="confluenceTd">coverage</td><td class="confluenceTd">Comment</td><td class="confluenceTd"><br/></td><td class="confluenceTd">coverage</td><td class="confluenceTd">Comment</td></tr><tr><td class="confluenceTd">transaction control</td><td class="confluenceTd">94.88</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/summary.html?f=2&amp;s=3082&amp;type=inst" rel="nofollow">rtt</a></td><td class="confluenceTd">95.12</td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/condExp.html?t=fe&amp;cp=99.01&amp;ex=67&amp;f=14&amp;s=3082" rel="nofollow">((((cm_type == 120) | (cm_type == 101)) | (cm_type == 43)) | (cm_type == 18)) , illegal command type?</a></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/summary.html?f=2&amp;s=3353&amp;type=inst" rel="nofollow">dmi_tt_id_tracker</a></td><td class="confluenceTd">88.27</td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/condExp.html?t=fe&amp;cp=64.81&amp;ex=3&amp;f=14&amp;s=3353" rel="nofollow">((entryId1 == allocId) &amp; (lookup_idx[1] ~&amp; deallocEn)) only hits for index 0</a></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/summary.html?f=2&amp;s=3219&amp;type=inst" rel="nofollow">u_cam_match_AND_tt_fill</a></td><td class="confluenceTd">50</td><td class="confluenceTd">will be waived. Alloc fill is always 0 when no cache is instanciated</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/summary.html?f=2&amp;s=3220&amp;type=inst" rel="nofollow">alloc_flm</a></td><td class="confluenceTd">99.98</td><td class="confluenceTd">pre_alloc_ready is always 1 (rtt_trans_ready) is always </td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/summary.html?f=2&amp;s=3495&amp;type=inst" rel="nofollow">wtt</a></td><td class="confluenceTd">98.53</td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/condExp.html?t=fe&amp;cp=98.33&amp;ex=16&amp;f=14&amp;s=3495" rel="nofollow">((wtt_valid[15] &amp; ((wtt_addr15[47:6] ^ read_req_addr[47:6]) == 0)) &amp; ((wtt_ns15 ^ cam_ns) == 0)), should be fixed by more tests</a></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/summary.html?f=2&amp;s=3497&amp;type=inst" rel="nofollow">u_wtt_valid_AND_evict</a></td><td class="confluenceTd">50</td><td class="confluenceTd">will be waived </td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/summary.html?f=2&amp;s=3662&amp;type=inst" rel="nofollow">dmi_merge_engine</a></td><td class="confluenceTd">96.48</td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/condExp.html?t=fe&amp;cp=94.28&amp;ex=3&amp;f=14&amp;s=3662" rel="nofollow">((push_result_data_ready &amp; mem_data_valid) &amp; mrg_data_go) push_result_data_ready is never 0</a></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/summary.html?f=2&amp;s=3667&amp;type=inst" rel="nofollow">merge_result_fifo</a></td><td class="confluenceTd">84.63</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/summary.html?f=2&amp;s=3668&amp;type=inst" rel="nofollow">fifo</a></td><td class="confluenceTd">83.23</td><td class="confluenceTd">fifo never full, same origin as the ready signal.</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/condExp.html?t=fe&amp;cp=94.28&amp;ex=10&amp;f=14&amp;s=3662" rel="nofollow">(push_result_data_ready &amp; (mrg_valid | beat_no_mrg)) push_result_data_ready is never 0</a></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/summary.html?f=2&amp;s=3674&amp;type=inst" rel="nofollow">req_out_fifo</a></td><td class="confluenceTd">50</td><td class="confluenceTd">always ready, similar to the previous missed expression</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">the signal comes from [dmi_drb_a(dtr_drb)] data_beat_in_ready -&gt;[Protocol_control] return_data_ready -&gt; [transaction_control] return_data_ready -&gt;[return_data_muxarb] merge_return_data_ready -&gt; [merge engine] result_data_ready -&gt; merge_result_fifo push_result_data_ready</td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/summary.html?f=2&amp;s=3684&amp;type=inst" rel="nofollow">mem_data_fifo</a></td><td class="confluenceTd">98.27</td><td class="confluenceTd">stupid default case….</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/summary.html?f=2&amp;s=3679&amp;type=inst" rel="nofollow">mem_req_in_fifo</a></td><td class="confluenceTd">98.14</td><td class="confluenceTd">Again a stupid default case</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/summary.html?f=2&amp;s=3649&amp;type=inst" rel="nofollow">return_data_muxarb</a></td><td class="confluenceTd">91.07</td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/condExp.html?t=fe&amp;cp=82.14&amp;ex=0&amp;f=14&amp;s=3649" rel="nofollow">(sink0_valid &amp; ~reqmask[0])</a></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/condExp.html?t=fe&amp;cp=82.14&amp;ex=8&amp;f=14&amp;s=3649" rel="nofollow">(((sink1_last &amp; new_fixed_req[1]) &amp; sink1_ready) &amp; reqvec[1])</a></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/condExp.html?t=fe&amp;cp=82.14&amp;ex=7&amp;f=14&amp;s=3649" rel="nofollow">(((sink0_last &amp; new_fixed_req[0]) &amp; sink0_ready) &amp; reqvec[0])</a></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/condExp.html?t=fe&amp;cp=82.14&amp;ex=9&amp;f=14&amp;s=3649" rel="nofollow">((sink0_last &amp; new_fixed_req[0]) | (sink1_last &amp; new_fixed_req[1]))</a></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">only one hit on Row 5sink0_ready_01(reqvec[0] &amp;&amp; (sink0_last &amp; new_fixed_req[0]))</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/summary.html?f=2&amp;s=3656&amp;type=inst" rel="nofollow">write_resp_fifo</a></td><td class="confluenceTd">84.63</td><td colspan="2" class="confluenceTd">Fifo never full + stupid default case, but pop ready does go low sometime. Probably a coverage hole</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/summary.html?b=1&amp;s=3642&amp;type=inst" rel="nofollow">/write_res_data_fifo</a></td><td class="confluenceTd">98.21</td><td class="confluenceTd">stupid default case</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/summary.html?f=2&amp;s=3636&amp;type=inst" rel="nofollow">write_trans_fifo</a></td><td class="confluenceTd">98.27</td><td class="confluenceTd">stupid default case</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/c4_coverage/html/summary.html?f=2&amp;s=3489&amp;type=inst" rel="nofollow">read_trans_fifo</a></td><td class="confluenceTd">98.27</td><td class="confluenceTd">stupid default case</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr></tbody></table></div><p class="auto-cursor-target">Jason's analysis:</p><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 26.9523%;"/><col style="width: 5.4468%;"/><col style="width: 4.25698%;"/><col style="width: 37.8459%;"/><col style="width: 6.64946%;"/><col style="width: 18.8485%;"/></colgroup><tbody><tr><td class="confluenceTd">Module</td><td class="confluenceTd">Coverage</td><td colspan="1" class="confluenceTd">Date of DB</td><td class="confluenceTd">Comment</td><td colspan="1" class="confluenceTd">Status</td><td colspan="1" class="confluenceTd">DV Comment</td></tr><tr><td class="confluenceTd"><p>dmi_native_interface/b_fifo/fifo</p></td><td class="confluenceTd">80% expr</td><td colspan="1" class="confluenceTd">1/7/22</td><td class="confluenceTd"><div class="content-wrapper"><ol><li>b_fifo has not become full, need to wait for performance tests run on this config. Need pressure and lots of small writes completing. <a class="confluence-userlink user-mention" data-account-id="624b37e9258562006fa692ea" href="https://arterisip.atlassian.net/wiki/people/624b37e9258562006fa692ea?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Hardy Prosper (Deactivated)</a> can you please investigate. I still dont see these being hit. IT would have to be lots of writes, with pressure at the SMI level. </li><li>Line 77 :((q[2] != q[2]) &amp; (q[1:0] == q[1:0])), #full condition</li><li>Line 84 :(push_ready &amp; push_valid), #push_ready not 0 when push_valid asserted</li><li>backpressure should also hit other 'occupancy_hoq' cases</li></ol></div></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><ol><li>THis is  achievable if and only if the number of WTT is greater than the number of  entries in the fifo...  there is a parm in the json file that indicates what the WTT is set as...  nWttCtrlEntries....   Need to find a way to prevent the fifo from popping.</li></ol><p>2.</p><p>3.</p><p>4.</p></td></tr><tr><td class="confluenceTd">dmi_native_interface/ar_fifo/fifo</td><td class="confluenceTd">93.75% stmt</td><td colspan="1" class="confluenceTd">1/7/22</td><td class="confluenceTd">default case should be waived by formal or RTL exclusions</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Formal coverCheck adds this waiver.</td></tr><tr><td class="confluenceTd">dmi_native_interface/aw_fifo/fifo</td><td class="confluenceTd">93.75% stmt</td><td colspan="1" class="confluenceTd">1/7/22</td><td class="confluenceTd">default case should be waived by formal or RTL exclusions</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Formal coverCheck adds this waiver.</td></tr><tr><td class="confluenceTd">dmi_native_interface/w_fifo/fifo</td><td class="confluenceTd">93.75% stmt</td><td colspan="1" class="confluenceTd">1/7/22</td><td class="confluenceTd">default case should be waived by formal or RTL exclusions</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Formal coverCheck adds this waiver.</td></tr><tr><td colspan="1" class="confluenceTd">trace_capture</td><td colspan="1" class="confluenceTd">95.52% expr</td><td colspan="1" class="confluenceTd">1/4/22</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><ol><li>Line 409 :(((smi_rx0_ndp_msg_valid &amp;&amp; smi_rx0_ndp_msg_ready) &amp;&amp; smi_rx0_ndp_ndp[0]) &amp;&amp; smi_rx0_enable), #Need back pressure in system where SMI rx_ready==0.</li><li>Need testcase to cause trace_capture msgs dropped for every SMI rx/tx case. <a class="confluence-userlink user-mention" data-account-id="624b37e9258562006fa692ea" href="https://arterisip.atlassian.net/wiki/people/624b37e9258562006fa692ea?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Hardy Prosper (Deactivated)</a> Can you check to see if there is a DMI test for this? Would this be a case where we waive since block is instantiated in many other ncore units?</li><li>Line 1146 :(accumulator_0_msg_fit &amp;&amp; (((trace_capture_buffer_in_ready &amp;&amp; accumulator_0_in_restart) ~&amp; ~force_accum_0_counter_expired) ~&amp; accumulator_0_push)), #This is a case that has lots of trace msgs captured and accumulators expiring. <a class="confluence-userlink user-mention" data-account-id="624b37e9258562006fa692ea" href="https://arterisip.atlassian.net/wiki/people/624b37e9258562006fa692ea?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Hardy Prosper (Deactivated)</a> to check.</li><li>Line 1468 :(dtw_resp_valid &amp;&amp; (dtw_resp_cm_type == 255)), #Error case where dtw_dbg_rsp returns with incorrect type, transaction is dropped in dmi_protocol_control &amp; not possible, will be WAIVED.</li><li><a class="confluence-userlink user-mention" data-account-id="624b37e9258562006fa692ea" href="https://arterisip.atlassian.net/wiki/people/624b37e9258562006fa692ea?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Hardy Prosper (Deactivated)</a> Ensure a check is in place to check that every DTW DBG request receives a DTW DBG response.</li><li><a class="confluence-userlink user-mention" data-account-id="624b37e9258562006fa692ea" href="https://arterisip.atlassian.net/wiki/people/624b37e9258562006fa692ea?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Hardy Prosper (Deactivated)</a>Ensure check is done in capture SB to check if DTW DBG request and DTW DBG response have TM bit ==0. </li></ol></div></td><td colspan="1" class="confluenceTd"><p>1._ Note</p><p>2._  <strong>Done</strong></p><p>3._  <strong>Done</strong></p><p>4._  <strong>Done</strong></p><p>5._  <strong>Done</strong></p><p>6._  <strong>Done</strong></p></td><td colspan="1" class="confluenceTd"><p><strong>1._ </strong>hits case randomly</p><p><strong>2</strong>._ test - trace_capture_drop0  use parameter -so &quot;+k_num_cmd=25000&quot;.</p><p><strong>3</strong>._ force_accumulator_[0:3]_counter_expired, xxx_msg_fit and xxx_in_retart never get asserted at the same time due to RTL guarding. Might be candidate to be WAVED.</p><p><strong>4</strong>._ Formal coverCheck adds this waiver.</p><p><strong>5</strong>._ Code has been added in checked in.</p><p><strong>6</strong>._ Code has been added in checked in.</p></td></tr><tr><td colspan="1" class="confluenceTd">dmi_resource_control/dmi_no_cache_wrap/read_pipe</td><td colspan="1" class="confluenceTd">96.96% stmt</td><td colspan="1" class="confluenceTd">1/7/22</td><td colspan="1" class="confluenceTd">default case should be waived by formal or RTL exclusions</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Formal coverCheck adds this waiver.</td></tr><tr><td colspan="1" class="confluenceTd">dmi_resource_control/dmi_no_cache_wrap/write_pipe</td><td colspan="1" class="confluenceTd">96.96% stmt</td><td colspan="1" class="confluenceTd">1/7/22</td><td colspan="1" class="confluenceTd">default case should be waived by formal or RTL exclusions</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Formal coverCheck adds this waiver.</td></tr><tr><td colspan="1" class="confluenceTd">dmi_resource_control/dmi_no_cache_wrap</td><td colspan="1" class="confluenceTd">0% cndt</td><td colspan="1" class="confluenceTd">1/7/22</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>Need to add WAIVER for cm_types that are not possible in a non-cache DMI. </p><ol><li>WM_RSCLN type is still missing, <a class="confluence-userlink user-mention" data-account-id="624b37e9258562006fa692ea" href="https://arterisip.atlassian.net/wiki/people/624b37e9258562006fa692ea?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Hardy Prosper (Deactivated)</a>Is this type of transaction allowed when DMI has no cache? </li></ol></div></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Formal coverCheck added some of these waivers. WAIVING remaining.</td></tr><tr><td colspan="1" class="confluenceTd">dmi_resource_control/dmi_no_cache_wrap/wdata_id_ff</td><td colspan="1" class="confluenceTd">88% expr</td><td colspan="1" class="confluenceTd">1/7/22</td><td colspan="1" class="confluenceTd">Need backpressure into system and need to cover case where FULL. <a class="confluence-userlink user-mention" data-account-id="624b37e9258562006fa692ea" href="https://arterisip.atlassian.net/wiki/people/624b37e9258562006fa692ea?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Hardy Prosper (Deactivated)</a>Same backpressure test with lots of writes only.</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">After deeper analysis, determined need test where aw_valid/aw_ready delays are small and w_valid/w_ready delays are large. Essentially delaying when we accept the w data channel.</td></tr><tr><td colspan="1" class="confluenceTd">dmi_resource_control/dmi_no_cache_wrap/write_data_buffer</td><td colspan="1" class="confluenceTd">94.33% expr</td><td colspan="1" class="confluenceTd">1/7/22</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><ol><li><span class="line-number legacy-color-text-default" title="Line Number">Line 213 :</span><a class="external-link" href="http://webfile.arteris.com/~saadz/regression/2022_01_04_0841/debug/dmi/config4/coverage/html/sourceViewer.html?f=582&amp;l=213" rel="nofollow" style="text-decoration: none;">(((~buffer_lock[i&gt;&gt;1] | read_done[i]) | buffer_lock_clr[i&gt;&gt;1]) | rdptr0_dec[i])</a>, #just need more random with dtw merges and pressure. <a class="confluence-userlink user-mention" data-account-id="624b37e9258562006fa692ea" href="https://arterisip.atlassian.net/wiki/people/624b37e9258562006fa692ea?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Hardy Prosper (Deactivated)</a>a buffer lock needs to occur (done by read/write address colisions) while reading out of both ports of the write data buffer</li><li><span class="line-number legacy-color-text-default" title="Line Number">Line 348 :</span><a class="external-link" href="http://webfile.arteris.com/~saadz/regression/2022_01_04_0841/debug/dmi/config4/coverage/html/sourceViewer.html?f=582&amp;l=348" rel="nofollow" style="text-decoration: none;">(buffer_valid[rdptr0] &amp; ((wrdata0_req_valid &amp; wrdata0_req_ready) | rdptr0_busy))</a>, #wrdata0_req_ready=~rdptr0_busy, so cannot be 0 when rdptr0_busy=0, add WAIVER</li><li><span class="line-number legacy-color-text-default" title="Line Number">Line 376 :</span><a class="external-link" href="http://webfile.arteris.com/~saadz/regression/2022_01_04_0841/debug/dmi/config4/coverage/html/sourceViewer.html?f=582&amp;l=376" rel="nofollow" style="text-decoration: none;">(buffer_valid[rdptr1] &amp; ((wrdata1_req_valid &amp; wrdata1_req_ready) | rdptr1_busy))</a>, #wrdata1_req_ready=~rdptr1_busy, so cannot be 0 when rdptr1_busy=0, add WAIVER</li></ol></div></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><ol><li>-</li><li>Formal coverCheck adds this waiver.</li><li>Formal coverCheck adds this waiver.</li></ol><p><br/></p></td></tr><tr><td colspan="1" class="confluenceTd">dmi_unit</td><td colspan="1" class="confluenceTd">80.76% expr</td><td colspan="1" class="confluenceTd">1/7/22</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><ol><li>dtr_rsp_message_UCE, dtw_rsp_header_UCE are never 1, #missing these UCE error cases, <a class="confluence-userlink user-mention" data-account-id="624b372bf813eb00692cb1a9" href="https://arterisip.atlassian.net/wiki/people/624b372bf813eb00692cb1a9?ref=confluence" target="_blank" data-linked-resource-id="755392" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Krishna Kanth</a>Can you check to see/enable this for those msg types? DTR_RSP, DTW_DBG_RSP types.</li><li><span class="line-number legacy-color-text-default" title="Line Number">Line 2886 :</span><a class="external-link" href="http://webfile.arteris.com/~saadz/regression/2022_01_04_0841/debug/dmi/config4/coverage/html/sourceViewer.html?f=243&amp;l=2886" rel="nofollow" style="text-decoration: none;">(smi_rx0_ndp_msg_valid &amp; ~smi_rx0_ndp_msg_ready)</a>, # backpressure on SMI rx0 port needed here <a class="confluence-userlink user-mention" data-account-id="624b37e9258562006fa692ea" href="https://arterisip.atlassian.net/wiki/people/624b37e9258562006fa692ea?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Hardy Prosper (Deactivated)</a></li><li><span style="color: black;"><span class="line-number" title="Line Number">Line 2892 :</span><a class="external-link" href="http://webfile.arteris.com/~saadz/regression/2022_01_04_0841/debug/dmi/config4/coverage/html/sourceViewer.html?f=243&amp;l=2892" rel="nofollow" style="text-decoration: none;">(axi_mst_b_valid &amp; ~axi_mst_b_ready)</a>, #backpressure needed and related to b_fifo issue above, need to have case where b responses cannot make progress down stream, due to SMI TX pressure. <a class="confluence-userlink user-mention" data-account-id="624b37e9258562006fa692ea" href="https://arterisip.atlassian.net/wiki/people/624b37e9258562006fa692ea?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Hardy Prosper (Deactivated)</a> </span></li></ol></div></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><ol><li>we will see uce in all message types (except dtw_dbg_rsp) if we start merging ucdb files from different run.  </li><li>  </li><li>-</li></ol></td></tr><tr><td colspan="1" class="confluenceTd">csr</td><td colspan="1" class="confluenceTd">81.11% expr</td><td colspan="1" class="confluenceTd">1/7/22</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><ol><li><span class="line-number legacy-color-text-default" title="Line Number">Line 708 :</span><a class="external-link" href="https://webfile.arteris.com/~kkanth/code_cov/config4/01_06_2022/hw-ncr/regression/2022_01_06_2206/debug/dmi/config4/coverage/html/sourceViewer.html?f=232&amp;l=708" rel="nofollow" style="text-decoration: none;">(DMIUCESR_sw_wr &amp; DMIUCESR_ErrVld_sw_wdata)</a>, #I dont see a write 0 for DMIUCESR[ErrVld] field.  <a class="confluence-userlink user-mention" data-account-id="624b372bf813eb00692cb1a9" href="https://arterisip.atlassian.net/wiki/people/624b372bf813eb00692cb1a9?ref=confluence" target="_blank" data-linked-resource-id="755392" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Krishna Kanth</a> can you follow up on these error scenarios?</li><li><span class="line-number legacy-color-text-default" title="Line Number">Line 716 :</span><a class="external-link" href="https://webfile.arteris.com/~kkanth/code_cov/config4/01_06_2022/hw-ncr/regression/2022_01_06_2206/debug/dmi/config4/coverage/html/sourceViewer.html?f=232&amp;l=716" rel="nofollow" style="text-decoration: none;">((DMIUCESAR_sw_wr | DMIUCESR_sw_wr) | ((corr_err_vld &amp; corr_err_exceed_threshold) &amp; DMIUCECR_ErrDetEn_out))</a>, #Need case where correctable error occurs but ErrDetEn==0</li><li><span class="line-number legacy-color-text-default" title="Line Number">Line 764 :</span><a class="external-link" href="https://webfile.arteris.com/~kkanth/code_cov/config4/01_06_2022/hw-ncr/regression/2022_01_06_2206/debug/dmi/config4/coverage/html/sourceViewer.html?f=232&amp;l=764" rel="nofollow" style="text-decoration: none;">(protCtrl_c_wr_data_mem_uce &amp;&amp; csr_UEDR_MemErrDetEn)</a>, #Similar to above, need case where uncorrectable error occurs but MemErrDetEn==0</li><li><span class="line-number legacy-color-text-default" title="Line Number">Line 1270 :</span><a class="external-link" href="https://webfile.arteris.com/~kkanth/code_cov/config4/01_06_2022/hw-ncr/regression/2022_01_06_2206/debug/dmi/config4/coverage/html/sourceViewer.html?f=232&amp;l=1270" rel="nofollow" style="text-decoration: none;">(DMICNTCR0_InterruptEn_out &amp; DMICNTCR0_OverFlowStatus_out)</a>, #perf monitor event to hit overflow scenario for DMICNTCR[0-3] counters.</li></ol></div></td><td colspan="1" class="confluenceTd"><p> 1._  <strong>Done</strong></p><p> 2._  <strong>Done</strong></p><p> 3._  <strong>Done</strong></p><p> 4._  <strong>Done</strong>.</p><p><br/></p></td><td colspan="1" class="confluenceTd"><ol><li>Scenario observed in csr_bit_bash test, however tool missing it. WAIVING for now</li><li>This is unreachable... WAVER.</li><li>This is unreachable ... WAVER.</li><li>This is covered in the Perfmon coverage, it can be WAIVED as well.</li></ol></td></tr><tr><td colspan="1" class="confluenceTd">csr/u_dmi_apb_csr</td><td colspan="1" class="confluenceTd">25% cndt</td><td colspan="1" class="confluenceTd">1/7/22</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><ol><li><span class="line-number legacy-color-text-default" title="Line Number">Line 708 :</span><a class="external-link" href="https://webfile.arteris.com/~kkanth/code_cov/config4/01_06_2022/hw-ncr/regression/2022_01_06_2206/debug/dmi/config4/coverage/html/sourceViewer.html?f=232&amp;l=708" rel="nofollow" style="text-decoration: none;">(DMIUCESR_sw_wr &amp; DMIUCESR_ErrVld_sw_wdata)</a>, #Same above.  <a class="confluence-userlink user-mention" data-account-id="624b37e9258562006fa692ea" href="https://arterisip.atlassian.net/wiki/people/624b37e9258562006fa692ea?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Hardy Prosper (Deactivated)</a></li><li><span class="line-number legacy-color-text-default" title="Line Number">Line 743 :</span><a class="external-link" href="https://webfile.arteris.com/~kkanth/code_cov/config4/01_06_2022/hw-ncr/regression/2022_01_06_2206/debug/dmi/config4/coverage/html/sourceViewer.html?f=232&amp;l=743" rel="nofollow" style="text-decoration: none;">(uncorr_err_vld &amp; ~DMIUUESR_ErrVld_out)</a>, </li></ol></div></td><td colspan="1" class="confluenceTd"><ol><li><strong>Pending</strong></li></ol></td><td colspan="1" class="confluenceTd"><ol><li>Scenario observed in csr_bit_bash test, however tool missing it.  Tool issue identified and WAIVING for now.</li><li>-Same as above</li></ol></td></tr><tr><td colspan="1" class="confluenceTd">csr/u_dmi_apb_csr</td><td colspan="1" class="confluenceTd">76.64% expr</td><td colspan="1" class="confluenceTd">1/7/22</td><td colspan="1" class="confluenceTd"><ol><li><span class="line-number legacy-color-text-default" title="Line Number">Line 772 :</span><a class="external-link" href="https://webfile.arteris.com/~kkanth/code_cov/config4/01_06_2022/hw-ncr/regression/2022_01_06_2206/debug/dmi/config4/coverage/html/sourceViewer.html?f=231&amp;l=772" rel="nofollow" style="text-decoration: none;">((m_penable &amp; m_psel) &amp; m_pwrite)</a>, #Need WAIVER, will not receive psel=0 when penable=1</li><li><span class="line-number legacy-color-text-default" title="Line Number">Line 784 :</span><a class="external-link" href="https://webfile.arteris.com/~kkanth/code_cov/config4/01_06_2022/hw-ncr/regression/2022_01_06_2206/debug/dmi/config4/coverage/html/sourceViewer.html?f=231&amp;l=784" rel="nofollow" style="text-decoration: none;">((m_penable &amp; m_psel) &amp; (addr_no_hit | non_sec_access))</a>, #Case where APB non_sec_access is sent ..is this possible or not allowed by APB initiator? Investigate</li><li><span class="line-number legacy-color-text-default" title="Line Number">Line 851 :</span><a class="external-link" href="https://webfile.arteris.com/~kkanth/code_cov/config4/01_06_2022/hw-ncr/regression/2022_01_06_2206/debug/dmi/config4/coverage/html/sourceViewer.html?f=231&amp;l=851" rel="nofollow" style="text-decoration: none;">(DMIUUEDR_sw_wr &amp; ~prot_ns_tz[3])</a>, #sw_ns=0 internally so formal exclusions should WAIVE this for us, numerous throughout block. </li><li><span class="line-number legacy-color-text-default" title="Line Number">Line 1488 :</span><a class="external-link" href="https://webfile.arteris.com/~kkanth/code_cov/config4/01_06_2022/hw-ncr/regression/2022_01_06_2206/debug/dmi/config4/coverage/html/sourceViewer.html?f=231&amp;l=1488" rel="nofollow" style="text-decoration: none;">(DMICNTCR0_CountClr_wr? 0: (DMICNTCR0_sw_wr? q[1]: q[1]))</a>, #Need sw write 0 case for DMICNTCR0[CountClr] field <a class="confluence-userlink user-mention" data-account-id="624b37e9258562006fa692ea" href="https://arterisip.atlassian.net/wiki/people/624b37e9258562006fa692ea?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Hardy Prosper (Deactivated)</a></li></ol></td><td colspan="1" class="confluenceTd"><p>1._ <strong>Done</strong></p><p>2._ <strong>Done</strong></p><p>3._ <strong>Done</strong></p><p>4._ <strong>Done</strong></p></td><td colspan="1" class="confluenceTd"><ol><li>-added RTL WAIVERs</li><li>Formal coverCheck adds non_sec WAIVER.</li><li>Formal coverCheck adds non_sec WAIVER.</li><li>Scenario observed in csr_bit_bash test, however tool missing it. Tool issue identified and WAIVING for now</li></ol></td></tr><tr><td colspan="1" class="confluenceTd">dmi_unit/blk_clk_gate</td><td colspan="1" class="confluenceTd">75% expr</td><td colspan="1" class="confluenceTd">1/7/22</td><td colspan="1" class="confluenceTd"><ol><li>test_en ==1 is never seen, <a class="confluence-userlink user-mention" data-account-id="624b37e9258562006fa692ea" href="https://arterisip.atlassian.net/wiki/people/624b37e9258562006fa692ea?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Hardy Prosper (Deactivated)</a>can you check to see if we run a test where we assert the test_en signal.</li></ol></td><td colspan="1" class="confluenceTd">1._ <strong>Done</strong></td><td colspan="1" class="confluenceTd">1._ For Ncore, we don't run on test-mode, because we dont know what to expect.. This signal does not get asserted in our environemt. No scanning accortind to Chien... it can be WAVED.</td></tr></tbody></table></div>