{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651588395741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651588395741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 03 22:33:15 2022 " "Processing started: Tue May 03 22:33:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651588395741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651588395741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELA -c ELA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELA -c ELA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651588395741 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1651588396076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE ELA.v(13) " "Verilog HDL Declaration information at ELA.v(13): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1651588396112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ela.v 1 1 " "Found 1 design units, including 1 entities, in source file ela.v" { { "Info" "ISGN_ENTITY_NAME" "1 ELA " "Found entity 1: ELA" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651588396115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651588396115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ELA " "Elaborating entity \"ELA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1651588396137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ELA.v(89) " "Verilog HDL assignment warning at ELA.v(89): truncated value with size 32 to match size of target (1)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651588396139 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ELA.v(117) " "Verilog HDL assignment warning at ELA.v(117): truncated value with size 32 to match size of target (5)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651588396146 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ELA.v(120) " "Verilog HDL assignment warning at ELA.v(120): truncated value with size 32 to match size of target (5)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651588396146 "|ELA"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "ELA.v(175) " "Verilog HDL Conditional Statement error at ELA.v(175): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 175 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1651588396148 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_wr ELA.v(174) " "Verilog HDL Always Construct warning at ELA.v(174): inferring latch(es) for variable \"data_wr\", which holds its previous value in one or more paths through the always construct" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 174 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651588396148 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ELA.v(194) " "Verilog HDL assignment warning at ELA.v(194): truncated value with size 32 to match size of target (5)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651588396148 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ELA.v(195) " "Verilog HDL assignment warning at ELA.v(195): truncated value with size 32 to match size of target (5)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651588396149 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ELA.v(199) " "Verilog HDL assignment warning at ELA.v(199): truncated value with size 32 to match size of target (5)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651588396149 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ELA.v(201) " "Verilog HDL assignment warning at ELA.v(201): truncated value with size 32 to match size of target (5)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651588396149 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ELA.v(204) " "Verilog HDL assignment warning at ELA.v(204): truncated value with size 32 to match size of target (1)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651588396149 "|ELA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[0\] ELA.v(174) " "Inferred latch for \"data_wr\[0\]\" at ELA.v(174)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651588396156 "|ELA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[1\] ELA.v(174) " "Inferred latch for \"data_wr\[1\]\" at ELA.v(174)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651588396156 "|ELA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[2\] ELA.v(174) " "Inferred latch for \"data_wr\[2\]\" at ELA.v(174)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651588396156 "|ELA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[3\] ELA.v(174) " "Inferred latch for \"data_wr\[3\]\" at ELA.v(174)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651588396156 "|ELA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[4\] ELA.v(174) " "Inferred latch for \"data_wr\[4\]\" at ELA.v(174)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651588396156 "|ELA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[5\] ELA.v(174) " "Inferred latch for \"data_wr\[5\]\" at ELA.v(174)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651588396157 "|ELA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[6\] ELA.v(174) " "Inferred latch for \"data_wr\[6\]\" at ELA.v(174)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651588396157 "|ELA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[7\] ELA.v(174) " "Inferred latch for \"data_wr\[7\]\" at ELA.v(174)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4/ELA.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651588396157 "|ELA"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1651588396178 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bob90/verilog/IC_design_Homework/HW4/output_files/ELA.map.smsg " "Generated suppressed messages file C:/Users/bob90/verilog/IC_design_Homework/HW4/output_files/ELA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1651588396203 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651588396231 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 03 22:33:16 2022 " "Processing ended: Tue May 03 22:33:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651588396231 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651588396231 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651588396231 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651588396231 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651588396802 ""}
