INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:21:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 buffer25/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer10/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 1.105ns (25.385%)  route 3.248ns (74.615%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=630, unset)          0.508     0.508    buffer25/clk
                         FDRE                                         r  buffer25/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer25/outs_reg[4]/Q
                         net (fo=4, unplaced)         0.525     1.259    buffer25/outs_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.378 r  buffer25/A_storeAddr[6]_INST_0_i_2/O
                         net (fo=7, unplaced)         0.279     1.657    buffer25/A_storeAddr[6]_INST_0_i_2_n_0
                         LUT3 (Prop_lut3_I1_O)        0.046     1.703 r  buffer25/result0_carry_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.703    cmpi1/DI[2]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.194     1.897 r  cmpi1/result0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     1.904    cmpi1/result0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     2.039 f  cmpi1/result0_carry__0/CO[0]
                         net (fo=38, unplaced)        0.247     2.286    buffer60/fifo/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.127     2.413 f  buffer60/fifo/start_ready_INST_0_i_8/O
                         net (fo=4, unplaced)         0.268     2.681    control_merge0/tehb/control/fullReg_reg_4
                         LUT6 (Prop_lut6_I3_O)        0.043     2.724 f  control_merge0/tehb/control/fullReg_i_2__5/O
                         net (fo=17, unplaced)        0.300     3.024    fork1/generateBlocks[0].regblock/sel_prev[0]_i_2
                         LUT2 (Prop_lut2_I1_O)        0.043     3.067 r  fork1/generateBlocks[0].regblock/sel_prev[0]_i_3/O
                         net (fo=2, unplaced)         0.388     3.455    control_merge1/tehb/control/sel_prev_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.498 f  control_merge1/tehb/control/sel_prev[0]_i_2/O
                         net (fo=11, unplaced)        0.290     3.788    load1/addr_tehb/control/fullReg_reg_13
                         LUT6 (Prop_lut6_I2_O)        0.043     3.831 r  load1/addr_tehb/control/fullReg_i_6__0/O
                         net (fo=2, unplaced)         0.388     4.219    fork3/control/generateBlocks[2].regblock/transmitValue_reg_6
                         LUT4 (Prop_lut4_I1_O)        0.043     4.262 r  fork3/control/generateBlocks[2].regblock/fullReg_i_4__1/O
                         net (fo=5, unplaced)         0.272     4.534    fork3/control/generateBlocks[1].regblock/fullReg_reg_2
                         LUT5 (Prop_lut5_I4_O)        0.043     4.577 r  fork3/control/generateBlocks[1].regblock/dataReg[7]_i_1__0/O
                         net (fo=8, unplaced)         0.284     4.861    buffer10/E[0]
                         FDRE                                         r  buffer10/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=630, unset)          0.483     7.683    buffer10/clk
                         FDRE                                         r  buffer10/dataReg_reg[0]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.455    buffer10/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                  2.594    




