;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP -702, -0
	SLT 12, @-10
	SLT 12, @-10
	ADD 270, 60
	MOV 0, 101
	CMP @127, 100
	MOV -1, <-20
	SUB #-27, 50
	SUB #72, @201
	SLT 721, 10
	ADD 30, 9
	SUB #207, <110
	SUB #207, <110
	SUB #207, <110
	SUB #-27, 50
	SUB @121, 164
	SLT 12, @10
	ADD 30, 9
	ADD 30, 9
	SUB #-27, 50
	SUB #0, -5
	SUB #0, -5
	CMP #207, <110
	SUB @121, 106
	ADD #270, <0
	SUB #0, -5
	CMP #207, <110
	SUB #0, -5
	SUB #0, -5
	SUB #0, -5
	SUB 702, 0
	SUB #207, <110
	SUB 38, 209
	SUB @127, 106
	MOV -1, <-20
	JMP 100, 10
	MOV -1, <-20
	SUB #0, -5
	SUB #0, -5
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, -5
	SPL 0, <402
	CMP -207, <-120
