Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: mult_function.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mult_function.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mult_function"
Output Format                      : NGC
Target Device                      : xa3s1000-4-ftg256

---- Source Options
Top Module Name                    : mult_function
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/SN4NTR/BSUIR/Course Project/Xilinx Simulation/project_package.vhd" in Library work.
Package <project_package> compiled.
Compiling vhdl file "D:/SN4NTR/BSUIR/Course Project/Xilinx Simulation/multiplier.vhd" in Library work.
Entity <mult_function> compiled.
Entity <mult_function> (Architecture <mult_function_beh>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mult_function> in library <work> (architecture <mult_function_beh>) with generics.
	N = 4


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <mult_function> in library <work> (Architecture <mult_function_beh>).
	N = 4
Entity <mult_function> analyzed. Unit <mult_function> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mult_function>.
    Related source file is "D:/SN4NTR/BSUIR/Course Project/Xilinx Simulation/multiplier.vhd".
    Found 16-bit adder for signal <$add0000> created at line 53.
    Found 12-bit adder for signal <add0001$add0000> created at line 53.
    Found 8-bit adder for signal <add0002$add0000> created at line 53.
    Found 11-bit adder for signal <add0003$add0000> created at line 53.
    Found 4-bit adder for signal <add0004$add0000> created at line 53.
    Found 7-bit adder for signal <add0005$add0000> created at line 53.
    Found 10-bit adder for signal <add0006$add0000> created at line 53.
    Found 3-bit adder for signal <add0007$add0000> created at line 53.
    Found 6-bit adder for signal <add0008$add0000> created at line 53.
    Found 15-bit adder for signal <add0009$add0000> created at line 53.
    Found 14-bit adder for signal <add0010$add0000> created at line 53.
    Found 13-bit adder for signal <add0011$add0000> created at line 53.
    Found 9-bit adder for signal <add0012$add0000> created at line 53.
    Found 5-bit adder for signal <add0013$add0000> created at line 53.
    Found 2-bit adder for signal <buff$add0001> created at line 53.
    Found 3-bit subtractor for signal <buff$addsub0000> created at line 50.
    Found 5-bit subtractor for signal <buff$addsub0001> created at line 50.
    Found 6-bit subtractor for signal <buff$addsub0002> created at line 50.
    Found 4-bit subtractor for signal <buff$addsub0003> created at line 50.
    Found 7-bit subtractor for signal <buff$addsub0004> created at line 50.
    Found 10-bit subtractor for signal <buff$addsub0005> created at line 50.
    Found 8-bit subtractor for signal <buff$addsub0006> created at line 50.
    Found 11-bit subtractor for signal <buff$addsub0007> created at line 50.
    Found 9-bit subtractor for signal <buff$addsub0008> created at line 50.
    Found 14-bit subtractor for signal <buff$addsub0009> created at line 50.
    Found 12-bit subtractor for signal <buff$addsub0010> created at line 50.
    Found 15-bit subtractor for signal <buff$addsub0011> created at line 50.
    Found 13-bit subtractor for signal <buff$addsub0012> created at line 50.
    Found 1-bit subtractor for signal <buff$sub0000> created at line 50.
    Found 2-bit subtractor for signal <buff$sub0001> created at line 50.
    Found 4-bit adder for signal <rg3_0$addsub0000> created at line 49.
    Found 5-bit adder for signal <rg3_0$addsub0001> created at line 54.
    Found 5-bit subtractor for signal <rg3_0$addsub0002> created at line 54.
    Found 7-bit adder for signal <rg3_0$addsub0003> created at line 49.
    Found 9-bit adder for signal <rg3_0$addsub0004> created at line 54.
    Found 9-bit subtractor for signal <rg3_0$addsub0005> created at line 54.
    Found 17-bit adder for signal <rg3_0$addsub0006> created at line 54.
    Found 17-bit subtractor for signal <rg3_0$addsub0007> created at line 54.
    Found 11-bit adder for signal <rg3_0$addsub0008> created at line 49.
    Found 13-bit adder for signal <rg3_0$addsub0009> created at line 54.
    Found 13-bit subtractor for signal <rg3_0$addsub0010> created at line 54.
    Found 15-bit adder for signal <rg3_0$addsub0011> created at line 49.
    Found 4-bit comparator greater for signal <rg3_0$cmp_gt0000> created at line 52.
    Found 7-bit comparator greater for signal <rg3_0$cmp_gt0001> created at line 52.
    Found 15-bit comparator greater for signal <rg3_0$cmp_gt0002> created at line 52.
    Found 11-bit comparator greater for signal <rg3_0$cmp_gt0003> created at line 52.
    Found 14-bit adder for signal <rg3_1$add0001> created at line 46.
    Found 10-bit adder for signal <rg3_1$add0003> created at line 46.
    Found 6-bit adder for signal <rg3_1$add0005> created at line 46.
    Found 3-bit adder for signal <rg3_1$addsub0000> created at line 49.
    Found 4-bit adder for signal <rg3_1$addsub0001> created at line 54.
    Found 4-bit subtractor for signal <rg3_1$addsub0002> created at line 54.
    Found 7-bit adder for signal <rg3_1$addsub0003> created at line 49.
    Found 8-bit adder for signal <rg3_1$addsub0004> created at line 54.
    Found 8-bit subtractor for signal <rg3_1$addsub0005> created at line 54.
    Found 11-bit adder for signal <rg3_1$addsub0006> created at line 49.
    Found 16-bit adder for signal <rg3_1$addsub0007> created at line 54.
    Found 16-bit subtractor for signal <rg3_1$addsub0008> created at line 54.
    Found 12-bit adder for signal <rg3_1$addsub0009> created at line 54.
    Found 12-bit subtractor for signal <rg3_1$addsub0010> created at line 54.
    Found 15-bit adder for signal <rg3_1$addsub0011> created at line 49.
    Found 3-bit comparator greater for signal <rg3_1$cmp_gt0000> created at line 52.
    Found 7-bit comparator greater for signal <rg3_1$cmp_gt0001> created at line 52.
    Found 15-bit comparator greater for signal <rg3_1$cmp_gt0002> created at line 52.
    Found 11-bit comparator greater for signal <rg3_1$cmp_gt0003> created at line 52.
    Found 13-bit adder for signal <rg3_2$add0001> created at line 46.
    Found 9-bit adder for signal <rg3_2$add0003> created at line 46.
    Found 5-bit adder for signal <rg3_2$add0005> created at line 46.
    Found 3-bit subtractor for signal <rg3_2$addsub0002> created at line 54.
    Found 6-bit adder for signal <rg3_2$addsub0003> created at line 49.
    Found 7-bit adder for signal <rg3_2$addsub0004> created at line 54.
    Found 7-bit subtractor for signal <rg3_2$addsub0005> created at line 54.
    Found 10-bit adder for signal <rg3_2$addsub0006> created at line 49.
    Found 15-bit adder for signal <rg3_2$addsub0007> created at line 54.
    Found 15-bit subtractor for signal <rg3_2$addsub0008> created at line 54.
    Found 11-bit adder for signal <rg3_2$addsub0009> created at line 54.
    Found 11-bit subtractor for signal <rg3_2$addsub0010> created at line 54.
    Found 14-bit adder for signal <rg3_2$addsub0011> created at line 49.
    Found 1-bit adder carry out for signal <rg3_2$addsub0012> created at line 49.
    Found 2-bit adder carry out for signal <rg3_2$addsub0013> created at line 54.
    Found 2-bit comparator greater for signal <rg3_2$cmp_gt0000> created at line 52.
    Found 6-bit comparator greater for signal <rg3_2$cmp_gt0001> created at line 52.
    Found 14-bit comparator greater for signal <rg3_2$cmp_gt0002> created at line 52.
    Found 10-bit comparator greater for signal <rg3_2$cmp_gt0003> created at line 52.
    Found 12-bit adder for signal <rg3_3$add0001> created at line 46.
    Found 8-bit adder for signal <rg3_3$add0003> created at line 46.
    Found 4-bit adder for signal <rg3_3$add0005> created at line 46.
    Found 2-bit subtractor for signal <rg3_3$addsub0000> created at line 54.
    Found 5-bit adder for signal <rg3_3$addsub0001> created at line 49.
    Found 6-bit adder for signal <rg3_3$addsub0002> created at line 54.
    Found 6-bit subtractor for signal <rg3_3$addsub0003> created at line 54.
    Found 9-bit adder for signal <rg3_3$addsub0004> created at line 49.
    Found 14-bit adder for signal <rg3_3$addsub0005> created at line 54.
    Found 14-bit subtractor for signal <rg3_3$addsub0006> created at line 54.
    Found 10-bit adder for signal <rg3_3$addsub0007> created at line 54.
    Found 10-bit subtractor for signal <rg3_3$addsub0008> created at line 54.
    Found 13-bit adder for signal <rg3_3$addsub0009> created at line 49.
    Found 5-bit comparator greater for signal <rg3_3$cmp_gt0000> created at line 52.
    Found 13-bit comparator greater for signal <rg3_3$cmp_gt0001> created at line 52.
    Found 9-bit comparator greater for signal <rg3_3$cmp_gt0002> created at line 52.
    Summary:
	inferred  85 Adder/Subtractor(s).
	inferred  15 Comparator(s).
Unit <mult_function> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 85
 1-bit adder carry out                                 : 1
 1-bit subtractor                                      : 1
 10-bit adder                                          : 4
 10-bit subtractor                                     : 2
 11-bit adder                                          : 4
 11-bit subtractor                                     : 2
 12-bit adder                                          : 3
 12-bit subtractor                                     : 2
 13-bit adder                                          : 4
 13-bit subtractor                                     : 2
 14-bit adder                                          : 4
 14-bit subtractor                                     : 2
 15-bit adder                                          : 4
 15-bit subtractor                                     : 2
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
 17-bit adder                                          : 1
 17-bit subtractor                                     : 1
 2-bit adder                                           : 1
 2-bit adder carry out                                 : 1
 2-bit subtractor                                      : 2
 3-bit adder                                           : 2
 3-bit subtractor                                      : 2
 4-bit adder                                           : 4
 4-bit subtractor                                      : 2
 5-bit adder                                           : 4
 5-bit subtractor                                      : 2
 6-bit adder                                           : 4
 6-bit subtractor                                      : 2
 7-bit adder                                           : 4
 7-bit subtractor                                      : 2
 8-bit adder                                           : 3
 8-bit subtractor                                      : 2
 9-bit adder                                           : 4
 9-bit subtractor                                      : 2
# Comparators                                          : 15
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 2
 13-bit comparator greater                             : 1
 14-bit comparator greater                             : 1
 15-bit comparator greater                             : 2
 2-bit comparator greater                              : 1
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 1
 6-bit comparator greater                              : 1
 7-bit comparator greater                              : 2
 9-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 68
 10-bit adder                                          : 3
 10-bit subtractor                                     : 1
 10-bit subtractor borrow in                           : 1
 11-bit adder                                          : 3
 11-bit subtractor                                     : 1
 11-bit subtractor borrow in                           : 1
 12-bit adder                                          : 2
 12-bit subtractor                                     : 1
 12-bit subtractor borrow in                           : 1
 13-bit adder                                          : 3
 13-bit subtractor                                     : 1
 13-bit subtractor borrow in                           : 1
 14-bit adder                                          : 3
 14-bit subtractor                                     : 1
 14-bit subtractor borrow in                           : 1
 15-bit adder                                          : 3
 15-bit subtractor                                     : 1
 15-bit subtractor borrow in                           : 1
 16-bit adder                                          : 1
 16-bit subtractor borrow in                           : 1
 17-bit subtractor borrow in                           : 1
 2-bit adder                                           : 1
 2-bit adder carry out                                 : 1
 2-bit subtractor                                      : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 2
 4-bit adder                                           : 3
 4-bit subtractor                                      : 1
 4-bit subtractor borrow in                            : 1
 5-bit adder                                           : 3
 5-bit subtractor                                      : 1
 5-bit subtractor borrow in                            : 1
 6-bit adder                                           : 3
 6-bit subtractor                                      : 1
 6-bit subtractor borrow in                            : 1
 7-bit adder                                           : 3
 7-bit subtractor                                      : 1
 7-bit subtractor borrow in                            : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
 8-bit subtractor borrow in                            : 1
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
 9-bit subtractor borrow in                            : 1
# Comparators                                          : 15
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 2
 13-bit comparator greater                             : 1
 14-bit comparator greater                             : 1
 15-bit comparator greater                             : 2
 2-bit comparator greater                              : 1
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 1
 6-bit comparator greater                              : 1
 7-bit comparator greater                              : 2
 9-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mult_function> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mult_function, actual ratio is 6.
PACKER Warning: Lut Msub_rg3_3_addsub0003_Madd_lut<1>1 driving carry Msub_rg3_3_addsub0003_Madd_cy<1> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_3_addsub0008_Madd_lut<1>1 driving carry Msub_rg3_3_addsub0008_Madd_cy<1> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_3_addsub0008_Madd_lut<2>1 driving carry Msub_rg3_3_addsub0008_Madd_cy<2> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_3_addsub0008_Madd_lut<4>1 driving carry Msub_rg3_3_addsub0008_Madd_cy<4> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_3_addsub0008_Madd_lut<5>1 driving carry Msub_rg3_3_addsub0008_Madd_cy<5> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_3_addsub0008_Madd_lut<6>1 driving carry Msub_rg3_3_addsub0008_Madd_cy<6> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_3_addsub0008_Madd_lut<7>1 driving carry Msub_rg3_3_addsub0008_Madd_cy<7> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_3_addsub0008_Madd_lut<8>11 driving carry Msub_rg3_3_addsub0008_Madd_cy<8> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_2_addsub0010_Madd_lut<1>1 driving carry Msub_rg3_2_addsub0010_Madd_cy<1> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_2_addsub0010_Madd_lut<2>1 driving carry Msub_rg3_2_addsub0010_Madd_cy<2> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_2_addsub0010_Madd_lut<4>1 driving carry Msub_rg3_2_addsub0010_Madd_cy<4> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_2_addsub0010_Madd_lut<5>1 driving carry Msub_rg3_2_addsub0010_Madd_cy<5> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_2_addsub0010_Madd_lut<6>1 driving carry Msub_rg3_2_addsub0010_Madd_cy<6> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_2_addsub0010_Madd_lut<7>1 driving carry Msub_rg3_2_addsub0010_Madd_cy<7> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_2_addsub0010_Madd_lut<8>1 driving carry Msub_rg3_2_addsub0010_Madd_cy<8> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_2_addsub0010_Madd_lut<9>1 driving carry Msub_rg3_2_addsub0010_Madd_cy<9> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_1_addsub0005_Madd_lut<2>1 driving carry Msub_rg3_1_addsub0005_Madd_cy<2> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mult_function.ngr
Top Level Output File Name         : mult_function
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 1509
#      GND                         : 1
#      LUT1                        : 12
#      LUT2                        : 105
#      LUT3                        : 175
#      LUT4                        : 433
#      MULT_AND                    : 18
#      MUXCY                       : 366
#      MUXF5                       : 14
#      VCC                         : 1
#      XORCY                       : 384
# IO Buffers                       : 16
#      IBUF                        : 8
#      OBUF                        : 8
=========================================================================
PACKER Warning: Lut Msub_rg3_3_addsub0003_Madd_lut<1>1 driving carry Msub_rg3_3_addsub0003_Madd_cy<1> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_3_addsub0008_Madd_lut<1>1 driving carry Msub_rg3_3_addsub0008_Madd_cy<1> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_3_addsub0008_Madd_lut<2>1 driving carry Msub_rg3_3_addsub0008_Madd_cy<2> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_3_addsub0008_Madd_lut<4>1 driving carry Msub_rg3_3_addsub0008_Madd_cy<4> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_3_addsub0008_Madd_lut<5>1 driving carry Msub_rg3_3_addsub0008_Madd_cy<5> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_3_addsub0008_Madd_lut<6>1 driving carry Msub_rg3_3_addsub0008_Madd_cy<6> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_3_addsub0008_Madd_lut<7>1 driving carry Msub_rg3_3_addsub0008_Madd_cy<7> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_3_addsub0008_Madd_lut<8>11 driving carry Msub_rg3_3_addsub0008_Madd_cy<8> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_2_addsub0010_Madd_lut<1>1 driving carry Msub_rg3_2_addsub0010_Madd_cy<1> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_2_addsub0010_Madd_lut<2>1 driving carry Msub_rg3_2_addsub0010_Madd_cy<2> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_2_addsub0010_Madd_lut<4>1 driving carry Msub_rg3_2_addsub0010_Madd_cy<4> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_2_addsub0010_Madd_lut<5>1 driving carry Msub_rg3_2_addsub0010_Madd_cy<5> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_2_addsub0010_Madd_lut<6>1 driving carry Msub_rg3_2_addsub0010_Madd_cy<6> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_2_addsub0010_Madd_lut<7>1 driving carry Msub_rg3_2_addsub0010_Madd_cy<7> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_2_addsub0010_Madd_lut<8>1 driving carry Msub_rg3_2_addsub0010_Madd_cy<8> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_2_addsub0010_Madd_lut<9>1 driving carry Msub_rg3_2_addsub0010_Madd_cy<9> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut Msub_rg3_1_addsub0005_Madd_lut<2>1 driving carry Msub_rg3_1_addsub0005_Madd_cy<2> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.

Device utilization summary:
---------------------------

Selected Device : xa3s1000ftg256-4 

 Number of Slices:                      446  out of   7680     5%  
 Number of 4 input LUTs:                725  out of  15360     4%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    173     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 108.334ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6906700445781853200 / 7
-------------------------------------------------------------------------
Delay:               108.334ns (Levels of Logic = 98)
  Source:            rg1<2> (PAD)
  Destination:       result<1> (PAD)

  Data Path: rg1<2> to result<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.821   1.854  rg1_2_IBUF (rg1_2_IBUF)
     LUT3:I0->O            5   0.551   1.260  Madd_rg3_2_add0005_lut<0>1 (Madd_rg3_2_add0005_lut<0>)
     LUT4:I0->O            1   0.551   0.000  Madd_rg3_2_addsub0003_lut<0> (Madd_rg3_2_addsub0003_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Madd_rg3_2_addsub0003_cy<0> (Madd_rg3_2_addsub0003_cy<0>)
     XORCY:CI->O           3   0.904   1.102  Madd_rg3_2_addsub0003_xor<1> (rg3_2_addsub0003<1>)
     LUT4:I1->O           12   0.551   1.118  rg3_2_mux0003<1>1 (rg3_2_mux0003<1>)
     MUXCY:DI->O           1   0.889   0.000  Msub_rg3_2_addsub0005_Madd_cy<1> (Msub_rg3_2_addsub0005_Madd_cy<1>)
     XORCY:CI->O           1   0.904   0.996  Msub_rg3_2_addsub0005_Madd_xor<2> (rg3_2_addsub0005<2>)
     LUT4:I1->O            4   0.551   1.256  rg3_2_mux0005<2>1 (Madd_rg3_3_add0003_lut<2>)
     LUT4:I0->O            8   0.551   1.151  Madd_rg3_3_add0003_cy<2>11 (Madd_rg3_3_add0003_cy<2>)
     LUT4:I2->O            5   0.551   1.260  Madd_rg3_3_add0003_cy<5>11 (Madd_rg3_3_add0003_cy<5>)
     LUT4:I0->O            1   0.551   0.000  Madd_rg3_3_add0003_xor<6>111 (Madd_rg3_3_add0003_xor<6>11)
     MUXCY:S->O            1   0.500   0.000  Madd_rg3_3_addsub0004_cy<6> (Madd_rg3_3_addsub0004_cy<6>)
     XORCY:CI->O           2   0.904   0.945  Madd_rg3_3_addsub0004_xor<7> (rg3_3_addsub0004<7>)
     LUT3:I2->O            2   0.551   1.216  rg3_3_mux0005<7>1 (rg3_3_mux0005<7>)
     LUT3:I0->O            3   0.551   0.975  rg3_3_cmp_gt000212 (rg3_3_cmp_gt000212)
     LUT4:I2->O            1   0.551   0.000  Madd_rg3_2_addsub0006_lut<0> (Madd_rg3_2_addsub0006_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Madd_rg3_2_addsub0006_cy<0> (Madd_rg3_2_addsub0006_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_2_addsub0006_cy<1> (Madd_rg3_2_addsub0006_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_2_addsub0006_cy<2> (Madd_rg3_2_addsub0006_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_2_addsub0006_cy<3> (Madd_rg3_2_addsub0006_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_2_addsub0006_cy<4> (Madd_rg3_2_addsub0006_cy<4>)
     XORCY:CI->O           2   0.904   0.945  Madd_rg3_2_addsub0006_xor<5> (rg3_2_addsub0006<5>)
     LUT3:I2->O            2   0.551   0.903  rg3_2_mux0006<5>1 (rg3_2_mux0006<5>)
     LUT4:I3->O            1   0.551   1.140  rg3_2_cmp_gt000316 (rg3_2_cmp_gt000316)
     LUT4:I0->O           37   0.551   1.950  rg3_2_cmp_gt0003112 (rg3_2_cmp_gt00032)
     LUT3:I2->O            1   0.551   0.000  Madd_rg3_1_addsub0006_lut<0> (Madd_rg3_1_addsub0006_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Madd_rg3_1_addsub0006_cy<0> (Madd_rg3_1_addsub0006_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_1_addsub0006_cy<1> (Madd_rg3_1_addsub0006_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_1_addsub0006_cy<2> (Madd_rg3_1_addsub0006_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_1_addsub0006_cy<3> (Madd_rg3_1_addsub0006_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_1_addsub0006_cy<4> (Madd_rg3_1_addsub0006_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_1_addsub0006_cy<5> (Madd_rg3_1_addsub0006_cy<5>)
     XORCY:CI->O           2   0.904   0.903  Madd_rg3_1_addsub0006_xor<6> (rg3_1_addsub0006<6>)
     LUT4:I3->O            3   0.551   1.246  rg3_1_mux0006<6>1 (rg3_1_mux0006<6>)
     LUT4:I0->O            1   0.551   1.140  rg3_1_cmp_gt000324 (rg3_1_cmp_gt000324)
     LUT4:I0->O           43   0.551   2.111  rg3_1_cmp_gt0003225 (Msub_buff_addsub0007_cy<9>)
     LUT2:I1->O            1   0.551   0.000  Madd_rg3_0_addsub0008_lut<0> (Madd_rg3_0_addsub0008_lut<0>)
     MUXCY:S->O            0   0.500   0.000  Madd_rg3_0_addsub0008_cy<0> (Madd_rg3_0_addsub0008_cy<0>)
     XORCY:CI->O          20   0.904   1.740  Madd_rg3_0_addsub0008_xor<1> (rg3_0_addsub0008<1>)
     LUT2:I1->O           19   0.551   1.645  rg3_0_mux0006<1>1 (rg3_0_cmp_gt0003)
     LUT4:I1->O            1   0.551   0.000  Madd_rg3_3_addsub0009_lut<0> (Madd_rg3_3_addsub0009_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Madd_rg3_3_addsub0009_cy<0> (Madd_rg3_3_addsub0009_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_3_addsub0009_cy<1> (Madd_rg3_3_addsub0009_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_3_addsub0009_cy<2> (Madd_rg3_3_addsub0009_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_3_addsub0009_cy<3> (Madd_rg3_3_addsub0009_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_3_addsub0009_cy<4> (Madd_rg3_3_addsub0009_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_3_addsub0009_cy<5> (Madd_rg3_3_addsub0009_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_3_addsub0009_cy<6> (Madd_rg3_3_addsub0009_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_3_addsub0009_cy<7> (Madd_rg3_3_addsub0009_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Madd_rg3_3_addsub0009_cy<8> (Madd_rg3_3_addsub0009_cy<8>)
     XORCY:CI->O           2   0.904   0.945  Madd_rg3_3_addsub0009_xor<9> (rg3_3_addsub0009<9>)
     LUT3:I2->O            2   0.551   1.216  rg3_3_mux0008<9>1 (rg3_3_mux0008<9>)
     LUT3:I0->O            1   0.551   0.000  Mcompar_rg3_3_cmp_gt0001_lut<2> (Mcompar_rg3_3_cmp_gt0001_lut<2>)
     MUXCY:S->O            1   0.739   0.827  Mcompar_rg3_3_cmp_gt0001_cy<2> (Mcompar_rg3_3_cmp_gt0001_cy<2>)
     LUT4:I3->O           32   0.551   2.192  Mcompar_rg3_3_cmp_gt0001_cy<3> (Mcompar_rg3_3_cmp_gt0001_cy<3>)
     LUT4:I0->O            3   0.551   1.246  buff_mux0027<1>1 (buff_mux0027<1>)
     LUT4:I0->O            1   0.551   0.000  rg3_2_and0002121 (rg3_2_and0002121)
     MUXF5:I1->O           1   0.360   0.996  rg3_2_and000212_f5 (rg3_2_and000212)
     LUT4:I1->O            1   0.551   0.827  rg3_2_and000259_SW0 (N174)
     LUT4:I3->O           72   0.551   2.421  rg3_2_and000259 (rg3_2_and0002)
     LUT3:I0->O            2   0.551   1.216  rg3_2_mux0009<1>1 (rg3_2_mux0009<1>)
     LUT4:I0->O            1   0.551   0.000  Mcompar_rg3_2_cmp_gt0002_lut<0> (Mcompar_rg3_2_cmp_gt0002_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Mcompar_rg3_2_cmp_gt0002_cy<0> (Mcompar_rg3_2_cmp_gt0002_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_rg3_2_cmp_gt0002_cy<1> (Mcompar_rg3_2_cmp_gt0002_cy<1>)
     MUXCY:CI->O           1   0.303   0.827  Mcompar_rg3_2_cmp_gt0002_cy<2> (Mcompar_rg3_2_cmp_gt0002_cy<2>)
     LUT4:I3->O           33   0.551   2.054  Mcompar_rg3_2_cmp_gt0002_cy<3> (Mcompar_rg3_2_cmp_gt0002_cy<3>)
     LUT4:I1->O            1   0.551   1.140  buff_mux0029<0>1 (buff_mux0029<0>)
     LUT4:I0->O            1   0.551   1.140  rg3_1_and000312 (rg3_1_and000312)
     LUT4:I0->O           90   0.551   2.524  rg3_1_and000364 (rg3_1_and0003)
     LUT3:I0->O            2   0.551   1.216  rg3_1_mux0009<1>1 (rg3_1_mux0009<1>)
     LUT4:I0->O            1   0.551   0.000  Mcompar_rg3_1_cmp_gt0002_lut<0> (Mcompar_rg3_1_cmp_gt0002_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Mcompar_rg3_1_cmp_gt0002_cy<0> (Mcompar_rg3_1_cmp_gt0002_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_rg3_1_cmp_gt0002_cy<1> (Mcompar_rg3_1_cmp_gt0002_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_rg3_1_cmp_gt0002_cy<2> (Mcompar_rg3_1_cmp_gt0002_cy<2>)
     MUXCY:CI->O           1   0.303   0.827  Mcompar_rg3_1_cmp_gt0002_cy<3> (Mcompar_rg3_1_cmp_gt0002_cy<3>)
     LUT4:I3->O           45   0.551   2.123  Mcompar_rg3_1_cmp_gt0002_cy<4> (Mcompar_rg3_1_cmp_gt0002_cy<4>)
     LUT4:I1->O            1   0.551   1.140  buff_mux0031<1>1 (buff_mux0031<1>)
     LUT4:I0->O            2   0.551   1.216  rg3_0_and000312 (rg3_0_and000312)
     LUT4:I0->O           33   0.551   2.054  rg3_0_and000371 (rg3_0_and0003)
     LUT2:I1->O            1   0.551   0.000  Madd__add0000_lut<0> (Madd__add0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Madd__add0000_cy<0> (Madd__add0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Madd__add0000_cy<1> (Madd__add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Madd__add0000_cy<2> (Madd__add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Madd__add0000_cy<3> (Madd__add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Madd__add0000_cy<4> (Madd__add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Madd__add0000_cy<5> (Madd__add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Madd__add0000_cy<6> (Madd__add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Madd__add0000_cy<7> (Madd__add0000_cy<7>)
     XORCY:CI->O           1   0.904   0.996  Madd__add0000_xor<8> (_add0000<8>)
     LUT3:I1->O            1   0.551   0.000  Msub_rg3_0_addsub0007_Madd_lut<8> (Msub_rg3_0_addsub0007_Madd_lut<8>)
     MUXCY:S->O            1   0.500   0.000  Msub_rg3_0_addsub0007_Madd_cy<8> (Msub_rg3_0_addsub0007_Madd_cy<8>)
     XORCY:CI->O           1   0.904   0.801  Msub_rg3_0_addsub0007_Madd_xor<9> (rg3_0_addsub0007<9>)
     MUXF5:S->O            1   0.621   1.140  result0_1_cmp_eq0000129_f5 (result0_1_cmp_eq0000129)
     LUT4:I0->O            1   0.551   0.000  result0_1_cmp_eq00001541 (result0_1_cmp_eq00001541)
     MUXF5:I0->O           1   0.360   0.996  result0_1_cmp_eq0000154_f5 (result0_1_cmp_eq0000154)
     LUT4:I1->O            1   0.551   0.801  result0_1_cmp_eq0000251 (result_1_OBUF)
     OBUF:I->O                 5.644          result_1_OBUF (result<1>)
    ----------------------------------------
    Total                    108.334ns (48.597ns logic, 59.737ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.05 secs
 
--> 

Total memory usage is 4553500 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

