# MIPS_core
MIPS core describe on Verilog with some test provided
Project was simulated using ModelSim.
For simulating just compile all files in ModelSim 10.2c and run without optimization mips_tb.v
