// Seed: 2358812517
module module_0 (
    output wand id_0,
    input wand id_1,
    input supply0 id_2,
    output wor id_3,
    input wor id_4,
    input tri0 id_5,
    output supply0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wand id_9,
    output tri1 id_10,
    output tri1 id_11,
    input wor id_12,
    output wand id_13,
    input supply0 id_14,
    input wor id_15
);
  id_17(
      .id_0(1), .id_1(~id_7 - id_0), .id_2(id_15)
  );
  logic [7:0] id_18;
  assign id_18[1] = id_17;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    output wor id_5,
    input supply1 id_6,
    output supply0 id_7,
    output wire id_8,
    output tri0 id_9
    , id_15,
    output tri1 id_10,
    output tri0 id_11,
    input wor id_12,
    input supply0 id_13
);
  wire id_16;
  assign id_4 = id_15[1'd0&&(1'b0)&&1'b0 : 1'h0] == id_3;
  module_0(
      id_9,
      id_12,
      id_2,
      id_5,
      id_13,
      id_3,
      id_11,
      id_12,
      id_12,
      id_3,
      id_8,
      id_8,
      id_6,
      id_10,
      id_2,
      id_3
  );
  wire id_17;
endmodule
