// Seed: 1122398164
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input supply1 id_2
);
  assign id_0 = id_2;
  wire id_4;
  wire id_5;
  assign module_1.id_1 = 0;
  assign id_0 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input tri id_3,
    output tri1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    output uwire id_7,
    output tri1 id_8,
    output supply0 id_9,
    output wor id_10,
    input wor id_11
);
  assign id_7 = id_5;
  module_0 modCall_1 (
      id_10,
      id_0,
      id_3
  );
endmodule
