# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab2_fifo.srcs/sources_1/new/LCU.v" \
"../../../../lab2_fifo.srcs/sources_1/new/reg4b_8d.v" \
"../../../../lab2_fifo.srcs/sources_1/new/SDU.v" \
"../../../../lab2_fifo.srcs/sources_1/new/fifo.v" \
"../../../../lab2_fifo.srcs/sim_1/new/test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
