<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRV8323_CTRL02_BITS Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.17 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DRV8323_CTRL02_BITS Struct Reference<div class="ingroups"><a class="el" href="group___d_r_v8323.html">DRV8323</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Object for the DRV8323 CTRL02 register.  
 <a href="struct_d_r_v8323___c_t_r_l02___b_i_t_s.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="drv8323s_8h_source.html">drv8323s.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ad6d638887376ddda3ae5e66dcebdf3b9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l02___b_i_t_s.html#ad6d638887376ddda3ae5e66dcebdf3b9">CLR_FLT</a>:1</td></tr>
<tr class="separator:ad6d638887376ddda3ae5e66dcebdf3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e4ae2783ab24def64120fbbbdbf6d4e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l02___b_i_t_s.html#a7e4ae2783ab24def64120fbbbdbf6d4e">BRAKE</a>:1</td></tr>
<tr class="separator:a7e4ae2783ab24def64120fbbbdbf6d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac307cca581c10b08c40d86238ce91c5a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l02___b_i_t_s.html#ac307cca581c10b08c40d86238ce91c5a">COAST</a>:1</td></tr>
<tr class="separator:ac307cca581c10b08c40d86238ce91c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0129182f45f07a9f0f40cea68df8ba9c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l02___b_i_t_s.html#a0129182f45f07a9f0f40cea68df8ba9c">PWM1_DIR</a>:1</td></tr>
<tr class="separator:a0129182f45f07a9f0f40cea68df8ba9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a48795d6ba4ddce3aa6ec83d9b109d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l02___b_i_t_s.html#a49a48795d6ba4ddce3aa6ec83d9b109d">PWM1_COM</a>:1</td></tr>
<tr class="separator:a49a48795d6ba4ddce3aa6ec83d9b109d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d041604a325357ca26c54dc813b0fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8323.html#gab56eadaae0b015792b90fc8c42ba2b3f">DRV8323_CTRL02_PWMMode_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l02___b_i_t_s.html#a27d041604a325357ca26c54dc813b0fa">PWM_MODE</a>:2</td></tr>
<tr class="separator:a27d041604a325357ca26c54dc813b0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d6148e388058e0f3fa2092c3f3ddf1d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l02___b_i_t_s.html#a7d6148e388058e0f3fa2092c3f3ddf1d">OTW_REP</a>:1</td></tr>
<tr class="separator:a7d6148e388058e0f3fa2092c3f3ddf1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e1a345916289cecb5f7291e4dadf59"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l02___b_i_t_s.html#ab2e1a345916289cecb5f7291e4dadf59">DIS_GDF</a>:1</td></tr>
<tr class="separator:ab2e1a345916289cecb5f7291e4dadf59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd2d18fbf0707732cde64fdfdf5da39"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l02___b_i_t_s.html#a1bd2d18fbf0707732cde64fdfdf5da39">DIS_CPUV</a>:1</td></tr>
<tr class="separator:a1bd2d18fbf0707732cde64fdfdf5da39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa6a40599c8d87a717e2c0c7cfd43255"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l02___b_i_t_s.html#aaa6a40599c8d87a717e2c0c7cfd43255">rsvd1</a>:1</td></tr>
<tr class="separator:aaa6a40599c8d87a717e2c0c7cfd43255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda5620c81df5f703a30ea76806adf66"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l02___b_i_t_s.html#afda5620c81df5f703a30ea76806adf66">rsvd2</a>:5</td></tr>
<tr class="separator:afda5620c81df5f703a30ea76806adf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Object for the DRV8323 CTRL02 register. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ad6d638887376ddda3ae5e66dcebdf3b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6d638887376ddda3ae5e66dcebdf3b9">&#9670;&nbsp;</a></span>CLR_FLT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8323_CTRL02_BITS::CLR_FLT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e4ae2783ab24def64120fbbbdbf6d4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e4ae2783ab24def64120fbbbdbf6d4e">&#9670;&nbsp;</a></span>BRAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8323_CTRL02_BITS::BRAKE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac307cca581c10b08c40d86238ce91c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac307cca581c10b08c40d86238ce91c5a">&#9670;&nbsp;</a></span>COAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8323_CTRL02_BITS::COAST</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0129182f45f07a9f0f40cea68df8ba9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0129182f45f07a9f0f40cea68df8ba9c">&#9670;&nbsp;</a></span>PWM1_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8323_CTRL02_BITS::PWM1_DIR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49a48795d6ba4ddce3aa6ec83d9b109d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49a48795d6ba4ddce3aa6ec83d9b109d">&#9670;&nbsp;</a></span>PWM1_COM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8323_CTRL02_BITS::PWM1_COM</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27d041604a325357ca26c54dc813b0fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27d041604a325357ca26c54dc813b0fa">&#9670;&nbsp;</a></span>PWM_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8323.html#gab56eadaae0b015792b90fc8c42ba2b3f">DRV8323_CTRL02_PWMMode_e</a> DRV8323_CTRL02_BITS::PWM_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d6148e388058e0f3fa2092c3f3ddf1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d6148e388058e0f3fa2092c3f3ddf1d">&#9670;&nbsp;</a></span>OTW_REP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8323_CTRL02_BITS::OTW_REP</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2e1a345916289cecb5f7291e4dadf59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e1a345916289cecb5f7291e4dadf59">&#9670;&nbsp;</a></span>DIS_GDF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8323_CTRL02_BITS::DIS_GDF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bd2d18fbf0707732cde64fdfdf5da39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd2d18fbf0707732cde64fdfdf5da39">&#9670;&nbsp;</a></span>DIS_CPUV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8323_CTRL02_BITS::DIS_CPUV</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa6a40599c8d87a717e2c0c7cfd43255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa6a40599c8d87a717e2c0c7cfd43255">&#9670;&nbsp;</a></span>rsvd1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8323_CTRL02_BITS::rsvd1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afda5620c81df5f703a30ea76806adf66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda5620c81df5f703a30ea76806adf66">&#9670;&nbsp;</a></span>rsvd2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DRV8323_CTRL02_BITS::rsvd2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="drv8323s_8h_source.html">drv8323s.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2021, Texas Instruments Incorporated</small>
</body>
</html>
