Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Pipeline_CPU.v" Line 2. Module Pipeline_CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Stage.v" Line 3. Module Stage1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Stage.v" Line 33. Module Stage2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Stage.v" Line 94. Module Stage3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Stage.v" Line 147. Module Stage4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Program_Counter.v" Line 1. Module Program_Counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Instr_Memory.v" Line 1. Module Instr_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Sign_Extend.v" Line 1. Module Sign_Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Mux2to1.v" Line 1. Module Mux2to1(size=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Mux2to1.v" Line 1. Module Mux2to1(size=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Mux2to1.v" Line 1. Module Mux2to1(size=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Mux2to1.v" Line 1. Module Mux2to1(size=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Mux2to1.v" Line 1. Module Mux2to1(size=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Mux2to1.v" Line 1. Module Mux2to1(size=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Reg_File.v" Line 1. Module Reg_File doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_Ctrl.v" Line 1. Module ALU_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Zero_Filled.v" Line 1. Module Zero_Filled doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU.v" Line 1. Module ALU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" Line 1. Module ALU_1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" Line 1. Module Full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Shifter.v" Line 1. Module Shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Mux3to1.v" Line 1. Module Mux3to1(size=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Data_Memory.v" Line 1. Module Data_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Pipeline_CPU.v" Line 2. Module Pipeline_CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Stage.v" Line 3. Module Stage1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Stage.v" Line 33. Module Stage2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Stage.v" Line 94. Module Stage3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Stage.v" Line 147. Module Stage4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Program_Counter.v" Line 1. Module Program_Counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Instr_Memory.v" Line 1. Module Instr_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Sign_Extend.v" Line 1. Module Sign_Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Mux2to1.v" Line 1. Module Mux2to1(size=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Mux2to1.v" Line 1. Module Mux2to1(size=32) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stage1
Compiling module xil_defaultlib.Stage2
Compiling module xil_defaultlib.Stage3
Compiling module xil_defaultlib.Stage4
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux2to1(size=5)
Compiling module xil_defaultlib.Mux2to1(size=32)
Compiling module xil_defaultlib.Mux2to1(size=1)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Zero_Filled
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.ALU_1bit
Compiling module xil_defaultlib.ALU_default
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.Mux3to1(size=32)
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
