Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Choi, J., Shull, T., Garzaran, M.J., Torrellas, J.","ShortCut: Architectural support for fast object access in scripting languages",2017,"Proceedings - International Symposium on Computer Architecture","Part F128643",,,"494","506",,,10.1145/3079856.3080237,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025679719&doi=10.1145%2f3079856.3080237&partnerID=40&md5=626dc4a6082be053550cc520c34d13d6",Conference Paper,Scopus,2-s2.0-85025679719
"Yan, M., Gopireddy, B., Shull, T., Torrellas, J.","Secure hierarchy-aware cache replacement policy (SHARP): Defending against cache-based side channel atacks",2017,"Proceedings - International Symposium on Computer Architecture","Part F128643",,,"347","360",,,10.1145/3079856.3080222,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025667608&doi=10.1145%2f3079856.3080222&partnerID=40&md5=99b1b8dc9816b39a617bca4d548db42a",Conference Paper,Scopus,2-s2.0-85025667608
"Tavarageri, S., Kim, W., Torrellas, J., Sadayappan, P.","Compiler Support for Software Cache Coherence",2017,"Proceedings - 23rd IEEE International Conference on High Performance Computing, HiPC 2016",,, 7839700,"341","350",,,10.1109/HiPC.2016.047,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015176915&doi=10.1109%2fHiPC.2016.047&partnerID=40&md5=d3a4260a3ef1bf0cd213825713e246cd",Conference Paper,Scopus,2-s2.0-85015176915
"Yan, M., Shalabi, Y., Torrellas, J.","ReplayConfusion: Detecting cache-based covert channel attacks using record and replay",2016,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2016-December",, 7783742,"","",,1,10.1109/MICRO.2016.7783742,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85009347928&doi=10.1109%2fMICRO.2016.7783742&partnerID=40&md5=ad520b7a63d4a37c516e3dacb09363c7",Conference Paper,Scopus,2-s2.0-85009347928
"Skarlatos, D., Thomas, R., Agrawal, A., Qin, S., Pilawa-Podgurski, R., Karpuzcu, U.R., Teodorescu, R., Kim, N.S., Torrellas, J.","Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks",2016,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2016-December",, 7783757,"","",,,10.1109/MICRO.2016.7783757,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85009343117&doi=10.1109%2fMICRO.2016.7783757&partnerID=40&md5=e96c709c4f427c54b722a3ead654e625",Conference Paper,Scopus,2-s2.0-85009343117
"Mestres, A., Abadal, S., Torrellas, J., Alarcón, E., Cabellos-Aparicio, A.","A MAC protocol for reliable broadcast communications in wireless network-on-chip",2016,"ACM International Conference Proceeding Series","15-October-2016",, 2994137,"21","26",,,10.1145/2994133.2994137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995437652&doi=10.1145%2f2994133.2994137&partnerID=40&md5=af48e68ead982aa8a415d4b4544c3a88",Conference Paper,Scopus,2-s2.0-84995437652
"Mehta, S., Torrellas, J.","WearCore: A Core for Wearable Workloads",2016,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","11-15-September-2016",,,"153","164",,,10.1145/2967938.2967956,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84989288314&doi=10.1145%2f2967938.2967956&partnerID=40&md5=c82b5364991fab4ce3044bd0b52f2153",Conference Paper,Scopus,2-s2.0-84989288314
"Pothukuchi, R.P., Ansari, A., Voulgaris, P., Torrellas, J.","Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures",2016,"Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016",,, 7551430,"658","670",,2,10.1109/ISCA.2016.63,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988317001&doi=10.1109%2fISCA.2016.63&partnerID=40&md5=e2c772474232e0550d1b4f3fc62160a7",Conference Paper,Scopus,2-s2.0-84988317001
"Kim, W., Tavarageri, S., Sadayappan, P., Torrellas, J.","Architecting and Programming a Hardware-Incoherent Multiprocessor Cache Hierarchy",2016,"Proceedings - 2016 IEEE 30th International Parallel and Distributed Processing Symposium, IPDPS 2016",,, 7516052,"555","565",,,10.1109/IPDPS.2016.76,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983288503&doi=10.1109%2fIPDPS.2016.76&partnerID=40&md5=931c1bb27aad91938cc51d1b5b5c08be",Conference Paper,Scopus,2-s2.0-84983288503
"Duan, Y., Koufaty, D., Torrellas, J.","SCsafe: Logging sequential consistency violations continuously and precisely",2016,"Proceedings - International Symposium on High-Performance Computer Architecture","2016-April",, 7446069,"249","260",,1,10.1109/HPCA.2016.7446069,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84965036798&doi=10.1109%2fHPCA.2016.7446069&partnerID=40&md5=8f1d3484011785ddb508d2c714fd3df2",Conference Paper,Scopus,2-s2.0-84965036798
"Gopireddy, B., Song, C., Torrellas, J., Kim, N.S., Agrawal, A., Mishra, A.","ScalCore: Designing a core for voltage scalability",2016,"Proceedings - International Symposium on High-Performance Computer Architecture","2016-April",, 7446104,"681","693",,3,10.1109/HPCA.2016.7446104,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84965047937&doi=10.1109%2fHPCA.2016.7446104&partnerID=40&md5=b020f668764b8c286c4468a918d072a6",Conference Paper,Scopus,2-s2.0-84965047937
"Torrellas, J.","Extreme-scale computer architecture",2016,"National Science Review","3","1",,"19","23",,,10.1093/nsr/nwv085,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963795646&doi=10.1093%2fnsr%2fnwv085&partnerID=40&md5=533ac94572276f29914062dbd2ce7496",Article,Scopus,2-s2.0-84963795646
"Gangwani, T., Morrison, A., Torrellas, J.","CASPAR: Breaking serialization in lock-free multicore synchronization",2016,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS","02-06-April-2016",,,"789","804",,1,10.1145/2872362.2872400,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975291102&doi=10.1145%2f2872362.2872400&partnerID=40&md5=cca76678bbb3f076695ba1c766f6bd9b",Conference Paper,Scopus,2-s2.0-84975291102
"Abadal, S., Cabellos-Aparicio, A., Alarcón, E., Torrellas, J.","WiSync: An architecture for fast synchronization through on-chip wireless communication",2016,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS","02-06-April-2016",,,"3","17",,3,10.1145/2872362.2872396,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975222177&doi=10.1145%2f2872362.2872396&partnerID=40&md5=369f32c9e6c17c785a74c589816dd17e",Conference Paper,Scopus,2-s2.0-84975222177
"Duan, Y., Honarmand, N., Torrellas, J.","Asymmetric memory fences: Optimizing both performance and implementability",2015,"ACM SIGPLAN Notices","50","4",,"531","543",,,10.1145/2694344.2694388,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951151602&doi=10.1145%2f2694344.2694388&partnerID=40&md5=d12a7ba9c014f0abdeb8196685bef934",Conference Paper,Scopus,2-s2.0-84951151602
"Torrellas, J.","Many-core architecture for NTC: Energy efficiency from the ground up",2015,"Near Threshold Computing: Technology, Methods and Applications",,,,"21","33",,,10.1007/978-3-319-23389-5-2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957694553&doi=10.1007%2f978-3-319-23389-5-2&partnerID=40&md5=a312baaf4c9ff0090c8611c63edca46d",Book Chapter,Scopus,2-s2.0-84957694553
"Duan, Y., Honarmand, N., Torrellas, J.","Asymmetric memory fences: Optimizing both performance and implementability",2015,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS","2015-January",,,"531","543",,,10.1145/2694344.2694388,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84939189548&doi=10.1145%2f2694344.2694388&partnerID=40&md5=5fcb29cb93a22f089e340099089bd1ce",Conference Paper,Scopus,2-s2.0-84939189548
"Honarmand, N., Torrellas, J.","RelaxReplay: Record and replay for relaxed-consistency multiprocessors",2014,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"223","237",,9,10.1145/2541940.2541979,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897757780&doi=10.1145%2f2541940.2541979&partnerID=40&md5=d0569275b21611b34e93c2b2d38193aa",Conference Paper,Scopus,2-s2.0-84897757780
"Totoni, E., Torrellas, J., Kale, L.V.","Using an Adaptive HPC Runtime System to Reconfigure the Cache Hierarchy",2014,"International Conference for High Performance Computing, Networking, Storage and Analysis, SC","2015-January","January", 7013072,"1047","1058",,4,10.1109/SC.2014.90,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936941101&doi=10.1109%2fSC.2014.90&partnerID=40&md5=6e9dae5d87e3595323d2e0c54d9e774f",Conference Paper,Scopus,2-s2.0-84936941101
"Torrellas, J.","Message from the program chair",2014,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907065924&partnerID=40&md5=7f48748afa957dcbb99dadbbb73be63d",Editorial,Scopus,2-s2.0-84907065924
"Torrellas, J.","Extreme-scale computer architecture: Energy efficiency from the ground up‡",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800414,"","",,6,10.7873/DATE2014.213,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903838674&doi=10.7873%2fDATE2014.213&partnerID=40&md5=6979cd4c44ba9dd00b814fdb7d0fe022",Conference Paper,Scopus,2-s2.0-84903838674
"Honarmand, N., Torrellas, J.","Replay debugging: Leveraging record and replay for program debugging",2014,"Proceedings - International Symposium on Computer Architecture",,, 6853229,"445","456",,5,10.1109/ISCA.2014.6853229,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905454052&doi=10.1109%2fISCA.2014.6853229&partnerID=40&md5=f7d513fe6d18e143f40fb0fd17e9c058",Conference Paper,Scopus,2-s2.0-84905454052
"Agrawal, A., Ansari, A., Torrellas, J.","Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules",2014,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6835978,"84","95",,19,10.1109/HPCA.2014.6835978,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904007750&doi=10.1109%2fHPCA.2014.6835978&partnerID=40&md5=a2031f6037d0e48d96379734f5d33a9d",Conference Paper,Scopus,2-s2.0-84904007750
"Qi, S., Muzahid, A.A., Ahn, W., Torrellas, J.","Dynamically detecting and tolerating IF-Condition Data Races",2014,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6835923,"120","131",,9,10.1109/HPCA.2014.6835923,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903978277&doi=10.1109%2fHPCA.2014.6835923&partnerID=40&md5=0636097f0518dfb8d808441a119bcb4c",Conference Paper,Scopus,2-s2.0-84903978277
"Qian, X., Sahelices, B., Torrellas, J.","OmniOrder: Directory-based conflict serialization of transactions",2014,"Proceedings - International Symposium on Computer Architecture",,, 6853223,"421","432",,6,10.1109/ISCA.2014.6853223,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905457960&doi=10.1109%2fISCA.2014.6853223&partnerID=40&md5=852086a84523db89ffd414c4d83acec9",Conference Paper,Scopus,2-s2.0-84905457960
"Ansari, A., Mishra, A., Xu, J., Torrellas, J.","Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks",2014,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6835953,"440","451",,12,10.1109/HPCA.2014.6835953,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903977448&doi=10.1109%2fHPCA.2014.6835953&partnerID=40&md5=bb3d6409ae37f1ce9a1d4ca5d565fc0a",Conference Paper,Scopus,2-s2.0-84903977448
"Ramírez, A., Larriba-Pey, J.-L., Navarro, C., Torrellas, J., Valero, M.","Software trace cache",2014,"Proceedings of the International Conference on Supercomputing",,,,"261","268",,2,10.1145/2591635.2667175,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907982923&doi=10.1145%2f2591635.2667175&partnerID=40&md5=76197c8840c883eb8123c800c39e5dd2",Conference Paper,Scopus,2-s2.0-84907982923
"Ahn, W., Choi, J., Shull, T., Garzarán, M.J., Torrellas, J.","Improving javascript performance by deconstructing the type system",2014,"Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)",,,,"496","507",,14,10.1145/2594291.2594332,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901593820&doi=10.1145%2f2594291.2594332&partnerID=40&md5=c3b349aec24bf0c1291cbb1417321ecd",Conference Paper,Scopus,2-s2.0-84901593820
"Ahn, W., Choi, J., Shull, T., Garzarán, M.J., Torrellas, J.","Improving JavaScript performance by deconstructing the type system",2014,"ACM SIGPLAN Notices","49","6",,"496","507",,2,10.1145/2594291.2594332,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907022696&doi=10.1145%2f2594291.2594332&partnerID=40&md5=acd524fefda47edee93b0cf8f0aa1a22",Conference Paper,Scopus,2-s2.0-84907022696
"Qian, X., Torrellas, J., Sahelices, B., Qian, D.","BulkCommit: Scalable and fast commit of atomic blocks in a lazy multiprocessor environment",2013,"MICRO 2013 - Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture",,,,"371","382",,1,10.1145/2540708.2540740,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892493760&doi=10.1145%2f2540708.2540740&partnerID=40&md5=e9b2b88c28f713c37feb39f9df29b587",Conference Paper,Scopus,2-s2.0-84892493760
"Karpuzcu, U.R., Kim, N.S., Torrellas, J.","Coping with parametric variation at near-threshold voltages",2013,"IEEE Micro","33","4", 6527886,"6","14",,10,10.1109/MM.2013.71,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883328376&doi=10.1109%2fMM.2013.71&partnerID=40&md5=41bb34dc653dd5ff127351b1d44c491b",Article,Scopus,2-s2.0-84883328376
"Duan, Y., Muzahid, A., Torrellas, J.","WeeFence: Toward making fences free in TSO",2013,"Proceedings - International Symposium on Computer Architecture",,,,"213","224",,15,10.1145/2485922.2485941,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881136189&doi=10.1145%2f2485922.2485941&partnerID=40&md5=3721497796ea856e458cb0747233843a",Conference Paper,Scopus,2-s2.0-84881136189
"Pokam, G., Danne, K., Pereira, C., Kassa, R., Kranich, T., Hu, S., Gottschlich, J., Honarmand, N., Dautenhahn, N., King, S.T., Torrellas, J.","QuickRec: Prototyping an intel architecture extension for record and replay of multithreaded programs",2013,"Proceedings - International Symposium on Computer Architecture",,,,"643","654",,9,10.1145/2485922.2485977,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881150400&doi=10.1145%2f2485922.2485977&partnerID=40&md5=32dfee5def4c7fe5dc1a2b49a9354d54",Conference Paper,Scopus,2-s2.0-84881150400
"Karpuzcu, U.R., Sinkar, A., Kim, N.S., Torrellas, J.","EnergySmart: Toward energy-efficient manycores for Near-Threshold Computing",2013,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6522348,"542","553",,31,10.1109/HPCA.2013.6522348,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880303483&doi=10.1109%2fHPCA.2013.6522348&partnerID=40&md5=f3d9766b94c54a23642f49fb8a8fc227",Conference Paper,Scopus,2-s2.0-84880303483
"Agrawal, A., Jain, P., Ansari, A., Torrellas, J.","Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies",2013,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6522336,"400","411",,22,10.1109/HPCA.2013.6522336,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880285649&doi=10.1109%2fHPCA.2013.6522336&partnerID=40&md5=bed516d226a3ef8619088e45db819107",Conference Paper,Scopus,2-s2.0-84880285649
"Ansari, A., Feng, S., Gupta, S., Torrellas, J., Mahlke, S.","Illusionist: Transforming lightweight cores into aggressive cores on demand",2013,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6522339,"436","447",,5,10.1109/HPCA.2013.6522339,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880270208&doi=10.1109%2fHPCA.2013.6522339&partnerID=40&md5=bed6749985db637d172f2d8c0f5fa6ba",Conference Paper,Scopus,2-s2.0-84880270208
"Carter, N.P., Agrawal, A., Borkar, S., Cledat, R., David, H., Dunning, D., Fryman, J., Ganev, I., Golliver, R.A., Knauerhase, R., Lethin, R., Meister, B., Mishra, A.K., Pinfold, W.R., Teller, J., Torrellas, J., Vasilache, N., Venkatesh, G., Xu, J.","Runnemede: An architecture for Ubiquitous High-Performance Computing",2013,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6522319,"198","209",,40,10.1109/HPCA.2013.6522319,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880323875&doi=10.1109%2fHPCA.2013.6522319&partnerID=40&md5=1f3989205c8b581f9259ea2ecfbb8b5a",Conference Paper,Scopus,2-s2.0-84880323875
"Ahn, W., Duan, Y., Torrellas, J.","DeAliaser: Alias speculation using atomic region support",2013,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"167","180",,3,10.1145/2451116.2451136,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875663360&doi=10.1145%2f2451116.2451136&partnerID=40&md5=dceba9bc72f3028743448a2264b139a6",Conference Paper,Scopus,2-s2.0-84875663360
"Qian, X., Torrellas, J., Sahelices, B., Qian, D.","Volition: Scalable and precise sequential consistency violation detection",2013,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"535","548",,10,10.1145/2451116.2451174,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875676495&doi=10.1145%2f2451116.2451174&partnerID=40&md5=696f2538ce3f323d607154dfcb1bd7d4",Conference Paper,Scopus,2-s2.0-84875676495
"Honarmand, N., Dautenhahn, N., Torrellas, J., King, S.T., Pokam, G., Pereira, C.","Cyrus: Unintrusive application-level record-replay for replay parallelism",2013,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"193","206",,12,10.1145/2451116.2451138,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875675910&doi=10.1145%2f2451116.2451138&partnerID=40&md5=47919e330a954a308836e973c2982c06",Conference Paper,Scopus,2-s2.0-84875675910
"Qian, X., Torrellas, J., Sahelices, B., Qian, D.","Volition: Scalable and precise sequential consistency violation detection",2013,"ACM SIGPLAN Notices","48","4",,"535","548",,1,10.1145/2499368.2451174,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880113175&doi=10.1145%2f2499368.2451174&partnerID=40&md5=e32a735c61d0bf808e233b003f5b1dfe",Conference Paper,Scopus,2-s2.0-84880113175
"Ahn, W., Duan, Y., Torrellas, J.","DeAliaser: Alias speculation using atomic region support",2013,"ACM SIGPLAN Notices","48","4",,"167","180",,1,10.1145/2499368.2451136,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880115109&doi=10.1145%2f2499368.2451136&partnerID=40&md5=ee1b701ca37fd8c266a6f78ec0e6f440",Conference Paper,Scopus,2-s2.0-84880115109
"Honarmand, N., Dautenhahn, N., Torrellas, J., King, S.T., Pokam, G., Pereira, C.","Cyrus: Unintrusive application-level record-replay for replay parallelism",2013,"ACM SIGPLAN Notices","48","4",,"193","206",,1,10.1145/2499368.2451138,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880105976&doi=10.1145%2f2499368.2451138&partnerID=40&md5=79c7b40c599707ec85d20b46ab93e706",Conference Paper,Scopus,2-s2.0-84880105976
"Torrellas, J.","FlexRAM: Toward an advanced intelligent memory system - A retrospective paper",2012,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6378607,"3","4",,10,10.1109/ICCD.2012.6378607,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872088323&doi=10.1109%2fICCD.2012.6378607&partnerID=40&md5=92095668a79b1f26e218e2530a62dda8",Conference Paper,Scopus,2-s2.0-84872088323
"Muzahid, A., Qi, S., Torrellas, J.","Vulcan: Hardware support for detecting sequential consistency violations dynamically",2012,"Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012",,, 6493634,"363","375",,18,10.1109/MICRO.2012.41,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876578479&doi=10.1109%2fMICRO.2012.41&partnerID=40&md5=969d3509b783bab7848f87b39d7548ac",Conference Paper,Scopus,2-s2.0-84876578479
"Kang, Y., Huang, W., Yoo, S.-M., Keen, D., Ge, Z., Lam, V., Pattnaik, P., Torrellas, J.","FlexRAM: Toward an advanced intelligent memory system",2012,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6378608,"5","14",,11,10.1109/ICCD.2012.6378608,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872090206&doi=10.1109%2fICCD.2012.6378608&partnerID=40&md5=33cd3cbc87fbac80b74adcf690f7ffd3",Conference Paper,Scopus,2-s2.0-84872090206
"Karpuzcu, U.R., Kolluru, K.B., Kim, N.S., Torrellas, J.","VARIUS-NTV: A microarchitectural model to capture the increased sensitivity of manycores to process variations at near-threshold voltages",2012,"Proceedings of the International Conference on Dependable Systems and Networks",,, 6263951,"","",,38,10.1109/DSN.2012.6263951,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866660547&doi=10.1109%2fDSN.2012.6263951&partnerID=40&md5=0f16b52cf5feee2e9b8ba9a68516aee9",Conference Paper,Scopus,2-s2.0-84866660547
"Torrellas, J.","Message from the program chair",2012,"Proceedings - International Symposium on Computer Architecture",,, 6236998,"","",,,10.1109/ISCA.2012.6236998,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864833092&doi=10.1109%2fISCA.2012.6236998&partnerID=40&md5=5409763901e7503e3f4dd76b86e26fdb",Editorial,Scopus,2-s2.0-84864833092
"Totoni, E., Behzad, B., Ghike, S., Torrellas, J.","Comparing the power and performance of Intel's SCC to state-of-the-art CPUs and GPUs",2012,"ISPASS 2012 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 6189208,"78","87",,23,10.1109/ISPASS.2012.6189208,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862076438&doi=10.1109%2fISPASS.2012.6189208&partnerID=40&md5=4756a31d7f14c2925e407a8f9d4c565a",Conference Paper,Scopus,2-s2.0-84862076438
"Duan, Y., Zhou, X., Ahn, W., Torrellas, J.","BulkCompactor: Optimized deterministic execution via conflict-aware commit of atomic blocks",2012,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6169040,"361","372",,1,10.1109/HPCA.2012.6169040,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860344951&doi=10.1109%2fHPCA.2012.6169040&partnerID=40&md5=14ec724ae41c6a09644ece69828a02bf",Conference Paper,Scopus,2-s2.0-84860344951
"Qian, X., Sahelices, B., Torrellas, J.","BulkSMT: Designing SMT processors for atomic-block execution",2012,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6168952,"153","164",,5,10.1109/HPCA.2012.6168952,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860321705&doi=10.1109%2fHPCA.2012.6168952&partnerID=40&md5=ba282aca1555e34da7b797540cd922a8",Conference Paper,Scopus,2-s2.0-84860321705
"Qi, S., Otsuki, N., Nogueira, L.O., Muzahid, A., Torrellas, J.","Pacman: Tolerating asymmetric data races with unintrusive hardware",2012,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6169039,"349","360",,10,10.1109/HPCA.2012.6169039,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860320617&doi=10.1109%2fHPCA.2012.6169039&partnerID=40&md5=1e4a3c0887db41b8e4d606ade2d5a88a",Conference Paper,Scopus,2-s2.0-84860320617
"Agarwal, R., Torrellas, J.","FlexBulk: Intelligently forming atomic blocks in blocked-execution multiprocessors to minimize squashes",2011,"Proceedings - International Symposium on Computer Architecture",,,,"33","44",,5,10.1145/2000064.2000070,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052537898&doi=10.1145%2f2000064.2000070&partnerID=40&md5=3e7e340967e531da3f57b3ba757edeef",Conference Paper,Scopus,2-s2.0-80052537898
"Agarwal, R., Garg, P., Torrellas, J.","Rebound: Scalable checkpointing for coherent shared memory",2011,"Proceedings - International Symposium on Computer Architecture",,,,"153","164",,13,10.1145/2000064.2000083,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052552708&doi=10.1145%2f2000064.2000083&partnerID=40&md5=9bbd9185118653bb1003c487b38f6e86",Conference Paper,Scopus,2-s2.0-80052552708
"Muzahid, A., Otsuki, N., Torrellas, J.","AtomTracker: A comprehensive approach to atomic region inference and violation detection",2010,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 5695544,"287","297",,19,10.1109/MICRO.2010.32,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951698023&doi=10.1109%2fMICRO.2010.32&partnerID=40&md5=07067eae9b0427c68277113f8b76f29c",Conference Paper,Scopus,2-s2.0-79951698023
"Qian, X., Ahn, W., Torrellas, J.","ScalableBulk: Scalable cache coherence for atomic blocks in a lazy environment",2010,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 5695557,"447","458",,9,10.1109/MICRO.2010.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951707317&doi=10.1109%2fMICRO.2010.29&partnerID=40&md5=d664020bbcb9e19b651ea624f7e5211f",Conference Paper,Scopus,2-s2.0-79951707317
"Nistor, A., Marinov, D., Torrellas, J.","InstantCheck: Checking the determinism of parallel programs using on-the-fly incremental hashing",2010,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 5695541,"251","262",,5,10.1109/MICRO.2010.55,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951699568&doi=10.1109%2fMICRO.2010.55&partnerID=40&md5=e3503343a66c87e088616a73d8b36127",Conference Paper,Scopus,2-s2.0-79951699568
"Greskamp, B., Karpuzcu, U.R., Torrellas, J.","LeadOut: Composing low-overhead frequency-enhancing techniques for single-thread performance in configurable multicores",2010,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 5416656,"","",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952570189&partnerID=40&md5=545d858d83ab67910e0ac20878457d1e",Conference Paper,Scopus,2-s2.0-77952570189
"Karpuzcu, U.R., Greskamp, B., Torrellas, J.","The BubbleWrap many-core: Popping cores for sequential acceleration",2009,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"447","458",,37,10.1145/1669112.1669169,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76749156251&doi=10.1145%2f1669112.1669169&partnerID=40&md5=19805e1de476e0ec9cc4ce53834d3a5c",Conference Paper,Scopus,2-s2.0-76749156251
"Nistor, A., Marinov, D., Torrellas, J.","Light64: Lightweight hardware support for data race detection during systematic testing of parallel programs",2009,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"541","552",,17,10.1145/1669112.1669180,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76749145125&doi=10.1145%2f1669112.1669180&partnerID=40&md5=7b2a8fe9e9307cc4835b1dff2784fb79",Conference Paper,Scopus,2-s2.0-76749145125
"Torrellas, J., Ceze, L., Tuck, J., Cascaval, C., Montesinos, P., Ahn, W., Prvulovic, M.","The Bulk Multicore architecture for improved programmability",2009,"Communications of the ACM","52","12",,"58","65",,18,10.1145/1610252.1610271,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-71149094440&doi=10.1145%2f1610252.1610271&partnerID=40&md5=b0f84e17281aca7b427e4ee58830996c",Article,Scopus,2-s2.0-71149094440
"Ahn, W., Qi, S., Nicolaides, M., Torrellas, J., Lee, J.-W., Fang, X., Midkiff, S., Wong, D.","BulkCompiler: High-performance sequential consistency through cooperative compiler and hardware support",2009,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"133","144",,34,10.1145/1669112.1669131,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76749165809&doi=10.1145%2f1669112.1669131&partnerID=40&md5=7c7cb79cd2ea8b16461ea46317c277bc",Conference Paper,Scopus,2-s2.0-76749165809
"Muzahid, A., Suárez, D., Qi, S., Torrellas, J.","SigRace: Signature-based data race detection",2009,"Proceedings - International Symposium on Computer Architecture",,,,"337","348",,56,10.1145/1555754.1555797,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450225725&doi=10.1145%2f1555754.1555797&partnerID=40&md5=f6731e50fe897184953ff9dbdb9d8e36",Conference Paper,Scopus,2-s2.0-70450225725
"Torrellas, J.","Architectures for extreme-scale computing",2009,"Computer","42","11", 5331901,"28","35",,36,10.1109/MC.2009.341,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450209566&doi=10.1109%2fMC.2009.341&partnerID=40&md5=17445413cfe2885ec2f6e64a9bd8c44a",Article,Scopus,2-s2.0-70450209566
"Hower, D.R., Montesinos, P., Ceze, L., Hill, M.D., Torrellas, J.","Two hardware-based approaches for deterministic multiprocessor replay",2009,"Communications of the ACM","52","6",,"93","100",,13,10.1145/1516046.1516068,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67449106938&doi=10.1145%2f1516046.1516068&partnerID=40&md5=ea2bcb02f1614a5dc8c16317d6a85cd1",Article,Scopus,2-s2.0-67449106938
"Greskamp, B., Wan, L., Karpuzcu, U.R., Cook, J.J., Torrellas, J., Chen, D., Zilles, C.","BlueShift: Designing processors for timing speculation from the ground up",2009,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4798256,"213","224",,55,10.1109/HPCA.2009.4798256,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64949118635&doi=10.1109%2fHPCA.2009.4798256&partnerID=40&md5=ac00d4a2edd7fc611a45a5c5fb4ba0c4",Conference Paper,Scopus,2-s2.0-64949118635
"Tuck, J., Ahn, W., Torrellas, J., Ceze, L.","SoftSig: Software-exposed hardware signatures for code analysis and optimization",2009,"IEEE Micro","29","1",,"84","95",,,10.1109/MM.2009.15,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63149086114&doi=10.1109%2fMM.2009.15&partnerID=40&md5=c3f26bc68ecbe496914a47523fe5ff66",Conference Paper,Scopus,2-s2.0-63149086114
"Montesinos, P., Hicks, M., King, S.T., Torrellas, J.","Capo: A software-hardware interface for practical deterministic multiprocessor replay ?",2009,"ACM SIGPLAN Notices","44","3",,"73","84",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650824973&partnerID=40&md5=cf8248369edf67ac1b7f5dd36c8a3952",Conference Paper,Scopus,2-s2.0-67650824973
"Tiwari, A., Torrellas, J.","Facelift: Hiding and slowing down aging in multicores",2008,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,"2008 PROCEEDINGS", 4771785,"129","140",,128,10.1109/MICRO.2008.4771785,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66749121858&doi=10.1109%2fMICRO.2008.4771785&partnerID=40&md5=ab1c6a8268f2fbc5e5d4e13ef6de1651",Conference Paper,Scopus,2-s2.0-66749121858
"Montesinos, P., Hicks, M., King, S.T., Torrellas, J.","Capo: A software-hardware interface for practical deterministic multiprocessor replay",2008,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"73","84",,40,10.1145/1508244.1508254,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650081259&doi=10.1145%2f1508244.1508254&partnerID=40&md5=acc67c8d2919d93bd4ac5a6324c0f54f",Conference Paper,Scopus,2-s2.0-67650081259
"Sarangi, S., Greskamp, B., Tiwari, A., Torrellas, J.","EVAL: Utilizing processors with variation-induced timing errors",2008,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,"2008 PROCEEDINGS", 4771810,"423","434",,54,10.1109/MICRO.2008.4771810,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66749110356&doi=10.1109%2fMICRO.2008.4771810&partnerID=40&md5=1508c9bbb27456e93f41da367dc8fe30",Conference Paper,Scopus,2-s2.0-66749110356
"Ceze, L., Von Praun, C., Caşcaval, C., Montesinos, P., Torrellas, J.","Concurrency control with data coloring",2008,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"6","10",,5,10.1145/1353522.1353525,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953969431&doi=10.1145%2f1353522.1353525&partnerID=40&md5=6bb724c77f0f417edc7b9d0bed03b12f",Conference Paper,Scopus,2-s2.0-77953969431
"Teodorescu, R., Torrellas, J.","Variation-aware application scheduling and power management for chip multiprocessors",2008,"Proceedings - International Symposium on Computer Architecture",,, 4556740,"363","374",,188,10.1109/ISCA.2008.40,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52649107085&doi=10.1109%2fISCA.2008.40&partnerID=40&md5=b05b9d69669d48628e8452d5008cc500",Conference Paper,Scopus,2-s2.0-52649107085
"Montesinos, P., Ceze, L., Torrellas, J.","DeLorean: Recording and deterministically replaying shared-memory multiprocessor execution efficiently",2008,"Proceedings - International Symposium on Computer Architecture",,, 4556734,"289","300",,117,10.1109/ISCA.2008.36,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52649147142&doi=10.1109%2fISCA.2008.36&partnerID=40&md5=24b2cf9221b4039ec0c4e4407599752c",Conference Paper,Scopus,2-s2.0-52649147142
"Tuck, J., Ahn, W., Ceze, L., Torrellas, J.","SoftSig: Software-exposed hardware signatures for code analysis and optimization",2008,"Operating Systems Review (ACM)","42","2",,"145","156",,12,10.1145/1346281.1346300,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957809930&doi=10.1145%2f1346281.1346300&partnerID=40&md5=5500908473f5525bf4cefafde25d5bfb",Conference Paper,Scopus,2-s2.0-77957809930
"Tuck, J., Ahn, W., Ceze, L., Torrellas, J.","SoftSig: Software-exposed hardware signatures for code analysis and optimization",2008,"ACM SIGPLAN Notices","43","3",,"145","156",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650077143&partnerID=40&md5=7d606daceb66f9ff1f00185feeab5c02",Article,Scopus,2-s2.0-67650077143
"Sarangi, S.R., Greskamp, B., Teodorescu, R., Nakano, J., Tiwari, A., Torrellas, J.","VARIUS: A model of process variation and resulting timing errors for microarchitects",2008,"IEEE Transactions on Semiconductor Manufacturing","21","1",,"3","13",,204,10.1109/TSM.2007.913186,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38949186007&doi=10.1109%2fTSM.2007.913186&partnerID=40&md5=734d6eba05f5b2b65d3c0098ee43f63b",Conference Paper,Scopus,2-s2.0-38949186007
"Greskamp, B., Torrellas, J.","Paceline: Improving single-thread performance in nanoscale CMPs through core overclocking",2007,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 4336213,"213","224",,54,10.1109/PACT.2007.4336213,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47849119741&doi=10.1109%2fPACT.2007.4336213&partnerID=40&md5=691edda1935a97fc02c425991cfd06a1",Conference Paper,Scopus,2-s2.0-47849119741
"Strauss, K., Shen, X., Torrellas, J.","Uncorq: Unconstrained snoop request delivery in embedded-ring multiprocessors",2007,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4408266,"327","339",,23,10.1109/MICRO.2007.37,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349125701&doi=10.1109%2fMICRO.2007.37&partnerID=40&md5=a6b8aa73438ff3ab651e051073fb2eb8",Conference Paper,Scopus,2-s2.0-47349125701
"Tuck, J., Liu, W., Torrellas, J.","CAP: Criticality analysis for power-efcient speculative multithreading",2007,"2007 IEEE International Conference on Computer Design, ICCD 2007",,, 4601932,"409","416",,5,10.1109/ICCD.2007.4601932,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52949152767&doi=10.1109%2fICCD.2007.4601932&partnerID=40&md5=9c62f612b281c9fad024f53322b49238",Conference Paper,Scopus,2-s2.0-52949152767
"Teodorescu, R., Nakano, J., Tiwari, A., Torrellas, J.","Mitigating parameter variation with dynamic fine-grain body biasing?",2007,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4408243,"27","39",,73,10.1109/MICRO.2007.43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349093600&doi=10.1109%2fMICRO.2007.43&partnerID=40&md5=5347fedaa47fe347958febffe5e39de4",Conference Paper,Scopus,2-s2.0-47349093600
"Bazeghi, C., Mesa-Martínez, F.J., Greskamp, B., Torrellas, J., Renau, J.","Estimating design time for system circuits",2007,"2007 IFIP International Conference on Very Large Scale Integration, VLSI-SoC",,, 4402473,"60","65",,,10.1109/VLSISOC.2007.4402473,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50149119081&doi=10.1109%2fVLSISOC.2007.4402473&partnerID=40&md5=0e1f13ee93cf64ee88a194dbe59e90e2",Conference Paper,Scopus,2-s2.0-50149119081
"Montesinos, P., Liu, W., Torrellas, J.","Using register lifetime predictions to protect register files against soft errors",2007,"Proceedings of the International Conference on Dependable Systems and Networks",,, 4272980,"286","295",,51,10.1109/DSN.2007.99,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36049000932&doi=10.1109%2fDSN.2007.99&partnerID=40&md5=57f12e90d604666cd8b73453f62c7b30",Conference Paper,Scopus,2-s2.0-36049000932
"Tiwari, A., Sarangi, S.R., Torrellas, J.","ReCycle: Pipeline adaptation to tolerate process variation",2007,"Proceedings - International Symposium on Computer Architecture",,,,"323","334",,86,10.1145/1250662.1250703,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35348837202&doi=10.1145%2f1250662.1250703&partnerID=40&md5=ca4d8f9a25899f0214f831d4bf8ff172",Conference Paper,Scopus,2-s2.0-35348837202
"Ceze, L., Tuck, J., Montesinos, P., Torrellas, J.","BulkSC: Bulk enforcement of sequential consistency",2007,"Proceedings - International Symposium on Computer Architecture",,,,"278","289",,124,10.1145/1250662.1250697,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35348862407&doi=10.1145%2f1250662.1250697&partnerID=40&md5=bf41a76a7feedb21c6573b5623b417a5",Conference Paper,Scopus,2-s2.0-35348862407
"Greskamp, B., Sarangi, S.R., Torrellas, J.","Threshold voltage variation effects on aging-related hard failure rates",2007,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 4252875,"1261","1264",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548859298&partnerID=40&md5=4b2c78676aefbdde5af9e52bde75c590",Conference Paper,Scopus,2-s2.0-34548859298
"Sarangi, S.R., Greskamp, B., Torrellas, J.","A model for timing errors in processors with parameter variation",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,, 4149108,"647","654",,6,10.1109/ISQED.2007.16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548133322&doi=10.1109%2fISQED.2007.16&partnerID=40&md5=7d920cf554927f9d7e5d8b9bb8feb0bb",Conference Paper,Scopus,2-s2.0-34548133322
"Ceze, L., Montesinos, P., Von Praun, C., Torrellas, J.","Colorama: Architectural support for data-centric synchronization",2007,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4147655,"133","144",,23,10.1109/HPCA.2007.346192,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547678137&doi=10.1109%2fHPCA.2007.346192&partnerID=40&md5=54af35ce5ade37a4ea13c363e97c53d8",Conference Paper,Scopus,2-s2.0-34547678137
"Sarangi, S., Narayanasamy, S., Carneal, B., Tiwari, A., Calder, B., Torrellas, J.","Patching processor design errors with programmable hardware",2007,"IEEE Micro","27","1",,"12","25",,35,10.1109/MM.2007.19,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249788697&doi=10.1109%2fMM.2007.19&partnerID=40&md5=ce6a6b775bd079975182e636f23a7044",Article,Scopus,2-s2.0-34249788697
"Sarangi, S.R., Greskamp, B., Torrellas, J.","CADRE: Cycle-accurate deterministic replay for hardware debugging",2006,"Proceedings of the International Conference on Dependable Systems and Networks","2006",, 1633519,"301","310",,34,10.1109/DSN.2006.19,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845563448&doi=10.1109%2fDSN.2006.19&partnerID=40&md5=8bd3d640a23649d5ccdc6b3920d54a64",Conference Paper,Scopus,2-s2.0-33845563448
"Strauss, K., Shen, X., Torrellas, J.","Flexible snooping: Adaptive forwarding and filtering of snoops in embedded-ring multiprocessors",2006,"Proceedings - International Symposium on Computer Architecture","2006",, 1635963,"327","338",,25,10.1109/ISCA.2006.21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845886092&doi=10.1109%2fISCA.2006.21&partnerID=40&md5=4eff8f8ed194178a14d36377157c59c9",Conference Paper,Scopus,2-s2.0-33845886092
"Ceze, L., Tuck, J., Caşcaval, C., Torrellas, J.","Bulk disambiguation of speculative threads in multiprocessors",2006,"Proceedings - International Symposium on Computer Architecture","2006",, 1635955,"227","238",,176,10.1109/ISCA.2006.13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845866604&doi=10.1109%2fISCA.2006.13&partnerID=40&md5=1c972cc0eadd58d2a9de5a501da7e40a",Conference Paper,Scopus,2-s2.0-33845866604
"Tuck, J., Ceze, L., Torrellas, J.","Scalable cache miss handling for high memory-level parallelism",2006,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4041864,"409","420",,32,10.1109/MICRO.2006.44,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-40349098914&doi=10.1109%2fMICRO.2006.44&partnerID=40&md5=b0657859424c84e171482f47aa6c799b",Conference Paper,Scopus,2-s2.0-40349098914
"Sarangi, S.R., Tiwari, A., Torrellas, J.","Phoenix: detecting and recovering from permanent processor design bugs with programmable hardware",2006,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4041833,"26","37",,26,10.1109/MICRO.2006.41,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249809980&doi=10.1109%2fMICRO.2006.41&partnerID=40&md5=76181a2261c5fbac45096fa4f21e79a8",Conference Paper,Scopus,2-s2.0-34249809980
"Lu, S., Zhou, P., Liu, W., Zhou, Y., Torrellas, J.","PathExpander: architectural support for increasing the path coverage of dynamic bug detection",2006,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4041834,"38","49",,19,10.1109/MICRO.2006.40,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-40349109005&doi=10.1109%2fMICRO.2006.40&partnerID=40&md5=a6a7ccac437c69ae0cde5e462cebf37f",Conference Paper,Scopus,2-s2.0-40349109005
"Sack, P., Bliss, B.E., Ma, Z., Petersen, P., Torrellas, J.","Accurate and efficient filtering for the Intel thread checker race detector",2006,"ASID'06: 1st Workshop on Architectural and System Support for Improving Software Dependability",,,,"34","41",,38,10.1145/1181309.1181315,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547175193&doi=10.1145%2f1181309.1181315&partnerID=40&md5=9b9bc82750f53441f46d131a8c6fbb1f",Conference Paper,Scopus,2-s2.0-34547175193
"Torrellas, J.","Message from the general chair",2006,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP","2006",,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751050925&partnerID=40&md5=4fa6c89888130cd6bf774ad4ccea9b72",Editorial,Scopus,2-s2.0-33751050925
"Liu, W., Tuck, J., Ceze, L., Ahn, W., Strauss, K., Renau, J., Torrellas, J.","POSH: A TLS compiler that exploits program structure",2006,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP","2006",,,"158","167",,127,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751033680&partnerID=40&md5=c76cc94ec9be76115e06b73cdce6943b",Conference Paper,Scopus,2-s2.0-33751033680
"Nakano, J., Montesinos, P., Gharachorloo, K., Torrellas, J.","ReViveI/O: Efficient handling of I/O in highly-available rollback-recovery servers",2006,"Proceedings - International Symposium on High-Performance Computer Architecture","2006",, 1598129,"203","214",,36,10.1109/HPCA.2006.1598129,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748873046&doi=10.1109%2fHPCA.2006.1598129&partnerID=40&md5=bc28bf2c9ae4cb73e4b4fafa18cc0f78",Conference Paper,Scopus,2-s2.0-33748873046
"Teodorescu, R., Nakano, J., Torrellas, J.","Swich: A prototype for efficient cache-level checkpointing and rollback",2006,"IEEE Micro","26","5",,"28","40",,18,10.1109/MM.2006.100,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750388646&doi=10.1109%2fMM.2006.100&partnerID=40&md5=195f0a741b11434cae9f34475710a7d0",Article,Scopus,2-s2.0-33750388646
"Torrellas, J.","Micro's top picks from microarchitecture conferences",2006,"IEEE Micro","26","1",,"8","9",,,10.1109/MM.2006.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644913649&doi=10.1109%2fMM.2006.14&partnerID=40&md5=3213fc0686e458fc9fa551c416f52502",Editorial,Scopus,2-s2.0-33644913649
"Ceze, L., Strauss, K., Tuck, J., Torrellas, J., Renau, J.","CAVA: Using Checkpoint-Assisted Value Prediction to Hide L2 Misses",2006,"ACM Transactions on Architecture and Code Optimization","3","2",,"182","208",,18,10.1145/1138035.1138038,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006558464&doi=10.1145%2f1138035.1138038&partnerID=40&md5=d57aabbbec07a5f391d4b1230c3acf88",Article,Scopus,2-s2.0-85006558464
"Renau, J., Strauss, K., Ceze, L., Liu, W., Sarangi, S.R., Tuck, J., Torrellas, J.","Energy-efficient thread-level speculation",2006,"IEEE Micro","26","1",,"80","91",,13,10.1109/MM.2006.11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644916639&doi=10.1109%2fMM.2006.11&partnerID=40&md5=e07b7d69020dd018d3115969f0e6536e",Article,Scopus,2-s2.0-33644916639
"Torrellas, J.","Message from the program chair",2005,"Proceedings - International Symposium on High-Performance Computer Architecture",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444490009&partnerID=40&md5=0fa0afec32dba373d8ea75f4a758eb26",Editorial,Scopus,2-s2.0-28444490009
"Torrellas, J.","Message from the general chair",2005,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2005",, 1515570,"","",,,10.1109/PACT.2005.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746677964&doi=10.1109%2fPACT.2005.29&partnerID=40&md5=20ecaf891540786cda0cd9aed236ab45",Editorial,Scopus,2-s2.0-33746677964
"Teodorescu, R., Torrellas, J.","Prototyping architectural support for program rollback using FPGAs",2005,"Proceedings - 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2005","2005",, 1508523,"23","32",,8,10.1109/FCCM.2005.55,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746109315&doi=10.1109%2fFCCM.2005.55&partnerID=40&md5=19cf5ffcdd6874d0dec7e5f2b6689005",Conference Paper,Scopus,2-s2.0-33746109315
"Sarangi, S.R., Liu, W., Torrellas, J., Zhou, Y.","ReSlice: Selective re-execution of long-retired misspeculated instructions using forward slicing",2005,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 1540965,"257","268",,26,10.1109/MICRO.2005.28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749384761&doi=10.1109%2fMICRO.2005.28&partnerID=40&md5=c3f0bd4d2ef6c9b036aff4dd85b1a0f7",Conference Paper,Scopus,2-s2.0-33749384761
"Renau, J., Strauss, K., Ceze, L., Liu, W., Sarangi, S., Tuck, J., Torrellas, J.","Thread-level speculation on a CMP can be energy efficient",2005,"Proceedings of the International Conference on Supercomputing",,,,"219","228",,20,10.1145/1088149.1088178,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-32844469955&doi=10.1145%2f1088149.1088178&partnerID=40&md5=35f80c1c1d405dc2925944cf1d91e2c7",Conference Paper,Scopus,2-s2.0-32844469955
"Renau, J., Tuck, J., Liu, W., Ceze, L., Strauss, K., Torrellas, J.","Tasking with out-of-order spawn in TLS chip multiprocessors: Microarchitecture and compilation",2005,"Proceedings of the International Conference on Supercomputing",,,,"179","188",,57,10.1145/1088149.1088173,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-32844465384&doi=10.1145%2f1088149.1088173&partnerID=40&md5=8e8f0158a8a12ec91756e10a232ab951",Conference Paper,Scopus,2-s2.0-32844465384
"Zhou, Y., Zhou, P., Qin, F., Liu, W., Torrellas, J.","Efficient and Flexible Architectural Support for Dynamic Monitoring",2005,"ACM Transactions on Architecture and Code Optimization","2","1",,"3","33",,20,10.1145/1061267.1061269,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547197629&doi=10.1145%2f1061267.1061269&partnerID=40&md5=edc2ec3399d5114acb172dd114a34a83",Article,Scopus,2-s2.0-34547197629
"Garzarán, M.J., Torrellas, J., Prvulovic, M., Llaberia, J.M., Douillet, V.V., Rauchwerger, L.","Tradeoffs in Buffering Speculative Memory State for Thread-Level Speculation in Multiprocessors",2005,"ACM Transactions on Architecture and Code Optimization","2","3",,"247","279",,22,10.1145/1089008.1089010,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38149094318&doi=10.1145%2f1089008.1089010&partnerID=40&md5=2235ae0210092dec521ea76c3d5988e6",Article,Scopus,2-s2.0-38149094318
"Zhou, P., Liu, W., Fei, L., Lu, S., Qin, F., Zhou, Y., Midkiff, S., Torrellas, J.","AccMon: Automatically detecting memory-related bugs via program counter-based invariants",2004,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"269","280",,79,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21644447484&partnerID=40&md5=778a292c04b64ab76e7f664fb0cdefea",Conference Paper,Scopus,2-s2.0-21644447484
"Zhou, P., Qin, F., Liu, W., Zhou, Y., Torrellas, J.","Iwatcher: Simple general architectural support for software debugging",2004,"IEEE Micro","24","6",,"50","56",,6,10.1109/MM.2004.79,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15044363978&doi=10.1109%2fMM.2004.79&partnerID=40&md5=cea611f00372e82b1972f939cf3cc3c4",Article,Scopus,2-s2.0-15044363978
"Zhou, P., Qin, F., Liu, W., Zhou, Y., Torrellas, J.","iWatcher: Efficient architectural support for software debugging",2004,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA","31",,,"224","235",,56,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4644293534&partnerID=40&md5=c80ba775386d4221502362baa8513bc1",Conference Paper,Scopus,2-s2.0-4644293534
"Ceze, L., Strauss, K., Tuck, J., Torrellas, J.","CAVA: Hiding L2 Misses with Checkpoint-Assisted Value Prediction",2004,"IEEE Computer Architecture Letters","3","1",,"7","",,13,10.1109/L-CA.2004.3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450271824&doi=10.1109%2fL-CA.2004.3&partnerID=40&md5=02131566ab5b9cbc810007c4f4a03c0c",Article,Scopus,2-s2.0-70450271824
"Martínez, J.F., Torrellas, J.","Speculative Synchronization: Programmability and Performance for Parallel Codes",2003,"IEEE Micro","23","6",,"126","134",,4,10.1109/MM.2003.1261396,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-10744232216&doi=10.1109%2fMM.2003.1261396&partnerID=40&md5=e4757487482e74159a1c7833abe9b484",Review,Scopus,2-s2.0-10744232216
"Fraguela, B.B., Renau, J., Featrier, P., Padua, D., Torrellas, J.","Programming the FlexRAM parallel intelligent memory system",2003,"ACM SIGPLAN Notices","38","10",,"49","60",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1442264149&partnerID=40&md5=5820b9b73dd4d7e2c6c9fbdbd24e7c6c",Article,Scopus,2-s2.0-1442264149
"Fraguela, B.B., Renau, J., Feautrier, P., Padua, D., Torrellas, J.","Programming the FlexRAM parallel intelligent memory system",2003,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP",,,,"49","60",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038378394&partnerID=40&md5=440a231b404023db4628a072164d724d",Conference Paper,Scopus,2-s2.0-0038378394
"Prvulovic, M., Torrellas, J.","ReEnact: Using thread-level speculation mechanisms to debug data races in multithreaded codes",2003,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"110","121",,95,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038346243&partnerID=40&md5=03e13556f22c7f85860a0f152f4fe381",Conference Paper,Scopus,2-s2.0-0038346243
"Huang, M.C., Renau, J., Torrellas, J.","Positional adaptation of processors: Application to energy reduction",2003,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"157","168",,111,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038346237&partnerID=40&md5=d636093aefe436422719f9397a507a56",Conference Paper,Scopus,2-s2.0-0038346237
"Solihin, Y., Lee, J., Torrellas, J.","Correlation prefetching with a user-level memory thread",2003,"IEEE Transactions on Parallel and Distributed Systems","14","6",,"563","580",,17,10.1109/TPDS.2003.1206504,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042850375&doi=10.1109%2fTPDS.2003.1206504&partnerID=40&md5=21b053c8a93feb5659f1262b2f723fd7",Article,Scopus,2-s2.0-0042850375
"Nguyen, A.-T., Torrellas, J.","Design trade-offs in high-throughput coherence controllers",2003,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2003-January",, 1238015,"194","205",,2,10.1109/PACT.2003.1238015,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84968911254&doi=10.1109%2fPACT.2003.1238015&partnerID=40&md5=44a6a3692ddfc60247919b36f7e6c513",Conference Paper,Scopus,2-s2.0-84968911254
"Garzarán, M.J., Prvulovic, M., Viñals, V., Llabería, J.M., Rauchwerger, L., Torrellas, J.","Using software logging to support multiversion buffering in thread-level speculation",2003,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2003-January",, 1238013,"170","181",,6,10.1109/PACT.2003.1238013,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84968765106&doi=10.1109%2fPACT.2003.1238013&partnerID=40&md5=53b327599e6227259bf4945b888e6ed4",Conference Paper,Scopus,2-s2.0-84968765106
"Garzaran, M.J., Prvulovic, M., Llaberia, J.M., Vinals, V., Rauchwerger, L., Torrellas, J.","Tradeoffs in buffering memory state for thread-level speculation in multiprocessors",2003,"Proceedings - International Symposium on High-Performance Computer Architecture","12",, 1183537,"191","202",,23,10.1109/HPCA.2003.1183537,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43949089615&doi=10.1109%2fHPCA.2003.1183537&partnerID=40&md5=94107af87ac710197f93398ccc18d82e",Conference Paper,Scopus,2-s2.0-43949089615
"Martínez, J.F., Torrellas, J.","Speculative synchronization: Applying thread-level speculation to explicitly parallel applications",2002,"Operating Systems Review (ACM)","36","5",,"18","29",,2,10.1145/635508.605400,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845419441&doi=10.1145%2f635508.605400&partnerID=40&md5=074bb3b2008bae8f110eb9c71e222009",Conference Paper,Scopus,2-s2.0-33845419441
"Martínez, J.F., Torrellas, J.","Speculative synchronization: Applying thread-level speculation to explicitly parallel applications",2002,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"18","29",,99,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036949529&partnerID=40&md5=70eca09c207b5d5d62c84efe0e8db39a",Conference Paper,Scopus,2-s2.0-0036949529
"Huang, M., Renau, J., Torrellas, J.","Energy-efficient hybrid wakeup logic",2002,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"196","201",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036949790&partnerID=40&md5=9f4ec4d068e6eb8cf2106a81ecab1446",Conference Paper,Scopus,2-s2.0-0036949790
"Ramirez, A., Larriba-Pey, J.Ll., Navarro, C., Valero, M., Torrellas, J.","Software Trace Cache for Commercial Applications",2002,"International Journal of Parallel Programming","30","5",,"373","395",,1,10.1023/A:1019992713965,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1942475965&doi=10.1023%2fA%3a1019992713965&partnerID=40&md5=e2367416a227e7aa69e97692316bc6e1",Article,Scopus,2-s2.0-1942475965
"Cintra, M., Torrellas, J.","Eliminating squashes through learning cross-thread violations in speculative parallelization for multiprocessors",2002,"Proceedings - International Symposium on High-Performance Computer Architecture","2002-January",, 995697,"43","54",,43,10.1109/HPCA.2002.995697,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949810527&doi=10.1109%2fHPCA.2002.995697&partnerID=40&md5=1fcabf80f22aac6fb0c6be726235cfbb",Conference Paper,Scopus,2-s2.0-84949810527
"Solihin, Y., Lee, J., Torrellas, J.","Using a user-level memory thread for correlation prefetching",2002,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"171","182",,66,10.1109/ISCA.2002.1003576,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036296856&doi=10.1109%2fISCA.2002.1003576&partnerID=40&md5=5138b2a1906f36a94f51596ec69d27da",Article,Scopus,2-s2.0-0036296856
"Prvulovic, M., Zhang, Z., Torrellas, J.","ReVive: Cost-effective architectural support for rollback recovery in shared-memory multiprocessors",2002,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"111","122",,162,10.1109/ISCA.2002.1003567,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036290620&doi=10.1109%2fISCA.2002.1003567&partnerID=40&md5=89796895eca1599aa840c8bd2801dbb1",Article,Scopus,2-s2.0-0036290620
"Martinez, J.F., Renau, J., Huang, M.C., Prvulovic, M., Torrellas, J.","Cherry: Checkpointed early resource recycling in out-of-order microprocessors",2002,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2002-January",, 1176234,"3","14",,86,10.1109/MICRO.2002.1176234,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948992629&doi=10.1109%2fMICRO.2002.1176234&partnerID=40&md5=012b6c776240f93ed7f4ea25767e0ad9",Conference Paper,Scopus,2-s2.0-84948992629
"Dang, F., Jesús Garzarán, M., Prvulovic, M., Zhang, Y., Jula, A., Yu, H., Amato, N., Rauchwerger, L., Torrellas, J.","Smartapps, an application centric approach to high performance computing: Compiler-assisted software and hardware support for reduction operations",2002,"Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2002",,, 1016572,"172","181",,2,10.1109/IPDPS.2002.1016572,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954017598&doi=10.1109%2fIPDPS.2002.1016572&partnerID=40&md5=d8ebe05199260547b2b6345842de5b11",Conference Paper,Scopus,2-s2.0-77954017598
"Krishnan, V., Torrellas, J.","The Need for Fast Communication in Hardware-Based Speculative Chip Multiprocessors",2001,"International Journal of Parallel Programming","29","1",,"3","33",,8,10.1023/A:1026479803767,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042281592&doi=10.1023%2fA%3a1026479803767&partnerID=40&md5=c0940d1dff37fe2823027716cbd40a93",Article,Scopus,2-s2.0-0042281592
"Huang, M., Renau, J., Yoo, S.-M., Torrellas, J.","The design of DEETM: A framework for dynamic energy efficiency and temperature management",2001,"Journal of Instruction-Level Parallelism","3",,,"","",31,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3242742096&partnerID=40&md5=11079f14a325f7e6192c47c286ca17fb",Article,Scopus,2-s2.0-3242742096
"Lee, Jaejin, Solihin, Yan, Torrellas, Josep","Automatically mapping code on an intelligent memory architecture",2001,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"121","132",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034818341&partnerID=40&md5=3865854fcc54a0f4d097aef137aecd77",Conference Paper,Scopus,2-s2.0-0034818341
"Huang, M., Renau, J., Yoo, S.-M., Torrellas, J.","L1 data cache decomposition for energy efficiency",2001,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"10","15",,51,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034863715&partnerID=40&md5=6bc2a90ae24a0b6926d049be50377c5c",Conference Paper,Scopus,2-s2.0-0034863715
"Solihin, Y., Lee, J., Torrellas, J.","Adaptively mapping code in an intelligent memory architecture",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2107",,,"71","84",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945894465&partnerID=40&md5=094b78dc5b7402f23ca984e72e98706b",Conference Paper,Scopus,2-s2.0-84945894465
"Prvulovic, M., Garzarén, M.J., Rauchwerger, L., Torrellas, J.","Removing architectural bottlenecks to the scalability of speculative parallelization",2001,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"204","215",,35,10.1109/ISCA.2001.937450,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034852757&doi=10.1109%2fISCA.2001.937450&partnerID=40&md5=285be4452db1988c25faeb690352910b",Article,Scopus,2-s2.0-0034852757
"Solihin, Y., Lee, J., Torrellas, J.","Automatic code mapping on an intelligent memory architecture",2001,"IEEE Transactions on Computers","50","11",,"1248","1266",,17,10.1109/12.966498,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035511092&doi=10.1109%2f12.966498&partnerID=40&md5=81242493381daaee8152c6abe06f9db3",Article,Scopus,2-s2.0-0035511092
"Huang, M., Renau, J., Yoo, S.-M., Torrellas, J.","Energy/performance design of memory hierarchies for processor-in-memory chips",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2107",,,"152","159",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872077062&partnerID=40&md5=048c325a48ec53f20d53a648d4b466ab",Conference Paper,Scopus,2-s2.0-84872077062
"Rauchwerger, L., Amato, N.M., Torrellas, J.","SmartApps: An application centric approach to high performance computing",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2017",,,"82","96",,1,10.1007/3-540-45574-4_6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958747430&doi=10.1007%2f3-540-45574-4_6&partnerID=40&md5=6b3a19b2c4d93efb34dcc05b488ad9ca",Conference Paper,Scopus,2-s2.0-84958747430
"Garzarán, M.J., Prvulovic, M., Zhang, Y., Jula, A., Yu, H., Rauchwerger, L., Torrellas, J.","Architectural support for parallel reductions in scalable shared-memory multiprocessors",2001,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"243","254",,15,10.1109/PACT.2001.953304,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035177716&doi=10.1109%2fPACT.2001.953304&partnerID=40&md5=7a476b355257b229ed61785a34fcaa36",Article,Scopus,2-s2.0-0035177716
"Torrellas, J., Yang, L., Nguyen, A.-T.","Toward a cost-effective DSM organization that exploits processor-memory integration",2000,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"15","25",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034581370&partnerID=40&md5=8cf0ea5f694e8a1b99ee57ef5c9c616b",Conference Paper,Scopus,2-s2.0-0034581370
"Huang, Michael, Renau, Jose, Yoo, Seung-Moon, Torrellas, Josep","Framework for dynamic energy efficiency and temperature management",2000,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"202","213",,87,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034462496&partnerID=40&md5=a01648eb5f247e9b50ea98eb945f5eaf",Conference Paper,Scopus,2-s2.0-0034462496
"Cao, Qiang, Torrellas, Josep, Jagadish, H.V.","Unified fine-granularity buffering of index and data: Approach and implementation",2000,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"175","186",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033680559&partnerID=40&md5=3b1406f751f1777baf20b72dbf9a39f4",Conference Paper,Scopus,2-s2.0-0033680559
"Cintra, Marcelo, Martinez, Jose F., Torrellas, Josep","Architectural support for scalable speculative parallelization in shared-memory multiprocessors",2000,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"13","24",,108,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033689702&partnerID=40&md5=7ca5189e48552eb3738682c5b0f96d9a",Conference Paper,Scopus,2-s2.0-0033689702
"Krishnan, V., Torrellas, J.","A chip-multiprocessor architecture with speculative multithreading",1999,"IEEE Transactions on Computers","48","9",,"866","880",,195,10.1109/12.795218,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033348795&doi=10.1109%2f12.795218&partnerID=40&md5=6294088374636379adf7e294b8f961a9",Article,Scopus,2-s2.0-0033348795
"Krishnan, Venkata, Torrellas, Josep","Need for fast communication in hardware-based speculative chip multiprocessors",1999,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"24","33",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033362289&partnerID=40&md5=00b6ffa13ccfa2ab2962e288090c4e23",Article,Scopus,2-s2.0-0033362289
"Trancoso, Pedro, Torrellas, Josep","Cache optimization for memory-resident decision support commercial workloads",1999,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"546","554",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033299131&partnerID=40&md5=5e2ccf3e238132e68b3b202933159144",Article,Scopus,2-s2.0-0033299131
"Torrellas, Josep, Yang, Liuxi, Nguyen, Anthony-Trung","Toward a cost-effective DSM organization that exploits processor-memory integration",1999,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"15","25",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033348959&partnerID=40&md5=b194f853726f0085235ea851aef4a6b4",Conference Paper,Scopus,2-s2.0-0033348959
"Zhang, Z., Cintra, M., Torrellas, J.","Excel-NUMA: Toward programmability, simplicity, and high performance",1999,"IEEE Transactions on Computers","48","2",,"256","264",,,10.1109/12.752667,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033076677&doi=10.1109%2f12.752667&partnerID=40&md5=c449996f5169da4108fbc435d126d31e",Article,Scopus,2-s2.0-0033076677
"Cao, Q., Trancoso, P., Larriba-Pey, J.-L., Torrellas, J., Knighten, R., Won, Y.","Detailed characterization of a Quad Pentium Pro server running TPC-D",1999,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"108","115",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033296816&partnerID=40&md5=aee8f69756ab0048519e38676217d297",Article,Scopus,2-s2.0-0033296816
"Kang, Yi, Huang, Wei, Yoo, Seung-Moon, Keen, Diana, Ge, Zhenzhou, Lam, Vinh, Pattnaik, Pratap, Torrellas, Josep","FlexRAM: Toward an advanced Intelligent Memory system",1999,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"192","201",,89,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033299230&partnerID=40&md5=320631ea70c266a0ab5b43cd9ed00f1f",Article,Scopus,2-s2.0-0033299230
"Dahlgren, F., Torrellas, J.","Cache-only memory architectures",1999,"Computer","32","6",,"72","79",,12,10.1109/2.769448,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032668949&doi=10.1109%2f2.769448&partnerID=40&md5=36fbc693eb4e13fadae7a02de7b77ccf",Article,Scopus,2-s2.0-0032668949
"Xia, C., Torrellas, J.","Comprehensive hardware and software support for operating systems to exploit MP memory hierarchies",1999,"IEEE Transactions on Computers","48","5",,"494","505",,2,10.1109/12.769432,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032680864&doi=10.1109%2f12.769432&partnerID=40&md5=37c756eea9088ea8508df906ec48ddf7",Article,Scopus,2-s2.0-0032680864
"Martinez, Jose F., Torrellas, Josep, Duato, Jos","Improving the performance of bristled CC-NUMA systems using virtual channels and adaptivity",1999,"Proceedings of the International Conference on Supercomputing",,,,"202","209",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032662280&partnerID=40&md5=2b1bcc1a92249ec68de9e776c523c4b2",Article,Scopus,2-s2.0-0032662280
"Zhang, Ye, Rauchwerger, Lawrence, Torrellas, Josep","Hardware for speculative parallelization of partially-parallel loops in DSM multiprocessors",1999,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"135","139",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032803642&partnerID=40&md5=84e9a908d4ae70b09cc752aa331740d8",Conference Paper,Scopus,2-s2.0-0032803642
"Ramirez, Alex, Larriba-Pey, Josep-L., Navarro, Carlos, Torrellas, Josep, Valero, Mateo","Software Trace Cache",1999,"Proceedings of the International Conference on Supercomputing",,,,"119","126",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032645272&partnerID=40&md5=771b26ff504312516d830b022fd7d4d1",Article,Scopus,2-s2.0-0032645272
"Kang, Y., Torrellas, J., Huang, T.S.","Use IRAM for rasterization",1998,"IEEE International Conference on Image Processing","3",,,"1010","1013",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032314358&partnerID=40&md5=db4332378cb5f88686ce071643cba29c",Conference Paper,Scopus,2-s2.0-0032314358
"Torrellas, J., Xia, C., Daigle, R.L.","Optimizing the instruction cache performance of the operating system",1998,"IEEE Transactions on Computers","47","12",,"1363","1381",,10,10.1109/12.737683,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032304622&doi=10.1109%2f12.737683&partnerID=40&md5=22d5773034efe1c3f5a9c98a5e7201a9",Article,Scopus,2-s2.0-0032304622
"Torrellas, J.","Computer architecture education at the University of Illinois",1998,"Proceedings of the 1998 Workshop on Computer Architecture Education, WCAE 1998 at ISCA-25",,, a1,"","",,,10.1145/1275182.1275183,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977079282&doi=10.1145%2f1275182.1275183&partnerID=40&md5=f91b1ffaa342e1864a088112c6f3cac1",Conference Paper,Scopus,2-s2.0-84977079282
"Krishnan, Venkata, Torrellas, Josep","Hardware and software support for speculative execution of sequential binaries on a chip-multiprocessor",1998,"Proceedings of the International Conference on Supercomputing",,,,"85","92",,40,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031639307&partnerID=40&md5=a32c07268cc095622b61123f6c66d338",Conference Paper,Scopus,2-s2.0-0031639307
"Basu, Sujoy, Torrellas, Josep","Enhancing memory use in simple Coma: Multiplexed simple Coma",1998,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"152","161",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031599589&partnerID=40&md5=6bf34619707b73ac298f4694639b44df",Conference Paper,Scopus,2-s2.0-0031599589
"Koufaty, David, Torrellas, Josep","Comparing data forwarding and prefetching for communication-induced misses in shared-memory MPs",1998,"Proceedings of the International Conference on Supercomputing",,,,"53","60",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031641968&partnerID=40&md5=63cd4ae344a96b00ba70f6772284f314",Conference Paper,Scopus,2-s2.0-0031641968
"Krishnan, Venkata, Torrellas, Josep","Clustered approach to multithreaded processors",1998,"Proceedings of the International Parallel Processing Symposium, IPPS",,,,"627","634",,15,10.1109/IPPS.1998.669992,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031652125&doi=10.1109%2fIPPS.1998.669992&partnerID=40&md5=d5eb7ac5c2527b74903a7d2b812d0bae",Conference Paper,Scopus,2-s2.0-0031652125
"Zhang, Ye, Rauchwerger, Lawrence, Torrellas, Josep","Hardware for speculative run-time parallelization in distributed shared-memory multiprocessors",1998,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"162","173",,36,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031599505&partnerID=40&md5=ef751c0b98a46a04bf269b6f499cc95e",Conference Paper,Scopus,2-s2.0-0031599505
"Torrellas, J., Zhang, Z.","The performance of the cedar multistage switching network",1997,"IEEE Transactions on Parallel and Distributed Systems","8","4",,"321","336",,12,10.1109/71.588598,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031117384&doi=10.1109%2f71.588598&partnerID=40&md5=44e18f37d5cf797f3a736df97e01d907",Article,Scopus,2-s2.0-0031117384
"Yang, Liuxi, Torrellas, Josep","Speeding up the memory hierarchy in flat COMA multiprocessors",1997,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"4","13",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030836918&partnerID=40&md5=f47fb6904139bf4e69c97fcc1d6c6923",Conference Paper,Scopus,2-s2.0-0030836918
"Zhang, Zheng, Torrellas, Josep","Reducing remote conflict misses: NUMA with remote cache versus COMA",1997,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"272","281",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030836107&partnerID=40&md5=604403d18e8dfe27d135e648f54ece1f",Conference Paper,Scopus,2-s2.0-0030836107
"Trancoso, Pedro, Larriba-Pey, Josep-L., Zhang, Zheng, Torrellas, Josep","Memory performance of DSS commercial workloads in shared-memory multiprocessors",1997,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"250","260",,32,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030786824&partnerID=40&md5=a5387a2b8b36e92a81db1e68f4694d91",Conference Paper,Scopus,2-s2.0-0030786824
"Torrellas, J., Padua, D.","Illinois aggressive coma multiprocessor project (I-ACOMA)",1996,"Frontiers of Massively Parallel Computation - Conference Proceedings",,,,"106","111",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030419251&partnerID=40&md5=8ee4c42ab8c7d1ee4268fa3ddcc90971",Conference Paper,Scopus,2-s2.0-0030419251
"Nguyen, Anthony-Trung, Michael, Maged, Sharma, Arun, Torrellas, Josep","Augmint multiprocessor simulation toolkit for Intel x86 architectures",1996,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"486","490",,54,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030402556&partnerID=40&md5=f58b517db8750a06bb27feebbf255cfa",Conference Paper,Scopus,2-s2.0-0030402556
"Malumbres, M.P., Duato, Jose, Torrellas, Josep","Efficient implementation of tree-based multicast routing for distributed shared-memory multiprocessors",1996,"IEEE Symposium on Parallel and Distributed Processing - Proceedings",,,,"186","189",,51,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030420858&partnerID=40&md5=5a2b2ba7118a52bd7725e45128cfc015",Conference Paper,Scopus,2-s2.0-0030420858
"Torrellas, J.","Computer architecture education at the University of Illinois: Current status and some thoughts",1996,"Proceedings of the 1996 Workshop on Computer Architecture Education, WCAE-2 1996 at HPCA-2",,,,"","",,,10.1145/1275152.1275154,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976507642&doi=10.1145%2f1275152.1275154&partnerID=40&md5=e63c5493f7d6fbababc2bf22b6621e27",Conference Paper,Scopus,2-s2.0-84976507642
"Xia, Chun, Torrellas, Josep","Improving the data cache performance of multiprocessor operating systems",1996,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"85","94",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029706410&partnerID=40&md5=aeabe38f9c46b5d7ca12f8f82f6f7cbf",Conference Paper,Scopus,2-s2.0-0029706410
"Xia, Chun, Torrellas, Josep","Instruction prefetching of systems codes with layout optimized for reduced cache misses",1996,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"271","282",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029666632&partnerID=40&md5=28f9ff6c383d482106a7f6e1d1a47e82",Conference Paper,Scopus,2-s2.0-0029666632
"Yang, Liuxi, Torrellas, Josep","Optimizing primary data caches for parallel scientific applications: the pool buffer approach",1996,"Proceedings of the International Conference on Supercomputing",,,,"141","148",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029724920&partnerID=40&md5=17bc384555818350da9b0f01112cbd59",Conference Paper,Scopus,2-s2.0-0029724920
"Raynaud, Alain, Zhang, Zheng, Torrellas, Josep","Distance-adaptive update protocols for scalable shared-memory multiprocessors",1996,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"323","334",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029724325&partnerID=40&md5=3336469b1d1551ee893e3e29de3fa1b1",Conference Paper,Scopus,2-s2.0-0029724325
"Torrellas, J., Tucker, A., Gupta, A.","Evaluating the Performance of Cache-Affinity Scheduling in Shared-Memory Multiprocessors",1995,"Journal of Parallel and Distributed Computing","24","2",,"139","151",,46,10.1006/jpdc.1995.1014,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0000444590&doi=10.1006%2fjpdc.1995.1014&partnerID=40&md5=8ef644114e7a07dcd0373ed5516a50b2",Article,Scopus,2-s2.0-0000444590
"Zhang, Zheng, Torrellas, Josep","Speeding up irregular applications in shared-memory multiprocessors: memory binding and group prefetching",1995,"ACM SIGARCH (Association for Computing Nachinery Special Interest Group on Computer Architecture) - Conference Proceedings",,,,"188","199",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029179453&partnerID=40&md5=483144de6f8eb380f9a13404fc73857a",Conference Paper,Scopus,2-s2.0-0029179453
"Zhang, Zheng, Torrellas, Josep","Speeding up irregular applications in shared-memory multiprocessors: Memory binding and group prefetching",1995,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"188","199",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029199163&partnerID=40&md5=182110ed66d3b60f5832384048027459",Conference Paper,Scopus,2-s2.0-0029199163
"Koufaty, D.A., Chen, X., Poulsen, D.K., Torrellas, J.","Data forwarding in scalable shared-memory multiprocessors",1995,"Proceedings of the International Conference on Supercomputing",,,,"255","264",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029180738&partnerID=40&md5=e975cb20c461a3efbd39a6156c2f32e7",Conference Paper,Scopus,2-s2.0-0029180738
"Torrellas, Josep, Zhang, Zheng","Performance of the cedar multistage switching network",1994,"Proceedings of the ACM/IEEE Supercomputing Conference",,,,"265","274",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028742532&partnerID=40&md5=978c7ef5727f4e1d8c8575f946652a30",Conference Paper,Scopus,2-s2.0-0028742532
"Chen, Ding-Kai, Torrellas, Josep, Yew, Pen-Chung","Efficient algorithm for the run-time parallelization of DOACROSS loops",1994,"Proceedings of the ACM/IEEE Supercomputing Conference",,,,"518","527",,32,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028744946&partnerID=40&md5=4fd628df36187d04a0e978b95222757f",Conference Paper,Scopus,2-s2.0-0028744946
"Torrellas, J., Lam, M.S., Hennessy, J.L.","False Sharing and Spatial Locality in Multiprocessor Caches",1994,"IEEE Transactions on Computers","43","6",,"651","663",,93,10.1109/12.286299,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028446907&doi=10.1109%2f12.286299&partnerID=40&md5=bd0c7bdea2d63abdc01bc5b31d68cf89",Article,Scopus,2-s2.0-0028446907
"Torrellas, J., Koufaty, D., Padua, D.","Comparing the performance of the DASH and Cedar multiprocessors for scientific applications",1994,"Proceedings of the International Conference on Parallel Processing","2",, 5727804,"II304","II308",,2,10.1109/ICPP.1994.68,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0343991248&doi=10.1109%2fICPP.1994.68&partnerID=40&md5=c4cb2a3f66095bf59c312986cd1cb5b0",Conference Paper,Scopus,2-s2.0-0343991248
"Torrellas, Josep, Gupta, Anoop, Hennessy, John","Characterizing the caching and synchronization performance of a multiprocessor operating system",1992,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS","27","9",,"162","186",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027027249&partnerID=40&md5=85348619d815c247d7f8657d2535f7ae",Conference Paper,Scopus,2-s2.0-0027027249
"Torrellas, J., Gupta, A., Hennessy, J.","Characterizing the Caching and Synchronization Performance of a Multiprocessor Operating System",1992,"ACM SIGPLAN Notices","27","9",,"162","174",,,10.1145/143371.143506,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976704711&doi=10.1145%2f143371.143506&partnerID=40&md5=6d43ee30c19d250f6d0be99f73c49322",Article,Scopus,2-s2.0-84976704711
"Torrellas, Josep, Hennessy, John, Weil, Thierry","Analysis of critical architectural and program parameters in a hierarchical shared-memory multiprocessor",1990,,,,,"163","172",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025557520&partnerID=40&md5=6cfbb2b893f6e40a13124b295a750ab5",Conference Paper,Scopus,2-s2.0-0025557520
"Torrellas, Josep, Hennessy, John, Weil, Thierry","Analysis of critical architectural and program parameters in a hierarchical shared-memory multiprocessor",1990,,,,,"163","172",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024983177&partnerID=40&md5=afb643dca4b559d827e7f209ae51bb9d",Conference Paper,Scopus,2-s2.0-0024983177
