<stg><name>cshake256_simple.32_Pipeline_VITIS_LOOP_570_1</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_254 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_254"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %store_ln559 = store i6 0, i6 %i_254

]]></Node>
<StgValue><ssdm name="store_ln559"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc:0 %i = load i6 %i_254

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:1 %icmp_ln570 = icmp_eq  i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln570"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:3 %add_ln570 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln570"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln570 = br i1 %icmp_ln570, void %for.inc.split, void %if.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:4 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %i, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:5 %zext_ln571 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln571"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:6 %t_addr = getelementptr i8 %t, i32 0, i32 %zext_ln571

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:7 %t_133_addr = getelementptr i8 %t_133, i32 0, i32 %zext_ln571

]]></Node>
<StgValue><ssdm name="t_133_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:8 %t_134_addr = getelementptr i8 %t_134, i32 0, i32 %zext_ln571

]]></Node>
<StgValue><ssdm name="t_134_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:9 %t_135_addr = getelementptr i8 %t_135, i32 0, i32 %zext_ln571

]]></Node>
<StgValue><ssdm name="t_135_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="6">
<![CDATA[
for.inc.split:10 %t_load = load i6 %t_addr

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="6">
<![CDATA[
for.inc.split:11 %t_133_load = load i6 %t_133_addr

]]></Node>
<StgValue><ssdm name="t_133_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="6">
<![CDATA[
for.inc.split:12 %t_134_load = load i6 %t_134_addr

]]></Node>
<StgValue><ssdm name="t_134_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="6">
<![CDATA[
for.inc.split:13 %t_135_load = load i6 %t_135_addr

]]></Node>
<StgValue><ssdm name="t_135_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:18 %store_ln559 = store i6 %add_ln570, i6 %i_254

]]></Node>
<StgValue><ssdm name="store_ln559"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
if.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="6">
<![CDATA[
for.inc.split:0 %trunc_ln570 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln570"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="6">
<![CDATA[
for.inc.split:1 %trunc_ln570_1 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln570_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln559 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln559"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln570 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln570"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="6">
<![CDATA[
for.inc.split:10 %t_load = load i6 %t_addr

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="6">
<![CDATA[
for.inc.split:11 %t_133_load = load i6 %t_133_addr

]]></Node>
<StgValue><ssdm name="t_133_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="6">
<![CDATA[
for.inc.split:12 %t_134_load = load i6 %t_134_addr

]]></Node>
<StgValue><ssdm name="t_134_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="6">
<![CDATA[
for.inc.split:13 %t_135_load = load i6 %t_135_addr

]]></Node>
<StgValue><ssdm name="t_135_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
for.inc.split:14 %tmp = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %t_load, i2 1, i8 %t_133_load, i2 2, i8 %t_134_load, i2 3, i8 %t_135_load, i8 0, i2 %trunc_ln570

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:15 %zext_ln571_1 = zext i5 %trunc_ln570_1

]]></Node>
<StgValue><ssdm name="zext_ln571_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:16 %ephemeralsk_addr = getelementptr i8 %ephemeralsk, i32 0, i32 %zext_ln571_1

]]></Node>
<StgValue><ssdm name="ephemeralsk_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
for.inc.split:17 %store_ln571 = store i8 %tmp, i5 %ephemeralsk_addr

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:19 %br_ln570 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
