verilog xil_defaultlib --include "../../../../XC7Z020_422_Linux_custom_ip.srcs/sources_1/bd/sys_design/ipshared/ec67/hdl" --include "../../../../XC7Z020_422_Linux_custom_ip.srcs/sources_1/bd/sys_design/ipshared/70cf/hdl" --include "../../../../XC7Z020_422_Linux_custom_ip.srcs/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0" \
"../../../bd/sys_design/ip/sys_design_processing_system7_0_0/sim/sys_design_processing_system7_0_0.v" \
"../../../bd/sys_design/ipshared/4b82/hdl/pwm_ip.v" \
"../../../bd/sys_design/ipshared/4b82/hdl/pwm_ip_v1_0_S00_AXI.v" \
"../../../bd/sys_design/ipshared/4b82/hdl/pwm_ip_v1_0.v" \
"../../../bd/sys_design/ip/sys_design_pwm_ip_0_0/sim/sys_design_pwm_ip_0_0.v" \
"../../../bd/sys_design/sim/sys_design.v" \
"../../../bd/sys_design/ip/sys_design_auto_pc_0/sim/sys_design_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
