//æ•°æ®å‚¨å­˜
module Datamemory(
    Ad, WrData, MemWr, Clk, Reset,
    DM
);
input Clk, Reset;
input [31:2] Ad;
input [31:0] WrData;
input MemWr;
output reg [31:0] DM; // alias ReadData

reg [7:0] memory[63:0];

// DMWr æ§åˆ¶è¯»è¿˜æ˜¯å†™
always @(posedge Clk or posedge Reset) begin
    if(Reset)
        $readmemb("E:/gitHub/simple-cpu/code/restfile/dm.txt", memory);
    else if(MemWr)
    // è‹¥å†™ä½¿èƒ½ä¸?1ï¼Œåˆ™å†™å…¥memory[Addr]
        memory[Ad] <= WrData;
    else
    // å¦åˆ™è¯»å‡º
        DM <= memory[Ad];
end

endmodule // dm