$date
	Thu Oct 27 03:09:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dmemory_tb $end
$var wire 32 ! data_out [31:0] $end
$var reg 2 " access_size [1:0] $end
$var reg 32 # address [31:0] $end
$var reg 1 $ clock $end
$var reg 32 % data_in [31:0] $end
$var reg 1 & load_un $end
$var reg 1 ' read_write $end
$scope module uut $end
$var wire 2 ( access_size [1:0] $end
$var wire 32 ) address [31:0] $end
$var wire 1 $ clock $end
$var wire 32 * data_in [31:0] $end
$var wire 1 & load_un $end
$var wire 1 ' read_write $end
$var wire 1 + sign_extend $end
$var wire 32 , data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
x+
bx *
bx )
bx (
x'
x&
bx %
0$
bx #
bx "
bx !
$end
#5
1$
#10
0$
b101010111010100 %
b101010111010100 *
0&
b10 "
b10 (
1'
b1000000000000000000000000 #
b1000000000000000000000000 )
#15
0+
1$
#20
1+
b11111111111111111111111111010100 !
b11111111111111111111111111010100 ,
0$
b0 "
b0 (
0'
#25
1$
#30
0$
#35
1$
#40
0$
#45
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0$
