`default_nettype none

module top_module(
    input clk,
    input areset,
    input [7:0] d,
    output reg [7:0] q
);


    /*
        active high asynchronous reset.
    */

    always @(posedge clk or posedge areset) begin
        if(areset) begin
            q <= 8'h00;
        end
        else begin
            q <= d;
        end
    end

endmodule