$date
	Mon Aug 15 23:17:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module shift_reg_test $end
$var wire 8 ! op [7:0] $end
$var reg 1 " clk $end
$var reg 1 # load_en $end
$var reg 8 $ load_val [7:0] $end
$var reg 1 % rstn $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # load_en $end
$var wire 8 & load_val [7:0] $end
$var wire 1 % rstn $end
$var reg 8 ' op [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b10101010 &
1%
b10101010 $
1#
0"
bx !
$end
#2
b10101010 !
b10101010 '
1"
#4
0"
#6
1"
#8
0"
#10
1"
#12
0"
#14
1"
#16
0"
#18
1"
#20
0"
0#
#22
b1010100 !
b1010100 '
1"
#24
0"
#26
b10101001 !
b10101001 '
1"
#28
0"
#30
b1010010 !
b1010010 '
1"
#32
0"
#34
b10100101 !
b10100101 '
1"
#36
0"
#38
b1001010 !
b1001010 '
1"
#40
0"
#42
b10010101 !
b10010101 '
1"
#44
0"
#46
b101010 !
b101010 '
1"
#48
0"
#50
b1010101 !
b1010101 '
1"
#52
0"
#54
b10101011 !
b10101011 '
1"
#56
0"
#58
b1010110 !
b1010110 '
1"
#60
0"
#62
b10101101 !
b10101101 '
1"
#64
0"
#66
b1011010 !
b1011010 '
1"
#68
0"
#70
b10110101 !
b10110101 '
1"
#72
0"
#74
b1101010 !
b1101010 '
1"
#76
0"
#78
b11010101 !
b11010101 '
1"
#80
0"
#82
b10101010 !
b10101010 '
1"
#84
0"
#86
b1010100 !
b1010100 '
1"
#88
0"
#90
b10101001 !
b10101001 '
1"
#92
0"
#94
b1010010 !
b1010010 '
1"
#96
0"
#98
b10100101 !
b10100101 '
1"
#100
0"
