{"vcs1":{"timestamp_begin":1745910884.021938405, "rt":0.89, "ut":0.21, "st":0.07}}
{"vcselab":{"timestamp_begin":1745910884.989203430, "rt":0.54, "ut":0.17, "st":0.03}}
{"link":{"timestamp_begin":1745910885.629777300, "rt":0.49, "ut":0.12, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745910883.799974107}
{"VCS_COMP_START_TIME": 1745910883.799974107}
{"VCS_COMP_END_TIME": 1745910886.231607242}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263880}}
{"vcselab": {"peak_mem": 140052}}
