{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1452353782679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1452353782680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 00:36:22 2016 " "Processing started: Sun Jan 10 00:36:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1452353782680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353782680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prj_niosii_timer -c niosii_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off prj_niosii_timer -c niosii_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353782680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1452353783160 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "niosii.qsys " "Elaborating Qsys system entity \"niosii.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353791012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:34 Progress: Loading prj_niosii_timer/niosii.qsys " "2016.01.10.00:36:34 Progress: Loading prj_niosii_timer/niosii.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353794236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:34 Progress: Reading input file " "2016.01.10.00:36:34 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353794588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:34 Progress: Adding altpll_0 \[altpll 15.1\] " "2016.01.10.00:36:34 Progress: Adding altpll_0 \[altpll 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353794664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:35 Progress: Parameterizing module altpll_0 " "2016.01.10.00:36:35 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353795702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:35 Progress: Adding clk_0 \[clock_source 15.1\] " "2016.01.10.00:36:35 Progress: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353795706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:35 Progress: Parameterizing module clk_0 " "2016.01.10.00:36:35 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353795820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:35 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\] " "2016.01.10.00:36:35 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353795821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:35 Progress: Parameterizing module jtag_uart_0 " "2016.01.10.00:36:35 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353795848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:35 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.1\] " "2016.01.10.00:36:35 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353795848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:35 Progress: Parameterizing module nios2_gen2_0 " "2016.01.10.00:36:35 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353795968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:35 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\] " "2016.01.10.00:36:35 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353795971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:35 Progress: Parameterizing module onchip_memory2_0 " "2016.01.10.00:36:35 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353795990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:35 Progress: Adding pio_0 \[altera_avalon_pio 15.1\] " "2016.01.10.00:36:35 Progress: Adding pio_0 \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353795990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:36 Progress: Parameterizing module pio_0 " "2016.01.10.00:36:36 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353796005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:36 Progress: Adding timer_ms \[altera_avalon_timer 15.1\] " "2016.01.10.00:36:36 Progress: Adding timer_ms \[altera_avalon_timer 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353796005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:36 Progress: Parameterizing module timer_ms " "2016.01.10.00:36:36 Progress: Parameterizing module timer_ms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353796039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:36 Progress: Adding timer_us \[altera_avalon_timer 15.1\] " "2016.01.10.00:36:36 Progress: Adding timer_us \[altera_avalon_timer 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353796039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:36 Progress: Parameterizing module timer_us " "2016.01.10.00:36:36 Progress: Parameterizing module timer_us" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353796039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:36 Progress: Adding uart_0 \[altera_avalon_uart 15.1\] " "2016.01.10.00:36:36 Progress: Adding uart_0 \[altera_avalon_uart 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353796039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:36 Progress: Parameterizing module uart_0 " "2016.01.10.00:36:36 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353796054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:36 Progress: Building connections " "2016.01.10.00:36:36 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353796058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:36 Progress: Parameterizing connections " "2016.01.10.00:36:36 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353796094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:36 Progress: Validating " "2016.01.10.00:36:36 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353796096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.10.00:36:36 Progress: Done reading input file " "2016.01.10.00:36:36 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353796633 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Niosii.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "Niosii.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353797272 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Niosii.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "Niosii.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353797272 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Niosii.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit. " "Niosii.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353797272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Niosii: Generating niosii \"niosii\" for QUARTUS_SYNTH " "Niosii: Generating niosii \"niosii\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353800596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0 " "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0 " "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0 " "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0 " "Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src6 and cmd_mux_006.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src6 and cmd_mux_006.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6 " "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink6 " "Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7 " "Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_007.src1 and rsp_mux_001.sink7 " "Inserting clock-crossing logic between rsp_demux_007.src1 and rsp_mux_001.sink7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353802124 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Niosii: \"No matching role found for uart_0:s1:dataavailable (dataavailable)\" " "Niosii: \"No matching role found for uart_0:s1:dataavailable (dataavailable)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353803901 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Niosii: \"No matching role found for uart_0:s1:readyfordata (readyfordata)\" " "Niosii: \"No matching role found for uart_0:s1:readyfordata (readyfordata)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353803901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"niosii\" instantiated altpll \"altpll_0\" " "Altpll_0: \"niosii\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353807952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'niosii_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'niosii_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353807961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_jtag_uart_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0003_jtag_uart_0_gen//niosii_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_jtag_uart_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0003_jtag_uart_0_gen//niosii_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353807961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'niosii_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'niosii_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353808207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"niosii\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"niosii\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353808213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"niosii\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"niosii\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353808413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'niosii_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'niosii_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353808422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_onchip_memory2_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0004_onchip_memory2_0_gen//niosii_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_onchip_memory2_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0004_onchip_memory2_0_gen//niosii_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353808422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'niosii_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'niosii_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353808720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"niosii\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"niosii\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353808726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'niosii_pio_0' " "Pio_0: Starting RTL generation for module 'niosii_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353808735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_pio_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0005_pio_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0005_pio_0_gen//niosii_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_pio_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0005_pio_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0005_pio_0_gen//niosii_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353808735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'niosii_pio_0' " "Pio_0: Done RTL generation for module 'niosii_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353808917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"niosii\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"niosii\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353808920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_ms: Starting RTL generation for module 'niosii_timer_ms' " "Timer_ms: Starting RTL generation for module 'niosii_timer_ms'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353808923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_ms:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosii_timer_ms --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0006_timer_ms_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0006_timer_ms_gen//niosii_timer_ms_component_configuration.pl  --do_build_sim=0  \] " "Timer_ms:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosii_timer_ms --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0006_timer_ms_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0006_timer_ms_gen//niosii_timer_ms_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353808923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_ms: Done RTL generation for module 'niosii_timer_ms' " "Timer_ms: Done RTL generation for module 'niosii_timer_ms'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353809145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_ms: \"niosii\" instantiated altera_avalon_timer \"timer_ms\" " "Timer_ms: \"niosii\" instantiated altera_avalon_timer \"timer_ms\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353809148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'niosii_uart_0' " "Uart_0: Starting RTL generation for module 'niosii_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353809157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=niosii_uart_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0007_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0007_uart_0_gen//niosii_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=niosii_uart_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0007_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0007_uart_0_gen//niosii_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353809157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'niosii_uart_0' " "Uart_0: Done RTL generation for module 'niosii_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353809517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"niosii\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"niosii\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353809520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353811031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353811158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353811275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353811393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353811513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353811637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353811771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353811893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"niosii\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"niosii\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353813064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"niosii\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"niosii\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353813073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_synchronizer: \"niosii\" instantiated altera_irq_clock_crosser \"irq_synchronizer\" " "Irq_synchronizer: \"niosii\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353813075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"niosii\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"niosii\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353813077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'niosii_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'niosii_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353813088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosii_nios2_gen2_0_cpu --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0011_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0011_cpu_gen//niosii_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosii_nios2_gen2_0_cpu --dir=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0011_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6809_7775038170015532309.dir/0011_cpu_gen//niosii_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353813088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.10 00:36:53 (*) Starting Nios II generation " "Cpu: # 2016.01.10 00:36:53 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.10 00:36:53 (*)   Checking for plaintext license. " "Cpu: # 2016.01.10 00:36:53 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.10 00:36:56 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/ " "Cpu: # 2016.01.10 00:36:56 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.10 00:36:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2016.01.10 00:36:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.10 00:36:56 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2016.01.10 00:36:56 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.10 00:36:56 (*)   Plaintext license not found. " "Cpu: # 2016.01.10 00:36:56 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.10 00:36:56 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2016.01.10 00:36:56 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.10 00:36:56 (*)   Elaborating CPU configuration settings " "Cpu: # 2016.01.10 00:36:56 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.10 00:36:56 (*)   Creating all objects for CPU " "Cpu: # 2016.01.10 00:36:56 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.10 00:36:57 (*)   Generating RTL from CPU objects " "Cpu: # 2016.01.10 00:36:57 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.10 00:36:57 (*)   Creating plain-text RTL " "Cpu: # 2016.01.10 00:36:57 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.10 00:36:58 (*) Done Nios II generation " "Cpu: # 2016.01.10 00:36:58 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'niosii_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'niosii_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_006: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_006\" " "Rsp_demux_006: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353818861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353819046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353819063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Niosii: Done \"niosii\" with 29 modules, 46 files " "Niosii: Done \"niosii\" with 29 modules, 46 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353819063 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "niosii.qsys " "Finished elaborating Qsys system entity \"niosii.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353820185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosii_top-Behavioral " "Found design unit 1: niosii_top-Behavioral" {  } { { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/niosii_top.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820615 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosii_top " "Found entity 1: niosii_top" {  } { { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/niosii_top.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii " "Found entity 1: niosii" {  } { { "db/ip/niosii/niosii.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/niosii.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/niosii/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820632 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/niosii/submodules/altera_merlin_master_agent.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/niosii/submodules/altera_merlin_master_translator.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/niosii/submodules/niosii_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_altpll_0_dffpipe_l2c " "Found entity 1: niosii_altpll_0_dffpipe_l2c" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820654 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_altpll_0_stdsync_sv6 " "Found entity 2: niosii_altpll_0_stdsync_sv6" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820654 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosii_altpll_0_altpll_e7h2 " "Found entity 3: niosii_altpll_0_altpll_e7h2" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820654 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosii_altpll_0 " "Found entity 4: niosii_altpll_0" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_altpll_0.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_irq_mapper " "Found entity 1: niosii_irq_mapper" {  } { { "db/ip/niosii/submodules/niosii_irq_mapper.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/niosii_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_jtag_uart_0_sim_scfifo_w " "Found entity 1: niosii_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820660 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_jtag_uart_0_scfifo_w " "Found entity 2: niosii_jtag_uart_0_scfifo_w" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820660 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosii_jtag_uart_0_sim_scfifo_r " "Found entity 3: niosii_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820660 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosii_jtag_uart_0_scfifo_r " "Found entity 4: niosii_jtag_uart_0_scfifo_r" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820660 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosii_jtag_uart_0 " "Found entity 5: niosii_jtag_uart_0" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0 " "Found entity 1: niosii_mm_interconnect_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosii_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_cmd_demux " "Found entity 1: niosii_mm_interconnect_0_cmd_demux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_cmd_mux " "Found entity 1: niosii_mm_interconnect_0_cmd_mux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1452353820679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1452353820679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_router_default_decode " "Found entity 1: niosii_mm_interconnect_0_router_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820680 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_mm_interconnect_0_router " "Found entity 2: niosii_mm_interconnect_0_router" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1452353820682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1452353820682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosii_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820683 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_mm_interconnect_0_router_002 " "Found entity 2: niosii_mm_interconnect_0_router_002" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_rsp_demux " "Found entity 1: niosii_mm_interconnect_0_rsp_demux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_rsp_demux_002 " "Found entity 1: niosii_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_rsp_demux_006 " "Found entity 1: niosii_mm_interconnect_0_rsp_demux_006" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_006.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_rsp_mux " "Found entity 1: niosii_mm_interconnect_0_rsp_mux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0 " "Found entity 1: niosii_nios2_gen2_0" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: niosii_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: niosii_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosii_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: niosii_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosii_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: niosii_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosii_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: niosii_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosii_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: niosii_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosii_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: niosii_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosii_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: niosii_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosii_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: niosii_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosii_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: niosii_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosii_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: niosii_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosii_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: niosii_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosii_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: niosii_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosii_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: niosii_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosii_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: niosii_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosii_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: niosii_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosii_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: niosii_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosii_nios2_gen2_0_cpu " "Found entity 21: niosii_nios2_gen2_0_cpu" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: niosii_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: niosii_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: niosii_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0_cpu_test_bench " "Found entity 1: niosii_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_onchip_memory2_0 " "Found entity 1: niosii_onchip_memory2_0" {  } { { "db/ip/niosii/submodules/niosii_onchip_memory2_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_pio_0 " "Found entity 1: niosii_pio_0" {  } { { "db/ip/niosii/submodules/niosii_pio_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_timer_ms.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_timer_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_timer_ms " "Found entity 1: niosii_timer_ms" {  } { { "db/ip/niosii/submodules/niosii_timer_ms.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_timer_ms.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/niosii_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_uart_0_tx " "Found entity 1: niosii_uart_0_tx" {  } { { "db/ip/niosii/submodules/niosii_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820730 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_uart_0_rx_stimulus_source " "Found entity 2: niosii_uart_0_rx_stimulus_source" {  } { { "db/ip/niosii/submodules/niosii_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820730 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosii_uart_0_rx " "Found entity 3: niosii_uart_0_rx" {  } { { "db/ip/niosii/submodules/niosii_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820730 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosii_uart_0_regs " "Found entity 4: niosii_uart_0_regs" {  } { { "db/ip/niosii/submodules/niosii_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820730 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosii_uart_0 " "Found entity 5: niosii_uart_0" {  } { { "db/ip/niosii/submodules/niosii_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_uart_0.v" 800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353820730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353820730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "niosii_top " "Elaborating entity \"niosii_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1452353820815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii niosii:u0 " "Elaborating entity \"niosii\" for hierarchy \"niosii:u0\"" {  } { { "niosii_top.vhd" "u0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/niosii_top.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353820822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_altpll_0 niosii:u0\|niosii_altpll_0:altpll_0 " "Elaborating entity \"niosii_altpll_0\" for hierarchy \"niosii:u0\|niosii_altpll_0:altpll_0\"" {  } { { "db/ip/niosii/niosii.v" "altpll_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/niosii.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353820844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_altpll_0_stdsync_sv6 niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"niosii_altpll_0_stdsync_sv6\" for hierarchy \"niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "stdsync2" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_altpll_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353820850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_altpll_0_dffpipe_l2c niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_stdsync_sv6:stdsync2\|niosii_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"niosii_altpll_0_dffpipe_l2c\" for hierarchy \"niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_stdsync_sv6:stdsync2\|niosii_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "dffpipe3" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353820854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_altpll_0_altpll_e7h2 niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_e7h2:sd1 " "Elaborating entity \"niosii_altpll_0_altpll_e7h2\" for hierarchy \"niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_e7h2:sd1\"" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "sd1" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_altpll_0.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353820859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_jtag_uart_0 niosii:u0\|niosii_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"niosii_jtag_uart_0\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/niosii/niosii.v" "jtag_uart_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/niosii.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353820868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_jtag_uart_0_scfifo_w niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w " "Elaborating entity \"niosii_jtag_uart_0_scfifo_w\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "the_niosii_jtag_uart_0_scfifo_w" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353820877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "wfifo" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821060 ""}  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1452353821060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353821099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353821099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353821114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353821114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353821129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353821129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353821172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353821172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353821218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353821218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353821264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353821264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_jtag_uart_0_scfifo_r niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r " "Elaborating entity \"niosii_jtag_uart_0_scfifo_r\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "the_niosii_jtag_uart_0_scfifo_r" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "niosii_jtag_uart_0_alt_jtag_atlantic" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821499 ""}  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1452353821499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821526 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821548 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0 niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"niosii_nios2_gen2_0\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/niosii/niosii.v" "nios2_gen2_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/niosii.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu " "Elaborating entity \"niosii_nios2_gen2_0_cpu\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0.v" "cpu" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_test_bench niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_test_bench:the_niosii_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"niosii_nios2_gen2_0_cpu_test_bench\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_test_bench:the_niosii_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_test_bench" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_register_bank_a_module niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"niosii_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_register_bank_a" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821725 ""}  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1452353821725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353821769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353821769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_register_bank_b_module niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"niosii_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_register_bank_b" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_debug niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353821848 ""}  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1452353821848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_break niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_xbrk niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_dbrk niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_itrace niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_dtrace niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_td_mode niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosii_nios2_gen2_0_cpu_nios2_oci_td_mode:niosii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosii_nios2_gen2_0_cpu_nios2_oci_td_mode:niosii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_fifo niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_pib niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_pib:the_niosii_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_pib:the_niosii_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_im niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_im:the_niosii_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_im:the_niosii_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_avalon_reg niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_ocimem niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_ociram_sp_ram_module niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"niosii_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353821995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822005 ""}  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1452353822005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353822048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353822048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_debug_slave_wrapper niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"niosii_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_debug_slave_tck niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"niosii_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosii_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_debug_slave_sysclk niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"niosii_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "niosii_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822124 ""}  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1452353822124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822126 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_onchip_memory2_0 niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"niosii_onchip_memory2_0\" for hierarchy \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/niosii/niosii.v" "onchip_memory2_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/niosii.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_onchip_memory2_0.v" "the_altsyncram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_onchip_memory2_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosii_onchip_memory2_0.hex " "Parameter \"init_file\" = \"niosii_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 12000 " "Parameter \"maximum_depth\" = \"12000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12000 " "Parameter \"numwords_a\" = \"12000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353822278 ""}  } { { "db/ip/niosii/submodules/niosii_onchip_memory2_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1452353822278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72d1 " "Found entity 1: altsyncram_72d1" {  } { { "db/altsyncram_72d1.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/altsyncram_72d1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353822325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353822325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72d1 niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated " "Elaborating entity \"altsyncram_72d1\" for hierarchy \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353822692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353822692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_72d1.tdf" "decode3" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/altsyncram_72d1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353822736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353822736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_72d1.tdf" "mux2" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/altsyncram_72d1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_pio_0 niosii:u0\|niosii_pio_0:pio_0 " "Elaborating entity \"niosii_pio_0\" for hierarchy \"niosii:u0\|niosii_pio_0:pio_0\"" {  } { { "db/ip/niosii/niosii.v" "pio_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/niosii.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_timer_ms niosii:u0\|niosii_timer_ms:timer_ms " "Elaborating entity \"niosii_timer_ms\" for hierarchy \"niosii:u0\|niosii_timer_ms:timer_ms\"" {  } { { "db/ip/niosii/niosii.v" "timer_ms" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/niosii.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_uart_0 niosii:u0\|niosii_uart_0:uart_0 " "Elaborating entity \"niosii_uart_0\" for hierarchy \"niosii:u0\|niosii_uart_0:uart_0\"" {  } { { "db/ip/niosii/niosii.v" "uart_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/niosii.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_uart_0_tx niosii:u0\|niosii_uart_0:uart_0\|niosii_uart_0_tx:the_niosii_uart_0_tx " "Elaborating entity \"niosii_uart_0_tx\" for hierarchy \"niosii:u0\|niosii_uart_0:uart_0\|niosii_uart_0_tx:the_niosii_uart_0_tx\"" {  } { { "db/ip/niosii/submodules/niosii_uart_0.v" "the_niosii_uart_0_tx" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_uart_0.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_uart_0_rx niosii:u0\|niosii_uart_0:uart_0\|niosii_uart_0_rx:the_niosii_uart_0_rx " "Elaborating entity \"niosii_uart_0_rx\" for hierarchy \"niosii:u0\|niosii_uart_0:uart_0\|niosii_uart_0_rx:the_niosii_uart_0_rx\"" {  } { { "db/ip/niosii/submodules/niosii_uart_0.v" "the_niosii_uart_0_rx" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_uart_0.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_uart_0_rx_stimulus_source niosii:u0\|niosii_uart_0:uart_0\|niosii_uart_0_rx:the_niosii_uart_0_rx\|niosii_uart_0_rx_stimulus_source:the_niosii_uart_0_rx_stimulus_source " "Elaborating entity \"niosii_uart_0_rx_stimulus_source\" for hierarchy \"niosii:u0\|niosii_uart_0:uart_0\|niosii_uart_0_rx:the_niosii_uart_0_rx\|niosii_uart_0_rx_stimulus_source:the_niosii_uart_0_rx_stimulus_source\"" {  } { { "db/ip/niosii/submodules/niosii_uart_0.v" "the_niosii_uart_0_rx_stimulus_source" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_uart_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_uart_0_regs niosii:u0\|niosii_uart_0:uart_0\|niosii_uart_0_regs:the_niosii_uart_0_regs " "Elaborating entity \"niosii_uart_0_regs\" for hierarchy \"niosii:u0\|niosii_uart_0:uart_0\|niosii_uart_0_regs:the_niosii_uart_0_regs\"" {  } { { "db/ip/niosii/submodules/niosii_uart_0.v" "the_niosii_uart_0_regs" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_uart_0.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0 niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosii_mm_interconnect_0\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/niosii/niosii.v" "mm_interconnect_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/niosii.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353822913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_us_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_us_s1_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "timer_us_s1_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_router niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router:router " "Elaborating entity \"niosii_mm_interconnect_0_router\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router:router\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_router_default_decode niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router:router\|niosii_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosii_mm_interconnect_0_router_default_decode\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router:router\|niosii_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_router_002 niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosii_mm_interconnect_0_router_002\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_002" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_router_002_default_decode niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router_002:router_002\|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosii_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router_002:router_002\|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_cmd_demux niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosii_mm_interconnect_0_cmd_demux\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_demux" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 3041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_cmd_mux niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosii_mm_interconnect_0_cmd_mux\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_mux" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 3123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_rsp_demux niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosii_mm_interconnect_0_rsp_demux\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_demux" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 3307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_rsp_demux_002 niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"niosii_mm_interconnect_0_rsp_demux_002\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_rsp_demux_006 niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_demux_006:rsp_demux_006 " "Elaborating entity \"niosii_mm_interconnect_0_rsp_demux_006\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_demux_006:rsp_demux_006\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_demux_006" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 3445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_rsp_mux niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosii_mm_interconnect_0_rsp_mux\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_mux" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 3527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "crosser" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 3620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_avalon_st_adapter niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosii_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_irq_mapper niosii:u0\|niosii_irq_mapper:irq_mapper " "Elaborating entity \"niosii_irq_mapper\" for hierarchy \"niosii:u0\|niosii_irq_mapper:irq_mapper\"" {  } { { "db/ip/niosii/niosii.v" "irq_mapper" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/niosii.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser niosii:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "db/ip/niosii/niosii.v" "irq_synchronizer" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/niosii.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353823706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1452353823706 ""}  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1452353823706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823708 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosii:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosii:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/niosii/niosii.v" "rst_controller" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/niosii.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosii:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosii:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/niosii/niosii.v" "rst_controller_001" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/niosii.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353823739 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1452353825122 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.01.10.00:37:08 Progress: Loading sld79e73f92/alt_sld_fab_wrapper_hw.tcl " "2016.01.10.00:37:08 Progress: Loading sld79e73f92/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353828314 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353830024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353830149 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353831127 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353831158 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353831192 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353831243 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353831247 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353831248 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1452353831915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79e73f92/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld79e73f92/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld79e73f92/alt_sld_fab.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/sld79e73f92/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353832050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353832050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353832093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353832093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353832095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353832095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353832116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353832116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353832155 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353832155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353832155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1452353832179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353832179 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1452353835976 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/niosii/submodules/niosii_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_uart_0.v" 44 -1 0 } } { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/niosii/submodules/niosii_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_uart_0.v" 60 -1 0 } } { "db/ip/niosii/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3025 -1 0 } } { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 4022 -1 0 } } { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 393 -1 0 } } { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3644 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 348 -1 0 } } { "db/ip/niosii/submodules/niosii_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_uart_0.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/niosii/submodules/niosii_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_uart_0.v" 685 -1 0 } } { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2252 -1 0 } } { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_altpll_0.v" 255 -1 0 } } { "db/ip/niosii/submodules/niosii_timer_ms.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_timer_ms.v" 160 -1 0 } } { "db/ip/niosii/submodules/niosii_timer_ms.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_timer_ms.v" 169 -1 0 } } { "db/ip/niosii/submodules/niosii_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_uart_0.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1452353836103 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1452353836103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353837459 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1452353839339 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1452353839478 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1452353839478 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353839609 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/output_files/niosii_top.map.smsg " "Generated suppressed messages file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/output_files/niosii_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353840223 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1452353840939 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1452353840939 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_button\[1\] " "No output dependent on input pin \"p_button\[1\]\"" {  } { { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/niosii_top.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1452353841286 "|niosii_top|p_button[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1452353841286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3925 " "Implemented 3925 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1452353841288 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1452353841288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3730 " "Implemented 3730 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1452353841288 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1452353841288 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1452353841288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1452353841288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "956 " "Peak virtual memory: 956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1452353841367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 00:37:21 2016 " "Processing ended: Sun Jan 10 00:37:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1452353841367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1452353841367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1452353841367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1452353841367 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1452353846089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1452353846090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 00:37:25 2016 " "Processing started: Sun Jan 10 00:37:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1452353846090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1452353846090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off prj_niosii_timer -c niosii_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off prj_niosii_timer -c niosii_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1452353846090 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1452353846214 ""}
{ "Info" "0" "" "Project  = prj_niosii_timer" {  } {  } 0 0 "Project  = prj_niosii_timer" 0 0 "Fitter" 0 0 1452353846214 ""}
{ "Info" "0" "" "Revision = niosii_top" {  } {  } 0 0 "Revision = niosii_top" 0 0 "Fitter" 0 0 1452353846214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1452353846339 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "niosii_top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"niosii_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1452353846370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1452353846419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1452353846419 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_e7h2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_e7h2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_e7h2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_e7h2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 2416 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1452353846465 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_e7h2:sd1\|wire_pll7_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_e7h2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 2417 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1452353846465 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_e7h2:sd1\|wire_pll7_clk\[2\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_e7h2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 2418 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1452353846465 ""}  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 2416 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1452353846465 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1452353846596 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1452353846602 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1452353846929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1452353846929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1452353846929 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1452353846929 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 9779 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1452353846938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 9781 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1452353846938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 9783 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1452353846938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 9785 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1452353846938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 9787 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1452353846938 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1452353846938 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1452353846941 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1452353847063 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1452353847917 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1452353847917 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_timer/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_timer/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1452353847959 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_timer/db/ip/niosii/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_timer/db/ip/niosii/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1452353847964 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1452353847972 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "p_clk_50Mhz " "Node: p_clk_50Mhz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|hbreak_enabled p_clk_50Mhz " "Register niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by p_clk_50Mhz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1452353848004 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1452353848004 "|niosii_top|p_clk_50Mhz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1452353848051 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1452353848051 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1452353848051 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1452353848051 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1452353848052 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1452353848052 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1452353848052 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1452353848052 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1452353848052 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1452353848052 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1452353848052 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1452353848052 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1452353848052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_e7h2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_e7h2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452353848345 ""}  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 2416 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452353848345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_e7h2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_e7h2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452353848345 ""}  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 2416 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452353848345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_e7h2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4) " "Automatically promoted node niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_e7h2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452353848345 ""}  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 2416 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452353848345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "p_clk_50Mhz~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node p_clk_50Mhz~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452353848345 ""}  } { { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/niosii_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 9761 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452353848345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452353848346 ""}  } { { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 9310 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452353848346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node niosii:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452353848346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node niosii:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 4403 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452353848346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3596 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 2169 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452353848346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 1401 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452353848346 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1452353848346 ""}  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 390 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452353848346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii:u0\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node niosii:u0\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452353848346 ""}  } { { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 2453 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452353848346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node niosii:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452353848346 ""}  } { { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 2457 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452353848346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii:u0\|niosii_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node niosii:u0\|niosii_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452353848346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|niosii_altpll_0:altpll_0\|readdata\[0\]~2 " "Destination node niosii:u0\|niosii_altpll_0:altpll_0\|readdata\[0\]~2" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_altpll_0.v" 246 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 5888 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452353848346 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1452353848346 ""}  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_altpll_0.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 2447 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452353848346 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1452353849012 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1452353849019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1452353849019 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1452353849027 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1452353849041 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1452353849051 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1452353849051 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1452353849057 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1452353849174 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1452353849181 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1452353849181 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452353849391 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1452353849398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1452353850392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452353850959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1452353851001 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1452353852846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452353852846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1452353853541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1452353855052 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1452353855052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1452353855500 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1452353855500 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1452353855500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452353855502 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1452353855590 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1452353855667 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1452353856049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1452353856096 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1452353856605 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452353857475 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone IV E " "4 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_button\[1\] 3.3-V LVTTL E1 " "Pin p_button\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { p_button[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p_button\[1\]" } } } } { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/niosii_top.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 307 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1452353857891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_clk_50Mhz 3.3-V LVTTL R8 " "Pin p_clk_50Mhz uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { p_clk_50Mhz } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p_clk_50Mhz" } } } } { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/niosii_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 316 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1452353857891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_button\[0\] 3.3-V LVTTL J15 " "Pin p_button\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { p_button[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p_button\[0\]" } } } } { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/niosii_top.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 306 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1452353857891 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_uart_0_rxd 3.3-V LVTTL A14 " "Pin p_uart_0_rxd uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { p_uart_0_rxd } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p_uart_0_rxd" } } } } { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/niosii_top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/" { { 0 { 0 ""} 0 317 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1452353857891 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1452353857891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/output_files/niosii_top.fit.smsg " "Generated suppressed messages file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_timer/output_files/niosii_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1452353858173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1558 " "Peak virtual memory: 1558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1452353859115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 00:37:39 2016 " "Processing ended: Sun Jan 10 00:37:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1452353859115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1452353859115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1452353859115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1452353859115 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1452353862901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1452353862901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 00:37:42 2016 " "Processing started: Sun Jan 10 00:37:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1452353862901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1452353862901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off prj_niosii_timer -c niosii_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off prj_niosii_timer -c niosii_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1452353862901 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1452353864095 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1452353864121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1452353864465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 00:37:44 2016 " "Processing ended: Sun Jan 10 00:37:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1452353864465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1452353864465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1452353864465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1452353864465 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1452353865089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1452353868475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1452353868476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 00:37:48 2016 " "Processing started: Sun Jan 10 00:37:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1452353868476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353868476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta prj_niosii_timer -c niosii_top " "Command: quartus_sta prj_niosii_timer -c niosii_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353868476 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1452353868609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353868871 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353868921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353868922 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1452353869182 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353869182 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_timer/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_timer/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353869217 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_timer/db/ip/niosii/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_timer/db/ip/niosii/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353869222 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_timer/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353869232 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "p_clk_50Mhz " "Node: p_clk_50Mhz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|hbreak_enabled p_clk_50Mhz " "Register niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by p_clk_50Mhz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1452353869258 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353869258 "|niosii_top|p_clk_50Mhz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1452353869361 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1452353869361 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1452353869361 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353869361 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1452353869362 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1452353869362 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1452353869362 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353869362 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1452353869363 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1452353869380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.838 " "Worst-case setup slack is 46.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353869394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353869394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.838               0.000 altera_reserved_tck  " "   46.838               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353869394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353869394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353869396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353869396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353869396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353869396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.889 " "Worst-case recovery slack is 47.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353869398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353869398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.889               0.000 altera_reserved_tck  " "   47.889               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353869398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353869398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.168 " "Worst-case removal slack is 1.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353869400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353869400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.168               0.000 altera_reserved_tck  " "    1.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353869400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353869400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.532 " "Worst-case minimum pulse width slack is 49.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353869402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353869402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.532               0.000 altera_reserved_tck  " "   49.532               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353869402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353869402 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353869439 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353869439 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353869439 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353869439 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.376 ns " "Worst Case Available Settling Time: 197.376 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353869439 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353869439 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353869439 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353869439 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353869439 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1452353869443 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353869472 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870020 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "p_clk_50Mhz " "Node: p_clk_50Mhz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|hbreak_enabled p_clk_50Mhz " "Register niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by p_clk_50Mhz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1452353870174 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870174 "|niosii_top|p_clk_50Mhz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1452353870180 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1452353870180 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1452353870180 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870180 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1452353870180 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1452353870180 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1452353870180 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.212 " "Worst-case setup slack is 47.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.212               0.000 altera_reserved_tck  " "   47.212               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.181 " "Worst-case recovery slack is 48.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.181               0.000 altera_reserved_tck  " "   48.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.062 " "Worst-case removal slack is 1.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.062               0.000 altera_reserved_tck  " "    1.062               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.491 " "Worst-case minimum pulse width slack is 49.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.491               0.000 altera_reserved_tck  " "   49.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870199 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353870238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353870238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353870238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353870238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.663 ns " "Worst Case Available Settling Time: 197.663 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353870238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353870238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353870238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353870238 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870238 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1452353870243 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "p_clk_50Mhz " "Node: p_clk_50Mhz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|hbreak_enabled p_clk_50Mhz " "Register niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by p_clk_50Mhz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1452353870374 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870374 "|niosii_top|p_clk_50Mhz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1452353870380 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1452353870380 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1452353870380 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870380 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1452353870380 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1452353870380 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1452353870380 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.545 " "Worst-case setup slack is 48.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.545               0.000 altera_reserved_tck  " "   48.545               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.068 " "Worst-case recovery slack is 49.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.068               0.000 altera_reserved_tck  " "   49.068               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.638 " "Worst-case removal slack is 0.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 altera_reserved_tck  " "    0.638               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.311 " "Worst-case minimum pulse width slack is 49.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.311               0.000 altera_reserved_tck  " "   49.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1452353870398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870398 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353870440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353870440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353870440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353870440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.560 ns " "Worst Case Available Settling Time: 198.560 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353870440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353870440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353870440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1452353870440 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870440 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870747 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "859 " "Peak virtual memory: 859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1452353870836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 00:37:50 2016 " "Processing ended: Sun Jan 10 00:37:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1452353870836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1452353870836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1452353870836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353870836 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1452353871552 ""}
