
#ifndef __I8051_H__
#define __I8051_H__

enum
{
  I8051_INSN_ACALL = 0,
  I8051_INSN_ADD,
  I8051_INSN_ADDC,
  I8051_INSN_AJMP,
  I8051_INSN_ANL,
  I8051_INSN_CJNE,
  I8051_INSN_CLR,
  I8051_INSN_CPL,
  I8051_INSN_DA,
  I8051_INSN_DEC,
  I8051_INSN_DIV,
  I8051_INSN_DJNZ,
  I8051_INSN_INC,
  I8051_INSN_JB,
  I8051_INSN_JBC,
  I8051_INSN_JC,
  I8051_INSN_JMP,
  I8051_INSN_JNB,
  I8051_INSN_JNC,
  I8051_INSN_JNZ,
  I8051_INSN_JZ,
  I8051_INSN_LCALL,
  I8051_INSN_LJMP,
  I8051_INSN_MOV,
  I8051_INSN_MOVC,
  I8051_INSN_MOVX,
  I8051_INSN_MUL,
  I8051_INSN_NOP,
  I8051_INSN_ORL,
  I8051_INSN_POP,
  I8051_INSN_PUSH,
  I8051_INSN_RET,
  I8051_INSN_RETI,
  I8051_INSN_RL,
  I8051_INSN_RLC,
  I8051_INSN_RR,
  I8051_INSN_RRC,
  I8051_INSN_SETB,
  I8051_INSN_SJMP,
  I8051_INSN_SUBB,
  I8051_INSN_SWAP,
  I8051_INSN_XCH,
  I8051_INSN_XCHD,
  I8051_INSN_XRL,
  I8051_INSN_UNKN,
};

enum
{
  I8051_REG_R0 = 0,
  I8051_REG_R1,
  I8051_REG_R2,
  I8051_REG_R3,
  I8051_REG_R4,
  I8051_REG_R5,
  I8051_REG_R6,
  I8051_REG_R7,
  I8051_REG_A,
  I8051_REG_DPTR,
  I8051_REG_PC,
  I8051_REG_C,
  I8051_REG_AB
};

LIBMCU_CDECL mcu_arch_t i8051_arch;

#endif


