Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Tue Sep 23 22:30:41 2025
| Host              : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -file ./report/activation_accelerator_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (132)
6. checking no_output_delay (283)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (132)
--------------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (283)
---------------------------------
 There are 283 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.016        0.000                      0                15007        0.055        0.000                      0                15007        4.238        0.000                       0                  7386  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.016        0.000                      0                15007        0.055        0.000                      0                15007        4.238        0.000                       0                  7386  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/config_r_read_reg_476_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/x_U/ram_reg_bram_8/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 1.333ns (18.157%)  route 6.009ns (81.843%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.043     0.043    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y235        FDRE                                         r  bd_0_i/hls_inst/inst/config_r_read_reg_476_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y235        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 f  bd_0_i/hls_inst/inst/config_r_read_reg_476_reg[29]/Q
                         net (fo=1, routed)           0.179     0.340    bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_9_0[29]
    SLICE_X43Y235        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.226     0.566 r  bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_12/O
                         net (fo=1, routed)           0.059     0.625    bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_12_n_20
    SLICE_X43Y235        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     0.709 r  bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_9/O
                         net (fo=1, routed)           0.457     1.166    bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_9_n_20
    SLICE_X45Y227        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.080     1.246 r  bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_6/O
                         net (fo=5, routed)           0.385     1.631    bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_6_n_20
    SLICE_X47Y221        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088     1.719 r  bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_3/O
                         net (fo=61, routed)          1.219     2.938    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238/buf0_address023_in
    SLICE_X57Y152        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221     3.159 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238/ram_reg_bram_16_i_12/O
                         net (fo=1, routed)           0.174     3.333    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_16_i_4_0
    SLICE_X57Y156        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.187     3.520 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_16_i_7/O
                         net (fo=1, routed)           0.203     3.723    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_28_2
    SLICE_X56Y158        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.056     3.779 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_16_i_4/O
                         net (fo=1, routed)           0.376     4.155    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_28_0
    SLICE_X50Y156        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.238 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_16_i_2/O
                         net (fo=52, routed)          2.167     6.405    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333/flow_control_loop_pipe_sequential_init_U/ADDRARDADDR[10]
    SLICE_X27Y59         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.190     6.595 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_8_i_2__2/O
                         net (fo=4, routed)           0.790     7.385    bd_0_i/hls_inst/inst/x_U/ram_reg_bram_8_1[0]
    RAMB36_X1Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/x_U/ram_reg_bram_8/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.047    10.047    bd_0_i/hls_inst/inst/x_U/ap_clk
    RAMB36_X1Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/x_U/ram_reg_bram_8/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB36_X1Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.611     9.401    bd_0_i/hls_inst/inst/x_U/ram_reg_bram_8
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  2.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/reg_393_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U70/din1_buf1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y177        FDRE                                         r  bd_0_i/hls_inst/inst/reg_393_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y177        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/reg_393_reg[11]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U70/Q[11]
    SLICE_X55Y177        FDRE                                         r  bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U70/din1_buf1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U70/ap_clk
    SLICE_X55Y177        FDRE                                         r  bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U70/din1_buf1_reg[11]/C
                         clock pessimism              0.000     0.042    
    SLICE_X55Y177        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U70/din1_buf1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y16   bd_0_i/hls_inst/inst/buf0_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y148  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y148  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK



