SIMLOG:: Cycle           4 PC: 00000000 I: 0000b151 R: 1   1 00000051 M: 0 0 00000001 00000000
SIMLOG:: Cycle           5 PC: 00000002 I: 0000a151 R: 1   1 00005151 M: 0 0 00000001 00000051
SIMLOG:: Cycle           6 PC: 00000004 I: 0000b2b0 R: 1   2 000000b0 M: 0 0 00000000 00000000
SIMLOG:: Cycle           7 PC: 00000006 I: 0000a200 R: 1   2 000000b0 M: 0 0 00000000 000000b0
SIMLOG:: Cycle           8 PC: 00000008 I: 0000b304 R: 1   3 00000004 M: 0 0 00000004 00000000
SIMLOG:: Cycle           9 PC: 0000000a I: 0000a300 R: 1   3 00000004 M: 0 0 00000000 00000004
SIMLOG:: Cycle          10 PC: 0000000c I: 00009122 R: 0   1 000000b4 M: 0 1 000000b4 00005151
SIMLOG:: Cycle          11 PC: 0000000e I: 00000523 R: 1   5 000000b4 M: 0 0 000000b4 00000004
SIMLOG:: Cycle          12 PC: 00000010 I: 00008450 R: 1   4 00005151 M: 1 0 000000b4 00000000
SIMLOG:: Cycle          13 PC: 00000012 I: 00007542 R: 1   5 00005101 M: 0 0 00005101 000000b0
SIMLOG:: Cycle          14 PC: 00000014 I: 00002555 R: 1   5 00000034 M: 0 0 00000034 00005101
SIMLOG:: Cycle          15 PC: 00000016 I: 0000f000 R: 0   0 00000018 M: 0 0 00000000 00000000
SIMLOG:: Processor halted

SIMLOG:: sim_cycles          15

SIMLOG:: inst_count          12

