#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jun  7 22:40:14 2019
# Process ID: 3848
# Current directory: F:/COD/lab6/MUL_MIPS_CPU_cache_vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14456 F:\COD\lab6\MUL_MIPS_CPU_cache_vga\MUL_MIPS_CPU.xpr
# Log file: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/vivado.log
# Journal file: F:/COD/lab6/MUL_MIPS_CPU_cache_vga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 792.777 ; gain = 107.293
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cache_sim_behav xil_defaultlib.cache_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.cache_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/xsim.dir/cache_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/xsim.dir/cache_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun  7 23:20:29 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 55.820 ; gain = 1.398
INFO: [Common 17-206] Exiting Webtalk at Fri Jun  7 23:20:29 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 819.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cache_sim_behav -key {Behavioral:sim_1:Functional:cache_sim} -tclbatch {cache_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cache_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cache_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 837.387 ; gain = 18.348
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 851.777 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 23:45:03 2019...
