Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov  9 18:02:52 2023
| Host         : TGM-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.468        0.000                      0                   79        0.161        0.000                      0                   79        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.468        0.000                      0                   79        0.161        0.000                      0                   79        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_RX_Byte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 1.188ns (29.227%)  route 2.877ns (70.773%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.804     5.325    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  UART_RX_Inst/r_Clk_Count_reg[7]/Q
                         net (fo=5, routed)           1.065     6.810    UART_RX_Inst/r_Clk_Count_reg_n_0_[7]
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.299     7.109 f  UART_RX_Inst/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.453     7.562    UART_RX_Inst/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I3_O)        0.116     7.678 r  UART_RX_Inst/r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          0.740     8.417    UART_RX_Inst/r_Bit_Index[2]_i_2_n_0
    SLICE_X3Y114         LUT4 (Prop_lut4_I3_O)        0.354     8.771 r  UART_RX_Inst/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.619     9.390    UART_RX_Inst/r_RX_Byte[0]_i_1_n_0
    SLICE_X3Y114         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.678    15.019    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[0]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y114         FDRE (Setup_fdre_C_CE)      -0.407    14.858    UART_RX_Inst/r_RX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_RX_Byte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 1.188ns (29.694%)  route 2.813ns (70.306%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.804     5.325    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  UART_RX_Inst/r_Clk_Count_reg[7]/Q
                         net (fo=5, routed)           1.065     6.810    UART_RX_Inst/r_Clk_Count_reg_n_0_[7]
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.299     7.109 f  UART_RX_Inst/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.453     7.562    UART_RX_Inst/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I3_O)        0.116     7.678 r  UART_RX_Inst/r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          0.678     8.355    UART_RX_Inst/r_Bit_Index[2]_i_2_n_0
    SLICE_X3Y114         LUT4 (Prop_lut4_I3_O)        0.354     8.709 r  UART_RX_Inst/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.617     9.326    UART_RX_Inst/r_RX_Byte[4]_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.678    15.019    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[4]/C
                         clock pessimism              0.284    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y113         FDRE (Setup_fdre_C_CE)      -0.377    14.891    UART_RX_Inst/r_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_RX_Byte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.162ns (29.072%)  route 2.835ns (70.928%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.804     5.325    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  UART_RX_Inst/r_Clk_Count_reg[7]/Q
                         net (fo=5, routed)           1.065     6.810    UART_RX_Inst/r_Clk_Count_reg_n_0_[7]
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.299     7.109 f  UART_RX_Inst/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.453     7.562    UART_RX_Inst/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I3_O)        0.116     7.678 r  UART_RX_Inst/r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          0.675     8.353    UART_RX_Inst/r_Bit_Index[2]_i_2_n_0
    SLICE_X1Y114         LUT4 (Prop_lut4_I3_O)        0.328     8.681 r  UART_RX_Inst/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.641     9.322    UART_RX_Inst/r_RX_Byte[6]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.677    15.018    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[6]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y115         FDRE (Setup_fdre_C_CE)      -0.205    15.059    UART_RX_Inst/r_RX_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_RX_Byte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.155ns (32.252%)  route 2.426ns (67.748%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.804     5.325    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  UART_RX_Inst/r_Clk_Count_reg[7]/Q
                         net (fo=5, routed)           1.065     6.810    UART_RX_Inst/r_Clk_Count_reg_n_0_[7]
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.299     7.109 f  UART_RX_Inst/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.453     7.562    UART_RX_Inst/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I3_O)        0.116     7.678 r  UART_RX_Inst/r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          0.437     8.115    UART_RX_Inst/r_Bit_Index[2]_i_2_n_0
    SLICE_X1Y114         LUT4 (Prop_lut4_I3_O)        0.321     8.436 r  UART_RX_Inst/r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.471     8.906    UART_RX_Inst/r_RX_Byte[5]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.677    15.018    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[5]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y115         FDRE (Setup_fdre_C_CE)      -0.413    14.851    UART_RX_Inst/r_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_RX_Byte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.162ns (30.921%)  route 2.596ns (69.079%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.804     5.325    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  UART_RX_Inst/r_Clk_Count_reg[7]/Q
                         net (fo=5, routed)           1.065     6.810    UART_RX_Inst/r_Clk_Count_reg_n_0_[7]
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.299     7.109 f  UART_RX_Inst/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.453     7.562    UART_RX_Inst/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I3_O)        0.116     7.678 r  UART_RX_Inst/r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          0.740     8.417    UART_RX_Inst/r_Bit_Index[2]_i_2_n_0
    SLICE_X3Y114         LUT4 (Prop_lut4_I3_O)        0.328     8.745 r  UART_RX_Inst/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.338     9.083    UART_RX_Inst/r_RX_Byte[2]_i_1_n_0
    SLICE_X4Y114         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.677    15.018    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[2]/C
                         clock pessimism              0.267    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y114         FDRE (Setup_fdre_C_CE)      -0.205    15.045    UART_RX_Inst/r_RX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_RX_Byte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.162ns (31.569%)  route 2.519ns (68.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.804     5.325    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  UART_RX_Inst/r_Clk_Count_reg[7]/Q
                         net (fo=5, routed)           1.065     6.810    UART_RX_Inst/r_Clk_Count_reg_n_0_[7]
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.299     7.109 f  UART_RX_Inst/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.453     7.562    UART_RX_Inst/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I3_O)        0.116     7.678 r  UART_RX_Inst/r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          0.678     8.355    UART_RX_Inst/r_Bit_Index[2]_i_2_n_0
    SLICE_X3Y114         LUT4 (Prop_lut4_I3_O)        0.328     8.683 r  UART_RX_Inst/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.323     9.006    UART_RX_Inst/r_RX_Byte[1]_i_1_n_0
    SLICE_X0Y114         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.678    15.019    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[1]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y114         FDRE (Setup_fdre_C_CE)      -0.205    15.060    UART_RX_Inst/r_RX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_RX_Byte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.162ns (32.445%)  route 2.419ns (67.554%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.804     5.325    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  UART_RX_Inst/r_Clk_Count_reg[7]/Q
                         net (fo=5, routed)           1.065     6.810    UART_RX_Inst/r_Clk_Count_reg_n_0_[7]
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.299     7.109 f  UART_RX_Inst/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.453     7.562    UART_RX_Inst/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I3_O)        0.116     7.678 r  UART_RX_Inst/r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          0.437     8.115    UART_RX_Inst/r_Bit_Index[2]_i_2_n_0
    SLICE_X1Y114         LUT4 (Prop_lut4_I3_O)        0.328     8.443 r  UART_RX_Inst/r_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.464     8.907    UART_RX_Inst/r_RX_Byte[3]_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.677    15.018    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[3]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y115         FDRE (Setup_fdre_C_CE)      -0.169    15.095    UART_RX_Inst/r_RX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_RX_Byte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.162ns (32.821%)  route 2.378ns (67.179%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.804     5.325    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  UART_RX_Inst/r_Clk_Count_reg[7]/Q
                         net (fo=5, routed)           1.065     6.810    UART_RX_Inst/r_Clk_Count_reg_n_0_[7]
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.299     7.109 f  UART_RX_Inst/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.453     7.562    UART_RX_Inst/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I3_O)        0.116     7.678 r  UART_RX_Inst/r_Bit_Index[2]_i_2/O
                         net (fo=11, routed)          0.396     8.073    UART_RX_Inst/r_Bit_Index[2]_i_2_n_0
    SLICE_X3Y114         LUT4 (Prop_lut4_I3_O)        0.328     8.401 r  UART_RX_Inst/r_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.464     8.866    UART_RX_Inst/r_RX_Byte[7]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.679    15.020    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[7]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y112         FDRE (Setup_fdre_C_CE)      -0.205    15.061    UART_RX_Inst/r_RX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 UART_TX_Inst/r_TX_Data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 1.126ns (32.670%)  route 2.321ns (67.330%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.804     5.325    UART_TX_Inst/CLK
    SLICE_X0Y113         FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  UART_TX_Inst/r_TX_Data_reg[5]/Q
                         net (fo=1, routed)           0.848     6.629    UART_TX_Inst/r_TX_Data[5]
    SLICE_X1Y113         LUT6 (Prop_lut6_I3_O)        0.124     6.753 r  UART_TX_Inst/o_TX_Serial_i_4/O
                         net (fo=1, routed)           0.000     6.753    UART_TX_Inst/o_TX_Serial_i_4_n_0
    SLICE_X1Y113         MUXF7 (Prop_muxf7_I1_O)      0.217     6.970 r  UART_TX_Inst/o_TX_Serial_reg_i_2/O
                         net (fo=1, routed)           0.808     7.779    UART_TX_Inst/o_TX_Serial_reg_i_2_n_0
    SLICE_X0Y112         LUT5 (Prop_lut5_I4_O)        0.329     8.108 r  UART_TX_Inst/o_TX_Serial_i_1/O
                         net (fo=1, routed)           0.664     8.772    UART_TX_Inst/o_TX_Serial_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  UART_TX_Inst/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.679    15.020    UART_TX_Inst/CLK
    SLICE_X0Y112         FDRE                                         r  UART_TX_Inst/o_TX_Serial_reg/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)       -0.265    15.001    UART_TX_Inst/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 UART_RX_Inst/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Inst/r_Clk_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 1.078ns (30.818%)  route 2.420ns (69.182%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.804     5.325    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  UART_RX_Inst/r_Clk_Count_reg[7]/Q
                         net (fo=5, routed)           1.065     6.810    UART_RX_Inst/r_Clk_Count_reg_n_0_[7]
    SLICE_X3Y113         LUT2 (Prop_lut2_I0_O)        0.327     7.137 r  UART_RX_Inst/r_Clk_Count[7]_i_3/O
                         net (fo=2, routed)           0.821     7.958    UART_RX_Inst/r_Clk_Count[7]_i_3_n_0
    SLICE_X2Y113         LUT6 (Prop_lut6_I0_O)        0.332     8.290 r  UART_RX_Inst/r_Clk_Count[7]_i_1/O
                         net (fo=8, routed)           0.533     8.823    UART_RX_Inst/r_Clk_Count[7]_i_1_n_0
    SLICE_X3Y113         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.678    15.019    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  UART_RX_Inst/r_Clk_Count_reg[6]/C
                         clock pessimism              0.306    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X3Y113         FDRE (Setup_fdre_C_CE)      -0.205    15.085    UART_RX_Inst/r_Clk_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  6.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 UART_RX_Inst/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/r_TX_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.293%)  route 0.105ns (42.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.671     1.555    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  UART_RX_Inst/r_RX_Byte_reg[0]/Q
                         net (fo=1, routed)           0.105     1.801    UART_TX_Inst/D[0]
    SLICE_X0Y113         FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.945     2.073    UART_TX_Inst/CLK
    SLICE_X0Y113         FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[0]/C
                         clock pessimism             -0.503     1.570    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.070     1.640    UART_TX_Inst/r_TX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 UART_RX_Inst/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/r_TX_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.671     1.555    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  UART_RX_Inst/r_RX_Byte_reg[4]/Q
                         net (fo=1, routed)           0.099     1.818    UART_TX_Inst/D[4]
    SLICE_X1Y113         FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.945     2.073    UART_TX_Inst/CLK
    SLICE_X1Y113         FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[4]/C
                         clock pessimism             -0.503     1.570    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.072     1.642    UART_TX_Inst/r_TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 UART_TX_Inst/r_Clk_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/r_Clk_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.635%)  route 0.142ns (43.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.672     1.556    UART_TX_Inst/CLK
    SLICE_X3Y112         FDRE                                         r  UART_TX_Inst/r_Clk_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.697 f  UART_TX_Inst/r_Clk_Count_reg[5]/Q
                         net (fo=6, routed)           0.142     1.839    UART_TX_Inst/r_Clk_Count_reg[5]
    SLICE_X2Y112         LUT6 (Prop_lut6_I3_O)        0.045     1.884 r  UART_TX_Inst/r_Clk_Count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.884    UART_TX_Inst/r_Clk_Count[6]
    SLICE_X2Y112         FDRE                                         r  UART_TX_Inst/r_Clk_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.946     2.074    UART_TX_Inst/CLK
    SLICE_X2Y112         FDRE                                         r  UART_TX_Inst/r_Clk_Count_reg[6]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.120     1.689    UART_TX_Inst/r_Clk_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 UART_TX_Inst/r_Clk_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/r_Clk_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.954%)  route 0.146ns (44.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.672     1.556    UART_TX_Inst/CLK
    SLICE_X3Y112         FDRE                                         r  UART_TX_Inst/r_Clk_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.697 f  UART_TX_Inst/r_Clk_Count_reg[5]/Q
                         net (fo=6, routed)           0.146     1.843    UART_TX_Inst/r_Clk_Count_reg[5]
    SLICE_X2Y112         LUT6 (Prop_lut6_I3_O)        0.045     1.888 r  UART_TX_Inst/r_Clk_Count[7]_i_3__0/O
                         net (fo=1, routed)           0.000     1.888    UART_TX_Inst/r_Clk_Count[7]
    SLICE_X2Y112         FDRE                                         r  UART_TX_Inst/r_Clk_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.946     2.074    UART_TX_Inst/CLK
    SLICE_X2Y112         FDRE                                         r  UART_TX_Inst/r_Clk_Count_reg[7]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.121     1.690    UART_TX_Inst/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 UART_RX_Inst/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/r_TX_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.671     1.555    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  UART_RX_Inst/r_RX_Byte_reg[6]/Q
                         net (fo=1, routed)           0.146     1.842    UART_TX_Inst/D[6]
    SLICE_X0Y113         FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.945     2.073    UART_TX_Inst/CLK
    SLICE_X0Y113         FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[6]/C
                         clock pessimism             -0.503     1.570    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.072     1.642    UART_TX_Inst/r_TX_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 UART_TX_Inst/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/FSM_sequential_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.673     1.557    UART_TX_Inst/CLK
    SLICE_X1Y111         FDRE                                         r  UART_TX_Inst/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  UART_TX_Inst/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=10, routed)          0.131     1.829    UART_TX_Inst/r_SM_Main[0]
    SLICE_X0Y111         LUT4 (Prop_lut4_I0_O)        0.048     1.877 r  UART_TX_Inst/FSM_sequential_r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     1.877    UART_TX_Inst/FSM_sequential_r_SM_Main[2]_i_1_n_0
    SLICE_X0Y111         FDRE                                         r  UART_TX_Inst/FSM_sequential_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.948     2.076    UART_TX_Inst/CLK
    SLICE_X0Y111         FDRE                                         r  UART_TX_Inst/FSM_sequential_r_SM_Main_reg[2]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.107     1.677    UART_TX_Inst/FSM_sequential_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 UART_TX_Inst/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.673     1.557    UART_TX_Inst/CLK
    SLICE_X0Y111         FDRE                                         r  UART_TX_Inst/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  UART_TX_Inst/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=11, routed)          0.121     1.819    UART_TX_Inst/r_SM_Main[1]
    SLICE_X1Y111         LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  UART_TX_Inst/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    UART_TX_Inst/r_Bit_Index[0]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  UART_TX_Inst/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.948     2.076    UART_TX_Inst/CLK
    SLICE_X1Y111         FDRE                                         r  UART_TX_Inst/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.092     1.662    UART_TX_Inst/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 UART_TX_Inst/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/FSM_sequential_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.673     1.557    UART_TX_Inst/CLK
    SLICE_X0Y111         FDRE                                         r  UART_TX_Inst/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  UART_TX_Inst/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=11, routed)          0.120     1.818    UART_TX_Inst/r_SM_Main[1]
    SLICE_X1Y111         LUT6 (Prop_lut6_I3_O)        0.045     1.863 r  UART_TX_Inst/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.863    UART_TX_Inst/FSM_sequential_r_SM_Main[0]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  UART_TX_Inst/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.948     2.076    UART_TX_Inst/CLK
    SLICE_X1Y111         FDRE                                         r  UART_TX_Inst/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.091     1.661    UART_TX_Inst/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 UART_TX_Inst/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/FSM_sequential_r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.673     1.557    UART_TX_Inst/CLK
    SLICE_X1Y111         FDRE                                         r  UART_TX_Inst/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  UART_TX_Inst/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=10, routed)          0.131     1.829    UART_TX_Inst/r_SM_Main[0]
    SLICE_X0Y111         LUT4 (Prop_lut4_I0_O)        0.045     1.874 r  UART_TX_Inst/FSM_sequential_r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.874    UART_TX_Inst/FSM_sequential_r_SM_Main[1]_i_1_n_0
    SLICE_X0Y111         FDRE                                         r  UART_TX_Inst/FSM_sequential_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.948     2.076    UART_TX_Inst/CLK
    SLICE_X0Y111         FDRE                                         r  UART_TX_Inst/FSM_sequential_r_SM_Main_reg[1]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.091     1.661    UART_TX_Inst/FSM_sequential_r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UART_RX_Inst/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Inst/r_TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.672     1.556    UART_RX_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  UART_RX_Inst/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  UART_RX_Inst/r_RX_Byte_reg[7]/Q
                         net (fo=1, routed)           0.164     1.861    UART_TX_Inst/D[7]
    SLICE_X1Y113         FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.945     2.073    UART_TX_Inst/CLK
    SLICE_X1Y113         FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[7]/C
                         clock pessimism             -0.503     1.570    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.076     1.646    UART_TX_Inst/r_TX_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114   UART_RX_Inst/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114   UART_RX_Inst/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114   UART_RX_Inst/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113   UART_RX_Inst/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113   UART_RX_Inst/r_Clk_Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113   UART_RX_Inst/r_Clk_Count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113   UART_RX_Inst/r_Clk_Count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113   UART_RX_Inst/r_Clk_Count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113   UART_RX_Inst/r_Clk_Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114   UART_RX_Inst/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114   UART_RX_Inst/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114   UART_RX_Inst/r_Bit_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113   UART_RX_Inst/r_Clk_Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113   UART_RX_Inst/r_Clk_Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114   UART_RX_Inst/r_RX_Byte_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114   UART_RX_Inst/r_RX_Byte_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115   UART_RX_Inst/r_RX_Byte_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113   UART_RX_Inst/r_RX_Byte_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y115   UART_RX_Inst/r_RX_Byte_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   UART_TX_Inst/FSM_sequential_r_SM_Main_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111   UART_TX_Inst/FSM_sequential_r_SM_Main_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111   UART_TX_Inst/FSM_sequential_r_SM_Main_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   UART_TX_Inst/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114   UART_RX_Inst/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114   UART_RX_Inst/r_Bit_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114   UART_RX_Inst/r_Bit_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113   UART_RX_Inst/r_Clk_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113   UART_RX_Inst/r_Clk_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113   UART_RX_Inst/r_Clk_Count_reg[2]/C



