

================================================================
== Vitis HLS Report for 'adpcm_main'
================================================================
* Date:           Sun Jun 23 07:23:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        adpcm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.956 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   484050|   484050|  2.420 ms|  2.420 ms|  484051|  484051|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_adpcm_main_Pipeline_reset_label4_fu_148        |adpcm_main_Pipeline_reset_label4        |        8|        8|  40.000 ns|  40.000 ns|       8|       8|       no|
        |grp_adpcm_main_Pipeline_reset_label5_fu_160        |adpcm_main_Pipeline_reset_label5        |        8|        8|  40.000 ns|  40.000 ns|       8|       8|       no|
        |grp_adpcm_main_Pipeline_reset_label6_fu_172        |adpcm_main_Pipeline_reset_label6        |       26|       26|   0.130 us|   0.130 us|      26|      26|       no|
        |grp_adpcm_main_Pipeline_reset_label7_fu_178        |adpcm_main_Pipeline_reset_label7        |       13|       13|  65.000 ns|  65.000 ns|      13|      13|       no|
        |grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186  |adpcm_main_Pipeline_adpcm_main_label12  |   340016|   340016|   1.700 ms|   1.700 ms|  340016|  340016|       no|
        |grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248  |adpcm_main_Pipeline_adpcm_main_label13  |   144003|   144003|   0.720 ms|   0.720 ms|  144003|  144003|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|  139|   19329|  15913|    -|
|Memory           |        0|    -|     568|     44|    0|
|Multiplexer      |        -|    -|       -|   1176|    -|
|Register         |        -|    -|     766|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|  139|   20663|  17135|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   63|      19|     32|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+------+-----+
    |grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186  |adpcm_main_Pipeline_adpcm_main_label12  |        0|  82|  10285|  8828|    0|
    |grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248  |adpcm_main_Pipeline_adpcm_main_label13  |        1|  57|   9002|  6837|    0|
    |grp_adpcm_main_Pipeline_reset_label4_fu_148        |adpcm_main_Pipeline_reset_label4        |        0|   0|      9|    60|    0|
    |grp_adpcm_main_Pipeline_reset_label5_fu_160        |adpcm_main_Pipeline_reset_label5        |        0|   0|      9|    60|    0|
    |grp_adpcm_main_Pipeline_reset_label6_fu_172        |adpcm_main_Pipeline_reset_label6        |        0|   0|     13|    64|    0|
    |grp_adpcm_main_Pipeline_reset_label7_fu_178        |adpcm_main_Pipeline_reset_label7        |        0|   0|     11|    64|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+------+-----+
    |Total                                              |                                        |        1| 139|  19329| 15913|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |          Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |accumc_U        |accumc_RAM_AUTO_1R1W      |        0|  64|   6|    0|    11|   32|     1|          352|
    |accumd_U        |accumc_RAM_AUTO_1R1W      |        0|  64|   6|    0|    11|   32|     1|          352|
    |delay_bpl_U     |delay_bpl_RAM_AUTO_1R1W   |        0|  64|   3|    0|     6|   32|     1|          192|
    |delay_bph_U     |delay_bpl_RAM_AUTO_1R1W   |        0|  64|   3|    0|     6|   32|     1|          192|
    |dec_del_bpl_U   |delay_bpl_RAM_AUTO_1R1W   |        0|  64|   3|    0|     6|   32|     1|          192|
    |dec_del_bph_U   |delay_bpl_RAM_AUTO_1R1W   |        0|  64|   3|    0|     6|   32|     1|          192|
    |delay_dhx_U     |delay_dhx_RAM_AUTO_1R1W   |        0|  28|   2|    0|     6|   14|     1|           84|
    |dec_del_dhx_U   |delay_dhx_RAM_AUTO_1R1W   |        0|  28|   2|    0|     6|   14|     1|           84|
    |delay_dltx_U    |delay_dltx_RAM_AUTO_1R1W  |        0|  32|   2|    0|     6|   16|     1|           96|
    |dec_del_dltx_U  |delay_dltx_RAM_AUTO_1R1W  |        0|  32|   2|    0|     6|   16|     1|           96|
    |tqmf_U          |tqmf_RAM_AUTO_1R1W        |        0|  64|  12|    0|    24|   32|     1|          768|
    +----------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                          |        0| 568|  44|    0|    94|  284|    11|         2600|
    +----------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |accumc_address0        |  14|          3|    4|         12|
    |accumc_ce0             |  14|          3|    1|          3|
    |accumc_ce1             |   9|          2|    1|          2|
    |accumc_d0              |  14|          3|   32|         96|
    |accumc_we0             |  14|          3|    1|          3|
    |accumc_we1             |   9|          2|    1|          2|
    |accumd_address0        |  14|          3|    4|         12|
    |accumd_ce0             |  14|          3|    1|          3|
    |accumd_ce1             |   9|          2|    1|          2|
    |accumd_d0              |  14|          3|   32|         96|
    |accumd_we0             |  14|          3|    1|          3|
    |accumd_we1             |   9|          2|    1|          2|
    |ah1                    |   9|          2|   16|         32|
    |ah2                    |   9|          2|   15|         30|
    |al1                    |   9|          2|   16|         32|
    |al2                    |   9|          2|   15|         30|
    |ap_NS_fsm              |  37|          7|    1|          7|
    |compressed_address0    |  14|          3|   12|         36|
    |compressed_ce0         |  14|          3|    1|          3|
    |compressed_we0         |   9|          2|    1|          2|
    |dec_ah1                |   9|          2|   16|         32|
    |dec_ah2                |   9|          2|   15|         30|
    |dec_al1                |   9|          2|   16|         32|
    |dec_al2                |   9|          2|   15|         30|
    |dec_del_bph_address0   |  14|          3|    3|          9|
    |dec_del_bph_ce0        |  14|          3|    1|          3|
    |dec_del_bph_ce1        |   9|          2|    1|          2|
    |dec_del_bph_d0         |  14|          3|   32|         96|
    |dec_del_bph_we0        |  14|          3|    1|          3|
    |dec_del_bph_we1        |   9|          2|    1|          2|
    |dec_del_bpl_address0   |  14|          3|    3|          9|
    |dec_del_bpl_ce0        |  14|          3|    1|          3|
    |dec_del_bpl_ce1        |   9|          2|    1|          2|
    |dec_del_bpl_d0         |  14|          3|   32|         96|
    |dec_del_bpl_we0        |  14|          3|    1|          3|
    |dec_del_bpl_we1        |   9|          2|    1|          2|
    |dec_del_dhx_address0   |  14|          3|    3|          9|
    |dec_del_dhx_ce0        |  14|          3|    1|          3|
    |dec_del_dhx_ce1        |   9|          2|    1|          2|
    |dec_del_dhx_d0         |  14|          3|   14|         42|
    |dec_del_dhx_we0        |  14|          3|    1|          3|
    |dec_del_dhx_we1        |   9|          2|    1|          2|
    |dec_del_dltx_address0  |  14|          3|    3|          9|
    |dec_del_dltx_ce0       |  14|          3|    1|          3|
    |dec_del_dltx_ce1       |   9|          2|    1|          2|
    |dec_del_dltx_d0        |  14|          3|   16|         48|
    |dec_del_dltx_we0       |  14|          3|    1|          3|
    |dec_del_dltx_we1       |   9|          2|    1|          2|
    |dec_deth               |   9|          2|   15|         30|
    |dec_detl               |   9|          2|   15|         30|
    |dec_nbh                |   9|          2|   15|         30|
    |dec_nbl                |   9|          2|   15|         30|
    |dec_ph1                |   9|          2|   32|         64|
    |dec_ph2                |   9|          2|   32|         64|
    |dec_plt1               |   9|          2|   32|         64|
    |dec_plt2               |   9|          2|   32|         64|
    |dec_rh1                |   9|          2|   31|         62|
    |dec_rh2                |   9|          2|   31|         62|
    |dec_rlt1               |   9|          2|   31|         62|
    |dec_rlt2               |   9|          2|   31|         62|
    |delay_bph_address0     |  14|          3|    3|          9|
    |delay_bph_ce0          |  14|          3|    1|          3|
    |delay_bph_ce1          |   9|          2|    1|          2|
    |delay_bph_d0           |  14|          3|   32|         96|
    |delay_bph_we0          |  14|          3|    1|          3|
    |delay_bph_we1          |   9|          2|    1|          2|
    |delay_bpl_address0     |  14|          3|    3|          9|
    |delay_bpl_ce0          |  14|          3|    1|          3|
    |delay_bpl_ce1          |   9|          2|    1|          2|
    |delay_bpl_d0           |  14|          3|   32|         96|
    |delay_bpl_we0          |  14|          3|    1|          3|
    |delay_bpl_we1          |   9|          2|    1|          2|
    |delay_dhx_address0     |  14|          3|    3|          9|
    |delay_dhx_ce0          |  14|          3|    1|          3|
    |delay_dhx_ce1          |   9|          2|    1|          2|
    |delay_dhx_d0           |  14|          3|   14|         42|
    |delay_dhx_we0          |  14|          3|    1|          3|
    |delay_dhx_we1          |   9|          2|    1|          2|
    |delay_dltx_address0    |  14|          3|    3|          9|
    |delay_dltx_ce0         |  14|          3|    1|          3|
    |delay_dltx_ce1         |   9|          2|    1|          2|
    |delay_dltx_d0          |  14|          3|   16|         48|
    |delay_dltx_we0         |  14|          3|    1|          3|
    |delay_dltx_we1         |   9|          2|    1|          2|
    |deth                   |   9|          2|   15|         30|
    |detl                   |   9|          2|   15|         30|
    |nbh                    |   9|          2|   15|         30|
    |nbl                    |   9|          2|   15|         30|
    |ph1                    |   9|          2|   32|         64|
    |ph2                    |   9|          2|   32|         64|
    |plt1                   |   9|          2|   32|         64|
    |plt2                   |   9|          2|   32|         64|
    |rh1                    |   9|          2|   31|         62|
    |rh2                    |   9|          2|   31|         62|
    |rlt1                   |   9|          2|   31|         62|
    |rlt2                   |   9|          2|   31|         62|
    |tqmf_address0          |  14|          3|    5|         15|
    |tqmf_ce0               |  14|          3|    1|          3|
    |tqmf_ce1               |   9|          2|    1|          2|
    |tqmf_d0                |  14|          3|   32|         96|
    |tqmf_we0               |  14|          3|    1|          3|
    |tqmf_we1               |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |1176|        255| 1128|       2617|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ah1                                                             |  16|   0|   16|          0|
    |ah2                                                             |  15|   0|   15|          0|
    |al1                                                             |  16|   0|   16|          0|
    |al2                                                             |  15|   0|   15|          0|
    |ap_CS_fsm                                                       |   6|   0|    6|          0|
    |dec_ah1                                                         |  16|   0|   16|          0|
    |dec_ah2                                                         |  15|   0|   15|          0|
    |dec_al1                                                         |  16|   0|   16|          0|
    |dec_al2                                                         |  15|   0|   15|          0|
    |dec_deth                                                        |  15|   0|   15|          0|
    |dec_detl                                                        |  15|   0|   15|          0|
    |dec_nbh                                                         |  15|   0|   15|          0|
    |dec_nbl                                                         |  15|   0|   15|          0|
    |dec_ph1                                                         |  32|   0|   32|          0|
    |dec_ph2                                                         |  32|   0|   32|          0|
    |dec_plt1                                                        |  32|   0|   32|          0|
    |dec_plt2                                                        |  32|   0|   32|          0|
    |dec_rh1                                                         |  31|   0|   31|          0|
    |dec_rh2                                                         |  31|   0|   31|          0|
    |dec_rlt1                                                        |  31|   0|   31|          0|
    |dec_rlt2                                                        |  31|   0|   31|          0|
    |deth                                                            |  15|   0|   15|          0|
    |detl                                                            |  15|   0|   15|          0|
    |grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_start_reg  |   1|   0|    1|          0|
    |grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_start_reg  |   1|   0|    1|          0|
    |grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_start_reg        |   1|   0|    1|          0|
    |grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_start_reg        |   1|   0|    1|          0|
    |grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_start_reg        |   1|   0|    1|          0|
    |grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_start_reg        |   1|   0|    1|          0|
    |il                                                              |   6|   0|    6|          0|
    |nbh                                                             |  15|   0|   15|          0|
    |nbl                                                             |  15|   0|   15|          0|
    |ph1                                                             |  32|   0|   32|          0|
    |ph2                                                             |  32|   0|   32|          0|
    |plt1                                                            |  32|   0|   32|          0|
    |plt2                                                            |  32|   0|   32|          0|
    |rh1                                                             |  31|   0|   31|          0|
    |rh2                                                             |  31|   0|   31|          0|
    |rlt1                                                            |  31|   0|   31|          0|
    |rlt2                                                            |  31|   0|   31|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 766|   0|  766|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|     adpcm_main|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|     adpcm_main|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|     adpcm_main|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|     adpcm_main|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|     adpcm_main|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|     adpcm_main|  return value|
|input_samples_address0  |  out|   13|   ap_memory|  input_samples|         array|
|input_samples_ce0       |  out|    1|   ap_memory|  input_samples|         array|
|input_samples_q0        |   in|   32|   ap_memory|  input_samples|         array|
|input_samples_address1  |  out|   13|   ap_memory|  input_samples|         array|
|input_samples_ce1       |  out|    1|   ap_memory|  input_samples|         array|
|input_samples_q1        |   in|   32|   ap_memory|  input_samples|         array|
|compressed_address0     |  out|   12|   ap_memory|     compressed|         array|
|compressed_ce0          |  out|    1|   ap_memory|     compressed|         array|
|compressed_we0          |  out|    1|   ap_memory|     compressed|         array|
|compressed_d0           |  out|   32|   ap_memory|     compressed|         array|
|compressed_q0           |   in|   32|   ap_memory|     compressed|         array|
|result_address0         |  out|   13|   ap_memory|         result|         array|
|result_ce0              |  out|    1|   ap_memory|         result|         array|
|result_we0              |  out|    1|   ap_memory|         result|         array|
|result_d0               |  out|   32|   ap_memory|         result|         array|
|result_address1         |  out|   13|   ap_memory|         result|         array|
|result_ce1              |  out|    1|   ap_memory|         result|         array|
|result_we1              |  out|    1|   ap_memory|         result|         array|
|result_d1               |  out|   32|   ap_memory|         result|         array|
+------------------------+-----+-----+------------+---------------+--------------+

