{
  "module_name": "pmc.json",
  "hash_id": "f39146619988f6c630f6321b7f0bab822222a13f1e1d99fcd407ddab74c0bddc",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/powerpc/power9/pmc.json",
  "human_readable_source": "[\n  {\n    \"EventCode\": \"0x20036\",\n    \"EventName\": \"PM_BR_2PATH\",\n    \"BriefDescription\": \"Branches that are not strongly biased\"\n  },\n  {\n    \"EventCode\": \"0x40056\",\n    \"EventName\": \"PM_MEM_LOC_THRESH_LSU_HIGH\",\n    \"BriefDescription\": \"Local memory above threshold for LSU medium\"\n  },\n  {\n    \"EventCode\": \"0x40118\",\n    \"EventName\": \"PM_MRK_DCACHE_RELOAD_INTV\",\n    \"BriefDescription\": \"Combined Intervention event\"\n  },\n  {\n    \"EventCode\": \"0x4F148\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_DL2L3_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x301E8\",\n    \"EventName\": \"PM_THRESH_EXC_64\",\n    \"BriefDescription\": \"Threshold counter exceeded a value of 64\"\n  },\n  {\n    \"EventCode\": \"0x4E04E\",\n    \"EventName\": \"PM_DPTEG_FROM_L3MISS\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from a location other than the local core's L3 due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x40050\",\n    \"EventName\": \"PM_SYS_PUMP_MPRED_RTY\",\n    \"BriefDescription\": \"Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)\"\n  },\n  {\n    \"EventCode\": \"0x1F14E\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L2MISS\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from a location other than the local core's L2 due to a marked data side request.. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x4D018\",\n    \"EventName\": \"PM_CMPLU_STALL_BRU\",\n    \"BriefDescription\": \"Completion stall due to a Branch Unit\"\n  },\n  {\n    \"EventCode\": \"0x45052\",\n    \"EventName\": \"PM_4FLOP_CMPL\",\n    \"BriefDescription\": \"4 FLOP instruction completed\"\n  },\n  {\n    \"EventCode\": \"0x3D142\",\n    \"EventName\": \"PM_MRK_DATA_FROM_LMEM\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from the local chip's Memory due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x4C01E\",\n    \"EventName\": \"PM_CMPLU_STALL_CRYPTO\",\n    \"BriefDescription\": \"Finish stall because the NTF instruction was routed to the crypto execution pipe and was waiting to finish\"\n  },\n  {\n    \"EventCode\": \"0x3000C\",\n    \"EventName\": \"PM_FREQ_DOWN\",\n    \"BriefDescription\": \"Power Management: Below Threshold B\"\n  },\n  {\n    \"EventCode\": \"0x4D128\",\n    \"EventName\": \"PM_MRK_DATA_FROM_LMEM_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from the local chip's Memory due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x4D054\",\n    \"EventName\": \"PM_8FLOP_CMPL\",\n    \"BriefDescription\": \"8 FLOP instruction completed\"\n  },\n  {\n    \"EventCode\": \"0x10026\",\n    \"EventName\": \"PM_TABLEWALK_CYC\",\n    \"BriefDescription\": \"Cycles when an instruction tablewalk is active\"\n  },\n  {\n    \"EventCode\": \"0x2C012\",\n    \"EventName\": \"PM_CMPLU_STALL_DCACHE_MISS\",\n    \"BriefDescription\": \"Finish stall because the NTF instruction was a load that missed the L1 and was waiting for the data to return from the nest\"\n  },\n  {\n    \"EventCode\": \"0x2E04C\",\n    \"EventName\": \"PM_DPTEG_FROM_MEMORY\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x3F142\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L3_DISP_CONFLICT\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L3 with dispatch conflict due to a marked data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x4F142\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L3\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L3 due to a marked data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x10060\",\n    \"EventName\": \"PM_TM_TRANS_RUN_CYC\",\n    \"BriefDescription\": \"run cycles in transactional state\"\n  },\n  {\n    \"EventCode\": \"0x1E04C\",\n    \"EventName\": \"PM_DPTEG_FROM_LL4\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from the local chip's L4 cache due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x45050\",\n    \"EventName\": \"PM_1FLOP_CMPL\",\n    \"BriefDescription\": \"one flop (fadd, fmul, fsub, fcmp, fsel, fabs, fnabs, fres, fsqrte, fneg) operation completed\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}