# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../Experiment_6.gen/sources_1/ip/PCLK" \
"DU_test_tb_time_synth.v" \
"../../../../../Experiment_6.srcs/sources_1/new/Counter.v" \
"../../../../../Experiment_6.srcs/sources_1/new/DU_test.v" \
"../../../../../Experiment_6.srcs/sources_1/new/DisplayDataProcessing.v" \
"../../../../../Experiment_6.srcs/sources_1/new/DisplayScanTiming.v" \
"../../../../../Experiment_6.srcs/sources_1/new/DisplayUnit.v" \
"../../../../../Experiment_6.srcs/sim_1/new/DU_test_tb.v" \

# Do not sort compile order
nosort
