;redcode
;assert 1
	SPL 0, <332
	CMP -7, <-420
	MOV -1, <-29
	MOV -4, <-20
	DJN -1, @-20
	SLT 0, @21
	DJN -7, @-20
	ADD -7, <-20
	SUB -7, <-20
	SUB -7, <-20
	ADD 10, 30
	SLT @270, 1
	SPL 0, <332
	DAT <0, #-0
	SUB @127, 100
	SUB -709, @-600
	ADD 10, 30
	ADD 270, 9
	SUB @0, @2
	SUB @127, 103
	SUB 179, -100
	SPL 0, <-2
	SPL 0, <332
	SLT <-30, 9
	ADD <-30, 9
	SUB @127, 103
	SUB @127, 103
	DAT <0, #-0
	DAT <0, #-0
	SPL 0, #2
	SUB @127, 103
	DJN 300, 90
	ADD @0, @2
	ADD 670, 30
	SPL 100, 302
	ADD 240, 60
	MOV -4, <-20
	SLT @270, 1
	SPL -700, -409
	CMP @127, 100
	SPL 0, <332
	SUB 12, @10
	SUB -7, <-420
	SPL 308, 390
	CMP @127, 100
	ADD 276, 30
	ADD 3, 321
	SUB <0, @2
	CMP -7, <-420
	SPL 0, #2
	CMP @127, 100
	MOV -4, <-20
