// Seed: 2849280188
module module_0 (
    output tri0 id_0,
    output supply0 id_1
    , id_4,
    input tri1 id_2
);
  assign id_1 = 'h0;
endmodule
module module_1 (
    input logic id_0,
    input wor id_1,
    input supply1 id_2,
    output wor id_3,
    output uwire id_4,
    output wor id_5,
    output uwire id_6,
    input wor id_7,
    output wire id_8,
    output tri id_9,
    input wor id_10,
    output wor id_11,
    input tri1 id_12
);
  reg id_14;
  assign id_5 = id_10;
  module_0(
      id_8, id_4, id_12
  );
  initial @(1'b0) id_14 <= id_0;
  wire id_15;
endmodule
