// Seed: 774226421
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input wand id_2,
    output supply0 id_3,
    input uwire id_4,
    input wire id_5,
    input wor id_6,
    output supply1 id_7,
    input tri0 id_8
    , id_13,
    input wire id_9,
    input tri0 id_10,
    input wand id_11
);
  logic id_14;
endmodule
module module_1 #(
    parameter id_2 = 32'd67
) (
    output tri1 id_0,
    output uwire id_1,
    input wor _id_2,
    input supply1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    output uwire id_6
);
  assign id_0 = -1;
  wire [id_2 : id_2] id_8;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_0,
      id_4,
      id_4,
      id_3,
      id_1,
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
