 1 
研究目的 
二氧化矽為目前廣泛被使用的閘極氧化層材料，但是當其厚度低於 20奈米時，將
面臨許多問題，例如超薄氧化層無法忍受閘極電場的增加；穿遂電流造成閘極漏電流
劇烈上升；氧化層厚度的均勻性不佳等，其中又以閘極漏電流的問題最為嚴重，所以
我們利用高介電常數材料取代傳統的二氧化矽，則閘極氧化層厚度較厚即可達到相同
的等效電容值，在一定電壓下可以減低閘極氧化層內的電場強度，並大幅降低漏電流，
進而達到元件的要求。本研究計畫採用具有高介電常數之鈦酸鍶基薄膜作為閘極氧化
層之應用研究，鈦酸鍶薄膜的介電常數較二氧化鋯及二氧化鉿高出許多，但鈦酸鍶薄
膜容易成長為結晶態，且薄膜表面粗度高，因此我們藉由加入二氧化矽提升其結晶溫
度，製作成鈦酸鍶-二氧化矽非晶質薄膜，進而增進薄膜之平坦性，以期達到降低漏電
流密度和減小薄膜表面粗度之目的。 
 
文獻探討 
二氧化矽閘極氧化層的厚度將小於 2 奈米，以符合國際半導體技術方針 
(International Technology Roadmap for Semiconductors) 的規範 [1]，然而 2奈米厚的閘
極氧化層將導致其漏電流增加至 1 A/cm2的忍受上限(量測電壓為 3V) [2]。漏電流的增
加是因為直接穿隧現象的發生，而漏電流的增加將造成元件的功率消耗增加 [3]。因為
高介電常數材料可以較厚的薄膜達到相同的等效電容值，過去幾年有非常多的高介電
常數薄膜相關研究被提出 [2-7]。在各種可能的高介電常數材料中，鈦酸鍶薄膜擁有超
高的介電常數，是個理想的高介電常數材料 [8-10]。然而鈦酸鍶薄膜的結晶溫度過低，
經過後續高溫製程後會使得漏電流增加，因此我們將二氧化矽加入鈦酸鍶作為閘極氧
化層的材料，以期能得到較高的結晶溫度。在我們的研究結果中發現，鈦酸鍶-二氧化
矽薄膜經過 900oC 的高溫退火後仍呈現非晶質狀態，因此可避免漏電流的增加。諸如
二氧化鋯 -二氧化矽及二氧化鉿 -二氧化矽等混合氧化物薄膜均有相關研究提出 
[2,11]，惟獨鈦酸鍶-二氧化矽混合氧化物薄膜在過去並未有類似的研究，為了要更了解
此種材料的電學性質及材料特性，我們對該材料有深入的研究及探討。 
 
研究方法及步驟 
  硼摻雜之 P型矽基板經過標準的 RCA清潔步驟後，再浸泡氫氟酸去除矽基板的原
生氧化層。接著用交流磁控濺鍍法濺鍍純鈦酸鍶、鈦酸鍶-二氧化矽及鈦酸鍶-氮化矽等
薄膜，濺鍍標靶是由鈦酸鍶、二氧化矽及氮化矽等粉末依等莫耳比例製備。濺鍍時的
工作氣壓為 10 mtorr；基板溫度為 300oC；濺鍍環境為氬氣 8 sccm及氮氣 2 sccm。濺
鍍完成之薄膜隨後在氮氣的環境下經過各種溫度的快速退火處理 1 分鐘，包括 600、
 3 
  漏電流密度方面，電場為 100 kV/cm下，鈦酸鍶-二氧化矽初鍍薄膜、經過 700及
800oC退火薄膜的漏電流密度分別為 1.8x10-8、2.0x10-8及 2.2x10-8 A/cm2，漏電流隨著
退火溫度的增加而上升，推測是因為高溫退火後氧化層內的陷阱(trap)數目增加，導致
漏電流增加。 
圖 6(a)為鈦酸鍶-氮化矽薄膜經 700oC 退火後之 CV 分析圖，圖形顯示典型的 CV
曲線，因此加入氮化矽後可抑制鈦元素擴散進入矽基板的情形。圖 6(b)為鈦酸鍶-氮化
矽薄膜經 700oC退火後之 IV曲線，在電場為 100 kV/cm下的漏電流密度約為 3.1x10-8 
A/cm2，與鈦酸鍶-二氧化矽薄膜的漏電流相當。 
 
結論 
  平坦且緻密的鈦酸鍶-二氧化矽薄膜成功的濺鍍於矽基板上，且鈦酸鍶-二氧化矽薄
膜經過 900oC 之高溫退火後仍然呈現非晶質狀態，該薄膜經過 700oC 退火後的電學性
質優異，介電常數為 24，漏電流密度為 2x10-8 A/cm2，因此鈦酸鍶-二氧化矽薄膜是可
能取代二氧化矽，作為閘極氧化層的潛在材料。 
 
參考文獻 
[1] International Technology Roadmap for semiconductors (Semiconductor  
Industry Association, Austin, Texas, 2004) 
[2] A. I. Kingon, J.-P. Maria, and S. K. Streiffer, nature, 406 (2000) 1032 
[3] G. D. Wilk, R. M. Wallace, and J. M. Anthony, J. Appl. Phys., 89 (2001) 5243 
[4] J. C. Lee, H. J. Cho, C. S. Kang, S. J. Rhee, Y. H. Kim, R. Choi, C. Y. Kang, C. H. 
 Choi, and M. Akbar, IEDM Tech. Dig. 2003, (2003) 999 
[5] H. Harris, K. Choi, N. Mehta. A. Chandolu, N. Biswas, G. Kipshidze, S. Nikishin, S. 
Gangopadhyay, and H. Temkin, Appl. Phys. Lett., 81 (2002) 1065 
[6] Y. Nagasato and T. Ueno, Jpn. J. Appl. Phys., 44 (2005) 1665 
[7] S. C. Song, Z. Zhang, C. Huffman, S. H. Bae, J. H. Sim, P. Kirsch, P. Majhi,N. 
Moumen, and B. H. Lee, Thin Solid Films, 504 (2006) 170 
[8] C. Y. Liu, H. T. Lue, and T. Y. Tseng, Appl. Phys. Lett., 81 (2002) 4416 
[9] C. Y. Liu, B. Y. Chen, and T. Y. Tseng, J. Appl. Phys., 95 (2004) 5602 
[10] C. C. Lin, L. W. Lai, C. Y. Lin, and T. Y. Tseng, Thin Solid Films (in press) 
[11] D. A. Neumayer and E. Cartier, Appl. Phys. Lett., 90 (2001) 1801 
[12] H. T. Lue, C. Y. Liu and T. Y. Tseng, IEEE Electron Device Lett., 23 (2002) 553 
[13] Nicollian and Brews, MOS Physics and Technology, John Wiley & Sons, New Jersey, 
2003, p. 105 
 
 5 
 
 
圖 4(a)  鈦酸鍶-二氧化矽薄膜經過 600oC
退火後顯示典型的 CV曲線。 
 
 
 
圖 4(b)  鈦酸鍶-二氧化矽薄膜經過 700oC
退火後，因為鈦元素的擴散，所以電容值在
反轉區明顯增加。 
 
 
 
圖 5  鈦酸鍶-二氧化矽薄膜中各元素的縱深分析，圖中可清楚觀察到鈦元素擴散的情形。 
 
 
 
圖 6(a)  鈦酸鍶-氮化矽薄膜經 700oC退火
後顯示典型的 CV曲線，可降低鈦元素的擴
散對薄膜電性之影響。 
圖 6(b)  鈦酸鍶-氮化矽薄膜經 700oC退火
後的 IV曲線。 
 
 
參加 2006 材料研究學會秋季會之心得   交通大學 曾俊元 
 
今年的材料研究學會秋季會於 11月 27日至 12月 1日在美國波
士頓市舉行，參加的人員有五、六千人是屬大型學術會議，包括各類
技術的討論會有 42個，針對材料界最新發展為研討重點，並儘量考
量跨領域之材料科學。比較特別的是每天中午有個研討會 X，專門針
對前端之材料研究做一系列的回顧，以及連續四天晚上的壁報展，每
晚均選出最佳者頒獎，頗有鼓勵提昇作用。我此次應邀給個三十分鐘
的演講(invited talk)，講題為“Study of SrTiO3 Gate Dielectrics”，主
要內容包括閘極電容發展回顧及目前面臨問題、我們實驗室在 SrTiO3 
基閘極電容之研發成果、減少界面能陷之技術以及量測界面和閘極膜
之方法，聽講者中數人提出相關問題，頗具交流效果。我曾在鐵電材
料、氧化鋅材料及相關元件、資訊儲存材料和元件、能源等研討會中
聽講，其中感到比較迫切且有趣的是美國能源部主任  Dr. Pat 
Dehmer 所講的“Science, Scientists and Our Energy Future”，其中
提到美國所耗費之能源是平均值之四倍，比其所生產大的多要靠輸入
來供應，目前正在大力推行之太陽能只佔總能源中的其他能源(佔總
能源的 4%)之 1%，還有很大的發展空間。正巧出國參加此次材料研
究學會秋季會的那天上午，我在台南成大曾以“陶瓷在能源上之應用”
為題，在中國材料年會上應邀演講，介紹兩種未來替代能源、燃料電
7
  
Study of SrTiO3 gate dielectrics 
 
C. Y. Liua, T. Y. Tsengb 
 
 
aDepartment and Institute of Electronic Engineering, National Kaohsiung University of Applied 
Sciences, Kaohsiung 807, Taiwan. 
bDepartment of Electronics Engineering and Institute of Electronics, National Chiao-Tung 
University, Hsinchu 300, Taiwan. 
 
 
Abstract 
Among various possible candidates of high-k gate dielectrics, SrTiO3 plays an important role 
because it has high dielectric constant and it can be epitaxially grown on silicon substrate. The 
fabrication process and properties of SrTiO3 gate dielectrics are reported. The effect of the addition 
of SiO2 on the microstructure and electrical properties of SrTiO3 gate dielectric is also presented. 
The minimization of the effect of interfacial layer between SrTiO3 and Si is the most important 
issue for obtaining high quality high-k gate dielectrics. The possible methods to improve the 
interfacial properties and the measurement techniques to characterize the interfacial layer are 
discussed.
9
  
high-k material, and high kt −  the thickness of high-k material. Many materials are promising 
candidates to replace SiO2 as the gate dielectrics for sub 0.1 µm CMOS technology, such as 
Ta2O5 [3], Al2O3 [4], ZrO2 [5], HfO2 [6], and SrTiO3 (STO) [7]. Among these materials, STO bulk 
with high dielectric constant up to 300 at room temperature can be used in the later generations. 
Hence, it is worth to investigate the STO thin film to obtain a better understanding of its 
electrical and physical properties. 
 
SrTiO3 Gate Dielectric 
SrTiO3 is a cubic, perovskite-type crystal with a lattice constant of 3.905 Å. The lattice 
mismatch between STO and Si (a0=5.431 Å) is also small with STO unit cell rotated 45o around 
Si surface normal [001] axis. For device application, high quality epitaxial oxide films are 
expected to offer better uniformity, lower leakage, and higher reliability than amorphous and 
polycrystalline ones [8]. Recently, The researchers in Motorola Lab have directly grown the 
epitaxy STO thin film on Si substrate by molecular beam epitaxy (MBE) (figure 1) [7]. An 11 nm 
STO film was grown on Si substrate, and only a 7 Å interfacial layers was observed between 
STO and Si substrate. Both reflection high energy electron diffraction (RHEED) and X-ray 
diffraction (XRD) have confirmed that perovskite oxide hetroepitaxy on Si substrate was 
successfully obtained with STO (001)//Si (001) and STO [100]//Si [110]. In other words, the 
STO unit cell is indeed rotated 45o around the surface normal [001] axis with respect to the 
underlying Si unit cell. The MBE STO films grown on Si (001) substrate are atomically smooth. 
Both n- and p-channel metal oxide semiconductor field transistors (MOSFET) have good drain 
current vs. gate voltage(Id-Vg) characteristics, as shown in figure 2 [7]. Besides, the leakage 
current in these device is over 2 orders of magnitude lower than an electrically comparable SiO2 
11
  
dielectric constant of the STO-(SiO2)x thin films decreases with increasing SiO2 content and 
increases with increasing annealing temperature, as shown in figure 3 [11]. The dielectric constant 
is about 94.8 for the STO-(SiO2)x thin film with x=0.25 annealed at 700 oC. Lin et al. reported that 
the STO-(SiO2)x films were deposited on Si substrate by radio-frequency magnetron sputter and 
then were annealed in N2 ambient at temperature ranging from 600 to 900 oC for 1 min. Figure 4 
indicates that the GIAXRD patterns show no diffraction peaks of the crystallized phases in these 
films [12]. In other words, the STO-(SiO2)x films retain the amorphous state with heat treatment 
up to 900 oC. The dielectric constant of the STO-(SiO2)x film is about 23 which is dependent on 
the mixture ratio of STO and SiO2. The dielectric constant of the STO-(SiO2)x film decreases with 
an increase in the SiO2 content at the same annealing temperature. However, the dielectric constant 
of the STO-(SiO2)x films on Si substrate is smaller than that on Pt/Ti/SiO2/Si substrate, which is 
due to the formation of interfacial layer between the STO-(SiO2)x films and Si substrate. From the 
capacitance-voltage (C-V) measurement at 100 kHz, the dielectric constant slightly decreases at 
high annealing temperature. As shown in figure 5 [12], the X-ray photoelectron spectroscopy (XPS) 
spectra of Si 2p is shift from 101.8 eV to 103.4 eV and that of O 1s is shift from 530.8 eV to 532.9 
eV with higher annealing temperature, which indicates the binding energy of the STO-(SiO2)x film 
with lower annealing temperature is much stronger than that with higher annealing temperature. 
Some amount SiO2 in the STO-(SiO2)x film with higher annealing temperature appears to be 
possibly segregated from the film, which leads to the lower dielectric constant in the film with 
higher annealing temperature. From the C-V characteristics in the inversion region, the 
capacitance decreases dramatically with increasing measurement frequency, which indicates that 
the Ti species in the gate dielectric diffuses into the Si substrate and increases the concentration of 
the minority carriers. The phenomenon of Ti species diffusion into Si substrate is also 
demonstrated by the results of Auger electron spectroscopy (AES) as indicated in figure 6 [12]. 
13
  
by deposition of HfxNy followed by post-deposition anneal to oxidize the thin film. The 
interfacial quality is significantly degraded by the presence of nitrogen at the dielectric/Si 
interface. From the comparison, the full nitridation is promising because of the process 
simplicity as well as much more improved thermal stability due to the presence of nitrogen in 
bulk-dielectric and at the dielectric/Si interface. In addition, the mobility of full nitridation film 
can be improved by the high temperature forming gas annealing. Nitrogen incorporation can 
successfully reduce the formation of interfacial layer, but increase the interface trap density and 
reduce the carrier mobility in the channel. Therefore, the profile of nitrogen in dielectric 
determines the improvement of the interfacial issues. Besides, the fluorine is also investigated to 
improve the interfacial quality. The device reliability is strongly influenced by the interfacial 
quality of the gate dielectric/Si substrate. The negative bias temperature instability (NBTI) is 
caused by an increase in interface states and generation of positive charges under negative gate 
bias stress. Electrons injected from the gate release energy at the SiO2/Si interface and 
de-passivate hydrogen from Si-H bonds inducing interface traps. Subsequently positive charges 
are generated by capturing holes on the oxide traps [15]. Seo et al. proposed fluorine 
incorporation into HfO2/SiO2 stack by annealing the sample in an F2/He atmosphere in the 
presence of ultraviolet radiation (UV-F2). As shown in figure 7 [15], F tends to segregate to the 
HfO2/SiO2 and the SiO2/Si interfaces passivating oxide traps by forming stronger Hf-F and Si-F 
bonds compared to Hf-H and Si-H bonds. These stronger bonds improve hot carrier immunity 
and suppress de-passivation of F, which results in less interface states generation and positive 
charge trapping under negative bias [15]. However, these are still few investigations to study the 
influence of nitrogen and fluorine on the interfacial properties of STO/Si substrate.  
 
Measurement techniques to characterize the interfacial layer 
15
  
constant of the interfacial layer by microwave measurement [17]. High-k thin films were deposited 
on normal and high-resistivity silicon substrates at the same time. For the high-k/high-resistivity 
silicon, coplanar waveguide (CPW) were fabricated and measured at microwave frequencies with 
thru-reflect-line calibration while capacitance-voltage (C-V) measurements were performed for 
high-k/normal silicon. As shown in figure 8 [17], the high-k gate dielectric is deposited on 
high-resistivity silicon substrate and CPW transmission line on high-k thin film with the layout of 
thru, reflect, and line. The phase change of transmission coefficient is caused by the high dielectric 
constant layer. Therefore, thicker film with larger dielectric constant gives the dominant 
contribution while the thin interfacial layer with low dielectric constant gives negligible 
contribution. For C-V characteristics, although the interfacial layer is much thinner than the gate 
dielectric, the overall capacitance is significantly reduced because the total capacitance is series 
combination of the multilayers and is dominated by the low capacitance layer. Therefore, from the 
phase change of transmission coefficient of high-k/high-resistivity silicon structure and C-V 
characteristics of high-k/normal silicon structure, the thickness and dielectric constant of the 
interfacial layer are determined accurately. With these methods, the interfacial layer can be 
successfully understood to improve the properties of gate dielectrics 
 
Conclusion 
High-k materials with large dielectric constant can provide larger physical thickness with 
the same EOT to prevent the tunneling current and keep the device performance. The STO film 
with a large dielectric constant can provide the necessity for the later several generations. For the 
consideration of the gate leakage and performance variation for sub 0.1 µm device, the 
amorphous structure of the gate dielectric is preferred. However, the STO thin films tend to 
crystallize at low temperature. The addition of SiO2 into the STO films can increase 
17
  
J. A. Hallmark, W. J. Ooms, and V. S. Kaushik, J. Vac. Sci. Technol. B 18, 2137 (2000). 
9. M. A. Russack, C. V. Jahnes, P. E. Katz, J. Vac. Sci. Technol. A 7, 1248 (1989). 
10. D. A. Neumayer, and E. Cartier, J. Appl. Phys. 90, 1801 (2001). 
11. H. Y. Chou, T. M. Chen, and T. Y. Tseng, J. Phys. D: Appl. Phys. 38, 2446 (2005). 
12. C. C. Lin, L. W. Lai, C. Y. Lin, T. Y. Tseng, Thin Solid Film (in press). 
13. J. P. Locquet, C. Marchiori, M. Sousa, J. Formpeyrine, and J. W. Seo, J. Appl. Phys. 100, 
051610 (2006). 
14. C. S. Kang, H. J. Cho, K. Onishi, R. Choi, Y. H. Kim, R. Nieh, J. Han, S. Krishnan, A. 
Shahriar, and J. C. Lee,” Tech. Dig. – Int. Electron Device Meet.  (2002). 
15. K. I. Seo, R. Sreenivasan, P. C. McIntyre, and K. C. Saraswat, Tech. Dig. – Int. Electron 
Device Meet. (2005). 
16. C. Y. Liu, B. Y. Chen, T. Y. Tseng, J. Appl. Phys. 95, 5602 (2004) 
17. H. T. Lue, C. Y. Liu, T. Y. Tseng, IEEE Electron Device Lett. 23, 553 (2002). 
19
 Table Caption 
 
Table 1 Comparison of nitrogen incorporation techniques in several requirements of high-k 
dielectrics. The more stars mean the bigger comparative benefits in each item 
(*Insufficient **Adequate ***Good ****Excellent) [14]. 
21
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2   Liu et al. 
23
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 4   Liu et al. 
25
  
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 6   Liu et al. 
27
  
 
 
 
 
 
Fig. 8   Liu et al. 
29
