// Generated by CIRCT firtool-1.128.0

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
module AXI4LiteReadBridge_Verification();	// src/main/scala/mycpu/utils/Debug.scala:13:13
  `ifndef SYNTHESIS	// src/main/scala/mycpu/utils/Debug.scala:13:13
    always @(posedge AXI4LiteReadBridge.clock) begin	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:13:7, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & AXI4LiteReadBridge._layer_probe & ~AXI4LiteReadBridge.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:13:7, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002, "[DEBUG] [AXIReadBridge]: req received: raddr: %x\n ",
                AXI4LiteReadBridge.io_req_bits_addr);	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:14:14, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & AXI4LiteReadBridge._layer_probe_0 & ~AXI4LiteReadBridge.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:13:7, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002, "[DEBUG] [AXIReadBridge]: axi ar successfully sent\n");	// src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & AXI4LiteReadBridge._layer_probe_1 & ~AXI4LiteReadBridge.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:13:7, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002,
                "[DEBUG] [AXIReadBridge]: axi r received: rdata: %x, resp: %x\n",
                AXI4LiteReadBridge.io_axi_r_bits_data,
                AXI4LiteReadBridge.io_axi_r_bits_resp);	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:14:14, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & AXI4LiteReadBridge.io_resp_ready
          & AXI4LiteReadBridge.io_resp_valid_0 & ~AXI4LiteReadBridge.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:13:7, :14:14, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002,
                "[DEBUG] [AXIReadBridge]: resp successfully sent: data: %x, isError: %x\n",
                AXI4LiteReadBridge.io_resp_bits_rdata_0,
                AXI4LiteReadBridge.io_resp_bits_isError_0);	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:13:7, src/main/scala/mycpu/utils/Debug.scala:13:13
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule

