Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Oct 26 15:22:51 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_methodology -file FIR_Para_methodology_drc_routed.rpt -pb FIR_Para_methodology_drc_routed.pb -rpx FIR_Para_methodology_drc_routed.rpx
| Design       : FIR_Para
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 117
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| SYNTH-11  | Warning  | DSP output not registered     | 3          |
| SYNTH-13  | Warning  | combinational multiplier      | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 113        |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-11#1 Warning
DSP output not registered  
DSP instance Y0__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#2 Warning
DSP output not registered  
DSP instance Y0__1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#3 Warning
DSP output not registered  
DSP instance Y1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance Y0.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Cof[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Cof[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Cof[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Cof[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Cof[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Cof[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Cof[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Cof[16] relative to clock(s) CLK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on Cof[17] relative to clock(s) CLK
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on Cof[18] relative to clock(s) CLK
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on Cof[19] relative to clock(s) CLK
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on Cof[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on Cof[20] relative to clock(s) CLK
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on Cof[21] relative to clock(s) CLK
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on Cof[22] relative to clock(s) CLK
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on Cof[23] relative to clock(s) CLK
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on Cof[24] relative to clock(s) CLK
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on Cof[25] relative to clock(s) CLK
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on Cof[26] relative to clock(s) CLK
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on Cof[27] relative to clock(s) CLK
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on Cof[28] relative to clock(s) CLK
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on Cof[29] relative to clock(s) CLK
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on Cof[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on Cof[30] relative to clock(s) CLK
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on Cof[31] relative to clock(s) CLK
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on Cof[32] relative to clock(s) CLK
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on Cof[33] relative to clock(s) CLK
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on Cof[34] relative to clock(s) CLK
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on Cof[35] relative to clock(s) CLK
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on Cof[36] relative to clock(s) CLK
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on Cof[37] relative to clock(s) CLK
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on Cof[38] relative to clock(s) CLK
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on Cof[39] relative to clock(s) CLK
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on Cof[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on Cof[40] relative to clock(s) CLK
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on Cof[41] relative to clock(s) CLK
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on Cof[42] relative to clock(s) CLK
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on Cof[43] relative to clock(s) CLK
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on Cof[44] relative to clock(s) CLK
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on Cof[45] relative to clock(s) CLK
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on Cof[46] relative to clock(s) CLK
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on Cof[47] relative to clock(s) CLK
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on Cof[48] relative to clock(s) CLK
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on Cof[49] relative to clock(s) CLK
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on Cof[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on Cof[50] relative to clock(s) CLK
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on Cof[51] relative to clock(s) CLK
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on Cof[52] relative to clock(s) CLK
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on Cof[53] relative to clock(s) CLK
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on Cof[54] relative to clock(s) CLK
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on Cof[55] relative to clock(s) CLK
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on Cof[56] relative to clock(s) CLK
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on Cof[57] relative to clock(s) CLK
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on Cof[58] relative to clock(s) CLK
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on Cof[59] relative to clock(s) CLK
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on Cof[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on Cof[60] relative to clock(s) CLK
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on Cof[61] relative to clock(s) CLK
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on Cof[62] relative to clock(s) CLK
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on Cof[63] relative to clock(s) CLK
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on Cof[64] relative to clock(s) CLK
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on Cof[65] relative to clock(s) CLK
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on Cof[66] relative to clock(s) CLK
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on Cof[67] relative to clock(s) CLK
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on Cof[68] relative to clock(s) CLK
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on Cof[69] relative to clock(s) CLK
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on Cof[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on Cof[70] relative to clock(s) CLK
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on Cof[71] relative to clock(s) CLK
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on Cof[72] relative to clock(s) CLK
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on Cof[73] relative to clock(s) CLK
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on Cof[74] relative to clock(s) CLK
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on Cof[75] relative to clock(s) CLK
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on Cof[76] relative to clock(s) CLK
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on Cof[77] relative to clock(s) CLK
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on Cof[78] relative to clock(s) CLK
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on Cof[79] relative to clock(s) CLK
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on Cof[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on Cof[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on Cof[9] relative to clock(s) CLK
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on Reset relative to clock(s) CLK
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on X[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on X[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on X[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on X[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on X[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on X[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on X[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on X[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on X[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on X[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on X[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on X[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on X[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on X[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on X[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on X[9] relative to clock(s) CLK
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on Y[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on Y[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An output delay is missing on Y[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An output delay is missing on Y[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An output delay is missing on Y[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An output delay is missing on Y[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An output delay is missing on Y[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An output delay is missing on Y[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An output delay is missing on Y[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An output delay is missing on Y[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An output delay is missing on Y[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An output delay is missing on Y[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An output delay is missing on Y[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An output delay is missing on Y[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An output delay is missing on Y[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An output delay is missing on Y[9] relative to clock(s) CLK
Related violations: <none>


