Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Oct 14 08:28:50 2021
| Host         : BRN320-124 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab7_1_timing_summary_routed.rpt -pb Lab7_1_timing_summary_routed.pb -rpx Lab7_1_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab7_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line22/clockout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.530        0.000                      0                   65        0.164        0.000                      0                   65        3.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clock_in              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_in                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      193.530        0.000                      0                   65        0.164        0.000                      0                   65       13.360        0.000                       0                    36  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_in
  To Clock:  clock_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line18/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line18/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line18/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line18/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line18/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line18/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.530ns  (required time - arrival time)
  Source:                 nolabel_line22/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 1.056ns (18.525%)  route 4.644ns (81.475%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.723    -0.817    nolabel_line22/clk_out1
    SLICE_X0Y89          FDRE                                         r  nolabel_line22/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  nolabel_line22/count_reg[0]/Q
                         net (fo=3, routed)           2.168     1.807    nolabel_line22/count[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.150     1.957 f  nolabel_line22/count[31]_i_6/O
                         net (fo=1, routed)           0.441     2.398    nolabel_line22/count[31]_i_6_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.326     2.724 r  nolabel_line22/count[31]_i_3/O
                         net (fo=1, routed)           0.574     3.299    nolabel_line22/count[31]_i_3_n_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.124     3.423 r  nolabel_line22/count[31]_i_1/O
                         net (fo=31, routed)          1.461     4.884    nolabel_line22/count[31]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  nolabel_line22/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.605   198.585    nolabel_line22/clk_out1
    SLICE_X1Y94          FDRE                                         r  nolabel_line22/count_reg[29]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y94          FDRE (Setup_fdre_C_R)       -0.429   198.414    nolabel_line22/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -4.884    
  -------------------------------------------------------------------
                         slack                                193.530    

Slack (MET) :             193.530ns  (required time - arrival time)
  Source:                 nolabel_line22/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 1.056ns (18.525%)  route 4.644ns (81.475%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.723    -0.817    nolabel_line22/clk_out1
    SLICE_X0Y89          FDRE                                         r  nolabel_line22/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  nolabel_line22/count_reg[0]/Q
                         net (fo=3, routed)           2.168     1.807    nolabel_line22/count[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.150     1.957 f  nolabel_line22/count[31]_i_6/O
                         net (fo=1, routed)           0.441     2.398    nolabel_line22/count[31]_i_6_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.326     2.724 r  nolabel_line22/count[31]_i_3/O
                         net (fo=1, routed)           0.574     3.299    nolabel_line22/count[31]_i_3_n_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.124     3.423 r  nolabel_line22/count[31]_i_1/O
                         net (fo=31, routed)          1.461     4.884    nolabel_line22/count[31]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  nolabel_line22/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.605   198.585    nolabel_line22/clk_out1
    SLICE_X1Y94          FDRE                                         r  nolabel_line22/count_reg[30]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y94          FDRE (Setup_fdre_C_R)       -0.429   198.414    nolabel_line22/count_reg[30]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -4.884    
  -------------------------------------------------------------------
                         slack                                193.530    

Slack (MET) :             193.530ns  (required time - arrival time)
  Source:                 nolabel_line22/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 1.056ns (18.525%)  route 4.644ns (81.475%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.723    -0.817    nolabel_line22/clk_out1
    SLICE_X0Y89          FDRE                                         r  nolabel_line22/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  nolabel_line22/count_reg[0]/Q
                         net (fo=3, routed)           2.168     1.807    nolabel_line22/count[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.150     1.957 f  nolabel_line22/count[31]_i_6/O
                         net (fo=1, routed)           0.441     2.398    nolabel_line22/count[31]_i_6_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.326     2.724 r  nolabel_line22/count[31]_i_3/O
                         net (fo=1, routed)           0.574     3.299    nolabel_line22/count[31]_i_3_n_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.124     3.423 r  nolabel_line22/count[31]_i_1/O
                         net (fo=31, routed)          1.461     4.884    nolabel_line22/count[31]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  nolabel_line22/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.605   198.585    nolabel_line22/clk_out1
    SLICE_X1Y94          FDRE                                         r  nolabel_line22/count_reg[31]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y94          FDRE (Setup_fdre_C_R)       -0.429   198.414    nolabel_line22/count_reg[31]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -4.884    
  -------------------------------------------------------------------
                         slack                                193.530    

Slack (MET) :             193.672ns  (required time - arrival time)
  Source:                 nolabel_line22/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 1.056ns (18.998%)  route 4.502ns (81.002%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.723    -0.817    nolabel_line22/clk_out1
    SLICE_X0Y89          FDRE                                         r  nolabel_line22/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  nolabel_line22/count_reg[0]/Q
                         net (fo=3, routed)           2.168     1.807    nolabel_line22/count[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.150     1.957 f  nolabel_line22/count[31]_i_6/O
                         net (fo=1, routed)           0.441     2.398    nolabel_line22/count[31]_i_6_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.326     2.724 r  nolabel_line22/count[31]_i_3/O
                         net (fo=1, routed)           0.574     3.299    nolabel_line22/count[31]_i_3_n_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.124     3.423 r  nolabel_line22/count[31]_i_1/O
                         net (fo=31, routed)          1.319     4.742    nolabel_line22/count[31]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  nolabel_line22/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.605   198.585    nolabel_line22/clk_out1
    SLICE_X1Y93          FDRE                                         r  nolabel_line22/count_reg[25]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    nolabel_line22/count_reg[25]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                193.672    

Slack (MET) :             193.672ns  (required time - arrival time)
  Source:                 nolabel_line22/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 1.056ns (18.998%)  route 4.502ns (81.002%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.723    -0.817    nolabel_line22/clk_out1
    SLICE_X0Y89          FDRE                                         r  nolabel_line22/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  nolabel_line22/count_reg[0]/Q
                         net (fo=3, routed)           2.168     1.807    nolabel_line22/count[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.150     1.957 f  nolabel_line22/count[31]_i_6/O
                         net (fo=1, routed)           0.441     2.398    nolabel_line22/count[31]_i_6_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.326     2.724 r  nolabel_line22/count[31]_i_3/O
                         net (fo=1, routed)           0.574     3.299    nolabel_line22/count[31]_i_3_n_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.124     3.423 r  nolabel_line22/count[31]_i_1/O
                         net (fo=31, routed)          1.319     4.742    nolabel_line22/count[31]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  nolabel_line22/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.605   198.585    nolabel_line22/clk_out1
    SLICE_X1Y93          FDRE                                         r  nolabel_line22/count_reg[26]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    nolabel_line22/count_reg[26]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                193.672    

Slack (MET) :             193.672ns  (required time - arrival time)
  Source:                 nolabel_line22/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 1.056ns (18.998%)  route 4.502ns (81.002%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.723    -0.817    nolabel_line22/clk_out1
    SLICE_X0Y89          FDRE                                         r  nolabel_line22/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  nolabel_line22/count_reg[0]/Q
                         net (fo=3, routed)           2.168     1.807    nolabel_line22/count[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.150     1.957 f  nolabel_line22/count[31]_i_6/O
                         net (fo=1, routed)           0.441     2.398    nolabel_line22/count[31]_i_6_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.326     2.724 r  nolabel_line22/count[31]_i_3/O
                         net (fo=1, routed)           0.574     3.299    nolabel_line22/count[31]_i_3_n_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.124     3.423 r  nolabel_line22/count[31]_i_1/O
                         net (fo=31, routed)          1.319     4.742    nolabel_line22/count[31]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  nolabel_line22/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.605   198.585    nolabel_line22/clk_out1
    SLICE_X1Y93          FDRE                                         r  nolabel_line22/count_reg[27]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    nolabel_line22/count_reg[27]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                193.672    

Slack (MET) :             193.672ns  (required time - arrival time)
  Source:                 nolabel_line22/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 1.056ns (18.998%)  route 4.502ns (81.002%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.723    -0.817    nolabel_line22/clk_out1
    SLICE_X0Y89          FDRE                                         r  nolabel_line22/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  nolabel_line22/count_reg[0]/Q
                         net (fo=3, routed)           2.168     1.807    nolabel_line22/count[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.150     1.957 f  nolabel_line22/count[31]_i_6/O
                         net (fo=1, routed)           0.441     2.398    nolabel_line22/count[31]_i_6_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.326     2.724 r  nolabel_line22/count[31]_i_3/O
                         net (fo=1, routed)           0.574     3.299    nolabel_line22/count[31]_i_3_n_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.124     3.423 r  nolabel_line22/count[31]_i_1/O
                         net (fo=31, routed)          1.319     4.742    nolabel_line22/count[31]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  nolabel_line22/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.605   198.585    nolabel_line22/clk_out1
    SLICE_X1Y93          FDRE                                         r  nolabel_line22/count_reg[28]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    nolabel_line22/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                193.672    

Slack (MET) :             193.823ns  (required time - arrival time)
  Source:                 nolabel_line22/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 1.056ns (19.531%)  route 4.351ns (80.469%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.723    -0.817    nolabel_line22/clk_out1
    SLICE_X0Y89          FDRE                                         r  nolabel_line22/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  nolabel_line22/count_reg[0]/Q
                         net (fo=3, routed)           2.168     1.807    nolabel_line22/count[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.150     1.957 f  nolabel_line22/count[31]_i_6/O
                         net (fo=1, routed)           0.441     2.398    nolabel_line22/count[31]_i_6_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.326     2.724 r  nolabel_line22/count[31]_i_3/O
                         net (fo=1, routed)           0.574     3.299    nolabel_line22/count[31]_i_3_n_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.124     3.423 r  nolabel_line22/count[31]_i_1/O
                         net (fo=31, routed)          1.167     4.590    nolabel_line22/count[31]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  nolabel_line22/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.604   198.584    nolabel_line22/clk_out1
    SLICE_X1Y92          FDRE                                         r  nolabel_line22/count_reg[21]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X1Y92          FDRE (Setup_fdre_C_R)       -0.429   198.413    nolabel_line22/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                193.823    

Slack (MET) :             193.823ns  (required time - arrival time)
  Source:                 nolabel_line22/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 1.056ns (19.531%)  route 4.351ns (80.469%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.723    -0.817    nolabel_line22/clk_out1
    SLICE_X0Y89          FDRE                                         r  nolabel_line22/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  nolabel_line22/count_reg[0]/Q
                         net (fo=3, routed)           2.168     1.807    nolabel_line22/count[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.150     1.957 f  nolabel_line22/count[31]_i_6/O
                         net (fo=1, routed)           0.441     2.398    nolabel_line22/count[31]_i_6_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.326     2.724 r  nolabel_line22/count[31]_i_3/O
                         net (fo=1, routed)           0.574     3.299    nolabel_line22/count[31]_i_3_n_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.124     3.423 r  nolabel_line22/count[31]_i_1/O
                         net (fo=31, routed)          1.167     4.590    nolabel_line22/count[31]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  nolabel_line22/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.604   198.584    nolabel_line22/clk_out1
    SLICE_X1Y92          FDRE                                         r  nolabel_line22/count_reg[22]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X1Y92          FDRE (Setup_fdre_C_R)       -0.429   198.413    nolabel_line22/count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                193.823    

Slack (MET) :             193.823ns  (required time - arrival time)
  Source:                 nolabel_line22/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 1.056ns (19.531%)  route 4.351ns (80.469%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.723    -0.817    nolabel_line22/clk_out1
    SLICE_X0Y89          FDRE                                         r  nolabel_line22/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  nolabel_line22/count_reg[0]/Q
                         net (fo=3, routed)           2.168     1.807    nolabel_line22/count[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.150     1.957 f  nolabel_line22/count[31]_i_6/O
                         net (fo=1, routed)           0.441     2.398    nolabel_line22/count[31]_i_6_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.326     2.724 r  nolabel_line22/count[31]_i_3/O
                         net (fo=1, routed)           0.574     3.299    nolabel_line22/count[31]_i_3_n_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.124     3.423 r  nolabel_line22/count[31]_i_1/O
                         net (fo=31, routed)          1.167     4.590    nolabel_line22/count[31]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  nolabel_line22/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          1.604   198.584    nolabel_line22/clk_out1
    SLICE_X1Y92          FDRE                                         r  nolabel_line22/count_reg[23]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X1Y92          FDRE (Setup_fdre_C_R)       -0.429   198.413    nolabel_line22/count_reg[23]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                193.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 nolabel_line22/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/clockout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.528%)  route 0.082ns (30.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.603    -0.561    nolabel_line22/clk_out1
    SLICE_X1Y90          FDRE                                         r  nolabel_line22/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  nolabel_line22/count_reg[15]/Q
                         net (fo=3, routed)           0.082    -0.339    nolabel_line22/count[15]
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.045    -0.294 r  nolabel_line22/clockout_i_1/O
                         net (fo=2, routed)           0.000    -0.294    nolabel_line22/p_0_in
    SLICE_X0Y90          FDRE                                         r  nolabel_line22/clockout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.876    -0.797    nolabel_line22/clk_out1
    SLICE_X0Y90          FDRE                                         r  nolabel_line22/clockout_reg/C
                         clock pessimism              0.249    -0.548    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.091    -0.457    nolabel_line22/clockout_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line22/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.604    -0.560    nolabel_line22/clk_out1
    SLICE_X1Y93          FDRE                                         r  nolabel_line22/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  nolabel_line22/count_reg[28]/Q
                         net (fo=2, routed)           0.117    -0.302    nolabel_line22/count[28]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.194 r  nolabel_line22/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.194    nolabel_line22/data0[28]
    SLICE_X1Y93          FDRE                                         r  nolabel_line22/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.877    -0.796    nolabel_line22/clk_out1
    SLICE_X1Y93          FDRE                                         r  nolabel_line22/count_reg[28]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105    -0.455    nolabel_line22/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line22/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.603    -0.561    nolabel_line22/clk_out1
    SLICE_X1Y92          FDRE                                         r  nolabel_line22/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  nolabel_line22/count_reg[24]/Q
                         net (fo=3, routed)           0.120    -0.300    nolabel_line22/count[24]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  nolabel_line22/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    nolabel_line22/data0[24]
    SLICE_X1Y92          FDRE                                         r  nolabel_line22/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.876    -0.797    nolabel_line22/clk_out1
    SLICE_X1Y92          FDRE                                         r  nolabel_line22/count_reg[24]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105    -0.456    nolabel_line22/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line22/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    nolabel_line22/clk_out1
    SLICE_X1Y87          FDRE                                         r  nolabel_line22/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  nolabel_line22/count_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.302    nolabel_line22/count[4]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.194 r  nolabel_line22/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.194    nolabel_line22/data0[4]
    SLICE_X1Y87          FDRE                                         r  nolabel_line22/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.873    -0.800    nolabel_line22/clk_out1
    SLICE_X1Y87          FDRE                                         r  nolabel_line22/count_reg[4]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.105    -0.458    nolabel_line22/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line22/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.604    -0.560    nolabel_line22/clk_out1
    SLICE_X1Y93          FDRE                                         r  nolabel_line22/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  nolabel_line22/count_reg[25]/Q
                         net (fo=2, routed)           0.116    -0.303    nolabel_line22/count[25]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.188 r  nolabel_line22/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.188    nolabel_line22/data0[25]
    SLICE_X1Y93          FDRE                                         r  nolabel_line22/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.877    -0.796    nolabel_line22/clk_out1
    SLICE_X1Y93          FDRE                                         r  nolabel_line22/count_reg[25]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105    -0.455    nolabel_line22/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line22/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.604    -0.560    nolabel_line22/clk_out1
    SLICE_X1Y93          FDRE                                         r  nolabel_line22/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  nolabel_line22/count_reg[27]/Q
                         net (fo=2, routed)           0.120    -0.299    nolabel_line22/count[27]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.188 r  nolabel_line22/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.188    nolabel_line22/data0[27]
    SLICE_X1Y93          FDRE                                         r  nolabel_line22/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.877    -0.796    nolabel_line22/clk_out1
    SLICE_X1Y93          FDRE                                         r  nolabel_line22/count_reg[27]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105    -0.455    nolabel_line22/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line22/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.604    -0.560    nolabel_line22/clk_out1
    SLICE_X1Y94          FDRE                                         r  nolabel_line22/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  nolabel_line22/count_reg[29]/Q
                         net (fo=2, routed)           0.117    -0.302    nolabel_line22/count[29]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.187 r  nolabel_line22/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.187    nolabel_line22/data0[29]
    SLICE_X1Y94          FDRE                                         r  nolabel_line22/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.877    -0.796    nolabel_line22/clk_out1
    SLICE_X1Y94          FDRE                                         r  nolabel_line22/count_reg[29]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.455    nolabel_line22/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 nolabel_line22/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.603    -0.561    nolabel_line22/clk_out1
    SLICE_X1Y92          FDRE                                         r  nolabel_line22/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  nolabel_line22/count_reg[23]/Q
                         net (fo=3, routed)           0.122    -0.299    nolabel_line22/count[23]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.188 r  nolabel_line22/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.188    nolabel_line22/data0[23]
    SLICE_X1Y92          FDRE                                         r  nolabel_line22/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.876    -0.797    nolabel_line22/clk_out1
    SLICE_X1Y92          FDRE                                         r  nolabel_line22/count_reg[23]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105    -0.456    nolabel_line22/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 nolabel_line22/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.604    -0.560    nolabel_line22/clk_out1
    SLICE_X1Y94          FDRE                                         r  nolabel_line22/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  nolabel_line22/count_reg[31]/Q
                         net (fo=2, routed)           0.122    -0.298    nolabel_line22/count[31]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  nolabel_line22/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.187    nolabel_line22/data0[31]
    SLICE_X1Y94          FDRE                                         r  nolabel_line22/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.877    -0.796    nolabel_line22/clk_out1
    SLICE_X1Y94          FDRE                                         r  nolabel_line22/count_reg[31]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.455    nolabel_line22/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 nolabel_line22/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    nolabel_line22/clk_out1
    SLICE_X1Y87          FDRE                                         r  nolabel_line22/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  nolabel_line22/count_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.301    nolabel_line22/count[3]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.190 r  nolabel_line22/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.190    nolabel_line22/data0[3]
    SLICE_X1Y87          FDRE                                         r  nolabel_line22/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line18/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line18/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line18/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line18/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line18/inst/clkout1_buf/O
                         net (fo=34, routed)          0.873    -0.800    nolabel_line22/clk_out1
    SLICE_X1Y87          FDRE                                         r  nolabel_line22/count_reg[3]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.105    -0.458    nolabel_line22/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line18/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line18/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      nolabel_line22/clockout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y86      nolabel_line22/clockout_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y89      nolabel_line22/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y89      nolabel_line22/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y89      nolabel_line22/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y89      nolabel_line22/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y90      nolabel_line22/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y90      nolabel_line22/count_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line18/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line22/clockout_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y86      nolabel_line22/clockout_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      nolabel_line22/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      nolabel_line22/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      nolabel_line22/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      nolabel_line22/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y90      nolabel_line22/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y90      nolabel_line22/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y90      nolabel_line22/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y90      nolabel_line22/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      nolabel_line22/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      nolabel_line22/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      nolabel_line22/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      nolabel_line22/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line22/count_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line22/count_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line22/count_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line22/count_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line22/count_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line22/count_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line18/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line18/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line18/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line18/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line18/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line18/inst/mmcm_adv_inst/CLKFBOUT



