5 10 101 3 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd define6.1.vcd -o define6.1.cdd -v define6.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" define6.1.v 15 35 1
2 1 19 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 17 870004 1 0 0 0 1 17 0 1 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" define6.1.v 0 24 1
2 2 20 50008 1 0 21004 0 0 1 16 0 0
2 3 20 10001 0 1 1410 0 0 1 1 a
2 4 20 10008 1 37 16 2 3
2 5 21 20006 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 6 22 50005 1 1 1004 0 0 1 1 a
2 7 22 10007 1 39 6 6 0
2 8 23 9000c 0 0 21010 0 0 1 16 1 0
2 9 23 50005 0 1 1410 0 0 1 1 a
2 10 23 5000c 0 37 32 8 9
4 10 0 0 0
4 7 0 10 0
4 5 0 7 7
4 4 11 5 5
3 1 main.$u2 "main.$u2" define6.1.v 0 33 1
