#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x153225140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1532056e0 .scope module, "tb_tinker_core" "tb_tinker_core" 3 3;
 .timescale -9 -12;
v0x15272d0a0_0 .var "clk", 0 0;
v0x15272d130_0 .net "hlt", 0 0, L_0x152731520;  1 drivers
v0x15272d1c0_0 .var "reset", 0 0;
S_0x153205850 .scope module, "uut" "tinker_core" 3 10, 4 42 0, S_0x1532056e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "hlt";
L_0x152731350 .functor BUFZ 1, v0x15271fcc0_0, C4<0>, C4<0>, C4<0>;
L_0x1527313c0 .functor BUFZ 1, v0x15271fcc0_0, C4<0>, C4<0>, C4<0>;
L_0x1527314b0 .functor BUFZ 1, v0x152720260_0, C4<0>, C4<0>, C4<0>;
L_0x152731520 .functor BUFZ 1, v0x15271ff80_0, C4<0>, C4<0>, C4<0>;
v0x15272a070_0 .net "alu_branch_pc_ex", 63 0, v0x15271beb0_0;  1 drivers
v0x15272a160_0 .net "alu_enable_de", 0 0, v0x1527240f0_0;  1 drivers
v0x15272a230_0 .net "alu_enable_ex", 0 0, v0x15271da30_0;  1 drivers
v0x15272a300_0 .net "alu_input1", 63 0, L_0x152731090;  1 drivers
v0x15272a390_0 .net "alu_input2", 63 0, L_0x1527311b0;  1 drivers
v0x15272a460_0 .net "alu_mem_addr_ex", 63 0, v0x15271c330_0;  1 drivers
v0x15272a530_0 .net "alu_mem_data_ex", 63 0, v0x15271c620_0;  1 drivers
v0x15272a600_0 .net "alu_result_ex", 63 0, v0x15271caf0_0;  1 drivers
v0x15272a6d0_0 .net "alu_result_mem", 63 0, v0x152720c40_0;  1 drivers
v0x15272a7e0_0 .net "branch_pc_mem", 63 0, v0x15271fb50_0;  1 drivers
v0x15272a870_0 .net "branch_taken_ctrl_de", 0 0, v0x1527241b0_0;  1 drivers
v0x15272a940_0 .net "branch_taken_ex", 0 0, v0x15271bf50_0;  1 drivers
v0x15272a9d0_0 .net "branch_taken_mem", 0 0, v0x15271fcc0_0;  1 drivers
v0x15272aaa0_0 .net "clk", 0 0, v0x15272d0a0_0;  1 drivers
v0x15272ab30_0 .net "flush_de", 0 0, L_0x152731350;  1 drivers
v0x15272abc0_0 .net "flush_ex", 0 0, L_0x1527313c0;  1 drivers
v0x15272ac90_0 .net "forwardA_mem_ex", 0 0, L_0x152730e90;  1 drivers
v0x15272ae20_0 .net "forwardB_mem_ex", 0 0, L_0x152730fa0;  1 drivers
v0x15272aeb0_0 .net "hlt", 0 0, L_0x152731520;  alias, 1 drivers
v0x15272af40_0 .net "hlt_ex", 0 0, v0x15271bfe0_0;  1 drivers
v0x15272afd0_0 .net "hlt_mem", 0 0, v0x15271ff80_0;  1 drivers
v0x15272b060_0 .net "instruction_de", 31 0, v0x152721c50_0;  1 drivers
v0x15272b0f0_0 .net "instruction_if", 31 0, L_0x15272db40;  1 drivers
v0x15272b1c0_0 .net "literal_de", 63 0, v0x152724330_0;  1 drivers
v0x15272b250_0 .net "literal_ex", 63 0, v0x15271de50_0;  1 drivers
v0x15272b320_0 .net "mem_addr_mem", 63 0, v0x152720140_0;  1 drivers
v0x15272b3f0_0 .net "mem_pc_de", 0 0, v0x152724400_0;  1 drivers
v0x15272b4c0_0 .net "mem_pc_ex", 0 0, v0x15271e000_0;  1 drivers
v0x15272b550_0 .net "mem_pc_mem", 0 0, v0x152720260_0;  1 drivers
v0x15272b620_0 .net "mem_rdata_mem", 63 0, L_0x15272f4f0;  1 drivers
v0x15272b6b0_0 .net "mem_read_de", 0 0, v0x1527244d0_0;  1 drivers
v0x15272b780_0 .net "mem_read_ex", 0 0, v0x15271e140_0;  1 drivers
v0x15272b810_0 .net "mem_read_mem", 0 0, v0x1527203c0_0;  1 drivers
v0x15272ad60_0 .net "mem_to_reg_de", 0 0, v0x152724560_0;  1 drivers
v0x15272bae0_0 .net "mem_to_reg_ex", 0 0, v0x15271e260_0;  1 drivers
v0x15272bb70_0 .net "mem_to_reg_mem", 0 0, v0x152720520_0;  1 drivers
v0x15272bc40_0 .net "mem_wdata_mem", 63 0, v0x152720740_0;  1 drivers
v0x15272bd10_0 .net "mem_write_de", 0 0, v0x152724610_0;  1 drivers
v0x15272bda0_0 .net "mem_write_ex", 0 0, v0x15271e380_0;  1 drivers
v0x15272be30_0 .net "mem_write_mem", 0 0, v0x152720860_0;  1 drivers
v0x15272bf00_0 .net "opcode_de", 4 0, v0x1527246c0_0;  1 drivers
v0x15272bf90_0 .net "opcode_ex", 4 0, v0x15271e5d0_0;  1 drivers
v0x15272c060_0 .net "operand_a_de", 63 0, L_0x15272fe90;  1 drivers
v0x15272c130_0 .net "operand_a_ex", 63 0, v0x15271e720_0;  1 drivers
v0x15272c1c0_0 .net "operand_b_de", 63 0, v0x1527227f0_0;  1 drivers
v0x15272c290_0 .net "operand_b_ex", 63 0, v0x15271e840_0;  1 drivers
v0x15272c320_0 .net "operand_c_de", 63 0, L_0x152730a30;  1 drivers
v0x15272c3f0_0 .net "operand_c_ex", 63 0, v0x15271e970_0;  1 drivers
v0x15272c4c0_0 .net "pc_de", 63 0, v0x152721df0_0;  1 drivers
v0x15272c590_0 .net "pc_ex", 63 0, v0x15271ead0_0;  1 drivers
v0x15272c660_0 .net "pc_if", 63 0, v0x152722fc0_0;  1 drivers
v0x15272c6f0_0 .net "rd_addr_de", 4 0, v0x1527247d0_0;  1 drivers
v0x15272c780_0 .net "rd_addr_ex", 4 0, v0x15271ec30_0;  1 drivers
v0x15272c810_0 .net "rd_addr_mem", 4 0, v0x1527209c0_0;  1 drivers
v0x15272c8a0_0 .net "reg_wdata_wb", 63 0, v0x15271d1e0_0;  1 drivers
v0x15272c970_0 .net "reg_write_de", 0 0, v0x152724860_0;  1 drivers
v0x15272ca40_0 .net "reg_write_ex", 0 0, v0x15271ed80_0;  1 drivers
v0x15272cad0_0 .net "reg_write_mem", 0 0, v0x152720b20_0;  1 drivers
v0x15272cb60_0 .net "regfile_operand_b_de", 63 0, L_0x152730480;  1 drivers
v0x15272cc30_0 .net "reset", 0 0, v0x15272d1c0_0;  1 drivers
v0x15272ccc0_0 .net "return_pc_mem", 63 0, v0x152729f80_0;  1 drivers
v0x15272cd90_0 .net "rs_addr_de", 4 0, v0x152724910_0;  1 drivers
v0x15272ce20_0 .net "rs_addr_ex", 4 0, v0x15271eed0_0;  1 drivers
v0x15272cef0_0 .net "rt_addr_de", 4 0, v0x1527249c0_0;  1 drivers
v0x15272cf80_0 .net "rt_addr_ex", 4 0, v0x15271e4e0_0;  1 drivers
v0x15272b8e0_0 .net "stack_ptr_de", 63 0, L_0x152730b90;  1 drivers
v0x15272b9b0_0 .net "stack_ptr_ex", 63 0, v0x15271f2a0_0;  1 drivers
v0x15272d010_0 .net "take_return_pc_fetch", 0 0, L_0x1527314b0;  1 drivers
L_0x152731090 .functor MUXZ 64, v0x15271e720_0, v0x15271d1e0_0, L_0x152730e90, C4<>;
L_0x1527311b0 .functor MUXZ 64, v0x15271e840_0, v0x15271d1e0_0, L_0x152730fa0, C4<>;
S_0x15323f8d0 .scope module, "calculation_unit" "alu" 4 249, 4 505 0, S_0x153205850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "alu_enable";
    .port_info 1 /INPUT 5 "opcode";
    .port_info 2 /INPUT 64 "input1";
    .port_info 3 /INPUT 64 "input2";
    .port_info 4 /INPUT 64 "input3";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 64 "literal";
    .port_info 7 /INPUT 64 "pc_in";
    .port_info 8 /INPUT 64 "stack_ptr";
    .port_info 9 /OUTPUT 64 "result";
    .port_info 10 /OUTPUT 64 "mem_addr";
    .port_info 11 /OUTPUT 64 "mem_wdata";
    .port_info 12 /OUTPUT 64 "branch_pc";
    .port_info 13 /OUTPUT 1 "branch_taken";
    .port_info 14 /OUTPUT 1 "hlt_out";
    .port_info 15 /INPUT 1 "mem_read_in";
    .port_info 16 /INPUT 1 "mem_write_in";
    .port_info 17 /INPUT 1 "reg_write_in";
    .port_info 18 /INPUT 1 "mem_to_reg_in";
    .port_info 19 /INPUT 1 "mem_pc_in";
P_0x154009200 .param/l "ADD" 1 4 515, +C4<00000000000000000000000000011000>;
P_0x154009240 .param/l "ADDF" 1 4 515, +C4<00000000000000000000000000010100>;
P_0x154009280 .param/l "ADDI" 1 4 515, +C4<00000000000000000000000000011001>;
P_0x1540092c0 .param/l "AND" 1 4 513, +C4<00000000000000000000000000000000>;
P_0x154009300 .param/l "BR" 1 4 513, +C4<00000000000000000000000000001000>;
P_0x154009340 .param/l "BRGT" 1 4 514, +C4<00000000000000000000000000001110>;
P_0x154009380 .param/l "BRNZ" 1 4 513, +C4<00000000000000000000000000001011>;
P_0x1540093c0 .param/l "BRR" 1 4 513, +C4<00000000000000000000000000001001>;
P_0x154009400 .param/l "BRRI" 1 4 513, +C4<00000000000000000000000000001010>;
P_0x154009440 .param/l "CALL" 1 4 514, +C4<00000000000000000000000000001100>;
P_0x154009480 .param/l "DIV" 1 4 515, +C4<00000000000000000000000000011101>;
P_0x1540094c0 .param/l "DIVF" 1 4 515, +C4<00000000000000000000000000010111>;
P_0x154009500 .param/l "MOV_LIT" 1 4 514, +C4<00000000000000000000000000010010>;
P_0x154009540 .param/l "MOV_MEM" 1 4 514, +C4<00000000000000000000000000010000>;
P_0x154009580 .param/l "MOV_REG" 1 4 514, +C4<00000000000000000000000000010001>;
P_0x1540095c0 .param/l "MOV_STR" 1 4 514, +C4<00000000000000000000000000010011>;
P_0x154009600 .param/l "MUL" 1 4 515, +C4<00000000000000000000000000011100>;
P_0x154009640 .param/l "MULF" 1 4 515, +C4<00000000000000000000000000010110>;
P_0x154009680 .param/l "NOT" 1 4 513, +C4<00000000000000000000000000000011>;
P_0x1540096c0 .param/l "OR" 1 4 513, +C4<00000000000000000000000000000001>;
P_0x154009700 .param/l "PRIV" 1 4 514, +C4<00000000000000000000000000001111>;
P_0x154009740 .param/l "RETURN" 1 4 514, +C4<00000000000000000000000000001101>;
P_0x154009780 .param/l "SHFTL" 1 4 513, +C4<00000000000000000000000000000110>;
P_0x1540097c0 .param/l "SHFTLI" 1 4 513, +C4<00000000000000000000000000000111>;
P_0x154009800 .param/l "SHFTR" 1 4 513, +C4<00000000000000000000000000000100>;
P_0x154009840 .param/l "SHFTRI" 1 4 513, +C4<00000000000000000000000000000101>;
P_0x154009880 .param/l "SUB" 1 4 515, +C4<00000000000000000000000000011010>;
P_0x1540098c0 .param/l "SUBF" 1 4 515, +C4<00000000000000000000000000010101>;
P_0x154009900 .param/l "SUBI" 1 4 515, +C4<00000000000000000000000000011011>;
P_0x154009940 .param/l "XOR" 1 4 513, +C4<00000000000000000000000000000010>;
v0x15270bed0_0 .net "alu_enable", 0 0, v0x15271da30_0;  alias, 1 drivers
v0x15271beb0_0 .var "branch_pc", 63 0;
v0x15271bf50_0 .var "branch_taken", 0 0;
v0x15271bfe0_0 .var "hlt_out", 0 0;
v0x15271c070_0 .net "input1", 63 0, L_0x152731090;  alias, 1 drivers
v0x15271c120_0 .net "input2", 63 0, L_0x1527311b0;  alias, 1 drivers
v0x15271c1d0_0 .net "input3", 63 0, v0x15271e970_0;  alias, 1 drivers
v0x15271c280_0 .net "literal", 63 0, v0x15271de50_0;  alias, 1 drivers
v0x15271c330_0 .var "mem_addr", 63 0;
v0x15271c440_0 .net "mem_pc_in", 0 0, v0x15271e000_0;  alias, 1 drivers
v0x15271c4e0_0 .net "mem_read_in", 0 0, v0x15271e140_0;  alias, 1 drivers
v0x15271c580_0 .net "mem_to_reg_in", 0 0, v0x15271e260_0;  alias, 1 drivers
v0x15271c620_0 .var "mem_wdata", 63 0;
v0x15271c6d0_0 .net "mem_write_in", 0 0, v0x15271e380_0;  alias, 1 drivers
v0x15271c770_0 .net "opcode", 4 0, v0x15271e5d0_0;  alias, 1 drivers
v0x15271c820_0 .net "pc_in", 63 0, v0x15271ead0_0;  alias, 1 drivers
v0x15271c8d0_0 .net "rd_addr", 4 0, v0x15271ec30_0;  alias, 1 drivers
v0x15271ca60_0 .net "reg_write_in", 0 0, v0x15271ed80_0;  alias, 1 drivers
v0x15271caf0_0 .var "result", 63 0;
v0x15271cb90_0 .net "stack_ptr", 63 0, v0x15271f2a0_0;  alias, 1 drivers
E_0x15270be50/0 .event anyedge, v0x15271c820_0, v0x15270bed0_0, v0x15271c770_0, v0x15271c070_0;
E_0x15270be50/1 .event anyedge, v0x15271c120_0, v0x15271c1d0_0, v0x15271c280_0, v0x15271cb90_0;
E_0x15270be50 .event/or E_0x15270be50/0, E_0x15270be50/1;
S_0x15271ce20 .scope module, "data_source_selector" "memRegMux" 4 310, 4 615 0, S_0x153205850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem_to_reg";
    .port_info 1 /INPUT 64 "readData";
    .port_info 2 /INPUT 64 "aluResult";
    .port_info 3 /OUTPUT 64 "regWriteData";
v0x15271d060_0 .net "aluResult", 63 0, v0x152720c40_0;  alias, 1 drivers
v0x15271d120_0 .net "mem_to_reg", 0 0, v0x152720520_0;  alias, 1 drivers
v0x15270bbd0_0 .net "readData", 63 0, L_0x15272f4f0;  alias, 1 drivers
v0x15271d1e0_0 .var "regWriteData", 63 0;
E_0x15271cff0 .event anyedge, v0x15271d120_0, v0x15270bbd0_0, v0x15271d060_0;
S_0x15271d2f0 .scope module, "de_ex_reg" "de_ex_register" 4 192, 4 474 0, S_0x153205850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 64 "pc_in";
    .port_info 3 /INPUT 64 "operand_a_in";
    .port_info 4 /INPUT 64 "operand_b_in";
    .port_info 5 /INPUT 64 "operand_c_in";
    .port_info 6 /INPUT 64 "literal_in";
    .port_info 7 /INPUT 5 "rd_addr_in";
    .port_info 8 /INPUT 5 "rs_addr_in";
    .port_info 9 /INPUT 5 "rt_addr_in";
    .port_info 10 /INPUT 5 "opcode_in";
    .port_info 11 /INPUT 64 "stack_ptr_in";
    .port_info 12 /INPUT 1 "alu_enable_in";
    .port_info 13 /INPUT 1 "mem_read_in";
    .port_info 14 /INPUT 1 "mem_write_in";
    .port_info 15 /INPUT 1 "reg_write_in";
    .port_info 16 /INPUT 1 "mem_to_reg_in";
    .port_info 17 /INPUT 1 "branch_taken_ctrl_in";
    .port_info 18 /INPUT 1 "mem_pc_in";
    .port_info 19 /OUTPUT 64 "pc_out";
    .port_info 20 /OUTPUT 64 "operand_a_out";
    .port_info 21 /OUTPUT 64 "operand_b_out";
    .port_info 22 /OUTPUT 64 "operand_c_out";
    .port_info 23 /OUTPUT 64 "literal_out";
    .port_info 24 /OUTPUT 5 "rd_addr_out";
    .port_info 25 /OUTPUT 5 "rs_addr_out";
    .port_info 26 /OUTPUT 5 "rt_addr_out";
    .port_info 27 /OUTPUT 5 "opcode_out";
    .port_info 28 /OUTPUT 64 "stack_ptr_out";
    .port_info 29 /OUTPUT 1 "alu_enable_out";
    .port_info 30 /OUTPUT 1 "mem_read_out";
    .port_info 31 /OUTPUT 1 "mem_write_out";
    .port_info 32 /OUTPUT 1 "reg_write_out";
    .port_info 33 /OUTPUT 1 "mem_to_reg_out";
    .port_info 34 /OUTPUT 1 "branch_taken_ctrl_out";
    .port_info 35 /OUTPUT 1 "mem_pc_out";
v0x15271d980_0 .net "alu_enable_in", 0 0, v0x1527240f0_0;  alias, 1 drivers
v0x15271da30_0 .var "alu_enable_out", 0 0;
v0x15271daf0_0 .net "branch_taken_ctrl_in", 0 0, v0x1527241b0_0;  alias, 1 drivers
v0x15271dba0_0 .var "branch_taken_ctrl_out", 0 0;
v0x15271dc30_0 .net "clk", 0 0, v0x15272d0a0_0;  alias, 1 drivers
v0x15271dd00_0 .net "flush", 0 0, L_0x1527313c0;  alias, 1 drivers
v0x15271dda0_0 .net "literal_in", 63 0, v0x152724330_0;  alias, 1 drivers
v0x15271de50_0 .var "literal_out", 63 0;
v0x15271def0_0 .net "mem_pc_in", 0 0, v0x152724400_0;  alias, 1 drivers
v0x15271e000_0 .var "mem_pc_out", 0 0;
v0x15271e0b0_0 .net "mem_read_in", 0 0, v0x1527244d0_0;  alias, 1 drivers
v0x15271e140_0 .var "mem_read_out", 0 0;
v0x15271e1d0_0 .net "mem_to_reg_in", 0 0, v0x152724560_0;  alias, 1 drivers
v0x15271e260_0 .var "mem_to_reg_out", 0 0;
v0x15271e2f0_0 .net "mem_write_in", 0 0, v0x152724610_0;  alias, 1 drivers
v0x15271e380_0 .var "mem_write_out", 0 0;
v0x15271e430_0 .net "opcode_in", 4 0, v0x1527246c0_0;  alias, 1 drivers
v0x15271e5d0_0 .var "opcode_out", 4 0;
v0x15271e690_0 .net "operand_a_in", 63 0, L_0x15272fe90;  alias, 1 drivers
v0x15271e720_0 .var "operand_a_out", 63 0;
v0x15271e7b0_0 .net "operand_b_in", 63 0, v0x1527227f0_0;  alias, 1 drivers
v0x15271e840_0 .var "operand_b_out", 63 0;
v0x15271e8d0_0 .net "operand_c_in", 63 0, L_0x152730a30;  alias, 1 drivers
v0x15271e970_0 .var "operand_c_out", 63 0;
v0x15271ea30_0 .net "pc_in", 63 0, v0x152721df0_0;  alias, 1 drivers
v0x15271ead0_0 .var "pc_out", 63 0;
v0x15271eb90_0 .net "rd_addr_in", 4 0, v0x1527247d0_0;  alias, 1 drivers
v0x15271ec30_0 .var "rd_addr_out", 4 0;
v0x15271ecf0_0 .net "reg_write_in", 0 0, v0x152724860_0;  alias, 1 drivers
v0x15271ed80_0 .var "reg_write_out", 0 0;
v0x15271ee30_0 .net "rs_addr_in", 4 0, v0x152724910_0;  alias, 1 drivers
v0x15271eed0_0 .var "rs_addr_out", 4 0;
v0x15271ef80_0 .net "rt_addr_in", 4 0, v0x1527249c0_0;  alias, 1 drivers
v0x15271e4e0_0 .var "rt_addr_out", 4 0;
v0x15271f210_0 .net "stack_ptr_in", 63 0, L_0x152730b90;  alias, 1 drivers
v0x15271f2a0_0 .var "stack_ptr_out", 63 0;
E_0x15271d930 .event posedge, v0x15271dc30_0;
S_0x15271f6a0 .scope module, "ex_mem_reg" "ex_mem_register" 4 272, 4 554 0, S_0x153205850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush_mem";
    .port_info 2 /INPUT 64 "result_in";
    .port_info 3 /INPUT 64 "mem_addr_in";
    .port_info 4 /INPUT 64 "mem_wdata_in";
    .port_info 5 /INPUT 64 "branch_pc_in";
    .port_info 6 /INPUT 5 "rd_addr_in";
    .port_info 7 /INPUT 1 "hlt_in";
    .port_info 8 /INPUT 1 "mem_read_in";
    .port_info 9 /INPUT 1 "mem_write_in";
    .port_info 10 /INPUT 1 "reg_write_in";
    .port_info 11 /INPUT 1 "mem_to_reg_in";
    .port_info 12 /INPUT 1 "branch_taken_in";
    .port_info 13 /INPUT 1 "mem_pc_in";
    .port_info 14 /OUTPUT 64 "result_out";
    .port_info 15 /OUTPUT 64 "mem_addr_out";
    .port_info 16 /OUTPUT 64 "mem_wdata_out";
    .port_info 17 /OUTPUT 64 "branch_pc_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 1 "hlt_out";
    .port_info 20 /OUTPUT 1 "mem_read_out";
    .port_info 21 /OUTPUT 1 "mem_write_out";
    .port_info 22 /OUTPUT 1 "reg_write_out";
    .port_info 23 /OUTPUT 1 "mem_to_reg_out";
    .port_info 24 /OUTPUT 1 "branch_taken_out";
    .port_info 25 /OUTPUT 1 "mem_pc_out";
v0x15271fa80_0 .net "branch_pc_in", 63 0, v0x15271beb0_0;  alias, 1 drivers
v0x15271fb50_0 .var "branch_pc_out", 63 0;
v0x15271fbf0_0 .net "branch_taken_in", 0 0, v0x15271bf50_0;  alias, 1 drivers
v0x15271fcc0_0 .var "branch_taken_out", 0 0;
v0x15271fd50_0 .net "clk", 0 0, v0x15272d0a0_0;  alias, 1 drivers
v0x15271fe20_0 .net "flush_mem", 0 0, L_0x1527313c0;  alias, 1 drivers
v0x15271fed0_0 .net "hlt_in", 0 0, v0x15271bfe0_0;  alias, 1 drivers
v0x15271ff80_0 .var "hlt_out", 0 0;
v0x152720010_0 .net "mem_addr_in", 63 0, v0x15271c330_0;  alias, 1 drivers
v0x152720140_0 .var "mem_addr_out", 63 0;
v0x1527201d0_0 .net "mem_pc_in", 0 0, v0x15271e000_0;  alias, 1 drivers
v0x152720260_0 .var "mem_pc_out", 0 0;
v0x1527202f0_0 .net "mem_read_in", 0 0, v0x15271e140_0;  alias, 1 drivers
v0x1527203c0_0 .var "mem_read_out", 0 0;
v0x152720450_0 .net "mem_to_reg_in", 0 0, v0x15271e260_0;  alias, 1 drivers
v0x152720520_0 .var "mem_to_reg_out", 0 0;
v0x1527205b0_0 .net "mem_wdata_in", 63 0, v0x15271c620_0;  alias, 1 drivers
v0x152720740_0 .var "mem_wdata_out", 63 0;
v0x1527207d0_0 .net "mem_write_in", 0 0, v0x15271e380_0;  alias, 1 drivers
v0x152720860_0 .var "mem_write_out", 0 0;
v0x1527208f0_0 .net "rd_addr_in", 4 0, v0x15271ec30_0;  alias, 1 drivers
v0x1527209c0_0 .var "rd_addr_out", 4 0;
v0x152720a50_0 .net "reg_write_in", 0 0, v0x15271ed80_0;  alias, 1 drivers
v0x152720b20_0 .var "reg_write_out", 0 0;
v0x152720bb0_0 .net "result_in", 63 0, v0x15271caf0_0;  alias, 1 drivers
v0x152720c40_0 .var "result_out", 63 0;
S_0x152720f30 .scope module, "fwd_unit" "forwardingUnit" 4 234, 4 10 0, S_0x153205850;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs_addr_ex";
    .port_info 1 /INPUT 5 "rt_addr_ex";
    .port_info 2 /INPUT 5 "rd_addr_mem";
    .port_info 3 /INPUT 1 "reg_write_mem";
    .port_info 4 /OUTPUT 1 "forwardA";
    .port_info 5 /OUTPUT 1 "forwardB";
L_0x152730c80 .functor BUFZ 1, v0x152720b20_0, C4<0>, C4<0>, C4<0>;
L_0x152730e90 .functor AND 1, L_0x152730c80, L_0x152730d70, C4<1>, C4<1>;
L_0x152730fa0 .functor AND 1, L_0x152730c80, L_0x152730f00, C4<1>, C4<1>;
v0x152721130_0 .net *"_ivl_2", 0 0, L_0x152730d70;  1 drivers
v0x1527211d0_0 .net *"_ivl_6", 0 0, L_0x152730f00;  1 drivers
v0x152721270_0 .net "forwardA", 0 0, L_0x152730e90;  alias, 1 drivers
v0x152721300_0 .net "forwardB", 0 0, L_0x152730fa0;  alias, 1 drivers
v0x1527213a0_0 .net "mem_writes_reg", 0 0, L_0x152730c80;  1 drivers
v0x152721480_0 .net "rd_addr_mem", 4 0, v0x1527209c0_0;  alias, 1 drivers
v0x152721520_0 .net "reg_write_mem", 0 0, v0x152720b20_0;  alias, 1 drivers
v0x1527215d0_0 .net "rs_addr_ex", 4 0, v0x15271eed0_0;  alias, 1 drivers
v0x152721680_0 .net "rt_addr_ex", 4 0, v0x15271e4e0_0;  alias, 1 drivers
L_0x152730d70 .cmp/eq 5, v0x1527209c0_0, v0x15271eed0_0;
L_0x152730f00 .cmp/eq 5, v0x1527209c0_0, v0x15271e4e0_0;
S_0x1527217e0 .scope module, "if_de_reg" "if_de_register" 4 140, 4 361 0, S_0x153205850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 64 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 64 "pc_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
v0x152721a30_0 .net "clk", 0 0, v0x15272d0a0_0;  alias, 1 drivers
v0x152721b10_0 .net "flush", 0 0, L_0x152731350;  alias, 1 drivers
v0x152721bb0_0 .net "instruction_in", 31 0, L_0x15272db40;  alias, 1 drivers
v0x152721c50_0 .var "instruction_out", 31 0;
v0x152721d00_0 .net "pc_in", 63 0, v0x152722fc0_0;  alias, 1 drivers
v0x152721df0_0 .var "pc_out", 63 0;
S_0x152721f10 .scope module, "input_selector" "reglitmux" 4 185, 4 607 0, S_0x153205850;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "sel";
    .port_info 1 /INPUT 64 "reg_in";
    .port_info 2 /INPUT 64 "lit_in";
    .port_info 3 /OUTPUT 64 "out";
P_0x1527220d0 .param/l "ADDI" 1 4 608, +C4<000000000000000000000000000011001>;
P_0x152722110 .param/l "BRRI" 1 4 608, +C4<00000000000000000000000000001010>;
P_0x152722150 .param/l "MOV_LIT" 1 4 608, +C4<00000000000000000000000000010010>;
P_0x152722190 .param/l "MOV_MEM" 1 4 608, +C4<00000000000000000000000000010000>;
P_0x1527221d0 .param/l "MOV_STR" 1 4 608, +C4<00000000000000000000000000010011>;
P_0x152722210 .param/l "SHFTLI" 1 4 608, +C4<00000000000000000000000000000111>;
P_0x152722250 .param/l "SHFTRI" 1 4 608, +C4<00000000000000000000000000000101>;
P_0x152722290 .param/l "SUBI" 1 4 608, +C4<00000000000000000000000000011011>;
v0x152722720_0 .net "lit_in", 63 0, v0x152724330_0;  alias, 1 drivers
v0x1527227f0_0 .var "out", 63 0;
v0x152722880_0 .net "reg_in", 63 0, L_0x152730480;  alias, 1 drivers
v0x152722910_0 .net "sel", 4 0, v0x1527246c0_0;  alias, 1 drivers
E_0x1527226c0 .event anyedge, v0x15271e430_0, v0x15271dda0_0, v0x152722880_0;
S_0x1527229e0 .scope module, "instruction_fetcher" "fetch" 4 118, 4 349 0, S_0x153205850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "branch_taken";
    .port_info 3 /INPUT 64 "branch_pc";
    .port_info 4 /INPUT 1 "take_return_pc";
    .port_info 5 /INPUT 64 "return_pc";
    .port_info 6 /OUTPUT 64 "pc_out";
P_0x152722ba0 .param/l "INITIAL_PC" 1 4 353, C4<0000000000000000000000000000000000000000000000000010000000000000>;
v0x152722db0_0 .net "branch_pc", 63 0, v0x15271fb50_0;  alias, 1 drivers
v0x152722e60_0 .net "branch_taken", 0 0, v0x15271fcc0_0;  alias, 1 drivers
v0x152722f10_0 .net "clk", 0 0, v0x15272d0a0_0;  alias, 1 drivers
v0x152722fc0_0 .var "current_pc", 63 0;
v0x152723050_0 .net "pc_out", 63 0, v0x152722fc0_0;  alias, 1 drivers
v0x152723120_0 .net "reset", 0 0, v0x15272d1c0_0;  alias, 1 drivers
v0x1527231b0_0 .net "return_pc", 63 0, v0x152729f80_0;  alias, 1 drivers
v0x152723260_0 .net "take_return_pc", 0 0, L_0x1527314b0;  alias, 1 drivers
E_0x152722d60 .event posedge, v0x152723120_0, v0x15271dc30_0;
S_0x1527233b0 .scope module, "instruction_parser" "instructionDecoder" 4 149, 4 372 0, S_0x153205850;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instructionLine";
    .port_info 1 /OUTPUT 64 "literal";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs";
    .port_info 4 /OUTPUT 5 "rt";
    .port_info 5 /OUTPUT 5 "opcode";
    .port_info 6 /OUTPUT 1 "alu_enable";
    .port_info 7 /OUTPUT 1 "mem_read";
    .port_info 8 /OUTPUT 1 "mem_write";
    .port_info 9 /OUTPUT 1 "reg_write";
    .port_info 10 /OUTPUT 1 "mem_to_reg";
    .port_info 11 /OUTPUT 1 "branch_taken";
    .port_info 12 /OUTPUT 1 "mem_pc";
P_0x133008200 .param/l "ADD" 1 4 392, C4<11000>;
P_0x133008240 .param/l "ADDF" 1 4 391, C4<10100>;
P_0x133008280 .param/l "ADDI" 1 4 392, C4<11001>;
P_0x1330082c0 .param/l "AND" 1 4 389, C4<00000>;
P_0x133008300 .param/l "BR" 1 4 390, C4<01000>;
P_0x133008340 .param/l "BRGT" 1 4 390, C4<01110>;
P_0x133008380 .param/l "BRNZ" 1 4 390, C4<01011>;
P_0x1330083c0 .param/l "BRR" 1 4 390, C4<01001>;
P_0x133008400 .param/l "BRRI" 1 4 390, C4<01010>;
P_0x133008440 .param/l "CALL" 1 4 390, C4<01100>;
P_0x133008480 .param/l "DIV" 1 4 392, C4<11101>;
P_0x1330084c0 .param/l "DIVF" 1 4 392, C4<10111>;
P_0x133008500 .param/l "MOV_LIT" 1 4 391, C4<10010>;
P_0x133008540 .param/l "MOV_MEM" 1 4 391, C4<10000>;
P_0x133008580 .param/l "MOV_REG" 1 4 391, C4<10001>;
P_0x1330085c0 .param/l "MOV_STR" 1 4 391, C4<10011>;
P_0x133008600 .param/l "MUL" 1 4 392, C4<11100>;
P_0x133008640 .param/l "MULF" 1 4 392, C4<10110>;
P_0x133008680 .param/l "NOT" 1 4 389, C4<00011>;
P_0x1330086c0 .param/l "OR" 1 4 389, C4<00001>;
P_0x133008700 .param/l "PRIV" 1 4 390, C4<01111>;
P_0x133008740 .param/l "RETURN" 1 4 390, C4<01101>;
P_0x133008780 .param/l "SHFTL" 1 4 389, C4<00110>;
P_0x1330087c0 .param/l "SHFTLI" 1 4 389, C4<00111>;
P_0x133008800 .param/l "SHFTR" 1 4 389, C4<00100>;
P_0x133008840 .param/l "SHFTRI" 1 4 389, C4<00101>;
P_0x133008880 .param/l "SUB" 1 4 392, C4<11010>;
P_0x1330088c0 .param/l "SUBF" 1 4 391, C4<10101>;
P_0x133008900 .param/l "SUBI" 1 4 392, C4<11011>;
P_0x133008940 .param/l "XOR" 1 4 389, C4<00010>;
v0x1527240f0_0 .var "alu_enable", 0 0;
v0x1527241b0_0 .var "branch_taken", 0 0;
v0x152724260_0 .net "instructionLine", 31 0, v0x152721c50_0;  alias, 1 drivers
v0x152724330_0 .var "literal", 63 0;
v0x152724400_0 .var "mem_pc", 0 0;
v0x1527244d0_0 .var "mem_read", 0 0;
v0x152724560_0 .var "mem_to_reg", 0 0;
v0x152724610_0 .var "mem_write", 0 0;
v0x1527246c0_0 .var "opcode", 4 0;
v0x1527247d0_0 .var "rd", 4 0;
v0x152724860_0 .var "reg_write", 0 0;
v0x152724910_0 .var "rs", 4 0;
v0x1527249c0_0 .var "rt", 4 0;
E_0x1527240a0 .event anyedge, v0x152721c50_0, v0x15271e430_0, v0x15271dda0_0, v0x15271eb90_0;
S_0x152724b50 .scope module, "memory" "memory" 4 128, 4 579 0, S_0x153205850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "inst_addr";
    .port_info 3 /OUTPUT 32 "instruction_out";
    .port_info 4 /INPUT 64 "data_addr";
    .port_info 5 /INPUT 64 "data_wdata";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /OUTPUT 64 "data_rdata";
P_0x152724d10 .param/l "MEM_SIZE_BYTES" 1 4 584, +C4<00000000000010000000000000000000>;
L_0x15272d5b0 .functor BUFZ 8, L_0x15272d3c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x15272d800 .functor BUFZ 8, L_0x15272d620, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x15272da90 .functor BUFZ 8, L_0x15272d8b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x15272dff0 .functor BUFZ 8, L_0x15272dd10, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x15272e2c0 .functor BUFZ 8, L_0x15272e0a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x15272e5d0 .functor BUFZ 8, L_0x15272e370, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x15272d340 .functor BUFZ 8, L_0x15272e640, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x15272eb90 .functor BUFZ 8, L_0x15272e920, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x15272eec0 .functor BUFZ 8, L_0x15272ec00, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x15272e550 .functor BUFZ 8, L_0x15272ef30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x15272f480 .functor BUFZ 8, L_0x15272ee20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x15272f9a0 .functor BUFZ 8, L_0x15272f790, C4<00000000>, C4<00000000>, C4<00000000>;
v0x152724f10_0 .net *"_ivl_100", 7 0, L_0x15272e550;  1 drivers
v0x152724fb0_0 .net *"_ivl_103", 7 0, L_0x15272ee20;  1 drivers
L_0x1400402e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x152725050_0 .net/2u *"_ivl_105", 63 0, L_0x1400402e0;  1 drivers
v0x1527250e0_0 .net *"_ivl_107", 63 0, L_0x15272f280;  1 drivers
v0x152725170_0 .net *"_ivl_110", 7 0, L_0x15272f480;  1 drivers
v0x152725240_0 .net *"_ivl_114", 7 0, L_0x15272f790;  1 drivers
L_0x140040328 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x1527252f0_0 .net/2u *"_ivl_116", 63 0, L_0x140040328;  1 drivers
v0x1527253a0_0 .net *"_ivl_118", 63 0, L_0x15272f3c0;  1 drivers
v0x152725450_0 .net *"_ivl_12", 7 0, L_0x15272d620;  1 drivers
v0x152725560_0 .net *"_ivl_121", 7 0, L_0x15272f9a0;  1 drivers
L_0x140040058 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x152725610_0 .net/2u *"_ivl_14", 63 0, L_0x140040058;  1 drivers
v0x1527256c0_0 .net *"_ivl_16", 63 0, L_0x15272d6c0;  1 drivers
v0x152725770_0 .net *"_ivl_19", 7 0, L_0x15272d800;  1 drivers
v0x152725820_0 .net *"_ivl_2", 7 0, L_0x15272d3c0;  1 drivers
v0x1527258d0_0 .net *"_ivl_22", 7 0, L_0x15272d8b0;  1 drivers
L_0x1400400a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x152725980_0 .net/2u *"_ivl_24", 63 0, L_0x1400400a0;  1 drivers
v0x152725a30_0 .net *"_ivl_26", 63 0, L_0x15272d950;  1 drivers
v0x152725bc0_0 .net *"_ivl_29", 7 0, L_0x15272da90;  1 drivers
v0x152725c50_0 .net *"_ivl_33", 7 0, L_0x15272dd10;  1 drivers
L_0x1400400e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x152725d00_0 .net/2u *"_ivl_35", 63 0, L_0x1400400e8;  1 drivers
v0x152725db0_0 .net *"_ivl_37", 63 0, L_0x15272ddb0;  1 drivers
L_0x140040010 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152725e60_0 .net/2u *"_ivl_4", 63 0, L_0x140040010;  1 drivers
v0x152725f10_0 .net *"_ivl_40", 7 0, L_0x15272dff0;  1 drivers
v0x152725fc0_0 .net *"_ivl_43", 7 0, L_0x15272e0a0;  1 drivers
L_0x140040130 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152726070_0 .net/2u *"_ivl_45", 63 0, L_0x140040130;  1 drivers
v0x152726120_0 .net *"_ivl_47", 63 0, L_0x15272e180;  1 drivers
v0x1527261d0_0 .net *"_ivl_50", 7 0, L_0x15272e2c0;  1 drivers
v0x152726280_0 .net *"_ivl_53", 7 0, L_0x15272e370;  1 drivers
L_0x140040178 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x152726330_0 .net/2u *"_ivl_55", 63 0, L_0x140040178;  1 drivers
v0x1527263e0_0 .net *"_ivl_57", 63 0, L_0x15272e410;  1 drivers
v0x152726490_0 .net *"_ivl_6", 63 0, L_0x15272d4b0;  1 drivers
v0x152726540_0 .net *"_ivl_60", 7 0, L_0x15272e5d0;  1 drivers
v0x1527265f0_0 .net *"_ivl_63", 7 0, L_0x15272e640;  1 drivers
L_0x1400401c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x152725ae0_0 .net/2u *"_ivl_65", 63 0, L_0x1400401c0;  1 drivers
v0x152726880_0 .net *"_ivl_67", 63 0, L_0x15272e6e0;  1 drivers
v0x152726910_0 .net *"_ivl_70", 7 0, L_0x15272d340;  1 drivers
v0x1527269b0_0 .net *"_ivl_73", 7 0, L_0x15272e920;  1 drivers
L_0x140040208 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x152726a60_0 .net/2u *"_ivl_75", 63 0, L_0x140040208;  1 drivers
v0x152726b10_0 .net *"_ivl_77", 63 0, L_0x15272e9c0;  1 drivers
v0x152726bc0_0 .net *"_ivl_80", 7 0, L_0x15272eb90;  1 drivers
v0x152726c70_0 .net *"_ivl_83", 7 0, L_0x15272ec00;  1 drivers
L_0x140040250 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x152726d20_0 .net/2u *"_ivl_85", 63 0, L_0x140040250;  1 drivers
v0x152726dd0_0 .net *"_ivl_87", 63 0, L_0x15272ed20;  1 drivers
v0x152726e80_0 .net *"_ivl_9", 7 0, L_0x15272d5b0;  1 drivers
v0x152726f30_0 .net *"_ivl_90", 7 0, L_0x15272eec0;  1 drivers
v0x152726fe0_0 .net *"_ivl_93", 7 0, L_0x15272ef30;  1 drivers
L_0x140040298 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x152727090_0 .net/2u *"_ivl_95", 63 0, L_0x140040298;  1 drivers
v0x152727140_0 .net *"_ivl_97", 63 0, L_0x15272efd0;  1 drivers
v0x1527271f0 .array "bytes", 524287 0, 7 0;
v0x152727290_0 .net "clk", 0 0, v0x15272d0a0_0;  alias, 1 drivers
v0x152727320_0 .net "data_addr", 63 0, v0x152720140_0;  alias, 1 drivers
v0x1527273e0_0 .net "data_rdata", 63 0, L_0x15272f4f0;  alias, 1 drivers
v0x152727470_0 .net "data_wdata", 63 0, v0x152720740_0;  alias, 1 drivers
v0x152727500_0 .var/i "i", 31 0;
v0x1527275a0_0 .net "inst_addr", 63 0, v0x152722fc0_0;  alias, 1 drivers
v0x152727680_0 .net "instruction_out", 31 0, L_0x15272db40;  alias, 1 drivers
v0x152727720_0 .net "mem_read", 0 0, v0x1527203c0_0;  alias, 1 drivers
v0x1527277d0_0 .net "mem_write", 0 0, v0x152720860_0;  alias, 1 drivers
v0x152727880_0 .net "reset", 0 0, v0x15272d1c0_0;  alias, 1 drivers
L_0x15272d3c0 .array/port v0x1527271f0, L_0x15272d4b0;
L_0x15272d4b0 .arith/sum 64, v0x152722fc0_0, L_0x140040010;
L_0x15272d620 .array/port v0x1527271f0, L_0x15272d6c0;
L_0x15272d6c0 .arith/sum 64, v0x152722fc0_0, L_0x140040058;
L_0x15272d8b0 .array/port v0x1527271f0, L_0x15272d950;
L_0x15272d950 .arith/sum 64, v0x152722fc0_0, L_0x1400400a0;
L_0x15272db40 .concat8 [ 8 8 8 8], L_0x15272d5b0, L_0x15272d800, L_0x15272da90, L_0x15272dff0;
L_0x15272dd10 .array/port v0x1527271f0, L_0x15272ddb0;
L_0x15272ddb0 .arith/sum 64, v0x152722fc0_0, L_0x1400400e8;
L_0x15272e0a0 .array/port v0x1527271f0, L_0x15272e180;
L_0x15272e180 .arith/sum 64, v0x152720140_0, L_0x140040130;
L_0x15272e370 .array/port v0x1527271f0, L_0x15272e410;
L_0x15272e410 .arith/sum 64, v0x152720140_0, L_0x140040178;
L_0x15272e640 .array/port v0x1527271f0, L_0x15272e6e0;
L_0x15272e6e0 .arith/sum 64, v0x152720140_0, L_0x1400401c0;
L_0x15272e920 .array/port v0x1527271f0, L_0x15272e9c0;
L_0x15272e9c0 .arith/sum 64, v0x152720140_0, L_0x140040208;
L_0x15272ec00 .array/port v0x1527271f0, L_0x15272ed20;
L_0x15272ed20 .arith/sum 64, v0x152720140_0, L_0x140040250;
L_0x15272ef30 .array/port v0x1527271f0, L_0x15272efd0;
L_0x15272efd0 .arith/sum 64, v0x152720140_0, L_0x140040298;
L_0x15272ee20 .array/port v0x1527271f0, L_0x15272f280;
L_0x15272f280 .arith/sum 64, v0x152720140_0, L_0x1400402e0;
LS_0x15272f4f0_0_0 .concat8 [ 8 8 8 8], L_0x15272e2c0, L_0x15272e5d0, L_0x15272d340, L_0x15272eb90;
LS_0x15272f4f0_0_4 .concat8 [ 8 8 8 8], L_0x15272eec0, L_0x15272e550, L_0x15272f480, L_0x15272f9a0;
L_0x15272f4f0 .concat8 [ 32 32 0 0], LS_0x15272f4f0_0_0, LS_0x15272f4f0_0_4;
L_0x15272f790 .array/port v0x1527271f0, L_0x15272f3c0;
L_0x15272f3c0 .arith/sum 64, v0x152720140_0, L_0x140040328;
S_0x1527279d0 .scope module, "reg_file" "registerFile" 4 165, 4 328 0, S_0x153205850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "write_addr";
    .port_info 3 /INPUT 64 "write_data";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 5 "read_addr1";
    .port_info 6 /OUTPUT 64 "read_data1";
    .port_info 7 /INPUT 5 "read_addr2";
    .port_info 8 /OUTPUT 64 "read_data2";
    .port_info 9 /INPUT 5 "read_addr3";
    .port_info 10 /OUTPUT 64 "read_data3";
    .port_info 11 /OUTPUT 64 "stack_ptr_out";
v0x1527291b0_31 .array/port v0x1527291b0, 31;
L_0x152730b90 .functor BUFZ 64, v0x1527291b0_31, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x152727cc0_0 .net *"_ivl_0", 31 0, L_0x15272fa90;  1 drivers
v0x152727d80_0 .net *"_ivl_11", 6 0, L_0x15272fd70;  1 drivers
L_0x140040400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x152727e30_0 .net *"_ivl_14", 1 0, L_0x140040400;  1 drivers
v0x152727ef0_0 .net *"_ivl_17", 31 0, L_0x15272ffb0;  1 drivers
L_0x140040448 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152727fa0_0 .net *"_ivl_20", 26 0, L_0x140040448;  1 drivers
L_0x140040490 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x152728090_0 .net/2u *"_ivl_21", 31 0, L_0x140040490;  1 drivers
v0x152728140_0 .net *"_ivl_23", 0 0, L_0x1527301d0;  1 drivers
v0x1527281e0_0 .net *"_ivl_26", 63 0, L_0x1527302b0;  1 drivers
v0x152728290_0 .net *"_ivl_28", 6 0, L_0x152730350;  1 drivers
L_0x140040370 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1527283a0_0 .net *"_ivl_3", 26 0, L_0x140040370;  1 drivers
L_0x1400404d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x152728450_0 .net *"_ivl_31", 1 0, L_0x1400404d8;  1 drivers
v0x152728500_0 .net *"_ivl_34", 31 0, L_0x1527305e0;  1 drivers
L_0x140040520 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1527285b0_0 .net *"_ivl_37", 26 0, L_0x140040520;  1 drivers
L_0x140040568 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x152728660_0 .net/2u *"_ivl_38", 31 0, L_0x140040568;  1 drivers
L_0x1400403b8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x152728710_0 .net/2u *"_ivl_4", 31 0, L_0x1400403b8;  1 drivers
v0x1527287c0_0 .net *"_ivl_40", 0 0, L_0x152730760;  1 drivers
v0x152728860_0 .net *"_ivl_43", 63 0, L_0x152730840;  1 drivers
v0x1527289f0_0 .net *"_ivl_45", 6 0, L_0x152730950;  1 drivers
L_0x1400405b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x152728a80_0 .net *"_ivl_48", 1 0, L_0x1400405b0;  1 drivers
v0x152728b30_0 .net *"_ivl_6", 0 0, L_0x15272fbb0;  1 drivers
v0x152728bd0_0 .net *"_ivl_9", 63 0, L_0x15272fcd0;  1 drivers
v0x152728c80_0 .net "clk", 0 0, v0x15272d0a0_0;  alias, 1 drivers
v0x152728d10_0 .var/i "idx", 31 0;
v0x152728dc0_0 .net "read_addr1", 4 0, v0x152724910_0;  alias, 1 drivers
v0x152728ea0_0 .net "read_addr2", 4 0, v0x1527249c0_0;  alias, 1 drivers
v0x152728f30_0 .net "read_addr3", 4 0, v0x1527247d0_0;  alias, 1 drivers
v0x152729000_0 .net "read_data1", 63 0, L_0x15272fe90;  alias, 1 drivers
v0x152729090_0 .net "read_data2", 63 0, L_0x152730480;  alias, 1 drivers
v0x152729120_0 .net "read_data3", 63 0, L_0x152730a30;  alias, 1 drivers
v0x1527291b0 .array "registers", 31 0, 63 0;
v0x152729530_0 .net "reset", 0 0, v0x15272d1c0_0;  alias, 1 drivers
v0x152729600_0 .net "stack_ptr_out", 63 0, L_0x152730b90;  alias, 1 drivers
v0x1527296a0_0 .net "write_addr", 4 0, v0x1527209c0_0;  alias, 1 drivers
v0x152728930_0 .net "write_data", 63 0, v0x15271d1e0_0;  alias, 1 drivers
v0x152729930_0 .net "write_enable", 0 0, v0x152720b20_0;  alias, 1 drivers
L_0x15272fa90 .concat [ 5 27 0 0], v0x152724910_0, L_0x140040370;
L_0x15272fbb0 .cmp/eq 32, L_0x15272fa90, L_0x1400403b8;
L_0x15272fcd0 .array/port v0x1527291b0, L_0x15272fd70;
L_0x15272fd70 .concat [ 5 2 0 0], v0x152724910_0, L_0x140040400;
L_0x15272fe90 .functor MUXZ 64, L_0x15272fcd0, v0x1527291b0_31, L_0x15272fbb0, C4<>;
L_0x15272ffb0 .concat [ 5 27 0 0], v0x1527249c0_0, L_0x140040448;
L_0x1527301d0 .cmp/eq 32, L_0x15272ffb0, L_0x140040490;
L_0x1527302b0 .array/port v0x1527291b0, L_0x152730350;
L_0x152730350 .concat [ 5 2 0 0], v0x1527249c0_0, L_0x1400404d8;
L_0x152730480 .functor MUXZ 64, L_0x1527302b0, v0x1527291b0_31, L_0x1527301d0, C4<>;
L_0x1527305e0 .concat [ 5 27 0 0], v0x1527247d0_0, L_0x140040520;
L_0x152730760 .cmp/eq 32, L_0x1527305e0, L_0x140040568;
L_0x152730840 .array/port v0x1527291b0, L_0x152730950;
L_0x152730950 .concat [ 5 2 0 0], v0x1527247d0_0, L_0x1400405b0;
L_0x152730a30 .functor MUXZ 64, L_0x152730840, v0x1527291b0_31, L_0x152730760, C4<>;
S_0x152729af0 .scope module, "return_pc_selector" "aluMemMux" 4 303, 4 600 0, S_0x153205850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem_pc";
    .port_info 1 /INPUT 64 "memData";
    .port_info 2 /INPUT 64 "aluOut";
    .port_info 3 /OUTPUT 64 "newPc";
v0x152729d20_0 .net "aluOut", 63 0, v0x15271fb50_0;  alias, 1 drivers
v0x152729e10_0 .net "memData", 63 0, L_0x15272f4f0;  alias, 1 drivers
v0x152729ef0_0 .net "mem_pc", 0 0, v0x152720260_0;  alias, 1 drivers
v0x152729f80_0 .var "newPc", 63 0;
E_0x152729cb0 .event anyedge, v0x152720260_0, v0x15270bbd0_0, v0x15271fb50_0;
    .scope S_0x1527229e0;
T_0 ;
    %wait E_0x152722d60;
    %load/vec4 v0x152723120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 8192, 0, 64;
    %assign/vec4 v0x152722fc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x152723260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1527231b0_0;
    %assign/vec4 v0x152722fc0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x152722e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x152722db0_0;
    %assign/vec4 v0x152722fc0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x152722fc0_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x152722fc0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x152724b50;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x152727500_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x152727500_0;
    %cmpi/s 524288, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x152727500_0;
    %store/vec4a v0x1527271f0, 4, 0;
    %load/vec4 v0x152727500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x152727500_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x152724b50;
T_2 ;
    %wait E_0x15271d930;
    %load/vec4 v0x1527277d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x152727470_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x152727320_0;
    %addi 0, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1527271f0, 0, 4;
    %load/vec4 v0x152727470_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x152727320_0;
    %addi 1, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1527271f0, 0, 4;
    %load/vec4 v0x152727470_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x152727320_0;
    %addi 2, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1527271f0, 0, 4;
    %load/vec4 v0x152727470_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x152727320_0;
    %addi 3, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1527271f0, 0, 4;
    %load/vec4 v0x152727470_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x152727320_0;
    %addi 4, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1527271f0, 0, 4;
    %load/vec4 v0x152727470_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x152727320_0;
    %addi 5, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1527271f0, 0, 4;
    %load/vec4 v0x152727470_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x152727320_0;
    %addi 6, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1527271f0, 0, 4;
    %load/vec4 v0x152727470_0;
    %parti/s 8, 56, 7;
    %load/vec4 v0x152727320_0;
    %addi 7, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1527271f0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1527217e0;
T_3 ;
    %wait E_0x15271d930;
    %load/vec4 v0x152721b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 96;
    %split/vec4 32;
    %assign/vec4 v0x152721c50_0, 0;
    %assign/vec4 v0x152721df0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x152721d00_0;
    %load/vec4 v0x152721bb0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %assign/vec4 v0x152721c50_0, 0;
    %assign/vec4 v0x152721df0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1527233b0;
T_4 ;
    %wait E_0x1527240a0;
    %load/vec4 v0x152724260_0;
    %parti/s 5, 27, 6;
    %store/vec4 v0x1527246c0_0, 0, 5;
    %load/vec4 v0x152724260_0;
    %parti/s 5, 22, 6;
    %store/vec4 v0x1527247d0_0, 0, 5;
    %load/vec4 v0x152724260_0;
    %parti/s 5, 17, 6;
    %store/vec4 v0x152724910_0, 0, 5;
    %load/vec4 v0x152724260_0;
    %parti/s 5, 12, 5;
    %store/vec4 v0x1527249c0_0, 0, 5;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x152724260_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152724330_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1527244d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1527241b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724400_0, 0, 1;
    %load/vec4 v0x1527246c0_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %jmp T_4.31;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527244d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %jmp T_4.31;
T_4.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724560_0, 0, 1;
    %jmp T_4.31;
T_4.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527241b0_0, 0, 1;
    %jmp T_4.31;
T_4.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527241b0_0, 0, 1;
    %jmp T_4.31;
T_4.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527241b0_0, 0, 1;
    %jmp T_4.31;
T_4.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527241b0_0, 0, 1;
    %jmp T_4.31;
T_4.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527241b0_0, 0, 1;
    %jmp T_4.31;
T_4.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527241b0_0, 0, 1;
    %jmp T_4.31;
T_4.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527244d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152724400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527241b0_0, 0, 1;
    %jmp T_4.31;
T_4.29 ;
    %load/vec4 v0x152724330_0;
    %parti/s 12, 0, 2;
    %cmpi/e 0, 0, 12;
    %jmp/0xz  T_4.32, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152724860_0, 0, 1;
    %jmp T_4.33;
T_4.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1527240f0_0, 0, 1;
T_4.33 ;
    %jmp T_4.31;
T_4.31 ;
    %pop/vec4 1;
    %load/vec4 v0x1527246c0_0;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %jmp T_4.40;
T_4.34 ;
    %load/vec4 v0x1527247d0_0;
    %store/vec4 v0x152724910_0, 0, 5;
    %jmp T_4.40;
T_4.35 ;
    %load/vec4 v0x1527247d0_0;
    %store/vec4 v0x152724910_0, 0, 5;
    %jmp T_4.40;
T_4.36 ;
    %load/vec4 v0x1527247d0_0;
    %store/vec4 v0x152724910_0, 0, 5;
    %jmp T_4.40;
T_4.37 ;
    %load/vec4 v0x1527247d0_0;
    %store/vec4 v0x152724910_0, 0, 5;
    %jmp T_4.40;
T_4.38 ;
    %load/vec4 v0x1527247d0_0;
    %store/vec4 v0x152724910_0, 0, 5;
    %jmp T_4.40;
T_4.40 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1527279d0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x152728d10_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x152728d10_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x152728d10_0;
    %store/vec4a v0x1527291b0, 4, 0;
    %load/vec4 v0x152728d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x152728d10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 524288, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1527291b0, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x1527279d0;
T_6 ;
    %wait E_0x15271d930;
    %load/vec4 v0x152729530_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x152729930_0;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x152728930_0;
    %load/vec4 v0x1527296a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1527291b0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x152721f10;
T_7 ;
    %wait E_0x1527226c0;
    %load/vec4 v0x152722910_0;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %load/vec4 v0x152722880_0;
    %store/vec4 v0x1527227f0_0, 0, 64;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x152722720_0;
    %store/vec4 v0x1527227f0_0, 0, 64;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0x152722720_0;
    %store/vec4 v0x1527227f0_0, 0, 64;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0x152722720_0;
    %store/vec4 v0x1527227f0_0, 0, 64;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0x152722720_0;
    %store/vec4 v0x1527227f0_0, 0, 64;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x152722720_0;
    %store/vec4 v0x1527227f0_0, 0, 64;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0x152722720_0;
    %store/vec4 v0x1527227f0_0, 0, 64;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0x152722720_0;
    %store/vec4 v0x1527227f0_0, 0, 64;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x152722720_0;
    %store/vec4 v0x1527227f0_0, 0, 64;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x15271d2f0;
T_8 ;
    %wait E_0x15271d930;
    %load/vec4 v0x15271dd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x15271ead0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x15271e720_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x15271e840_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x15271e970_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x15271de50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x15271ec30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x15271eed0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x15271e4e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x15271e5d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x15271f2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15271da30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15271e140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15271e380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15271ed80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15271e260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15271dba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15271e000_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x15271ea30_0;
    %assign/vec4 v0x15271ead0_0, 0;
    %load/vec4 v0x15271e690_0;
    %assign/vec4 v0x15271e720_0, 0;
    %load/vec4 v0x15271e7b0_0;
    %assign/vec4 v0x15271e840_0, 0;
    %load/vec4 v0x15271e8d0_0;
    %assign/vec4 v0x15271e970_0, 0;
    %load/vec4 v0x15271dda0_0;
    %assign/vec4 v0x15271de50_0, 0;
    %load/vec4 v0x15271eb90_0;
    %assign/vec4 v0x15271ec30_0, 0;
    %load/vec4 v0x15271ee30_0;
    %assign/vec4 v0x15271eed0_0, 0;
    %load/vec4 v0x15271ef80_0;
    %assign/vec4 v0x15271e4e0_0, 0;
    %load/vec4 v0x15271e430_0;
    %assign/vec4 v0x15271e5d0_0, 0;
    %load/vec4 v0x15271f210_0;
    %assign/vec4 v0x15271f2a0_0, 0;
    %load/vec4 v0x15271d980_0;
    %assign/vec4 v0x15271da30_0, 0;
    %load/vec4 v0x15271e0b0_0;
    %assign/vec4 v0x15271e140_0, 0;
    %load/vec4 v0x15271e2f0_0;
    %assign/vec4 v0x15271e380_0, 0;
    %load/vec4 v0x15271ecf0_0;
    %assign/vec4 v0x15271ed80_0, 0;
    %load/vec4 v0x15271e1d0_0;
    %assign/vec4 v0x15271e260_0, 0;
    %load/vec4 v0x15271daf0_0;
    %assign/vec4 v0x15271dba0_0, 0;
    %load/vec4 v0x15271def0_0;
    %assign/vec4 v0x15271e000_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x15323f8d0;
T_9 ;
    %wait E_0x15270be50;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x15271c330_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x15271c620_0, 0, 64;
    %load/vec4 v0x15271c820_0;
    %addi 4, 0, 64;
    %store/vec4 v0x15271beb0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15271bf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15271bfe0_0, 0, 1;
    %load/vec4 v0x15270bed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x15271c770_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.2 ;
    %load/vec4 v0x15271c070_0;
    %load/vec4 v0x15271c120_0;
    %add;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.3 ;
    %load/vec4 v0x15271c070_0;
    %load/vec4 v0x15271c120_0;
    %add;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.4 ;
    %load/vec4 v0x15271c070_0;
    %load/vec4 v0x15271c120_0;
    %sub;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.5 ;
    %load/vec4 v0x15271c070_0;
    %load/vec4 v0x15271c120_0;
    %sub;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.6 ;
    %load/vec4 v0x15271c070_0;
    %load/vec4 v0x15271c120_0;
    %mul;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.7 ;
    %load/vec4 v0x15271c120_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_9.34, 4;
    %load/vec4 v0x15271c070_0;
    %load/vec4 v0x15271c120_0;
    %div/s;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.35;
T_9.34 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x15271caf0_0, 0, 64;
T_9.35 ;
    %jmp T_9.33;
T_9.8 ;
    %load/vec4 v0x15271c070_0;
    %load/vec4 v0x15271c120_0;
    %and;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.9 ;
    %load/vec4 v0x15271c070_0;
    %load/vec4 v0x15271c120_0;
    %or;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.10 ;
    %load/vec4 v0x15271c070_0;
    %load/vec4 v0x15271c120_0;
    %xor;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.11 ;
    %load/vec4 v0x15271c070_0;
    %inv;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.12 ;
    %load/vec4 v0x15271c070_0;
    %load/vec4 v0x15271c120_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.13 ;
    %load/vec4 v0x15271c070_0;
    %load/vec4 v0x15271c120_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.14 ;
    %load/vec4 v0x15271c070_0;
    %load/vec4 v0x15271c120_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.15 ;
    %load/vec4 v0x15271c070_0;
    %load/vec4 v0x15271c120_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.16 ;
    %load/vec4 v0x15271c070_0;
    %load/vec4 v0x15271c120_0;
    %add;
    %store/vec4 v0x15271c330_0, 0, 64;
    %jmp T_9.33;
T_9.17 ;
    %load/vec4 v0x15271c070_0;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.18 ;
    %load/vec4 v0x15271c070_0;
    %parti/s 52, 12, 5;
    %load/vec4 v0x15271c120_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.19 ;
    %load/vec4 v0x15271c1d0_0;
    %load/vec4 v0x15271c280_0;
    %add;
    %store/vec4 v0x15271c330_0, 0, 64;
    %load/vec4 v0x15271c070_0;
    %store/vec4 v0x15271c620_0, 0, 64;
    %jmp T_9.33;
T_9.20 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.21 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.22 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.23 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x15271caf0_0, 0, 64;
    %jmp T_9.33;
T_9.24 ;
    %load/vec4 v0x15271c1d0_0;
    %store/vec4 v0x15271beb0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15271bf50_0, 0, 1;
    %jmp T_9.33;
T_9.25 ;
    %load/vec4 v0x15271c820_0;
    %load/vec4 v0x15271c1d0_0;
    %add;
    %store/vec4 v0x15271beb0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15271bf50_0, 0, 1;
    %jmp T_9.33;
T_9.26 ;
    %load/vec4 v0x15271c820_0;
    %load/vec4 v0x15271c120_0;
    %add;
    %store/vec4 v0x15271beb0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15271bf50_0, 0, 1;
    %jmp T_9.33;
T_9.27 ;
    %load/vec4 v0x15271c070_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_9.36, 4;
    %load/vec4 v0x15271c1d0_0;
    %store/vec4 v0x15271beb0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15271bf50_0, 0, 1;
    %jmp T_9.37;
T_9.36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15271bf50_0, 0, 1;
T_9.37 ;
    %jmp T_9.33;
T_9.28 ;
    %load/vec4 v0x15271c120_0;
    %load/vec4 v0x15271c070_0;
    %cmp/s;
    %jmp/0xz  T_9.38, 5;
    %load/vec4 v0x15271c1d0_0;
    %store/vec4 v0x15271beb0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15271bf50_0, 0, 1;
    %jmp T_9.39;
T_9.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15271bf50_0, 0, 1;
T_9.39 ;
    %jmp T_9.33;
T_9.29 ;
    %load/vec4 v0x15271c1d0_0;
    %store/vec4 v0x15271beb0_0, 0, 64;
    %load/vec4 v0x15271cb90_0;
    %subi 8, 0, 64;
    %store/vec4 v0x15271c330_0, 0, 64;
    %load/vec4 v0x15271c820_0;
    %addi 4, 0, 64;
    %store/vec4 v0x15271c620_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15271bf50_0, 0, 1;
    %jmp T_9.33;
T_9.30 ;
    %load/vec4 v0x15271cb90_0;
    %subi 8, 0, 64;
    %store/vec4 v0x15271c330_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15271bf50_0, 0, 1;
    %jmp T_9.33;
T_9.31 ;
    %load/vec4 v0x15271c280_0;
    %parti/s 12, 0, 2;
    %cmpi/e 0, 0, 12;
    %jmp/0xz  T_9.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15271bfe0_0, 0, 1;
T_9.40 ;
    %jmp T_9.33;
T_9.33 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x15271f6a0;
T_10 ;
    %wait E_0x15271d930;
    %load/vec4 v0x15271fe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x152720c40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x152720140_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x152720740_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x15271fb50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1527209c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15271ff80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1527203c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152720860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152720b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152720520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15271fcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152720260_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x152720bb0_0;
    %assign/vec4 v0x152720c40_0, 0;
    %load/vec4 v0x152720010_0;
    %assign/vec4 v0x152720140_0, 0;
    %load/vec4 v0x1527205b0_0;
    %assign/vec4 v0x152720740_0, 0;
    %load/vec4 v0x15271fa80_0;
    %assign/vec4 v0x15271fb50_0, 0;
    %load/vec4 v0x1527208f0_0;
    %assign/vec4 v0x1527209c0_0, 0;
    %load/vec4 v0x15271fed0_0;
    %assign/vec4 v0x15271ff80_0, 0;
    %load/vec4 v0x1527202f0_0;
    %assign/vec4 v0x1527203c0_0, 0;
    %load/vec4 v0x1527207d0_0;
    %assign/vec4 v0x152720860_0, 0;
    %load/vec4 v0x152720a50_0;
    %assign/vec4 v0x152720b20_0, 0;
    %load/vec4 v0x152720450_0;
    %assign/vec4 v0x152720520_0, 0;
    %load/vec4 v0x15271fbf0_0;
    %assign/vec4 v0x15271fcc0_0, 0;
    %load/vec4 v0x1527201d0_0;
    %assign/vec4 v0x152720260_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x152729af0;
T_11 ;
    %wait E_0x152729cb0;
    %load/vec4 v0x152729ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x152729e10_0;
    %store/vec4 v0x152729f80_0, 0, 64;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x152729d20_0;
    %store/vec4 v0x152729f80_0, 0, 64;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x15271ce20;
T_12 ;
    %wait E_0x15271cff0;
    %load/vec4 v0x15271d120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x15270bbd0_0;
    %store/vec4 v0x15271d1e0_0, 0, 64;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x15271d060_0;
    %store/vec4 v0x15271d1e0_0, 0, 64;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1532056e0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15272d0a0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x1532056e0;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v0x15272d0a0_0;
    %inv;
    %store/vec4 v0x15272d0a0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1532056e0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15272d1c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15272d1c0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x1532056e0;
T_16 ;
    %delay 1000000, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x1532056e0;
T_17 ;
    %vpi_call/w 3 35 "$dumpfile", "tb_tinker_core.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1532056e0 {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_tinker_core.sv";
    "tinker.sv";
