#
# For more information about the configuration files, take a 
# look at the "Open On-Chip Debugger (openocd)" documentation.
#

#########################################################
#
# Interface, if you want to use an other interface
# you must replace this section here.
#

interface ft2232
ft2232_device_desc "Amontec JTAGkey-2"
ft2232_layout jtagkey
ft2232_vid_pid 0x0403 0xCFF8

# Start slow, speed up after reset
jtag_rclk 30

# daemon configuration
telnet_port 4444
gdb_port 3333

# tell gdb our flash memory map and enable flash programming
# gdb_memory_map enable
# gdb_flash_program enable

#########################################################
#
# Target section, this example was tested with an
# AT91SAM7X-EK board.
#

# Start slow, speed up after reset
# jtag_rclk 30

# use combined on interfaces or targets that can't set TRST/SRST separately
reset_config srst_only srst_pulls_trst

if { [info exists CHIPNAME] } {
   set  _CHIPNAME $CHIPNAME
} else {
   set  _CHIPNAME at91sam7s
}

if { [info exists ENDIAN] } {
   set  _ENDIAN $ENDIAN
} else {
   set  _ENDIAN little
}

if { [info exists CPUTAPID ] } {
   set _CPUTAPID $CPUTAPID
} else {
   set _CPUTAPID 0x3f0f0f0f
}

jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID

set _TARGETNAME $_CHIPNAME.cpu

target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi

$_TARGETNAME configure -event reset-init {
  soft_reset_halt
  # mww 0xfffffd00 0xa5000004 # RSTC_CR : Reset peripherals
  mww 0xfffffd08 0xa5000001 # enable user reset
  mww 0xffffff60 0x003c0100 # MC_FMR: flash mode (FWS=1,FMCN=73)
  sleep 10
  mww 0xfffffd44 0x00008000 # disable watchdog
  mww 0xfffffc20 0x00000601 # CKGR_MOR : enable the main oscillator
  sleep 10
  mww 0xfffffc2c 0x10481c0e # CKGR_PLLR: 96.1097 MHz
  sleep 10
  mww 0xfffffc30 0x00000007 # PMC_MCKR : MCK = PLL / 2 ~= 48 MHz
  sleep 10
  mww 0xFFFFF138 0x00000001 # AIC Debug Control Register (Protect)
}

$_TARGETNAME configure -work-area-phys 0x00200000 -work-area-size 0x4000 -work-area-backup 0

#flash bank <driver> <base_addr> <size> <chip_width> <bus_width> <target_number> [<target_name> <banks> <sectors_per_bank> <pages_per_sector> <page_size> <num_nvmbits> <ext_freq_khz>]
flash bank $_CHIPNAME.flash at91sam7 0 0 0 0 $_CHIPNAME.cpu 0 0 0 0 0 0 0 18432

###################### target end #######################
arm7_9 dcc_downloads enable
init
reset init
