{
  "design": {
    "design_info": {
      "boundary_crc": "0xBED4C57BD4043819",
      "device": "xc7z010clg400-1",
      "name": "SystemClock",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "ClockingWizard": ""
    },
    "ports": {
      "ResetN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "ClockIn": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "SystemClock_ClockIn",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "Locked": {
        "direction": "O"
      },
      "MCLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/ClockingWizard_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "12288013"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "ClockingWizard": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "SystemClock_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "473.813"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "351.816"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "12.288"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "124.615"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_OUT1_PORT": {
            "value": "MCLK"
          },
          "CLK_OUT2_PORT": {
            "value": "SystemClock"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "JITTER_SEL": {
            "value": "No_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "42.750"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "62.125"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "7"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "PRIM_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "nets": {
      "resetn_0_1": {
        "ports": [
          "ResetN",
          "ClockingWizard/resetn"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "ClockIn",
          "ClockingWizard/clk_in1"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "ClockingWizard/locked",
          "Locked"
        ]
      },
      "ClockingWizard_MCLK": {
        "ports": [
          "ClockingWizard/MCLK",
          "MCLK"
        ]
      }
    }
  }
}