# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../hard_cem.srcs/sources_1/new/comparator.vhd" \
"../../../../hard_cem.srcs/sources_1/new/cumulative_energy_map.vhd" \
"../../../../hard_cem.srcs/sources_1/new/memory.vhd" \
"../../../../hard_cem.srcs/sim_1/new/cumulative_energy_map_tb.vhd" \

# Do not sort compile order
nosort
