$date
	Fri Oct 30 21:14:13 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Testbench $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # ENABLE $end
$var reg 1 $ J $end
$var reg 1 % K $end
$var reg 1 & RST $end
$scope module Ju88 $end
$var wire 1 ' A1 $end
$var wire 1 ( A2 $end
$var wire 1 " CLK $end
$var wire 1 # ENABLE $end
$var wire 1 $ J $end
$var wire 1 % K $end
$var wire 1 ) NK $end
$var wire 1 * NS0 $end
$var wire 1 ! Q $end
$var wire 1 & RST $end
$var wire 1 + SF0 $end
$var wire 1 , S0 $end
$scope module BF $end
$var wire 1 " CLK $end
$var wire 1 + D $end
$var wire 1 # ENABLE $end
$var wire 1 & RST $end
$var reg 1 , Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
x*
1)
x(
0'
0&
0%
0$
0#
0"
x!
$end
#1
0!
0+
0(
1*
0,
1"
1&
#2
0"
0&
#3
1"
#4
0"
1#
#5
1"
#6
1!
1+
1'
0"
1$
#7
0'
1(
0*
1,
1"
#8
0!
0+
0(
0)
0"
1%
#9
1!
1+
1'
1*
0,
1"
#10
0"
#11
0!
0+
0'
0*
1,
1"
#12
0"
#13
1!
1+
1'
1*
0,
1"
#14
0!
0+
0'
0"
0$
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
1)
0"
0%
#21
1"
#22
1!
1+
1'
0"
1$
#23
0'
1(
0*
1,
1"
#24
0"
#25
1"
