// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        ap_return_0,
        ap_return_1,
        ap_return_2
);

parameter    ap_ST_fsm_state1 = 34'd1;
parameter    ap_ST_fsm_state2 = 34'd2;
parameter    ap_ST_fsm_state3 = 34'd4;
parameter    ap_ST_fsm_state4 = 34'd8;
parameter    ap_ST_fsm_state5 = 34'd16;
parameter    ap_ST_fsm_state6 = 34'd32;
parameter    ap_ST_fsm_state7 = 34'd64;
parameter    ap_ST_fsm_state8 = 34'd128;
parameter    ap_ST_fsm_state9 = 34'd256;
parameter    ap_ST_fsm_state10 = 34'd512;
parameter    ap_ST_fsm_state11 = 34'd1024;
parameter    ap_ST_fsm_state12 = 34'd2048;
parameter    ap_ST_fsm_state13 = 34'd4096;
parameter    ap_ST_fsm_state14 = 34'd8192;
parameter    ap_ST_fsm_state15 = 34'd16384;
parameter    ap_ST_fsm_state16 = 34'd32768;
parameter    ap_ST_fsm_state17 = 34'd65536;
parameter    ap_ST_fsm_state18 = 34'd131072;
parameter    ap_ST_fsm_state19 = 34'd262144;
parameter    ap_ST_fsm_state20 = 34'd524288;
parameter    ap_ST_fsm_state21 = 34'd1048576;
parameter    ap_ST_fsm_state22 = 34'd2097152;
parameter    ap_ST_fsm_state23 = 34'd4194304;
parameter    ap_ST_fsm_state24 = 34'd8388608;
parameter    ap_ST_fsm_state25 = 34'd16777216;
parameter    ap_ST_fsm_state26 = 34'd33554432;
parameter    ap_ST_fsm_state27 = 34'd67108864;
parameter    ap_ST_fsm_state28 = 34'd134217728;
parameter    ap_ST_fsm_state29 = 34'd268435456;
parameter    ap_ST_fsm_state30 = 34'd536870912;
parameter    ap_ST_fsm_state31 = 34'd1073741824;
parameter    ap_ST_fsm_state32 = 34'd2147483648;
parameter    ap_ST_fsm_state33 = 34'd4294967296;
parameter    ap_ST_fsm_state34 = 34'd8589934592;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [167:0] p_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [10:0] reg_436;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
reg   [11:0] reg_440;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state28;
reg   [12:0] reg_444;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
reg   [11:0] reg_448;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg   [12:0] reg_452;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state19;
reg   [12:0] reg_456;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state21;
reg   [12:0] reg_460;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state20;
wire  signed [7:0] trunc_ln38_fu_464_p1;
reg  signed [7:0] trunc_ln38_reg_2275;
reg  signed [7:0] trunc_ln38_1_reg_2283;
reg  signed [7:0] trunc_ln38_2_reg_2289;
reg  signed [7:0] trunc_ln38_3_reg_2297;
reg  signed [7:0] trunc_ln38_4_reg_2304;
reg  signed [7:0] trunc_ln38_5_reg_2312;
reg  signed [7:0] trunc_ln38_6_reg_2319;
reg  signed [7:0] trunc_ln38_7_reg_2326;
reg  signed [7:0] trunc_ln38_8_reg_2332;
reg   [7:0] trunc_ln38_9_reg_2338;
reg  signed [7:0] trunc_ln38_s_reg_2343;
reg  signed [7:0] trunc_ln38_10_reg_2351;
reg  signed [7:0] trunc_ln38_11_reg_2359;
reg  signed [7:0] trunc_ln38_12_reg_2368;
wire  signed [7:0] trunc_ln38_13_fu_598_p4;
reg  signed [7:0] trunc_ln38_13_reg_2376;
reg  signed [7:0] trunc_ln38_14_reg_2382;
reg   [6:0] trunc_ln717_41_reg_2389;
reg  signed [7:0] trunc_ln38_15_reg_2394;
reg  signed [7:0] trunc_ln38_16_reg_2402;
reg   [4:0] trunc_ln717_48_reg_2409;
reg   [7:0] tmp_2_reg_2414;
reg  signed [7:0] trunc_ln38_17_reg_2422;
reg  signed [7:0] trunc_ln38_18_reg_2430;
reg   [10:0] trunc_ln717_42_reg_2437;
wire    ap_CS_fsm_state2;
wire   [11:0] add_ln740_39_fu_708_p2;
reg   [11:0] add_ln740_39_reg_2442;
reg   [8:0] trunc_ln717_50_reg_2447;
wire  signed [14:0] sext_ln1171_57_fu_756_p1;
reg  signed [14:0] sext_ln1171_57_reg_2452;
wire   [9:0] add_ln740_25_fu_807_p2;
reg   [9:0] add_ln740_25_reg_2457;
reg   [9:0] trunc_ln717_45_reg_2462;
reg   [12:0] trunc_ln717_51_reg_2467;
reg   [12:0] trunc_ln717_52_reg_2472;
reg   [12:0] trunc_ln717_54_reg_2477;
wire   [13:0] add_ln740_42_fu_963_p2;
reg   [13:0] add_ln740_42_reg_2482;
wire   [12:0] add_ln740_45_fu_979_p2;
reg   [12:0] add_ln740_45_reg_2487;
wire   [9:0] add_ln740_64_fu_985_p2;
reg   [9:0] add_ln740_64_reg_2492;
reg   [11:0] trunc_ln717_49_reg_2497;
wire   [13:0] add_ln740_22_fu_1059_p2;
reg   [13:0] add_ln740_22_reg_2502;
wire   [13:0] add_ln740_46_fu_1073_p2;
reg   [13:0] add_ln740_46_reg_2507;
wire   [13:0] add_ln740_62_fu_1079_p2;
reg   [13:0] add_ln740_62_reg_2512;
wire   [12:0] add_ln740_65_fu_1088_p2;
reg   [12:0] add_ln740_65_reg_2517;
reg   [12:0] trunc_ln717_7_reg_2522;
wire   [13:0] add_ln740_66_fu_1136_p2;
reg   [13:0] add_ln740_66_reg_2527;
reg   [10:0] trunc_ln717_13_reg_2532;
reg   [10:0] trunc_ln717_4_reg_2537;
reg   [12:0] trunc_ln717_5_reg_2542;
wire   [12:0] add_ln740_50_fu_1280_p2;
reg   [12:0] add_ln740_50_reg_2547;
reg   [9:0] trunc_ln717_12_reg_2552;
wire    ap_CS_fsm_state11;
wire   [13:0] add_ln740_11_fu_1316_p2;
reg   [13:0] add_ln740_11_reg_2557;
wire   [13:0] add_ln740_30_fu_1342_p2;
reg   [13:0] add_ln740_30_reg_2562;
wire  signed [15:0] r_V_77_fu_1348_p1;
reg  signed [15:0] r_V_77_reg_2567;
wire   [13:0] add_ln740_32_fu_1375_p2;
reg   [13:0] add_ln740_32_reg_2572;
wire   [13:0] add_ln740_52_fu_1381_p2;
reg   [13:0] add_ln740_52_reg_2577;
wire  signed [15:0] r_V_8_fu_1387_p1;
reg  signed [15:0] r_V_8_reg_2582;
wire  signed [15:0] r_V_9_fu_1391_p1;
reg  signed [15:0] r_V_9_reg_2587;
wire   [13:0] add_ln740_15_fu_1413_p2;
reg   [13:0] add_ln740_15_reg_2592;
reg   [9:0] trunc_ln717_29_reg_2597;
wire   [13:0] add_ln740_55_fu_1478_p2;
reg   [13:0] add_ln740_55_reg_2602;
reg   [9:0] trunc_ln717_15_reg_2607;
wire   [13:0] add_ln740_35_fu_1540_p2;
reg   [13:0] add_ln740_35_reg_2612;
wire   [13:0] add_ln740_18_fu_1561_p2;
reg   [13:0] add_ln740_18_reg_2617;
wire   [13:0] add_ln740_36_fu_1572_p2;
reg   [13:0] add_ln740_36_reg_2622;
reg   [10:0] trunc_ln717_31_reg_2627;
reg   [9:0] trunc_ln717_33_reg_2632;
reg   [10:0] trunc_ln717_34_reg_2637;
reg   [7:0] trunc_ln717_40_reg_2642;
wire   [9:0] add_ln740_19_fu_1806_p2;
reg   [9:0] add_ln740_19_reg_2647;
wire   [12:0] add_ln740_58_fu_1812_p2;
reg   [12:0] add_ln740_58_reg_2652;
wire   [10:0] add_ln740_20_fu_1838_p2;
reg   [10:0] add_ln740_20_reg_2657;
wire   [11:0] add_ln740_38_fu_1844_p2;
reg   [11:0] add_ln740_38_reg_2662;
wire   [12:0] add_ln740_40_fu_1853_p2;
reg   [12:0] add_ln740_40_reg_2667;
reg   [11:0] trunc_ln717_43_reg_2672;
wire   [13:0] add_ln740_26_fu_1913_p2;
reg   [13:0] add_ln740_26_reg_2677;
wire   [13:0] add_ln740_47_fu_1931_p2;
reg   [13:0] add_ln740_47_reg_2682;
wire   [13:0] add_ln740_27_fu_1958_p2;
reg   [13:0] add_ln740_27_reg_2687;
wire   [13:0] add_ln740_60_fu_1969_p2;
reg   [13:0] add_ln740_60_reg_2692;
wire  signed [15:0] r_V_1_fu_1979_p1;
reg  signed [15:0] r_V_1_reg_2697;
reg   [12:0] trunc_ln717_1_reg_2702;
reg   [12:0] trunc_ln717_2_reg_2707;
wire   [13:0] add_ln740_67_fu_2033_p2;
reg   [13:0] add_ln740_67_reg_2712;
reg   [9:0] trunc_ln717_s_reg_2717;
wire   [13:0] add_ln740_12_fu_2096_p2;
reg   [13:0] add_ln740_12_reg_2722;
wire   [13:0] add_ln740_31_fu_2107_p2;
reg   [13:0] add_ln740_31_reg_2727;
wire  signed [13:0] sext_ln1171_19_fu_2112_p1;
reg  signed [13:0] sext_ln1171_19_reg_2732;
reg   [12:0] trunc_ln717_17_reg_2737;
wire   [13:0] add_ln740_3_fu_2165_p2;
reg   [13:0] add_ln740_3_reg_2742;
wire   [13:0] add_ln740_51_fu_2179_p2;
reg   [13:0] add_ln740_51_reg_2747;
wire   [13:0] add_ln740_16_fu_2198_p2;
reg   [13:0] add_ln740_16_reg_2752;
wire   [13:0] add_ln740_fu_2211_p2;
reg   [13:0] add_ln740_reg_2757;
wire    ap_CS_fsm_state33;
wire   [13:0] add_ln740_56_fu_2221_p2;
reg   [13:0] add_ln740_56_reg_2762;
reg  signed [7:0] grp_fu_246_p0;
wire  signed [13:0] sext_ln1171_40_fu_608_p1;
wire  signed [13:0] sext_ln717_fu_693_p1;
wire  signed [14:0] sext_ln1171_47_fu_697_p1;
wire  signed [15:0] r_V_19_fu_714_p1;
wire  signed [13:0] sext_ln1171_7_fu_991_p1;
wire  signed [15:0] r_V_3_fu_1094_p1;
wire  signed [14:0] sext_ln1171_12_fu_1142_p1;
wire  signed [14:0] sext_ln1171_15_fu_1259_p1;
wire  signed [12:0] sext_ln1171_14_fu_1286_p1;
wire  signed [15:0] r_V_6_fu_1322_p1;
wire  signed [14:0] sext_ln1171_23_fu_1359_p1;
wire  signed [15:0] r_V_10_fu_1457_p1;
wire  signed [13:0] sext_ln1171_24_fu_1484_p1;
wire  signed [14:0] sext_ln1171_27_fu_1518_p1;
wire  signed [14:0] sext_ln1171_31_fu_1546_p1;
wire  signed [14:0] sext_ln1171_36_fu_1710_p1;
wire  signed [13:0] sext_ln1171_45_fu_1818_p1;
wire  signed [15:0] r_V_16_fu_1897_p1;
wire  signed [14:0] sext_ln1171_fu_1936_p1;
wire  signed [15:0] r_V_0_fu_1975_p1;
reg  signed [8:0] grp_fu_246_p1;
wire   [13:0] grp_fu_406_p1;
wire   [15:0] grp_fu_246_p2;
wire   [14:0] grp_fu_416_p1;
wire  signed [11:0] sext_ln712_46_fu_701_p1;
wire  signed [11:0] sext_ln712_49_fu_705_p1;
wire   [10:0] shl_ln1171_24_fu_718_p3;
wire   [8:0] shl_ln1171_25_fu_729_p3;
wire  signed [11:0] sext_ln1171_50_fu_725_p1;
wire  signed [11:0] sext_ln1171_51_fu_736_p1;
wire   [11:0] sub_ln1171_23_fu_740_p2;
wire   [9:0] shl_ln1171_31_fu_763_p3;
wire  signed [10:0] sext_ln1171_59_fu_770_p1;
wire  signed [10:0] sext_ln1171_58_fu_760_p1;
wire   [10:0] sub_ln1171_27_fu_774_p2;
wire   [7:0] trunc_ln717_55_fu_780_p4;
wire  signed [8:0] sext_ln712_48_fu_790_p1;
wire   [8:0] add_ln740_24_fu_797_p2;
wire   [9:0] zext_ln740_fu_803_p1;
wire  signed [9:0] sext_ln712_62_fu_793_p1;
wire   [11:0] tmp_1_fu_816_p3;
wire  signed [12:0] sext_ln1171_44_fu_813_p1;
wire  signed [12:0] sext_ln1171_46_fu_823_p1;
wire   [12:0] sub_ln1171_29_fu_827_p2;
wire   [14:0] shl_ln1171_26_fu_843_p3;
wire   [9:0] shl_ln1171_27_fu_854_p3;
wire  signed [15:0] sext_ln1171_53_fu_861_p1;
wire  signed [15:0] sext_ln1171_52_fu_850_p1;
wire   [15:0] sub_ln1171_24_fu_865_p2;
wire   [14:0] shl_ln1171_28_fu_881_p3;
wire   [8:0] shl_ln1171_29_fu_892_p3;
wire  signed [15:0] sext_ln1171_55_fu_899_p1;
wire  signed [15:0] sext_ln1171_54_fu_888_p1;
wire   [15:0] sub_ln1171_25_fu_903_p2;
wire   [9:0] shl_ln1171_30_fu_919_p3;
wire  signed [15:0] sext_ln1171_56_fu_926_p1;
wire   [15:0] sub_ln1171_26_fu_930_p2;
wire  signed [13:0] sext_ln712_57_fu_952_p1;
wire  signed [13:0] sext_ln712_60_fu_955_p1;
wire  signed [5:0] sext_ln712_55_fu_949_p1;
wire   [5:0] add_ln740_44_fu_969_p2;
wire  signed [12:0] sext_ln740_11_fu_975_p1;
wire  signed [12:0] sext_ln712_63_fu_959_p1;
wire  signed [9:0] sext_ln712_44_fu_946_p1;
wire   [13:0] shl_ln1171_22_fu_995_p3;
wire  signed [14:0] sext_ln1171_48_fu_1002_p1;
wire   [9:0] shl_ln1171_23_fu_1012_p3;
wire   [14:0] sub_ln1171_21_fu_1006_p2;
wire  signed [14:0] sext_ln1171_49_fu_1019_p1;
wire   [14:0] sub_ln1171_22_fu_1023_p2;
wire  signed [13:0] sext_ln712_54_fu_1042_p1;
wire  signed [13:0] sext_ln712_59_fu_1049_p1;
wire  signed [13:0] sext_ln712_52_fu_1039_p1;
wire  signed [13:0] sext_ln740_12_fu_1070_p1;
wire   [13:0] add_ln740_43_fu_1065_p2;
wire  signed [13:0] sext_ln712_58_fu_1046_p1;
wire  signed [13:0] sext_ln712_61_fu_1052_p1;
wire   [12:0] zext_ln740_4_fu_1085_p1;
wire  signed [12:0] sext_ln740_fu_1055_p1;
wire   [14:0] shl_ln1171_9_fu_1098_p3;
wire  signed [15:0] sext_ln1171_13_fu_1105_p1;
wire   [15:0] sub_ln1171_12_fu_1109_p2;
wire  signed [13:0] sext_ln712_56_fu_1125_p1;
wire  signed [13:0] sext_ln740_15_fu_1133_p1;
wire   [13:0] add_ln740_63_fu_1128_p2;
wire   [12:0] shl_ln1171_s_fu_1146_p3;
wire   [9:0] shl_ln1171_1_fu_1157_p3;
wire  signed [13:0] sext_ln1171_16_fu_1153_p1;
wire  signed [13:0] sext_ln1171_17_fu_1164_p1;
wire   [13:0] add_ln1171_fu_1168_p2;
wire  signed [12:0] shl_ln1171_6_fu_1184_p3;
wire  signed [13:0] sext_ln1171_9_fu_1195_p1;
wire   [8:0] shl_ln1171_7_fu_1205_p3;
wire   [13:0] sub_ln1171_9_fu_1199_p2;
wire  signed [13:0] sext_ln1171_10_fu_1212_p1;
wire   [13:0] sub_ln1171_10_fu_1216_p2;
wire   [14:0] shl_ln1171_8_fu_1232_p3;
wire  signed [15:0] sext_ln1171_11_fu_1239_p1;
wire  signed [15:0] sext_ln1171_8_fu_1191_p1;
wire   [15:0] sub_ln1171_11_fu_1243_p2;
wire  signed [12:0] sext_ln712_15_fu_1267_p1;
wire  signed [12:0] sext_ln712_18_fu_1271_p1;
wire   [12:0] add_ln740_49_fu_1274_p2;
wire  signed [12:0] sext_ln712_12_fu_1263_p1;
wire   [12:0] trunc_ln717_12_fu_1290_p1;
wire  signed [13:0] sext_ln712_13_fu_1303_p1;
wire  signed [13:0] sext_ln712_16_fu_1306_p1;
wire   [13:0] add_ln740_10_fu_1310_p2;
wire  signed [13:0] sext_ln712_10_fu_1300_p1;
wire  signed [13:0] sext_ln712_14_fu_1329_p1;
wire  signed [13:0] sext_ln712_17_fu_1333_p1;
wire   [13:0] add_ln740_29_fu_1336_p2;
wire  signed [13:0] sext_ln712_11_fu_1326_p1;
wire   [10:0] shl_ln2_fu_1352_p3;
wire  signed [13:0] sext_ln712_23_fu_1363_p1;
wire  signed [13:0] sext_ln712_25_fu_1367_p1;
wire  signed [13:0] sext_ln712_26_fu_1371_p1;
wire  signed [13:0] sext_ln712_27_fu_1399_p1;
wire  signed [13:0] sext_ln712_30_fu_1403_p1;
wire   [13:0] add_ln740_14_fu_1407_p2;
wire  signed [13:0] sext_ln712_24_fu_1395_p1;
wire   [11:0] shl_ln1171_11_fu_1419_p3;
wire   [9:0] shl_ln1171_12_fu_1430_p3;
wire  signed [12:0] sext_ln1171_26_fu_1437_p1;
wire  signed [12:0] sext_ln1171_25_fu_1426_p1;
wire   [12:0] sub_ln1171_14_fu_1441_p2;
wire  signed [13:0] sext_ln712_32_fu_1465_p1;
wire  signed [13:0] sext_ln712_35_fu_1469_p1;
wire   [13:0] add_ln740_54_fu_1472_p2;
wire  signed [13:0] sext_ln712_29_fu_1461_p1;
wire   [11:0] shl_ln1171_2_fu_1491_p3;
wire  signed [12:0] sext_ln1171_20_fu_1498_p1;
wire  signed [12:0] sext_ln1171_18_fu_1488_p1;
wire   [12:0] add_ln1171_1_fu_1502_p2;
wire  signed [13:0] sext_ln712_31_fu_1526_p1;
wire  signed [13:0] sext_ln712_34_fu_1530_p1;
wire   [13:0] add_ln740_34_fu_1534_p2;
wire  signed [13:0] sext_ln712_28_fu_1522_p1;
wire  signed [13:0] sext_ln712_33_fu_1553_p1;
wire  signed [13:0] sext_ln712_36_fu_1557_p1;
wire  signed [13:0] sext_ln712_20_fu_1550_p1;
wire   [13:0] add_ln740_33_fu_1567_p2;
wire   [12:0] shl_ln1171_13_fu_1577_p3;
wire   [10:0] shl_ln1171_14_fu_1588_p3;
wire  signed [13:0] sext_ln1171_28_fu_1584_p1;
wire  signed [13:0] sext_ln1171_29_fu_1595_p1;
wire   [13:0] sub_ln1171_15_fu_1599_p2;
wire   [8:0] shl_ln1171_15_fu_1615_p3;
wire  signed [9:0] sext_ln1171_30_fu_1622_p1;
wire   [9:0] sub_ln1171_16_fu_1626_p2;
wire   [11:0] shl_ln1171_16_fu_1645_p3;
wire  signed [12:0] sext_ln1171_33_fu_1652_p1;
wire  signed [12:0] sext_ln1171_32_fu_1642_p1;
wire   [12:0] sub_ln1171_17_fu_1656_p2;
wire   [12:0] shl_ln1171_17_fu_1672_p3;
wire   [8:0] shl_ln1171_18_fu_1683_p3;
wire  signed [13:0] sext_ln1171_35_fu_1690_p1;
wire  signed [13:0] sext_ln1171_34_fu_1679_p1;
wire   [13:0] sub_ln1171_18_fu_1694_p2;
wire   [10:0] tmp_s_fu_1717_p3;
wire  signed [11:0] sext_ln1171_37_fu_1714_p1;
wire  signed [11:0] sext_ln1171_38_fu_1724_p1;
wire   [11:0] sub_ln1171_28_fu_1728_p2;
wire   [9:0] shl_ln1171_19_fu_1747_p3;
wire  signed [10:0] sext_ln1171_41_fu_1754_p1;
wire   [10:0] sub_ln1171_19_fu_1758_p2;
wire  signed [10:0] sext_ln1171_39_fu_1744_p1;
wire   [10:0] add_ln1171_2_fu_1774_p2;
wire   [6:0] trunc_ln717_32_fu_1632_p4;
wire   [8:0] trunc_ln717_36_fu_1734_p4;
wire   [7:0] trunc_ln717_38_fu_1764_p4;
wire  signed [9:0] sext_ln712_42_fu_1798_p1;
wire  signed [9:0] sext_ln712_45_fu_1802_p1;
wire  signed [12:0] sext_ln712_38_fu_1790_p1;
wire  signed [12:0] sext_ln712_41_fu_1794_p1;
wire  signed [10:0] sext_ln740_6_fu_1835_p1;
wire  signed [10:0] sext_ln712_39_fu_1825_p1;
wire  signed [11:0] sext_ln712_37_fu_1822_p1;
wire  signed [11:0] sext_ln712_40_fu_1828_p1;
wire  signed [12:0] sext_ln740_9_fu_1850_p1;
wire  signed [12:0] sext_ln712_43_fu_1831_p1;
wire   [13:0] shl_ln1171_20_fu_1859_p3;
wire   [11:0] shl_ln1171_21_fu_1870_p3;
wire  signed [14:0] sext_ln1171_42_fu_1866_p1;
wire  signed [14:0] sext_ln1171_43_fu_1877_p1;
wire   [14:0] sub_ln1171_20_fu_1881_p2;
wire  signed [13:0] sext_ln712_51_fu_1901_p1;
wire   [13:0] zext_ln740_3_fu_1910_p1;
wire   [13:0] add_ln740_23_fu_1905_p2;
wire  signed [13:0] sext_ln740_10_fu_1922_p1;
wire  signed [13:0] sext_ln740_8_fu_1919_p1;
wire   [13:0] add_ln740_41_fu_1925_p2;
wire  signed [13:0] sext_ln740_7_fu_1950_p1;
wire   [13:0] add_ln740_21_fu_1953_p2;
wire  signed [13:0] sext_ln712_50_fu_1943_p1;
wire  signed [13:0] sext_ln712_53_fu_1946_p1;
wire   [13:0] add_ln740_59_fu_1963_p2;
wire  signed [13:0] sext_ln712_47_fu_1940_p1;
wire   [14:0] shl_ln1171_5_fu_1982_p3;
wire  signed [15:0] sext_ln1171_6_fu_1989_p1;
wire   [15:0] sub_ln1171_7_fu_1993_p2;
wire   [15:0] sub_ln1171_8_fu_2009_p2;
wire  signed [13:0] sext_ln740_14_fu_2025_p1;
wire   [13:0] add_ln740_61_fu_2028_p2;
wire   [11:0] shl_ln_fu_2038_p3;
wire   [9:0] shl_ln1171_4_fu_2049_p3;
wire  signed [12:0] sext_ln1171_5_fu_2056_p1;
wire  signed [12:0] sext_ln1171_4_fu_2045_p1;
wire   [12:0] sub_ln1171_fu_2060_p2;
wire  signed [13:0] sext_ln712_fu_2076_p1;
wire  signed [13:0] sext_ln712_7_fu_2084_p1;
wire   [13:0] add_ln740_9_fu_2090_p2;
wire  signed [13:0] sext_ln712_5_fu_2080_p1;
wire  signed [13:0] sext_ln712_8_fu_2087_p1;
wire   [13:0] add_ln740_28_fu_2101_p2;
wire   [14:0] shl_ln1171_3_fu_2116_p3;
wire   [8:0] shl_ln1171_10_fu_2127_p3;
wire  signed [15:0] sext_ln1171_22_fu_2134_p1;
wire  signed [15:0] sext_ln1171_21_fu_2123_p1;
wire   [15:0] sub_ln1171_13_fu_2138_p2;
wire   [13:0] add_ln740_37_fu_2161_p2;
wire  signed [13:0] sext_ln712_6_fu_2154_p1;
wire  signed [13:0] sext_ln712_9_fu_2157_p1;
wire  signed [13:0] sext_ln740_13_fu_2176_p1;
wire   [13:0] add_ln740_48_fu_2170_p2;
wire  signed [13:0] sext_ln712_19_fu_2185_p1;
wire  signed [13:0] sext_ln712_22_fu_2189_p1;
wire   [13:0] add_ln740_13_fu_2192_p2;
wire   [13:0] add_ln740_17_fu_2207_p2;
wire  signed [13:0] sext_ln712_21_fu_2203_p1;
wire   [13:0] add_ln740_53_fu_2216_p2;
wire    ap_CS_fsm_state34;
wire   [13:0] add_ln740_57_fu_2240_p2;
wire   [13:0] add_ln740_4_fu_2244_p2;
wire   [15:0] shl_ln3_fu_2226_p3;
wire   [15:0] shl_ln740_3_fu_2233_p3;
wire   [15:0] shl_ln740_4_fu_2249_p3;
reg   [33:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 34'd1;
end

myproject_mul_8s_9s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
mul_8s_9s_16_1_1_U1(
    .din0(grp_fu_246_p0),
    .din1(grp_fu_246_p1),
    .dout(grp_fu_246_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln740_11_reg_2557 <= add_ln740_11_fu_1316_p2;
        trunc_ln717_12_reg_2552 <= {{trunc_ln717_12_fu_1290_p1[12:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln740_12_reg_2722 <= add_ln740_12_fu_2096_p2;
        add_ln740_31_reg_2727 <= add_ln740_31_fu_2107_p2;
        trunc_ln717_s_reg_2717 <= {{sub_ln1171_fu_2060_p2[12:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln740_15_reg_2592 <= add_ln740_15_fu_1413_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        add_ln740_16_reg_2752 <= add_ln740_16_fu_2198_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln740_18_reg_2617 <= add_ln740_18_fu_1561_p2;
        add_ln740_36_reg_2622 <= add_ln740_36_fu_1572_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln740_19_reg_2647 <= add_ln740_19_fu_1806_p2;
        add_ln740_58_reg_2652 <= add_ln740_58_fu_1812_p2;
        trunc_ln717_31_reg_2627 <= {{sub_ln1171_15_fu_1599_p2[13:3]}};
        trunc_ln717_33_reg_2632 <= {{sub_ln1171_17_fu_1656_p2[12:3]}};
        trunc_ln717_34_reg_2637 <= {{sub_ln1171_18_fu_1694_p2[13:3]}};
        trunc_ln717_40_reg_2642 <= {{add_ln1171_2_fu_1774_p2[10:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln740_20_reg_2657 <= add_ln740_20_fu_1838_p2;
        add_ln740_38_reg_2662 <= add_ln740_38_fu_1844_p2;
        add_ln740_40_reg_2667 <= add_ln740_40_fu_1853_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln740_22_reg_2502 <= add_ln740_22_fu_1059_p2;
        add_ln740_46_reg_2507 <= add_ln740_46_fu_1073_p2;
        add_ln740_62_reg_2512 <= add_ln740_62_fu_1079_p2;
        add_ln740_65_reg_2517 <= add_ln740_65_fu_1088_p2;
        trunc_ln717_49_reg_2497 <= {{sub_ln1171_22_fu_1023_p2[14:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln740_25_reg_2457 <= add_ln740_25_fu_807_p2;
        sext_ln1171_57_reg_2452 <= sext_ln1171_57_fu_756_p1;
        trunc_ln717_50_reg_2447 <= {{sub_ln1171_23_fu_740_p2[11:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln740_26_reg_2677 <= add_ln740_26_fu_1913_p2;
        add_ln740_47_reg_2682 <= add_ln740_47_fu_1931_p2;
        trunc_ln717_43_reg_2672 <= {{sub_ln1171_20_fu_1881_p2[14:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_ln740_27_reg_2687 <= add_ln740_27_fu_1958_p2;
        add_ln740_60_reg_2692 <= add_ln740_60_fu_1969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln740_30_reg_2562 <= add_ln740_30_fu_1342_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln740_32_reg_2572 <= add_ln740_32_fu_1375_p2;
        add_ln740_52_reg_2577 <= add_ln740_52_fu_1381_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln740_35_reg_2612 <= add_ln740_35_fu_1540_p2;
        trunc_ln717_15_reg_2607 <= {{add_ln1171_1_fu_1502_p2[12:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln740_39_reg_2442 <= add_ln740_39_fu_708_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        add_ln740_3_reg_2742 <= add_ln740_3_fu_2165_p2;
        add_ln740_51_reg_2747 <= add_ln740_51_fu_2179_p2;
        sext_ln1171_19_reg_2732 <= sext_ln1171_19_fu_2112_p1;
        trunc_ln717_17_reg_2737 <= {{sub_ln1171_13_fu_2138_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln740_42_reg_2482 <= add_ln740_42_fu_963_p2;
        add_ln740_45_reg_2487 <= add_ln740_45_fu_979_p2;
        add_ln740_64_reg_2492 <= add_ln740_64_fu_985_p2;
        trunc_ln717_45_reg_2462 <= {{sub_ln1171_29_fu_827_p2[12:3]}};
        trunc_ln717_51_reg_2467 <= {{sub_ln1171_24_fu_865_p2[15:3]}};
        trunc_ln717_52_reg_2472 <= {{sub_ln1171_25_fu_903_p2[15:3]}};
        trunc_ln717_54_reg_2477 <= {{sub_ln1171_26_fu_930_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln740_50_reg_2547 <= add_ln740_50_fu_1280_p2;
        trunc_ln717_4_reg_2537 <= {{sub_ln1171_10_fu_1216_p2[13:3]}};
        trunc_ln717_5_reg_2542 <= {{sub_ln1171_11_fu_1243_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln740_55_reg_2602 <= add_ln740_55_fu_1478_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        add_ln740_56_reg_2762 <= add_ln740_56_fu_2221_p2;
        add_ln740_reg_2757 <= add_ln740_fu_2211_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln740_66_reg_2527 <= add_ln740_66_fu_1136_p2;
        trunc_ln717_7_reg_2522 <= {{sub_ln1171_12_fu_1109_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        add_ln740_67_reg_2712 <= add_ln740_67_fu_2033_p2;
        r_V_1_reg_2697 <= r_V_1_fu_1979_p1;
        trunc_ln717_1_reg_2702 <= {{sub_ln1171_7_fu_1993_p2[15:3]}};
        trunc_ln717_2_reg_2707 <= {{sub_ln1171_8_fu_2009_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        r_V_77_reg_2567 <= r_V_77_fu_1348_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        r_V_8_reg_2582 <= r_V_8_fu_1387_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        r_V_9_reg_2587 <= r_V_9_fu_1391_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state7) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        reg_436 <= {{grp_fu_406_p1[13:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_440 <= {{grp_fu_416_p1[14:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        reg_444 <= {{grp_fu_246_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        reg_448 <= {{grp_fu_416_p1[14:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_452 <= {{grp_fu_246_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_456 <= {{grp_fu_246_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18))) begin
        reg_460 <= {{grp_fu_246_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_2_reg_2414 <= {{p_read[151:144]}};
        trunc_ln38_10_reg_2351 <= {{p_read[95:88]}};
        trunc_ln38_11_reg_2359 <= {{p_read[103:96]}};
        trunc_ln38_12_reg_2368 <= {{p_read[111:104]}};
        trunc_ln38_13_reg_2376 <= {{p_read[119:112]}};
        trunc_ln38_14_reg_2382 <= {{p_read[127:120]}};
        trunc_ln38_15_reg_2394 <= {{p_read[135:128]}};
        trunc_ln38_16_reg_2402 <= {{p_read[143:136]}};
        trunc_ln38_17_reg_2422 <= {{p_read[159:152]}};
        trunc_ln38_18_reg_2430 <= {{p_read[167:160]}};
        trunc_ln38_1_reg_2283 <= {{p_read[15:8]}};
        trunc_ln38_2_reg_2289 <= {{p_read[23:16]}};
        trunc_ln38_3_reg_2297 <= {{p_read[31:24]}};
        trunc_ln38_4_reg_2304 <= {{p_read[39:32]}};
        trunc_ln38_5_reg_2312 <= {{p_read[47:40]}};
        trunc_ln38_6_reg_2319 <= {{p_read[55:48]}};
        trunc_ln38_7_reg_2326 <= {{p_read[63:56]}};
        trunc_ln38_8_reg_2332 <= {{p_read[71:64]}};
        trunc_ln38_9_reg_2338 <= {{p_read[79:72]}};
        trunc_ln38_reg_2275 <= trunc_ln38_fu_464_p1;
        trunc_ln38_s_reg_2343 <= {{p_read[87:80]}};
        trunc_ln717_41_reg_2389 <= {{p_read[127:121]}};
        trunc_ln717_48_reg_2409 <= {{p_read[143:139]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        trunc_ln717_13_reg_2532 <= {{add_ln1171_fu_1168_p2[13:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        trunc_ln717_29_reg_2597 <= {{sub_ln1171_14_fu_1441_p2[12:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln717_42_reg_2437 <= {{grp_fu_406_p1[13:3]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_246_p0 = sext_ln1171_19_reg_2732;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_246_p0 = sext_ln1171_19_fu_2112_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_246_p0 = r_V_1_reg_2697;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_246_p0 = r_V_0_fu_1975_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_246_p0 = sext_ln1171_fu_1936_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_246_p0 = r_V_16_fu_1897_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_246_p0 = sext_ln1171_45_fu_1818_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_246_p0 = sext_ln1171_36_fu_1710_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_246_p0 = sext_ln1171_31_fu_1546_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_246_p0 = sext_ln1171_27_fu_1518_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_246_p0 = sext_ln1171_24_fu_1484_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_246_p0 = r_V_10_fu_1457_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        grp_fu_246_p0 = r_V_9_reg_2587;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_246_p0 = r_V_9_fu_1391_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_246_p0 = r_V_8_reg_2582;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_246_p0 = r_V_8_fu_1387_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_246_p0 = sext_ln1171_23_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_246_p0 = r_V_77_reg_2567;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_246_p0 = r_V_77_fu_1348_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_246_p0 = r_V_6_fu_1322_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_246_p0 = sext_ln1171_14_fu_1286_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_246_p0 = sext_ln1171_15_fu_1259_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_246_p0 = sext_ln1171_12_fu_1142_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_246_p0 = r_V_3_fu_1094_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_246_p0 = sext_ln1171_7_fu_991_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_246_p0 = sext_ln1171_57_reg_2452;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_246_p0 = sext_ln1171_57_fu_756_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_246_p0 = r_V_19_fu_714_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_246_p0 = sext_ln1171_47_fu_697_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_246_p0 = sext_ln717_fu_693_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_246_p0 = sext_ln1171_40_fu_608_p1;
    end else begin
        grp_fu_246_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_246_p1 = 14'd19;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_246_p1 = 14'd16358;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_246_p1 = 16'd65426;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_246_p1 = 16'd111;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_246_p1 = 15'd32724;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_246_p1 = 16'd65467;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_246_p1 = 14'd22;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_246_p1 = 15'd38;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_246_p1 = 15'd32710;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_246_p1 = 15'd37;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_246_p1 = 16'd91;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_246_p1 = 16'd65450;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_246_p1 = 16'd117;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_246_p1 = 16'd65448;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_246_p1 = 16'd65446;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_246_p1 = 15'd47;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_246_p1 = 16'd104;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_246_p1 = 16'd65439;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_246_p1 = 16'd125;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_246_p1 = 13'd13;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_246_p1 = 15'd52;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_246_p1 = 16'd65442;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_246_p1 = 14'd26;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_246_p1 = 15'd32721;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_246_p1 = 15'd32722;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_246_p1 = 16'd86;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_246_p1 = 15'd55;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_246_p1 = 14'd16363;
    end else begin
        grp_fu_246_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1171_1_fu_1502_p2 = ($signed(sext_ln1171_20_fu_1498_p1) + $signed(sext_ln1171_18_fu_1488_p1));

assign add_ln1171_2_fu_1774_p2 = ($signed(sext_ln1171_41_fu_1754_p1) + $signed(sext_ln1171_39_fu_1744_p1));

assign add_ln1171_fu_1168_p2 = ($signed(sext_ln1171_16_fu_1153_p1) + $signed(sext_ln1171_17_fu_1164_p1));

assign add_ln740_10_fu_1310_p2 = ($signed(sext_ln712_13_fu_1303_p1) + $signed(sext_ln712_16_fu_1306_p1));

assign add_ln740_11_fu_1316_p2 = ($signed(add_ln740_10_fu_1310_p2) + $signed(sext_ln712_10_fu_1300_p1));

assign add_ln740_12_fu_2096_p2 = (add_ln740_11_reg_2557 + add_ln740_9_fu_2090_p2);

assign add_ln740_13_fu_2192_p2 = ($signed(sext_ln712_19_fu_2185_p1) + $signed(sext_ln712_22_fu_2189_p1));

assign add_ln740_14_fu_1407_p2 = ($signed(sext_ln712_27_fu_1399_p1) + $signed(sext_ln712_30_fu_1403_p1));

assign add_ln740_15_fu_1413_p2 = ($signed(add_ln740_14_fu_1407_p2) + $signed(sext_ln712_24_fu_1395_p1));

assign add_ln740_16_fu_2198_p2 = (add_ln740_15_reg_2592 + add_ln740_13_fu_2192_p2);

assign add_ln740_17_fu_2207_p2 = (add_ln740_16_reg_2752 + add_ln740_12_reg_2722);

assign add_ln740_18_fu_1561_p2 = ($signed(sext_ln712_33_fu_1553_p1) + $signed(sext_ln712_36_fu_1557_p1));

assign add_ln740_19_fu_1806_p2 = ($signed(sext_ln712_42_fu_1798_p1) + $signed(sext_ln712_45_fu_1802_p1));

assign add_ln740_20_fu_1838_p2 = ($signed(sext_ln740_6_fu_1835_p1) + $signed(sext_ln712_39_fu_1825_p1));

assign add_ln740_21_fu_1953_p2 = ($signed(sext_ln740_7_fu_1950_p1) + $signed(add_ln740_18_reg_2617));

assign add_ln740_22_fu_1059_p2 = ($signed(sext_ln712_54_fu_1042_p1) + $signed(sext_ln712_59_fu_1049_p1));

assign add_ln740_23_fu_1905_p2 = ($signed(add_ln740_22_reg_2502) + $signed(sext_ln712_51_fu_1901_p1));

assign add_ln740_24_fu_797_p2 = ($signed(sext_ln712_48_fu_790_p1) + $signed(9'd384));

assign add_ln740_25_fu_807_p2 = ($signed(zext_ln740_fu_803_p1) + $signed(sext_ln712_62_fu_793_p1));

assign add_ln740_26_fu_1913_p2 = (zext_ln740_3_fu_1910_p1 + add_ln740_23_fu_1905_p2);

assign add_ln740_27_fu_1958_p2 = (add_ln740_26_reg_2677 + add_ln740_21_fu_1953_p2);

assign add_ln740_28_fu_2101_p2 = ($signed(sext_ln712_5_fu_2080_p1) + $signed(sext_ln712_8_fu_2087_p1));

assign add_ln740_29_fu_1336_p2 = ($signed(sext_ln712_14_fu_1329_p1) + $signed(sext_ln712_17_fu_1333_p1));

assign add_ln740_30_fu_1342_p2 = ($signed(add_ln740_29_fu_1336_p2) + $signed(sext_ln712_11_fu_1326_p1));

assign add_ln740_31_fu_2107_p2 = (add_ln740_30_reg_2562 + add_ln740_28_fu_2101_p2);

assign add_ln740_32_fu_1375_p2 = ($signed(sext_ln712_23_fu_1363_p1) + $signed(sext_ln712_25_fu_1367_p1));

assign add_ln740_33_fu_1567_p2 = ($signed(add_ln740_32_reg_2572) + $signed(sext_ln712_20_fu_1550_p1));

assign add_ln740_34_fu_1534_p2 = ($signed(sext_ln712_31_fu_1526_p1) + $signed(sext_ln712_34_fu_1530_p1));

assign add_ln740_35_fu_1540_p2 = ($signed(add_ln740_34_fu_1534_p2) + $signed(sext_ln712_28_fu_1522_p1));

assign add_ln740_36_fu_1572_p2 = (add_ln740_35_reg_2612 + add_ln740_33_fu_1567_p2);

assign add_ln740_37_fu_2161_p2 = (add_ln740_36_reg_2622 + add_ln740_31_reg_2727);

assign add_ln740_38_fu_1844_p2 = ($signed(sext_ln712_37_fu_1822_p1) + $signed(sext_ln712_40_fu_1828_p1));

assign add_ln740_39_fu_708_p2 = ($signed(sext_ln712_46_fu_701_p1) + $signed(sext_ln712_49_fu_705_p1));

assign add_ln740_3_fu_2165_p2 = (add_ln740_47_reg_2682 + add_ln740_37_fu_2161_p2);

assign add_ln740_40_fu_1853_p2 = ($signed(sext_ln740_9_fu_1850_p1) + $signed(sext_ln712_43_fu_1831_p1));

assign add_ln740_41_fu_1925_p2 = ($signed(sext_ln740_10_fu_1922_p1) + $signed(sext_ln740_8_fu_1919_p1));

assign add_ln740_42_fu_963_p2 = ($signed(sext_ln712_57_fu_952_p1) + $signed(sext_ln712_60_fu_955_p1));

assign add_ln740_43_fu_1065_p2 = ($signed(add_ln740_42_reg_2482) + $signed(sext_ln712_52_fu_1039_p1));

assign add_ln740_44_fu_969_p2 = ($signed(sext_ln712_55_fu_949_p1) + $signed(6'd56));

assign add_ln740_45_fu_979_p2 = ($signed(sext_ln740_11_fu_975_p1) + $signed(sext_ln712_63_fu_959_p1));

assign add_ln740_46_fu_1073_p2 = ($signed(sext_ln740_12_fu_1070_p1) + $signed(add_ln740_43_fu_1065_p2));

assign add_ln740_47_fu_1931_p2 = (add_ln740_46_reg_2507 + add_ln740_41_fu_1925_p2);

assign add_ln740_48_fu_2170_p2 = ($signed(sext_ln712_6_fu_2154_p1) + $signed(sext_ln712_9_fu_2157_p1));

assign add_ln740_49_fu_1274_p2 = ($signed(sext_ln712_15_fu_1267_p1) + $signed(sext_ln712_18_fu_1271_p1));

assign add_ln740_4_fu_2244_p2 = (add_ln740_67_reg_2712 + add_ln740_57_fu_2240_p2);

assign add_ln740_50_fu_1280_p2 = ($signed(add_ln740_49_fu_1274_p2) + $signed(sext_ln712_12_fu_1263_p1));

assign add_ln740_51_fu_2179_p2 = ($signed(sext_ln740_13_fu_2176_p1) + $signed(add_ln740_48_fu_2170_p2));

assign add_ln740_52_fu_1381_p2 = ($signed(sext_ln712_23_fu_1363_p1) + $signed(sext_ln712_26_fu_1371_p1));

assign add_ln740_53_fu_2216_p2 = ($signed(add_ln740_52_reg_2577) + $signed(sext_ln712_21_fu_2203_p1));

assign add_ln740_54_fu_1472_p2 = ($signed(sext_ln712_32_fu_1465_p1) + $signed(sext_ln712_35_fu_1469_p1));

assign add_ln740_55_fu_1478_p2 = ($signed(add_ln740_54_fu_1472_p2) + $signed(sext_ln712_29_fu_1461_p1));

assign add_ln740_56_fu_2221_p2 = (add_ln740_55_reg_2602 + add_ln740_53_fu_2216_p2);

assign add_ln740_57_fu_2240_p2 = (add_ln740_56_reg_2762 + add_ln740_51_reg_2747);

assign add_ln740_58_fu_1812_p2 = ($signed(sext_ln712_38_fu_1790_p1) + $signed(sext_ln712_41_fu_1794_p1));

assign add_ln740_59_fu_1963_p2 = ($signed(sext_ln712_50_fu_1943_p1) + $signed(sext_ln712_53_fu_1946_p1));

assign add_ln740_60_fu_1969_p2 = ($signed(add_ln740_59_fu_1963_p2) + $signed(sext_ln712_47_fu_1940_p1));

assign add_ln740_61_fu_2028_p2 = ($signed(add_ln740_60_reg_2692) + $signed(sext_ln740_14_fu_2025_p1));

assign add_ln740_62_fu_1079_p2 = ($signed(sext_ln712_58_fu_1046_p1) + $signed(sext_ln712_61_fu_1052_p1));

assign add_ln740_63_fu_1128_p2 = ($signed(add_ln740_62_reg_2512) + $signed(sext_ln712_56_fu_1125_p1));

assign add_ln740_64_fu_985_p2 = ($signed(sext_ln712_44_fu_946_p1) + $signed(10'd480));

assign add_ln740_65_fu_1088_p2 = ($signed(zext_ln740_4_fu_1085_p1) + $signed(sext_ln740_fu_1055_p1));

assign add_ln740_66_fu_1136_p2 = ($signed(sext_ln740_15_fu_1133_p1) + $signed(add_ln740_63_fu_1128_p2));

assign add_ln740_67_fu_2033_p2 = (add_ln740_66_reg_2527 + add_ln740_61_fu_2028_p2);

assign add_ln740_9_fu_2090_p2 = ($signed(sext_ln712_fu_2076_p1) + $signed(sext_ln712_7_fu_2084_p1));

assign add_ln740_fu_2211_p2 = (add_ln740_27_reg_2687 + add_ln740_17_fu_2207_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return_0 = shl_ln3_fu_2226_p3;

assign ap_return_1 = shl_ln740_3_fu_2233_p3;

assign ap_return_2 = shl_ln740_4_fu_2249_p3;

assign grp_fu_406_p1 = grp_fu_246_p2;

assign grp_fu_416_p1 = grp_fu_246_p2;

assign r_V_0_fu_1975_p1 = trunc_ln38_reg_2275;

assign r_V_10_fu_1457_p1 = trunc_ln38_s_reg_2343;

assign r_V_16_fu_1897_p1 = trunc_ln38_15_reg_2394;

assign r_V_19_fu_714_p1 = trunc_ln38_17_reg_2422;

assign r_V_1_fu_1979_p1 = trunc_ln38_1_reg_2283;

assign r_V_3_fu_1094_p1 = trunc_ln38_3_reg_2297;

assign r_V_6_fu_1322_p1 = trunc_ln38_6_reg_2319;

assign r_V_77_fu_1348_p1 = trunc_ln38_7_reg_2326;

assign r_V_8_fu_1387_p1 = trunc_ln38_8_reg_2332;

assign r_V_9_fu_1391_p1 = $signed(trunc_ln38_9_reg_2338);

assign sext_ln1171_10_fu_1212_p1 = $signed(shl_ln1171_7_fu_1205_p3);

assign sext_ln1171_11_fu_1239_p1 = $signed(shl_ln1171_8_fu_1232_p3);

assign sext_ln1171_12_fu_1142_p1 = trunc_ln38_3_reg_2297;

assign sext_ln1171_13_fu_1105_p1 = $signed(shl_ln1171_9_fu_1098_p3);

assign sext_ln1171_14_fu_1286_p1 = trunc_ln38_4_reg_2304;

assign sext_ln1171_15_fu_1259_p1 = trunc_ln38_4_reg_2304;

assign sext_ln1171_16_fu_1153_p1 = $signed(shl_ln1171_s_fu_1146_p3);

assign sext_ln1171_17_fu_1164_p1 = $signed(shl_ln1171_1_fu_1157_p3);

assign sext_ln1171_18_fu_1488_p1 = trunc_ln38_5_reg_2312;

assign sext_ln1171_19_fu_2112_p1 = trunc_ln38_5_reg_2312;

assign sext_ln1171_20_fu_1498_p1 = $signed(shl_ln1171_2_fu_1491_p3);

assign sext_ln1171_21_fu_2123_p1 = $signed(shl_ln1171_3_fu_2116_p3);

assign sext_ln1171_22_fu_2134_p1 = $signed(shl_ln1171_10_fu_2127_p3);

assign sext_ln1171_23_fu_1359_p1 = trunc_ln38_8_reg_2332;

assign sext_ln1171_24_fu_1484_p1 = trunc_ln38_s_reg_2343;

assign sext_ln1171_25_fu_1426_p1 = $signed(shl_ln1171_11_fu_1419_p3);

assign sext_ln1171_26_fu_1437_p1 = $signed(shl_ln1171_12_fu_1430_p3);

assign sext_ln1171_27_fu_1518_p1 = trunc_ln38_10_reg_2351;

assign sext_ln1171_28_fu_1584_p1 = $signed(shl_ln1171_13_fu_1577_p3);

assign sext_ln1171_29_fu_1595_p1 = $signed(shl_ln1171_14_fu_1588_p3);

assign sext_ln1171_30_fu_1622_p1 = $signed(shl_ln1171_15_fu_1615_p3);

assign sext_ln1171_31_fu_1546_p1 = trunc_ln38_11_reg_2359;

assign sext_ln1171_32_fu_1642_p1 = trunc_ln38_11_reg_2359;

assign sext_ln1171_33_fu_1652_p1 = $signed(shl_ln1171_16_fu_1645_p3);

assign sext_ln1171_34_fu_1679_p1 = $signed(shl_ln1171_17_fu_1672_p3);

assign sext_ln1171_35_fu_1690_p1 = $signed(shl_ln1171_18_fu_1683_p3);

assign sext_ln1171_36_fu_1710_p1 = trunc_ln38_12_reg_2368;

assign sext_ln1171_37_fu_1714_p1 = trunc_ln38_12_reg_2368;

assign sext_ln1171_38_fu_1724_p1 = $signed(tmp_s_fu_1717_p3);

assign sext_ln1171_39_fu_1744_p1 = trunc_ln38_13_reg_2376;

assign sext_ln1171_40_fu_608_p1 = trunc_ln38_13_fu_598_p4;

assign sext_ln1171_41_fu_1754_p1 = $signed(shl_ln1171_19_fu_1747_p3);

assign sext_ln1171_42_fu_1866_p1 = $signed(shl_ln1171_20_fu_1859_p3);

assign sext_ln1171_43_fu_1877_p1 = $signed(shl_ln1171_21_fu_1870_p3);

assign sext_ln1171_44_fu_813_p1 = trunc_ln38_15_reg_2394;

assign sext_ln1171_45_fu_1818_p1 = trunc_ln38_15_reg_2394;

assign sext_ln1171_46_fu_823_p1 = $signed(tmp_1_fu_816_p3);

assign sext_ln1171_47_fu_697_p1 = trunc_ln38_16_reg_2402;

assign sext_ln1171_48_fu_1002_p1 = $signed(shl_ln1171_22_fu_995_p3);

assign sext_ln1171_49_fu_1019_p1 = $signed(shl_ln1171_23_fu_1012_p3);

assign sext_ln1171_4_fu_2045_p1 = $signed(shl_ln_fu_2038_p3);

assign sext_ln1171_50_fu_725_p1 = $signed(shl_ln1171_24_fu_718_p3);

assign sext_ln1171_51_fu_736_p1 = $signed(shl_ln1171_25_fu_729_p3);

assign sext_ln1171_52_fu_850_p1 = $signed(shl_ln1171_26_fu_843_p3);

assign sext_ln1171_53_fu_861_p1 = $signed(shl_ln1171_27_fu_854_p3);

assign sext_ln1171_54_fu_888_p1 = $signed(shl_ln1171_28_fu_881_p3);

assign sext_ln1171_55_fu_899_p1 = $signed(shl_ln1171_29_fu_892_p3);

assign sext_ln1171_56_fu_926_p1 = $signed(shl_ln1171_30_fu_919_p3);

assign sext_ln1171_57_fu_756_p1 = trunc_ln38_18_reg_2430;

assign sext_ln1171_58_fu_760_p1 = trunc_ln38_18_reg_2430;

assign sext_ln1171_59_fu_770_p1 = $signed(shl_ln1171_31_fu_763_p3);

assign sext_ln1171_5_fu_2056_p1 = $signed(shl_ln1171_4_fu_2049_p3);

assign sext_ln1171_6_fu_1989_p1 = $signed(shl_ln1171_5_fu_1982_p3);

assign sext_ln1171_7_fu_991_p1 = trunc_ln38_2_reg_2289;

assign sext_ln1171_8_fu_1191_p1 = shl_ln1171_6_fu_1184_p3;

assign sext_ln1171_9_fu_1195_p1 = shl_ln1171_6_fu_1184_p3;

assign sext_ln1171_fu_1936_p1 = trunc_ln38_reg_2275;

assign sext_ln712_10_fu_1300_p1 = $signed(trunc_ln717_4_reg_2537);

assign sext_ln712_11_fu_1326_p1 = $signed(trunc_ln717_5_reg_2542);

assign sext_ln712_12_fu_1263_p1 = $signed(reg_436);

assign sext_ln712_13_fu_1303_p1 = $signed(trunc_ln717_7_reg_2522);

assign sext_ln712_14_fu_1329_p1 = $signed(reg_444);

assign sext_ln712_15_fu_1267_p1 = $signed(reg_440);

assign sext_ln712_16_fu_1306_p1 = $signed(reg_440);

assign sext_ln712_17_fu_1333_p1 = $signed(trunc_ln717_12_reg_2552);

assign sext_ln712_18_fu_1271_p1 = $signed(trunc_ln717_13_reg_2532);

assign sext_ln712_19_fu_2185_p1 = $signed(reg_436);

assign sext_ln712_20_fu_1550_p1 = $signed(trunc_ln717_15_reg_2607);

assign sext_ln712_21_fu_2203_p1 = $signed(reg_436);

assign sext_ln712_22_fu_2189_p1 = $signed(trunc_ln717_17_reg_2737);

assign sext_ln712_23_fu_1363_p1 = $signed(reg_444);

assign sext_ln712_24_fu_1395_p1 = $signed(reg_452);

assign sext_ln712_25_fu_1367_p1 = $signed(reg_456);

assign sext_ln712_26_fu_1371_p1 = $signed(shl_ln2_fu_1352_p3);

assign sext_ln712_27_fu_1399_p1 = $signed(reg_440);

assign sext_ln712_28_fu_1522_p1 = $signed(reg_444);

assign sext_ln712_29_fu_1461_p1 = $signed(reg_456);

assign sext_ln712_30_fu_1403_p1 = $signed(reg_460);

assign sext_ln712_31_fu_1526_p1 = $signed(reg_452);

assign sext_ln712_32_fu_1465_p1 = $signed(reg_460);

assign sext_ln712_33_fu_1553_p1 = $signed(reg_456);

assign sext_ln712_34_fu_1530_p1 = $signed(reg_436);

assign sext_ln712_35_fu_1469_p1 = $signed(trunc_ln717_29_reg_2597);

assign sext_ln712_36_fu_1557_p1 = $signed(reg_440);

assign sext_ln712_37_fu_1822_p1 = $signed(trunc_ln717_31_reg_2627);

assign sext_ln712_38_fu_1790_p1 = $signed(trunc_ln717_32_fu_1632_p4);

assign sext_ln712_39_fu_1825_p1 = $signed(trunc_ln717_33_reg_2632);

assign sext_ln712_40_fu_1828_p1 = $signed(trunc_ln717_34_reg_2637);

assign sext_ln712_41_fu_1794_p1 = $signed(reg_440);

assign sext_ln712_42_fu_1798_p1 = $signed(trunc_ln717_36_fu_1734_p4);

assign sext_ln712_43_fu_1831_p1 = $signed(reg_440);

assign sext_ln712_44_fu_946_p1 = trunc_ln38_12_reg_2368;

assign sext_ln712_45_fu_1802_p1 = $signed(trunc_ln717_38_fu_1764_p4);

assign sext_ln712_46_fu_701_p1 = $signed(reg_436);

assign sext_ln712_47_fu_1940_p1 = $signed(trunc_ln717_40_reg_2642);

assign sext_ln712_48_fu_790_p1 = $signed(trunc_ln717_41_reg_2389);

assign sext_ln712_49_fu_705_p1 = $signed(trunc_ln717_42_reg_2437);

assign sext_ln712_50_fu_1943_p1 = $signed(trunc_ln717_43_reg_2672);

assign sext_ln712_51_fu_1901_p1 = $signed(reg_436);

assign sext_ln712_52_fu_1039_p1 = $signed(trunc_ln717_45_reg_2462);

assign sext_ln712_53_fu_1946_p1 = $signed(reg_444);

assign sext_ln712_54_fu_1042_p1 = $signed(reg_440);

assign sext_ln712_55_fu_949_p1 = $signed(trunc_ln717_48_reg_2409);

assign sext_ln712_56_fu_1125_p1 = $signed(trunc_ln717_49_reg_2497);

assign sext_ln712_57_fu_952_p1 = $signed(trunc_ln717_50_reg_2447);

assign sext_ln712_58_fu_1046_p1 = $signed(trunc_ln717_51_reg_2467);

assign sext_ln712_59_fu_1049_p1 = $signed(trunc_ln717_52_reg_2472);

assign sext_ln712_5_fu_2080_p1 = $signed(reg_444);

assign sext_ln712_60_fu_955_p1 = $signed(reg_444);

assign sext_ln712_61_fu_1052_p1 = $signed(trunc_ln717_54_reg_2477);

assign sext_ln712_62_fu_793_p1 = $signed(trunc_ln717_55_fu_780_p4);

assign sext_ln712_63_fu_959_p1 = $signed(reg_448);

assign sext_ln712_6_fu_2154_p1 = $signed(trunc_ln717_s_reg_2717);

assign sext_ln712_7_fu_2084_p1 = $signed(trunc_ln717_1_reg_2702);

assign sext_ln712_8_fu_2087_p1 = $signed(trunc_ln717_2_reg_2707);

assign sext_ln712_9_fu_2157_p1 = $signed(reg_444);

assign sext_ln712_fu_2076_p1 = $signed(reg_440);

assign sext_ln717_fu_693_p1 = trunc_ln38_14_reg_2382;

assign sext_ln740_10_fu_1922_p1 = $signed(add_ln740_40_reg_2667);

assign sext_ln740_11_fu_975_p1 = $signed(add_ln740_44_fu_969_p2);

assign sext_ln740_12_fu_1070_p1 = $signed(add_ln740_45_reg_2487);

assign sext_ln740_13_fu_2176_p1 = $signed(add_ln740_50_reg_2547);

assign sext_ln740_14_fu_2025_p1 = $signed(add_ln740_58_reg_2652);

assign sext_ln740_15_fu_1133_p1 = $signed(add_ln740_65_reg_2517);

assign sext_ln740_6_fu_1835_p1 = $signed(add_ln740_19_reg_2647);

assign sext_ln740_7_fu_1950_p1 = $signed(add_ln740_20_reg_2657);

assign sext_ln740_8_fu_1919_p1 = $signed(add_ln740_38_reg_2662);

assign sext_ln740_9_fu_1850_p1 = $signed(add_ln740_39_reg_2442);

assign sext_ln740_fu_1055_p1 = $signed(reg_448);

assign shl_ln1171_10_fu_2127_p3 = {{trunc_ln38_6_reg_2319}, {1'd0}};

assign shl_ln1171_11_fu_1419_p3 = {{trunc_ln38_s_reg_2343}, {4'd0}};

assign shl_ln1171_12_fu_1430_p3 = {{trunc_ln38_s_reg_2343}, {2'd0}};

assign shl_ln1171_13_fu_1577_p3 = {{trunc_ln38_10_reg_2351}, {5'd0}};

assign shl_ln1171_14_fu_1588_p3 = {{trunc_ln38_10_reg_2351}, {3'd0}};

assign shl_ln1171_15_fu_1615_p3 = {{trunc_ln38_10_reg_2351}, {1'd0}};

assign shl_ln1171_16_fu_1645_p3 = {{trunc_ln38_11_reg_2359}, {4'd0}};

assign shl_ln1171_17_fu_1672_p3 = {{trunc_ln38_11_reg_2359}, {5'd0}};

assign shl_ln1171_18_fu_1683_p3 = {{trunc_ln38_11_reg_2359}, {1'd0}};

assign shl_ln1171_19_fu_1747_p3 = {{trunc_ln38_13_reg_2376}, {2'd0}};

assign shl_ln1171_1_fu_1157_p3 = {{trunc_ln38_4_reg_2304}, {2'd0}};

assign shl_ln1171_20_fu_1859_p3 = {{trunc_ln38_14_reg_2382}, {6'd0}};

assign shl_ln1171_21_fu_1870_p3 = {{trunc_ln38_14_reg_2382}, {4'd0}};

assign shl_ln1171_22_fu_995_p3 = {{trunc_ln38_16_reg_2402}, {6'd0}};

assign shl_ln1171_23_fu_1012_p3 = {{trunc_ln38_16_reg_2402}, {2'd0}};

assign shl_ln1171_24_fu_718_p3 = {{tmp_2_reg_2414}, {3'd0}};

assign shl_ln1171_25_fu_729_p3 = {{tmp_2_reg_2414}, {1'd0}};

assign shl_ln1171_26_fu_843_p3 = {{tmp_2_reg_2414}, {7'd0}};

assign shl_ln1171_27_fu_854_p3 = {{tmp_2_reg_2414}, {2'd0}};

assign shl_ln1171_28_fu_881_p3 = {{trunc_ln38_17_reg_2422}, {7'd0}};

assign shl_ln1171_29_fu_892_p3 = {{trunc_ln38_17_reg_2422}, {1'd0}};

assign shl_ln1171_2_fu_1491_p3 = {{trunc_ln38_5_reg_2312}, {4'd0}};

assign shl_ln1171_30_fu_919_p3 = {{trunc_ln38_17_reg_2422}, {2'd0}};

assign shl_ln1171_31_fu_763_p3 = {{trunc_ln38_18_reg_2430}, {2'd0}};

assign shl_ln1171_3_fu_2116_p3 = {{trunc_ln38_6_reg_2319}, {7'd0}};

assign shl_ln1171_4_fu_2049_p3 = {{trunc_ln38_reg_2275}, {2'd0}};

assign shl_ln1171_5_fu_1982_p3 = {{trunc_ln38_1_reg_2283}, {7'd0}};

assign shl_ln1171_6_fu_1184_p3 = {{trunc_ln38_2_reg_2289}, {5'd0}};

assign shl_ln1171_7_fu_1205_p3 = {{trunc_ln38_2_reg_2289}, {1'd0}};

assign shl_ln1171_8_fu_1232_p3 = {{trunc_ln38_2_reg_2289}, {7'd0}};

assign shl_ln1171_9_fu_1098_p3 = {{trunc_ln38_3_reg_2297}, {7'd0}};

assign shl_ln1171_s_fu_1146_p3 = {{trunc_ln38_4_reg_2304}, {5'd0}};

assign shl_ln2_fu_1352_p3 = {{trunc_ln38_7_reg_2326}, {3'd0}};

assign shl_ln3_fu_2226_p3 = {{add_ln740_reg_2757}, {2'd0}};

assign shl_ln740_3_fu_2233_p3 = {{add_ln740_3_reg_2742}, {2'd0}};

assign shl_ln740_4_fu_2249_p3 = {{add_ln740_4_fu_2244_p2}, {2'd0}};

assign shl_ln_fu_2038_p3 = {{trunc_ln38_reg_2275}, {4'd0}};

assign sub_ln1171_10_fu_1216_p2 = ($signed(sub_ln1171_9_fu_1199_p2) - $signed(sext_ln1171_10_fu_1212_p1));

assign sub_ln1171_11_fu_1243_p2 = ($signed(sext_ln1171_11_fu_1239_p1) - $signed(sext_ln1171_8_fu_1191_p1));

assign sub_ln1171_12_fu_1109_p2 = ($signed(sext_ln1171_13_fu_1105_p1) - $signed(r_V_3_fu_1094_p1));

assign sub_ln1171_13_fu_2138_p2 = ($signed(sext_ln1171_22_fu_2134_p1) - $signed(sext_ln1171_21_fu_2123_p1));

assign sub_ln1171_14_fu_1441_p2 = ($signed(sext_ln1171_26_fu_1437_p1) - $signed(sext_ln1171_25_fu_1426_p1));

assign sub_ln1171_15_fu_1599_p2 = ($signed(sext_ln1171_28_fu_1584_p1) - $signed(sext_ln1171_29_fu_1595_p1));

assign sub_ln1171_16_fu_1626_p2 = ($signed(10'd0) - $signed(sext_ln1171_30_fu_1622_p1));

assign sub_ln1171_17_fu_1656_p2 = ($signed(sext_ln1171_33_fu_1652_p1) - $signed(sext_ln1171_32_fu_1642_p1));

assign sub_ln1171_18_fu_1694_p2 = ($signed(sext_ln1171_35_fu_1690_p1) - $signed(sext_ln1171_34_fu_1679_p1));

assign sub_ln1171_19_fu_1758_p2 = ($signed(11'd0) - $signed(sext_ln1171_41_fu_1754_p1));

assign sub_ln1171_20_fu_1881_p2 = ($signed(sext_ln1171_42_fu_1866_p1) - $signed(sext_ln1171_43_fu_1877_p1));

assign sub_ln1171_21_fu_1006_p2 = ($signed(15'd0) - $signed(sext_ln1171_48_fu_1002_p1));

assign sub_ln1171_22_fu_1023_p2 = ($signed(sub_ln1171_21_fu_1006_p2) - $signed(sext_ln1171_49_fu_1019_p1));

assign sub_ln1171_23_fu_740_p2 = ($signed(sext_ln1171_50_fu_725_p1) - $signed(sext_ln1171_51_fu_736_p1));

assign sub_ln1171_24_fu_865_p2 = ($signed(sext_ln1171_53_fu_861_p1) - $signed(sext_ln1171_52_fu_850_p1));

assign sub_ln1171_25_fu_903_p2 = ($signed(sext_ln1171_55_fu_899_p1) - $signed(sext_ln1171_54_fu_888_p1));

assign sub_ln1171_26_fu_930_p2 = ($signed(sext_ln1171_54_fu_888_p1) - $signed(sext_ln1171_56_fu_926_p1));

assign sub_ln1171_27_fu_774_p2 = ($signed(sext_ln1171_59_fu_770_p1) - $signed(sext_ln1171_58_fu_760_p1));

assign sub_ln1171_28_fu_1728_p2 = ($signed(sext_ln1171_37_fu_1714_p1) - $signed(sext_ln1171_38_fu_1724_p1));

assign sub_ln1171_29_fu_827_p2 = ($signed(sext_ln1171_44_fu_813_p1) - $signed(sext_ln1171_46_fu_823_p1));

assign sub_ln1171_7_fu_1993_p2 = ($signed(sext_ln1171_6_fu_1989_p1) - $signed(r_V_1_fu_1979_p1));

assign sub_ln1171_8_fu_2009_p2 = ($signed(16'd0) - $signed(sext_ln1171_6_fu_1989_p1));

assign sub_ln1171_9_fu_1199_p2 = ($signed(14'd0) - $signed(sext_ln1171_9_fu_1195_p1));

assign sub_ln1171_fu_2060_p2 = ($signed(sext_ln1171_5_fu_2056_p1) - $signed(sext_ln1171_4_fu_2045_p1));

assign tmp_1_fu_816_p3 = {{trunc_ln38_15_reg_2394}, {4'd0}};

assign tmp_s_fu_1717_p3 = {{trunc_ln38_12_reg_2368}, {3'd0}};

assign trunc_ln38_13_fu_598_p4 = {{p_read[119:112]}};

assign trunc_ln38_fu_464_p1 = p_read[7:0];

assign trunc_ln717_12_fu_1290_p1 = grp_fu_246_p2;

assign trunc_ln717_32_fu_1632_p4 = {{sub_ln1171_16_fu_1626_p2[9:3]}};

assign trunc_ln717_36_fu_1734_p4 = {{sub_ln1171_28_fu_1728_p2[11:3]}};

assign trunc_ln717_38_fu_1764_p4 = {{sub_ln1171_19_fu_1758_p2[10:3]}};

assign trunc_ln717_55_fu_780_p4 = {{sub_ln1171_27_fu_774_p2[10:3]}};

assign zext_ln740_3_fu_1910_p1 = add_ln740_25_reg_2457;

assign zext_ln740_4_fu_1085_p1 = add_ln740_64_reg_2492;

assign zext_ln740_fu_803_p1 = add_ln740_24_fu_797_p2;

endmodule //myproject_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s
