---
title: Add ARM64 LSE atomic ISLE rules
status: closed
priority: 2
issue-type: task
created-at: "2026-01-03T14:54:26.461820+02:00"
closed-at: "2026-01-03T16:07:23.725265+02:00"
---

File: src/backends/aarch64/lower.isle - Add LSE lowering: atomic_rmw(add)→LDADD, atomic_rmw(or)→LDSET, atomic_rmw(xor)→LDEOR, atomic_cas→CAS/CASP - Map memory orderings: acquire→LDAR/LDAPR, release→STLR, seq_cst→DMB ISH+LDAR/STLR - CPU feature flag for LSE - Accept: LSE path lowers atomics to single instructions - Depends: 'Add atomic InstructionData variants'
