TimeQuest Timing Analyzer report for PCIeHello
Fri Mar 02 01:32:34 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Metastability Summary
 14. Slow 1200mV 0C Model Fmax Summary
 15. Slow 1200mV 0C Model Setup Summary
 16. Slow 1200mV 0C Model Hold Summary
 17. Slow 1200mV 0C Model Recovery Summary
 18. Slow 1200mV 0C Model Removal Summary
 19. Slow 1200mV 0C Model Minimum Pulse Width Summary
 20. Slow 1200mV 0C Model Metastability Summary
 21. Fast 1200mV 0C Model Setup Summary
 22. Fast 1200mV 0C Model Hold Summary
 23. Fast 1200mV 0C Model Recovery Summary
 24. Fast 1200mV 0C Model Removal Summary
 25. Fast 1200mV 0C Model Minimum Pulse Width Summary
 26. Fast 1200mV 0C Model Metastability Summary
 27. Multicorner Timing Analysis Summary
 28. Board Trace Model Assignments
 29. Input Transition Times
 30. Signal Integrity Metrics (Slow 1200mv 0c Model)
 31. Signal Integrity Metrics (Slow 1200mv 85c Model)
 32. Signal Integrity Metrics (Fast 1200mv 0c Model)
 33. Clock Transfers
 34. Report TCCS
 35. Report RSKM
 36. Unconstrained Paths Summary
 37. Clock Status Summary
 38. Unconstrained Input Ports
 39. Unconstrained Output Ports
 40. Unconstrained Input Ports
 41. Unconstrained Output Ports
 42. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; PCIeHello                                           ;
; Device Family         ; Cyclone IV GX                                       ;
; Device Name           ; EP4CGX150DF31C8                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                   ;
+---------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                               ; Status ; Read at                  ;
+---------------------------------------------------------------------------------------------+--------+--------------------------+
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc      ; OK     ; Fri Mar 02 01:32:30 2018 ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_reset_controller.sdc ; OK     ; Fri Mar 02 01:32:30 2018 ;
+---------------------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                          ;
+--------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; Clock Name         ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                          ;
+--------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; refclk_pci_express ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pcie_hard_ip_0_refclk_export } ;
+--------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+


--------------------------------------
; Slow 1200mV 85C Model Fmax Summary ;
--------------------------------------
No paths to report.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


---------------------------------------
; Slow 1200mV 85C Model Setup Summary ;
---------------------------------------
No paths to report.


--------------------------------------
; Slow 1200mV 85C Model Hold Summary ;
--------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------------+-------+----------------------+
; Clock              ; Slack ; End Point TNS        ;
+--------------------+-------+----------------------+
; refclk_pci_express ; 7.519 ; 0.000                ;
+--------------------+-------+----------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


-------------------------------------
; Slow 1200mV 0C Model Fmax Summary ;
-------------------------------------
No paths to report.


--------------------------------------
; Slow 1200mV 0C Model Setup Summary ;
--------------------------------------
No paths to report.


-------------------------------------
; Slow 1200mV 0C Model Hold Summary ;
-------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------------+-------+---------------------+
; Clock              ; Slack ; End Point TNS       ;
+--------------------+-------+---------------------+
; refclk_pci_express ; 7.519 ; 0.000               ;
+--------------------+-------+---------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


--------------------------------------
; Fast 1200mV 0C Model Setup Summary ;
--------------------------------------
No paths to report.


-------------------------------------
; Fast 1200mV 0C Model Hold Summary ;
-------------------------------------
No paths to report.


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------------+-------+---------------------+
; Clock              ; Slack ; End Point TNS       ;
+--------------------+-------+---------------------+
; refclk_pci_express ; 7.717 ; 0.000               ;
+--------------------+-------+---------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+---------------------+-------+------+----------+---------+---------------------+
; Clock               ; Setup ; Hold ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------+-------+------+----------+---------+---------------------+
; Worst-case Slack    ; N/A   ; N/A  ; N/A      ; N/A     ; 7.519               ;
;  refclk_pci_express ; N/A   ; N/A  ; N/A      ; N/A     ; 7.519               ;
; Design-wide TNS     ; 0.0   ; 0.0  ; 0.0      ; 0.0     ; 0.0                 ;
;  refclk_pci_express ; N/A   ; N/A  ; N/A      ; N/A     ; 0.000               ;
+---------------------+-------+------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------------------+
; Input Transition Times                                                             ;
+---------------------------------+--------------+-----------------+-----------------+
; Pin                             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------------------+--------------+-----------------+-----------------+
; pcie_hard_ip_0_pcie_rstn_export ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pcie_hard_ip_0_refclk_export    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pcie_hard_ip_0_refclk_export(n) ; LVDS         ; 2000 ps         ; 2000 ps         ;
+---------------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.42 V              ; -0.0133 V           ; 0.192 V                              ; 0.016 V                              ; 1.47e-10 s                  ; 2.58e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.42 V             ; -0.0133 V          ; 0.192 V                             ; 0.016 V                             ; 1.47e-10 s                 ; 2.58e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.11e-09 V                   ; 2.37 V              ; -0.0252 V           ; 0.223 V                              ; 0.03 V                               ; 3.37e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.11e-09 V                  ; 2.37 V             ; -0.0252 V          ; 0.223 V                             ; 0.03 V                              ; 3.37e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.88e-07 V                   ; 2.34 V              ; -0.0152 V           ; 0.033 V                              ; 0.041 V                              ; 2.39e-10 s                  ; 3.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.88e-07 V                  ; 2.34 V             ; -0.0152 V          ; 0.033 V                             ; 0.041 V                             ; 2.39e-10 s                 ; 3.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.3e-07 V                    ; 2.35 V              ; -0.00615 V          ; 0.108 V                              ; 0.012 V                              ; 4.61e-10 s                  ; 3.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.3e-07 V                   ; 2.35 V             ; -0.00615 V         ; 0.108 V                             ; 0.012 V                             ; 4.61e-10 s                 ; 3.99e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


-------------------
; Clock Transfers ;
-------------------
Nothing to report.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------+
; Clock Status Summary                                                   ;
+------------------------------+--------------------+------+-------------+
; Target                       ; Clock              ; Type ; Status      ;
+------------------------------+--------------------+------+-------------+
; pcie_hard_ip_0_refclk_export ; refclk_pci_express ; Base ; Constrained ;
+------------------------------+--------------------+------+-------------+


+------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------+
; Input Port                      ; Comment                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------+
; pcie_hard_ip_0_pcie_rstn_export ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                                                                                                                                                                                         ; Comment                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------+
; Input Port                      ; Comment                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------+
; pcie_hard_ip_0_pcie_rstn_export ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                                                                                                                                                                                         ; Comment                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Mar 02 01:32:27 2018
Info: Command: quartus_sta PCIeHello -c PCIeHello
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'd:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc'
Warning (332174): Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc Line: 16
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc Line: 16
    Info (332050): set_false_path -to {*tx_digitalreset_reg0c[0]} File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc Line: 16
Warning (332174): Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc Line: 17
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc Line: 17
    Info (332050): set_false_path -to {*rx_digitalreset_reg0c[0]} File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc Line: 17
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc Line: 18
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc Line: 18
Warning (332049): Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value [get_clocks { *central_clk_div0* }] contains zero elements File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc Line: 18
    Info (332050): set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc Line: 18
Warning (332049): Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value [get_clocks { *_hssi_pcie_hip* }] contains zero elements File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc Line: 18
Info (332104): Reading SDC File: 'd:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_reset_controller.sdc'
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pcie_hard_ip|altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie_hard_ip|altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie_hard_ip|altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie_hard_ip|altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.519
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.519               0.000 refclk_pci_express 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pcie_hard_ip|altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie_hard_ip|altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie_hard_ip|altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie_hard_ip|altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.519
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.519               0.000 refclk_pci_express 
Info: Analyzing Fast 1200mV 0C Model
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pcie_hard_ip|altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie_hard_ip|altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie_hard_ip|altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: pcie_hard_ip|altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.717               0.000 refclk_pci_express 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 846 megabytes
    Info: Processing ended: Fri Mar 02 01:32:34 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


