 //ptr->writeReg(0x10e0, 0x51be8e00, CAM_A);              //CAM.CAM_A.DMA.LCSO_BASE_ADDR
 //ptr->writeReg(0x1004, 0xd5ebe558, CAM_A);              //CAM.CAM_A.DMA.CQ0I_BASE_ADDR
 //ptr->writeReg(0x1020, 0x55887600, CAM_A);              //CAM.CAM_A.DMA.IMGO_BASE_ADDR
 //ptr->writeReg(0x1050, 0x568c8400, CAM_A);              //CAM.CAM_A.DMA.RRZO_BASE_ADDR
 //ptr->writeReg(0x1080, 0x5522b000, CAM_A);              //CAM.CAM_A.DMA.AAO_BASE_ADDR
 //ptr->writeReg(0x10b0, 0x527ea400, CAM_A);              //CAM.CAM_A.DMA.AFO_BASE_ADDR
 //ptr->writeReg(0x1110, 0x0, CAM_A);                     //CAM.CAM_A.DMA.UFEO_BASE_ADDR
 //ptr->writeReg(0x1140, 0x55cc7c00, CAM_A);              //CAM.CAM_A.DMA.PDO_BASE_ADDR
 //ptr->writeReg(0x1170, 0x554b6000, CAM_A);              //CAM.CAM_A.DMA.BPCI_BASE_ADDR
 //ptr->writeReg(0x11a0, 0x0, CAM_A);                     //CAM.CAM_A.DMA.CACI_BASE_ADDR
 //ptr->writeReg(0x11d0, 0x0, CAM_A);                     //CAM.CAM_A.DMA.LSCI_BASE_ADDR
 //ptr->writeReg(0x1200, 0x0, CAM_A);                     //CAM.CAM_A.DMA.LSC3I_BASE_ADDR
 //ptr->writeReg(0x1230, 0x5342ce00, CAM_A);              //CAM.CAM_A.DMA.PDI_BASE_ADDR
 //ptr->writeReg(0x1260, 0x53373800, CAM_A);              //CAM.CAM_A.DMA.PSO_BASE_ADDR
 //ptr->writeReg(0x1290, 0x50dc3a00, CAM_A);              //CAM.CAM_A.DMA.LMVO_BASE_ADDR
 //ptr->writeReg(0x12c0, 0x51af1400, CAM_A);              //CAM.CAM_A.DMA.FLKO_BASE_ADDR
 //ptr->writeReg(0x12f0, 0x5560fc00, CAM_A);              //CAM.CAM_A.DMA.RSSO_A_BASE_ADDR
 //ptr->writeReg(0x1320, 0x5467f800, CAM_A);              //CAM.CAM_A.DMA.UFGO_BASE_ADDR
 //ptr->writeReg(0x1404, 0x53f7c400, CAM_A);              //CAM.CAM_A.DMA.IMGO_FH_BASE_ADDR
 //ptr->writeReg(0x1408, 0x57a55a00, CAM_A);              //CAM.CAM_A.DMA.RRZO_FH_BASE_ADDR
 //ptr->writeReg(0x140c, 0x53e4c800, CAM_A);              //CAM.CAM_A.DMA.AAO_FH_BASE_ADDR
 //ptr->writeReg(0x1410, 0x53044400, CAM_A);              //CAM.CAM_A.DMA.AFO_FH_BASE_ADDR
 //ptr->writeReg(0x1414, 0x53a57600, CAM_A);              //CAM.CAM_A.DMA.LCSO_FH_BASE_ADDR
 //ptr->writeReg(0x1418, 0x0, CAM_A);                     //CAM.CAM_A.DMA.UFEO_FH_BASE_ADDR
 //ptr->writeReg(0x141c, 0x57cf1400, CAM_A);              //CAM.CAM_A.DMA.PDO_FH_BASE_ADDR
 //ptr->writeReg(0x1420, 0x53730800, CAM_A);              //CAM.CAM_A.DMA.PSO_FH_BASE_ADDR
 //ptr->writeReg(0x1424, 0x50812600, CAM_A);              //CAM.CAM_A.DMA.LMVO_FH_BASE_ADDR
 //ptr->writeReg(0x1428, 0x5572ca00, CAM_A);              //CAM.CAM_A.DMA.FLKO_FH_BASE_ADDR
 //ptr->writeReg(0x142c, 0x505fdc00, CAM_A);              //CAM.CAM_A.DMA.RSSO_A_FH_BASE_ADDR
 //ptr->writeReg(0x1430, 0x51d6d800, CAM_A);              //CAM.CAM_A.DMA.UFGO_FH_BASE_ADDR
 ptr->writeReg(0x0198, 0x511e3e00, CAM_A);              //CAM.CAM_A.CQ.THR0_BASEADDR
 ptr->writeReg(0x019c, 0x4f8, CAM_A);                   //CAM.CAM_A.CQ.THR0_DESC_SIZE
 ptr->writeReg(0x0194, 0x11, CAM_A);                    //CAM.CAM_A.CQ.THR0_CTL
 ptr->writeReg(0x118c, 0x80000012, CAM_A);              //CAM.CAM_A.DMA.BPCI_CON
 ptr->writeReg(0x11ec, 0x1000001b, CAM_A);              //CAM.CAM_A.DMA.LSCI_CON
 ptr->writeReg(0x0190, 0x2, CAM_A);                     //CAM.CAM_A.CQ.EN
 ptr->writeReg(0x1018, 0x69000000, CAM_A);              //CAM.CAM_A.DMA.SPECIAL_FUN_EN
 ptr->writeReg(0x0234, 0x1002, CAM_A);                  //CAM.CAM_A.TG.VF_CON (add from camsys_star.c)