
*** Running vivado
    with args -log TOP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TOP.tcl -notrace



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.cache/ip 
Command: link_design -top TOP -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.770 . Memory (MB): peak = 1131.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8812 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1131.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1131.199 ; gain = 0.000
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1131.199 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2219076b1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1631.641 ; gain = 500.441

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12e69ac1b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1872.199 ; gain = 0.238
INFO: [Opt 31-389] Phase Retarget created 96 cells and removed 641 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11c903a5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1872.199 ; gain = 0.238
INFO: [Opt 31-389] Phase Constant propagation created 4624 cells and removed 8208 cells

Phase 3 BUFG optimization
Phase 3 BUFG optimization | Checksum: 11c903a5c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1872.199 ; gain = 0.238
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 11c903a5c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1872.199 ; gain = 0.238
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1a6b39601

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1872.199 ; gain = 0.238
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 1a6b39601

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1872.199 ; gain = 0.238
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: 1a6b39601

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1872.199 ; gain = 0.238
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 8 Remap
Phase 8 Remap | Checksum: 1168d513f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2104.387 ; gain = 232.426
INFO: [Opt 31-389] Phase Remap created 6 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Remap, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 15815447b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2104.387 ; gain = 232.426
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              96  |             641  |                                              0  |
|  Constant propagation         |            4624  |            8208  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Remap                        |               6  |               6  |                                              1  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 2104.387 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 115965cf9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2104.387 ; gain = 232.426

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 115965cf9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2104.387 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 115965cf9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2104.387 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2104.387 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 115965cf9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2104.387 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2104.387 ; gain = 973.188
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2104.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/impl_2/TOP_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2104.387 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file TOP_drc_opted.rpt -pb TOP_drc_opted.pb -rpx TOP_drc_opted.rpx
Command: report_drc -file TOP_drc_opted.rpt -pb TOP_drc_opted.pb -rpx TOP_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/impl_2/TOP_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2258.594 ; gain = 154.207
Command: place_design -directive SSI_HighUtilSLRs
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'SSI_HighUtilSLRs' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2267.523 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9d6dc60d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2267.523 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2267.523 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5d866978

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2267.523 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14dd2ac29

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2509.113 ; gain = 241.590

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14dd2ac29

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2509.113 ; gain = 241.590
Phase 1 Placer Initialization | Checksum: 14dd2ac29

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2509.113 ; gain = 241.590

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11aaebb0a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2509.113 ; gain = 241.590

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 71bbcf7a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2509.113 ; gain = 241.590

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 71bbcf7a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2509.113 ; gain = 241.590

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 245 LUTNM shape to break, 6708 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 221, two critical 24, total 245, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3365 nets or LUTs. Breaked 245 LUTs, combined 3120 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net PROCC/inst/ap_CS_fsm_pp0_stage0. Replicated 15 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 30 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 30 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 2509.113 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2509.113 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          245  |           3120  |                  3365  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           30  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          275  |           3120  |                  3366  |           0  |           9  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 212e929e8

Time (s): cpu = 00:01:43 ; elapsed = 00:01:05 . Memory (MB): peak = 2509.113 ; gain = 241.590
Phase 2.4 Global Placement Core | Checksum: 23dc5ec3a

Time (s): cpu = 00:01:45 ; elapsed = 00:01:06 . Memory (MB): peak = 2509.113 ; gain = 241.590
Phase 2 Global Placement | Checksum: 23dc5ec3a

Time (s): cpu = 00:01:46 ; elapsed = 00:01:06 . Memory (MB): peak = 2509.113 ; gain = 241.590

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 245074f54

Time (s): cpu = 00:01:51 ; elapsed = 00:01:10 . Memory (MB): peak = 2509.113 ; gain = 241.590

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17ab1a521

Time (s): cpu = 00:02:05 ; elapsed = 00:01:20 . Memory (MB): peak = 2509.113 ; gain = 241.590

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21641f266

Time (s): cpu = 00:02:07 ; elapsed = 00:01:21 . Memory (MB): peak = 2509.113 ; gain = 241.590

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22b4c3f45

Time (s): cpu = 00:02:07 ; elapsed = 00:01:21 . Memory (MB): peak = 2509.113 ; gain = 241.590

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1bd7d15f2

Time (s): cpu = 00:02:18 ; elapsed = 00:01:28 . Memory (MB): peak = 2509.113 ; gain = 241.590

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 21ea9dfa1

Time (s): cpu = 00:02:33 ; elapsed = 00:01:45 . Memory (MB): peak = 2509.113 ; gain = 241.590

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c16c9138

Time (s): cpu = 00:02:37 ; elapsed = 00:01:49 . Memory (MB): peak = 2509.113 ; gain = 241.590

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1cccfe899

Time (s): cpu = 00:02:38 ; elapsed = 00:01:50 . Memory (MB): peak = 2509.113 ; gain = 241.590

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 21ea48237

Time (s): cpu = 00:03:02 ; elapsed = 00:02:05 . Memory (MB): peak = 2509.113 ; gain = 241.590
Phase 3 Detail Placement | Checksum: 21ea48237

Time (s): cpu = 00:03:02 ; elapsed = 00:02:05 . Memory (MB): peak = 2509.113 ; gain = 241.590

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 166f5e324

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.943 | TNS=-1111.982 |
Phase 1 Physical Synthesis Initialization | Checksum: 1af8a176f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2542.348 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1bdcffa24

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2542.348 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 166f5e324

Time (s): cpu = 00:03:30 ; elapsed = 00:02:24 . Memory (MB): peak = 2542.348 ; gain = 274.824

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.118. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 183ad8aa6

Time (s): cpu = 00:04:34 ; elapsed = 00:03:31 . Memory (MB): peak = 2542.348 ; gain = 274.824

Time (s): cpu = 00:04:34 ; elapsed = 00:03:31 . Memory (MB): peak = 2542.348 ; gain = 274.824
Phase 4.1 Post Commit Optimization | Checksum: 183ad8aa6

Time (s): cpu = 00:04:34 ; elapsed = 00:03:31 . Memory (MB): peak = 2542.348 ; gain = 274.824

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 183ad8aa6

Time (s): cpu = 00:04:35 ; elapsed = 00:03:32 . Memory (MB): peak = 2542.348 ; gain = 274.824

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 183ad8aa6

Time (s): cpu = 00:04:35 ; elapsed = 00:03:32 . Memory (MB): peak = 2542.348 ; gain = 274.824
Phase 4.3 Placer Reporting | Checksum: 183ad8aa6

Time (s): cpu = 00:04:36 ; elapsed = 00:03:32 . Memory (MB): peak = 2542.348 ; gain = 274.824

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2542.348 ; gain = 0.000

Time (s): cpu = 00:04:36 ; elapsed = 00:03:32 . Memory (MB): peak = 2542.348 ; gain = 274.824
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b8ef083b

Time (s): cpu = 00:04:36 ; elapsed = 00:03:33 . Memory (MB): peak = 2542.348 ; gain = 274.824
Ending Placer Task | Checksum: 14de9801e

Time (s): cpu = 00:04:36 ; elapsed = 00:03:33 . Memory (MB): peak = 2542.348 ; gain = 274.824
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:40 ; elapsed = 00:03:35 . Memory (MB): peak = 2542.348 ; gain = 283.754
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2542.348 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2542.348 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/impl_2/TOP_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2542.348 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file TOP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2542.348 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_placed.rpt -pb TOP_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TOP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.166 . Memory (MB): peak = 2542.348 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 68fd0246 ConstDB: 0 ShapeSum: e4ec7dd8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6f4e82ba

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2669.770 ; gain = 62.801
Post Restoration Checksum: NetGraph: 39f6b0fd NumContArr: 3557d1bd Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6f4e82ba

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 2669.770 ; gain = 62.801

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6f4e82ba

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2673.172 ; gain = 66.203

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6f4e82ba

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2673.172 ; gain = 66.203
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 98473d57

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 2731.266 ; gain = 124.297
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.014 | TNS=-0.164 | WHS=-0.132 | THS=-14.823|

Phase 2 Router Initialization | Checksum: cc97d3d9

Time (s): cpu = 00:01:23 ; elapsed = 00:00:56 . Memory (MB): peak = 3063.656 ; gain = 456.688

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.70436e-05 %
  Global Horizontal Routing Utilization  = 0.000213129 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 74681
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 74680
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: cc97d3d9

Time (s): cpu = 00:01:24 ; elapsed = 00:00:57 . Memory (MB): peak = 3063.656 ; gain = 456.688
Phase 3 Initial Routing | Checksum: 1f1badd42

Time (s): cpu = 00:03:04 ; elapsed = 00:01:53 . Memory (MB): peak = 3102.113 ; gain = 495.145

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 18490
 Number of Nodes with overlaps = 5266
 Number of Nodes with overlaps = 1949
 Number of Nodes with overlaps = 417
 Number of Nodes with overlaps = 308
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.069 | TNS=-1288.946| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16b3d4de3

Time (s): cpu = 00:05:30 ; elapsed = 00:03:41 . Memory (MB): peak = 3102.113 ; gain = 495.145

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 501
 Number of Nodes with overlaps = 315
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.750 | TNS=-848.276| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d81a924e

Time (s): cpu = 00:06:14 ; elapsed = 00:04:19 . Memory (MB): peak = 3102.113 ; gain = 495.145

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1844
 Number of Nodes with overlaps = 1020
 Number of Nodes with overlaps = 550
 Number of Nodes with overlaps = 350
 Number of Nodes with overlaps = 186
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.677 | TNS=-513.278| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1f524159a

Time (s): cpu = 00:07:17 ; elapsed = 00:05:06 . Memory (MB): peak = 3102.113 ; gain = 495.145

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1387
 Number of Nodes with overlaps = 703
 Number of Nodes with overlaps = 274
 Number of Nodes with overlaps = 220
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.470 | TNS=-342.658| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 23e698c85

Time (s): cpu = 00:08:12 ; elapsed = 00:05:51 . Memory (MB): peak = 3102.113 ; gain = 495.145

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 2949
 Number of Nodes with overlaps = 924
 Number of Nodes with overlaps = 774
Phase 4.5 Global Iteration 4 | Checksum: 24b9d33ac

Time (s): cpu = 00:08:43 ; elapsed = 00:06:12 . Memory (MB): peak = 3102.113 ; gain = 495.145
Phase 4 Rip-up And Reroute | Checksum: 24b9d33ac

Time (s): cpu = 00:08:44 ; elapsed = 00:06:13 . Memory (MB): peak = 3102.113 ; gain = 495.145

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1db537cb6

Time (s): cpu = 00:08:50 ; elapsed = 00:06:17 . Memory (MB): peak = 3102.113 ; gain = 495.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.419 | TNS=-185.768| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: dc528daa

Time (s): cpu = 00:08:51 ; elapsed = 00:06:17 . Memory (MB): peak = 3102.113 ; gain = 495.145

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: dc528daa

Time (s): cpu = 00:08:51 ; elapsed = 00:06:17 . Memory (MB): peak = 3102.113 ; gain = 495.145
Phase 5 Delay and Skew Optimization | Checksum: dc528daa

Time (s): cpu = 00:08:51 ; elapsed = 00:06:18 . Memory (MB): peak = 3102.113 ; gain = 495.145

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12b20fa0d

Time (s): cpu = 00:08:57 ; elapsed = 00:06:21 . Memory (MB): peak = 3102.113 ; gain = 495.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.389 | TNS=-168.315| WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1862460e0

Time (s): cpu = 00:08:57 ; elapsed = 00:06:22 . Memory (MB): peak = 3102.113 ; gain = 495.145
Phase 6 Post Hold Fix | Checksum: 1862460e0

Time (s): cpu = 00:08:57 ; elapsed = 00:06:22 . Memory (MB): peak = 3102.113 ; gain = 495.145

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.7152 %
  Global Horizontal Routing Utilization  = 18.4074 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X29Y138 -> INT_R_X29Y138
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 9b7403cd

Time (s): cpu = 00:08:58 ; elapsed = 00:06:22 . Memory (MB): peak = 3102.113 ; gain = 495.145

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9b7403cd

Time (s): cpu = 00:08:58 ; elapsed = 00:06:23 . Memory (MB): peak = 3102.113 ; gain = 495.145

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 176747c70

Time (s): cpu = 00:09:05 ; elapsed = 00:06:29 . Memory (MB): peak = 3102.113 ; gain = 495.145

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.389 | TNS=-168.315| WHS=0.037  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 176747c70

Time (s): cpu = 00:09:09 ; elapsed = 00:06:32 . Memory (MB): peak = 3102.113 ; gain = 495.145
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:09 ; elapsed = 00:06:32 . Memory (MB): peak = 3102.113 ; gain = 495.145

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:33 ; elapsed = 00:06:46 . Memory (MB): peak = 3102.113 ; gain = 559.766
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3102.113 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3102.113 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/impl_2/TOP_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3102.113 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb -rpx TOP_drc_routed.rpx
Command: report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb -rpx TOP_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/impl_2/TOP_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3102.113 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
Command: report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/impl_2/TOP_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3102.113 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
Command: report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3102.113 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file TOP_route_status.rpt -pb TOP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file TOP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TOP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TOP_bus_skew_routed.rpt -pb TOP_bus_skew_routed.pb -rpx TOP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force TOP.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U258/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U258/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U259/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U259/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U260/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U260/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U261/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U261/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U262/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U262/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U263/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U263/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U264/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U264/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U265/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U265/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U266/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U266/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U267/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U267/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U268/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U268/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U269/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U269/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U270/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U270/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U271/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U271/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U272/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U272/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U273/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U273/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U274/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U274/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U275/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U275/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U276/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U276/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U277/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U277/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U278/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U278/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U279/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U279/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U280/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U280/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U281/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U281/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U282/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U282/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U283/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U283/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U284/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U284/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U285/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U285/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U286/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U286/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U287/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U287/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U288/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U288/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U289/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U289/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U290/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U290/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U291/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U291/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U292/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U292/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U293/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U293/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U294/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U294/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U295/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U295/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U296/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U296/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U297/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U297/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U298/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U298/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U299/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U299/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U300/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U300/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U301/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U301/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U302/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U302/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U303/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U303/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U304/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U304/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U305/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U305/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U306/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U306/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U307/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U307/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U308/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U308/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U309/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U309/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U310/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U310/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U311/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U311/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U312/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U312/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U313/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U313/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U314/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U314/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U315/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U315/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U316/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U316/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U317/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U317/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U318/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U318/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U319/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U319/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U320/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U320/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U321/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U321/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U322/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U322/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U323/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U323/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U324/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U324/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U325/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U325/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U326/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U326/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U327/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U327/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U328/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U328/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U329/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U329/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U330/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U330/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U331/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U331/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U332/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U332/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U333/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U333/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U334/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U334/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U335/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U335/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U336/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U336/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U337/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U337/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U338/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U338/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U339/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U339/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U340/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U340/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U341/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U341/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U342/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U342/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U343/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U343/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U344/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U344/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U345/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U345/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U346/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U346/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U347/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U347/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U348/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U348/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U349/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U349/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U350/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U350/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U351/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U351/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U352/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U352/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U353/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U353/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U354/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U354/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U355/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U355/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U356/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U356/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U357/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg input PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U357/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 240 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TOP.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Mar 18 00:09:27 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 3434.340 ; gain = 332.227
INFO: [Common 17-206] Exiting Vivado at Fri Mar 18 00:09:27 2022...
