<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Jan  8 08:34:19 2019" VIVADOVERSION="2018.2">

  <SYSTEMINFO ARCH="virtex7" BOARD="xilinx.com:vc707:part0:1.0" DEVICE="7vx485t" NAME="axi_verifier" PACKAGE="ffg1761" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_100MHz" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_ACLK"/>
        <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_ACLK"/>
        <CONNECTION INSTANCE="Godai_0" PORT="clk"/>
        <CONNECTION INSTANCE="axi_vip_0" PORT="aclk"/>
        <CONNECTION INSTANCE="axi_vip_1" PORT="aclk"/>
        <CONNECTION INSTANCE="proc_sys_reset_0" PORT="slowest_sync_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset_rtl" SIGIS="rst" SIGNAME="External_Ports_reset_rtl">
      <CONNECTIONS>
        <CONNECTION INSTANCE="proc_sys_reset_0" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/Core2AXI_0" HWVERSION="1.0" INSTANCE="Core2AXI_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Core2AXI" VLNV="jonathan-rainer.com:Kuuga:Core2AXI:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_M_TARGET_SLAVE_BASE_ADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_BURST_LEN" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_REGISTERED_GRANT" VALUE="FALSE"/>
        <PARAMETER NAME="Component_Name" VALUE="axi_verifier_Core2AXI_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M_AXI_ACLK" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_req_i" SIGIS="undef" SIGNAME="Godai_0_instr_req_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Godai_0" PORT="instr_req_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_gnt_o" SIGIS="undef" SIGNAME="Core2AXI_0_data_gnt_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Godai_0" PORT="instr_gnt_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_rvalid_o" SIGIS="undef" SIGNAME="Core2AXI_0_data_rvalid_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Godai_0" PORT="instr_rvalid_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_addr_i" RIGHT="0" SIGIS="undef" SIGNAME="Godai_0_instr_addr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Godai_0" PORT="instr_addr_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_we_i" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data_be_i" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_rdata_o" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_data_rdata_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Godai_0" PORT="instr_rdata_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_wdata_i" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWLOCK" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_AWUSER" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WLAST" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_WUSER" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_WUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_BUSER" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_BUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_ARID" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_ARLOCK" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_ARUSER" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_ARVALID" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARREADY" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_RID" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RLAST" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_RUSER" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_RUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RVALID" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RREADY" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Core2AXI_0_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="axi_verifier_clk_100MHz"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M_AXI_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M_AXI_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_ARLOCK"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_ARQOS"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M_AXI_ARUSER"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_RLAST"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M_AXI_RUSER"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="axi_vip_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_vip_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Core2AXI_1" HWVERSION="1.0" INSTANCE="Core2AXI_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Core2AXI" VLNV="jonathan-rainer.com:Kuuga:Core2AXI:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_M_TARGET_SLAVE_BASE_ADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_BURST_LEN" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_REGISTERED_GRANT" VALUE="FALSE"/>
        <PARAMETER NAME="Component_Name" VALUE="axi_verifier_Core2AXI_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M_AXI_ACLK" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_req_i" SIGIS="undef" SIGNAME="Godai_0_data_req_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Godai_0" PORT="data_req_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_gnt_o" SIGIS="undef" SIGNAME="Core2AXI_1_data_gnt_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Godai_0" PORT="data_gnt_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_rvalid_o" SIGIS="undef" SIGNAME="Core2AXI_1_data_rvalid_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Godai_0" PORT="data_rvalid_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_addr_i" RIGHT="0" SIGIS="undef" SIGNAME="Godai_0_data_addr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Godai_0" PORT="data_addr_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_we_i" SIGIS="undef" SIGNAME="Godai_0_data_we_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Godai_0" PORT="data_we_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data_be_i" RIGHT="0" SIGIS="undef" SIGNAME="Godai_0_data_be_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Godai_0" PORT="data_be_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_rdata_o" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_data_rdata_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Godai_0" PORT="data_rdata_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_wdata_i" RIGHT="0" SIGIS="undef" SIGNAME="Godai_0_data_wdata_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Godai_0" PORT="data_wdata_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWLOCK" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_AWUSER" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WLAST" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_WUSER" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_WUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_BUSER" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_BUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_ARID" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_ARLOCK" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_ARUSER" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_ARVALID" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARREADY" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_RID" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RLAST" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_RUSER" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_RUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RVALID" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RREADY" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Core2AXI_1_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="axi_verifier_clk_100MHz"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M_AXI_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M_AXI_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_ARLOCK"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_ARQOS"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M_AXI_ARUSER"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_RLAST"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M_AXI_RUSER"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="axi_vip_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_vip_1"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Godai_0" HWVERSION="1.0" INSTANCE="Godai_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Godai" VLNV="jonathan-rainer.com:Kuuga:Godai:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="axi_verifier_Godai_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="instr_req_o" SIGIS="undef" SIGNAME="Godai_0_instr_req_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="data_req_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="instr_gnt_i" SIGIS="undef" SIGNAME="Core2AXI_0_data_gnt_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="data_gnt_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="instr_rvalid_i" SIGIS="undef" SIGNAME="Core2AXI_0_data_rvalid_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="data_rvalid_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instr_addr_o" RIGHT="0" SIGIS="undef" SIGNAME="Godai_0_instr_addr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="data_addr_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instr_rdata_i" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_data_rdata_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="data_rdata_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_req_o" SIGIS="undef" SIGNAME="Godai_0_data_req_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="data_req_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_gnt_i" SIGIS="undef" SIGNAME="Core2AXI_1_data_gnt_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="data_gnt_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_rvalid_i" SIGIS="undef" SIGNAME="Core2AXI_1_data_rvalid_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="data_rvalid_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_we_o" SIGIS="undef" SIGNAME="Godai_0_data_we_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="data_we_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data_be_o" RIGHT="0" SIGIS="undef" SIGNAME="Godai_0_data_be_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="data_be_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_addr_o" RIGHT="0" SIGIS="undef" SIGNAME="Godai_0_data_addr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="data_addr_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_wdata_o" RIGHT="0" SIGIS="undef" SIGNAME="Godai_0_data_wdata_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="data_wdata_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_rdata_i" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_data_rdata_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="data_rdata_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_err_i" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="irq_i" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_busy_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="if_busy_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="if_ready_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="id_ready_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="is_decoding_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="jump_done_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data_req_id_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="ex_ready_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_ready_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="illegal_instr_o" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/axi_vip_0" HWVERSION="1.1" INSTANCE="axi_vip_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="axi_verifier_axi_vip_0_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awuser" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_wuser" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_WUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_buser" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_BUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_aruser" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ruser" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_RUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="Core2AXI_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Core2AXI_0_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="axi_verifier_clk_100MHz"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="s_axi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="s_axi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="s_axi_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="s_axi_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="s_axi_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE FULLNAME="/axi_vip_1" HWVERSION="1.1" INSTANCE="axi_vip_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="axi_verifier_axi_vip_1_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awuser" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_wuser" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_WUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_buser" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_BUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_aruser" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ruser" RIGHT="0" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_RUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="Core2AXI_1_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Core2AXI_1_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="axi_verifier_clk_100MHz"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="s_axi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="s_axi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="s_axi_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="s_axi_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="s_axi_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE FULLNAME="/proc_sys_reset_0" HWVERSION="5.0" INSTANCE="proc_sys_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="axi_verifier_proc_sys_reset_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_reset_rtl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_rtl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="Core2AXI_1" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="Godai_0" PORT="rst_n"/>
            <CONNECTION INSTANCE="axi_vip_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="axi_vip_1" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="axi_verifier_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="data_we_i"/>
            <CONNECTION INSTANCE="Godai_0" PORT="data_err_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="axi_verifier_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="data_be_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_2" HWVERSION="1.1" INSTANCE="xlconstant_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00000000"/>
        <PARAMETER NAME="Component_Name" VALUE="axi_verifier_xlconstant_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Core2AXI_0" PORT="data_wdata_i"/>
            <CONNECTION INSTANCE="Godai_0" PORT="irq_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
