Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct  1 17:27:59 2024
| Host         : DESKTOP-VCTKVDC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGAModule_timing_summary_routed.rpt -pb VGAModule_timing_summary_routed.pb -rpx VGAModule_timing_summary_routed.rpx -warn_on_violation
| Design       : VGAModule
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.800        0.000                      0                   30        0.217        0.000                      0                   30        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
Clock                               {0.000 5.000}      10.000          100.000         
  clk_out1_ClockModule_clk_wiz_0_0  {0.000 20.000}     40.000          25.000          
  clkfbout_ClockModule_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clock                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_ClockModule_clk_wiz_0_0       36.800        0.000                      0                   30        0.217        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_ClockModule_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                            clk_out1_ClockModule_clk_wiz_0_0                                    
(none)                            clkfbout_ClockModule_clk_wiz_0_0                                    
(none)                                                              clk_out1_ClockModule_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clock
  To Clock:  Clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ClockModule_clk_wiz_0_0
  To Clock:  clk_out1_ClockModule_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.800ns  (required time - arrival time)
  Source:                 vcont_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.704ns (24.196%)  route 2.206ns (75.804%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626    -0.711    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  vcont_reg[0]/Q
                         net (fo=8, routed)           0.986     0.731    vcont_reg[0]
    SLICE_X2Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.855 f  vcont[9]_i_6/O
                         net (fo=2, routed)           0.828     1.683    vcont[9]_i_6_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.807 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.391     2.198    vcont[9]_i_1_n_0
    SLICE_X2Y11          FDCE                                         r  vcont_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    38.678    clock25
    SLICE_X2Y11          FDCE                                         r  vcont_reg[1]/C
                         clock pessimism              0.587    39.265    
                         clock uncertainty           -0.098    39.167    
    SLICE_X2Y11          FDCE (Setup_fdce_C_CE)      -0.169    38.998    vcont_reg[1]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -2.198    
  -------------------------------------------------------------------
                         slack                                 36.800    

Slack (MET) :             36.800ns  (required time - arrival time)
  Source:                 vcont_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.704ns (24.196%)  route 2.206ns (75.804%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626    -0.711    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  vcont_reg[0]/Q
                         net (fo=8, routed)           0.986     0.731    vcont_reg[0]
    SLICE_X2Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.855 f  vcont[9]_i_6/O
                         net (fo=2, routed)           0.828     1.683    vcont[9]_i_6_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.807 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.391     2.198    vcont[9]_i_1_n_0
    SLICE_X2Y11          FDCE                                         r  vcont_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    38.678    clock25
    SLICE_X2Y11          FDCE                                         r  vcont_reg[2]/C
                         clock pessimism              0.587    39.265    
                         clock uncertainty           -0.098    39.167    
    SLICE_X2Y11          FDCE (Setup_fdce_C_CE)      -0.169    38.998    vcont_reg[2]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -2.198    
  -------------------------------------------------------------------
                         slack                                 36.800    

Slack (MET) :             36.800ns  (required time - arrival time)
  Source:                 vcont_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.704ns (24.196%)  route 2.206ns (75.804%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626    -0.711    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  vcont_reg[0]/Q
                         net (fo=8, routed)           0.986     0.731    vcont_reg[0]
    SLICE_X2Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.855 f  vcont[9]_i_6/O
                         net (fo=2, routed)           0.828     1.683    vcont[9]_i_6_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.807 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.391     2.198    vcont[9]_i_1_n_0
    SLICE_X2Y11          FDCE                                         r  vcont_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    38.678    clock25
    SLICE_X2Y11          FDCE                                         r  vcont_reg[3]/C
                         clock pessimism              0.587    39.265    
                         clock uncertainty           -0.098    39.167    
    SLICE_X2Y11          FDCE (Setup_fdce_C_CE)      -0.169    38.998    vcont_reg[3]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -2.198    
  -------------------------------------------------------------------
                         slack                                 36.800    

Slack (MET) :             36.800ns  (required time - arrival time)
  Source:                 vcont_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.704ns (24.196%)  route 2.206ns (75.804%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626    -0.711    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  vcont_reg[0]/Q
                         net (fo=8, routed)           0.986     0.731    vcont_reg[0]
    SLICE_X2Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.855 f  vcont[9]_i_6/O
                         net (fo=2, routed)           0.828     1.683    vcont[9]_i_6_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.807 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.391     2.198    vcont[9]_i_1_n_0
    SLICE_X2Y11          FDCE                                         r  vcont_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    38.678    clock25
    SLICE_X2Y11          FDCE                                         r  vcont_reg[4]/C
                         clock pessimism              0.587    39.265    
                         clock uncertainty           -0.098    39.167    
    SLICE_X2Y11          FDCE (Setup_fdce_C_CE)      -0.169    38.998    vcont_reg[4]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -2.198    
  -------------------------------------------------------------------
                         slack                                 36.800    

Slack (MET) :             36.828ns  (required time - arrival time)
  Source:                 vcont_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.704ns (24.538%)  route 2.165ns (75.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626    -0.711    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  vcont_reg[0]/Q
                         net (fo=8, routed)           0.986     0.731    vcont_reg[0]
    SLICE_X2Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.855 f  vcont[9]_i_6/O
                         net (fo=2, routed)           0.828     1.683    vcont[9]_i_6_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.807 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.351     2.158    vcont[9]_i_1_n_0
    SLICE_X3Y12          FDCE                                         r  vcont_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    38.677    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[0]/C
                         clock pessimism              0.612    39.289    
                         clock uncertainty           -0.098    39.191    
    SLICE_X3Y12          FDCE (Setup_fdce_C_CE)      -0.205    38.986    vcont_reg[0]
  -------------------------------------------------------------------
                         required time                         38.986    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                 36.828    

Slack (MET) :             36.828ns  (required time - arrival time)
  Source:                 vcont_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.704ns (24.538%)  route 2.165ns (75.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626    -0.711    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  vcont_reg[0]/Q
                         net (fo=8, routed)           0.986     0.731    vcont_reg[0]
    SLICE_X2Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.855 f  vcont[9]_i_6/O
                         net (fo=2, routed)           0.828     1.683    vcont[9]_i_6_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.807 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.351     2.158    vcont[9]_i_1_n_0
    SLICE_X3Y12          FDCE                                         r  vcont_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    38.677    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[6]/C
                         clock pessimism              0.612    39.289    
                         clock uncertainty           -0.098    39.191    
    SLICE_X3Y12          FDCE (Setup_fdce_C_CE)      -0.205    38.986    vcont_reg[6]
  -------------------------------------------------------------------
                         required time                         38.986    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                 36.828    

Slack (MET) :             36.828ns  (required time - arrival time)
  Source:                 vcont_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.704ns (24.538%)  route 2.165ns (75.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626    -0.711    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  vcont_reg[0]/Q
                         net (fo=8, routed)           0.986     0.731    vcont_reg[0]
    SLICE_X2Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.855 f  vcont[9]_i_6/O
                         net (fo=2, routed)           0.828     1.683    vcont[9]_i_6_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.807 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.351     2.158    vcont[9]_i_1_n_0
    SLICE_X3Y12          FDCE                                         r  vcont_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    38.677    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[7]/C
                         clock pessimism              0.612    39.289    
                         clock uncertainty           -0.098    39.191    
    SLICE_X3Y12          FDCE (Setup_fdce_C_CE)      -0.205    38.986    vcont_reg[7]
  -------------------------------------------------------------------
                         required time                         38.986    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                 36.828    

Slack (MET) :             36.828ns  (required time - arrival time)
  Source:                 vcont_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.704ns (24.538%)  route 2.165ns (75.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626    -0.711    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  vcont_reg[0]/Q
                         net (fo=8, routed)           0.986     0.731    vcont_reg[0]
    SLICE_X2Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.855 f  vcont[9]_i_6/O
                         net (fo=2, routed)           0.828     1.683    vcont[9]_i_6_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.807 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.351     2.158    vcont[9]_i_1_n_0
    SLICE_X3Y12          FDCE                                         r  vcont_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    38.677    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[8]/C
                         clock pessimism              0.612    39.289    
                         clock uncertainty           -0.098    39.191    
    SLICE_X3Y12          FDCE (Setup_fdce_C_CE)      -0.205    38.986    vcont_reg[8]
  -------------------------------------------------------------------
                         required time                         38.986    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                 36.828    

Slack (MET) :             36.842ns  (required time - arrival time)
  Source:                 vcont_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.704ns (24.538%)  route 2.165ns (75.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626    -0.711    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  vcont_reg[0]/Q
                         net (fo=8, routed)           0.986     0.731    vcont_reg[0]
    SLICE_X2Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.855 f  vcont[9]_i_6/O
                         net (fo=2, routed)           0.828     1.683    vcont[9]_i_6_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.807 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.351     2.158    vcont[9]_i_1_n_0
    SLICE_X2Y12          FDCE                                         r  vcont_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    38.677    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[5]/C
                         clock pessimism              0.590    39.267    
                         clock uncertainty           -0.098    39.169    
    SLICE_X2Y12          FDCE (Setup_fdce_C_CE)      -0.169    39.000    vcont_reg[5]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                 36.842    

Slack (MET) :             36.842ns  (required time - arrival time)
  Source:                 vcont_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.704ns (24.538%)  route 2.165ns (75.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626    -0.711    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  vcont_reg[0]/Q
                         net (fo=8, routed)           0.986     0.731    vcont_reg[0]
    SLICE_X2Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.855 f  vcont[9]_i_6/O
                         net (fo=2, routed)           0.828     1.683    vcont[9]_i_6_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.807 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.351     2.158    vcont[9]_i_1_n_0
    SLICE_X2Y12          FDCE                                         r  vcont_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    38.677    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[9]/C
                         clock pessimism              0.590    39.267    
                         clock uncertainty           -0.098    39.169    
    SLICE_X2Y12          FDCE (Setup_fdce_C_CE)      -0.169    39.000    vcont_reg[9]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                 36.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vcont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.328%)  route 0.143ns (40.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.495    clock25
    SLICE_X2Y11          FDCE                                         r  vcont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.331 r  vcont_reg[1]/Q
                         net (fo=8, routed)           0.143    -0.188    vcont_reg[1]
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.045    -0.143 r  vcont[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    p_0_in[5]
    SLICE_X2Y12          FDCE                                         r  vcont_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.730    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[5]/C
                         clock pessimism              0.248    -0.481    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.121    -0.360    vcont_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 hcont_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcont_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.495    clock25
    SLICE_X1Y11          FDCE                                         r  hcont_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.128    -0.367 r  hcont_reg[7]/Q
                         net (fo=7, routed)           0.098    -0.270    hcont_reg[7]
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.099    -0.171 r  hcont[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    p_0_in__0[5]
    SLICE_X1Y11          FDCE                                         r  hcont_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.728    clock25
    SLICE_X1Y11          FDCE                                         r  hcont_reg[5]/C
                         clock pessimism              0.232    -0.495    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.092    -0.403    hcont_reg[5]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vcont_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.496    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  vcont_reg[7]/Q
                         net (fo=5, routed)           0.178    -0.177    vcont_reg[7]
    SLICE_X3Y12          LUT5 (Prop_lut5_I3_O)        0.042    -0.135 r  vcont[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    p_0_in[8]
    SLICE_X3Y12          FDCE                                         r  vcont_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.730    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[8]/C
                         clock pessimism              0.233    -0.496    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.107    -0.389    vcont_reg[8]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vcont_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.138%)  route 0.184ns (46.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.495    clock25
    SLICE_X2Y11          FDCE                                         r  vcont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.331 r  vcont_reg[2]/Q
                         net (fo=8, routed)           0.184    -0.147    vcont_reg[2]
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.045    -0.102 r  vcont[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.102    p_0_in[9]
    SLICE_X2Y12          FDCE                                         r  vcont_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.730    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[9]/C
                         clock pessimism              0.248    -0.481    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.120    -0.361    vcont_reg[9]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vcont_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.932%)  route 0.158ns (43.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.496    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  vcont_reg[5]/Q
                         net (fo=7, routed)           0.158    -0.174    vcont_reg[5]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.045    -0.129 r  vcont[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    p_0_in[6]
    SLICE_X3Y12          FDCE                                         r  vcont_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.730    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[6]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.092    -0.391    vcont_reg[6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 hcont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcont_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.495    clock25
    SLICE_X1Y11          FDCE                                         r  hcont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  hcont_reg[6]/Q
                         net (fo=7, routed)           0.192    -0.163    hcont_reg[6]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.042    -0.121 r  hcont[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    p_0_in__0[7]
    SLICE_X1Y11          FDCE                                         r  hcont_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.728    clock25
    SLICE_X1Y11          FDCE                                         r  hcont_reg[7]/C
                         clock pessimism              0.232    -0.495    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.107    -0.388    hcont_reg[7]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vcont_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.496    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  vcont_reg[7]/Q
                         net (fo=5, routed)           0.178    -0.177    vcont_reg[7]
    SLICE_X3Y12          LUT4 (Prop_lut4_I3_O)        0.045    -0.132 r  vcont[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    p_0_in[7]
    SLICE_X3Y12          FDCE                                         r  vcont_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.730    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[7]/C
                         clock pessimism              0.233    -0.496    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.091    -0.405    vcont_reg[7]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vcont_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.187ns (44.304%)  route 0.235ns (55.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.496    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  vcont_reg[0]/Q
                         net (fo=8, routed)           0.235    -0.120    vcont_reg[0]
    SLICE_X2Y11          LUT5 (Prop_lut5_I3_O)        0.046    -0.074 r  vcont[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    p_0_in[3]
    SLICE_X2Y11          FDCE                                         r  vcont_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.728    clock25
    SLICE_X2Y11          FDCE                                         r  vcont_reg[3]/C
                         clock pessimism              0.248    -0.479    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.131    -0.348    vcont_reg[3]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 hcont_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcont_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.495    clock25
    SLICE_X2Y10          FDCE                                         r  hcont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.164    -0.331 r  hcont_reg[8]/Q
                         net (fo=6, routed)           0.186    -0.145    hcont_reg[8]
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.045    -0.100 r  hcont[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    p_0_in__0[9]
    SLICE_X2Y10          FDCE                                         r  hcont_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.728    clock25
    SLICE_X2Y10          FDCE                                         r  hcont_reg[9]/C
                         clock pessimism              0.232    -0.495    
    SLICE_X2Y10          FDCE (Hold_fdce_C_D)         0.121    -0.374    hcont_reg[9]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 hcont_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcont_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.495    clock25
    SLICE_X2Y10          FDCE                                         r  hcont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.164    -0.331 r  hcont_reg[8]/Q
                         net (fo=6, routed)           0.186    -0.145    hcont_reg[8]
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.100 r  hcont[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    p_0_in__0[8]
    SLICE_X2Y10          FDCE                                         r  hcont_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.728    clock25
    SLICE_X2Y10          FDCE                                         r  hcont_reg[8]/C
                         clock pessimism              0.232    -0.495    
    SLICE_X2Y10          FDCE (Hold_fdce_C_D)         0.120    -0.375    hcont_reg[8]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ClockModule_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y11      hcont_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y11      hcont_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y11      hcont_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y11      hcont_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y11      hcont_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y11      hcont_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y11      hcont_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y11      hcont_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      hcont_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      hcont_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      hcont_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      hcont_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      hcont_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      hcont_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      hcont_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      hcont_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y11      hcont_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y11      hcont_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      hcont_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      hcont_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      hcont_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      hcont_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      hcont_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      hcont_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      hcont_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      hcont_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y11      hcont_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y11      hcont_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockModule_clk_wiz_0_0
  To Clock:  clkfbout_ClockModule_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockModule_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_ClockModule_clk_wiz_0_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vcont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.132ns  (logic 4.464ns (54.898%)  route 3.668ns (45.102%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.626    -0.711    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.255 f  vcont_reg[6]/Q
                         net (fo=6, routed)           1.066     0.810    vcont_reg[6]
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.152     0.962 r  Vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.583     1.546    Vsync_OBUF_inst_i_2_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I5_O)        0.348     1.894 r  Vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.019     3.912    Vsync_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.508     7.421 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.421    Vsync
    R11                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.035ns  (logic 4.170ns (59.269%)  route 2.866ns (40.731%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.628    -0.709    clock25
    SLICE_X2Y10          FDCE                                         r  hcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.518    -0.191 f  hcont_reg[9]/Q
                         net (fo=6, routed)           0.982     0.791    hcont_reg[9]
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.124     0.915 r  vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.883     2.798    vga_b_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.528     6.326 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.326    vga_b[0]
    U16                                                               r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.992ns  (logic 4.166ns (59.590%)  route 2.825ns (40.410%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.628    -0.709    clock25
    SLICE_X2Y10          FDCE                                         r  hcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.518    -0.191 f  hcont_reg[9]/Q
                         net (fo=6, routed)           0.982     0.791    hcont_reg[9]
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.124     0.915 r  vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.843     2.758    vga_b_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.524     6.283 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.283    vga_b[3]
    V14                                                               r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.981ns  (logic 4.154ns (59.511%)  route 2.826ns (40.489%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.628    -0.709    clock25
    SLICE_X2Y10          FDCE                                         r  hcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.518    -0.191 f  hcont_reg[9]/Q
                         net (fo=6, routed)           0.982     0.791    hcont_reg[9]
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.124     0.915 r  vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.844     2.759    vga_b_OBUF[0]
    P13                  OBUF (Prop_obuf_I_O)         3.512     6.271 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.271    vga_b[1]
    P13                                                               r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.953ns  (logic 4.228ns (60.804%)  route 2.725ns (39.196%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.627    -0.710    clock25
    SLICE_X1Y11          FDCE                                         r  hcont_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  hcont_reg[4]/Q
                         net (fo=4, routed)           0.839     0.548    hcont_reg[4]
    SLICE_X1Y10          LUT6 (Prop_lut6_I2_O)        0.296     0.844 r  Hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.886     2.730    Hsync_OBUF
    T13                  OBUF (Prop_obuf_I_O)         3.513     6.243 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.243    Hsync
    T13                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 4.151ns (60.718%)  route 2.685ns (39.282%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.628    -0.709    clock25
    SLICE_X2Y10          FDCE                                         r  hcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.518    -0.191 f  hcont_reg[9]/Q
                         net (fo=6, routed)           0.982     0.791    hcont_reg[9]
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.124     0.915 r  vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.703     2.618    vga_b_OBUF[0]
    R13                  OBUF (Prop_obuf_I_O)         3.509     6.127 r  vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.127    vga_b[2]
    R13                                                               r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hcont_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.437ns (72.259%)  route 0.552ns (27.741%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.495    clock25
    SLICE_X1Y11          FDCE                                         r  hcont_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.128    -0.367 f  hcont_reg[7]/Q
                         net (fo=7, routed)           0.184    -0.184    hcont_reg[7]
    SLICE_X1Y11          LUT3 (Prop_lut3_I1_O)        0.099    -0.085 r  vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.368     0.283    vga_b_OBUF[0]
    R13                  OBUF (Prop_obuf_I_O)         1.210     1.493 r  vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.493    vga_b[2]
    R13                                                               r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.423ns (71.154%)  route 0.577ns (28.846%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.495    clock25
    SLICE_X2Y10          FDCE                                         r  hcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.164    -0.331 f  hcont_reg[9]/Q
                         net (fo=6, routed)           0.161    -0.171    hcont_reg[9]
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.045    -0.126 r  Hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.416     0.291    Hsync_OBUF
    T13                  OBUF (Prop_obuf_I_O)         1.214     1.504 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.504    Hsync
    T13                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.418ns (70.482%)  route 0.594ns (29.518%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.496    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  vcont_reg[9]/Q
                         net (fo=3, routed)           0.132    -0.200    vcont_reg[9]
    SLICE_X2Y11          LUT6 (Prop_lut6_I1_O)        0.045    -0.155 r  Vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.462     0.307    Vsync_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.209     1.516 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.516    Vsync
    R11                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.440ns (70.363%)  route 0.607ns (29.637%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.495    clock25
    SLICE_X1Y11          FDCE                                         r  hcont_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.128    -0.367 f  hcont_reg[7]/Q
                         net (fo=7, routed)           0.184    -0.184    hcont_reg[7]
    SLICE_X1Y11          LUT3 (Prop_lut3_I1_O)        0.099    -0.085 r  vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.423     0.338    vga_b_OBUF[0]
    P13                  OBUF (Prop_obuf_I_O)         1.213     1.552 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.552    vga_b[1]
    P13                                                               r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.452ns (70.605%)  route 0.605ns (29.395%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.495    clock25
    SLICE_X1Y11          FDCE                                         r  hcont_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.128    -0.367 f  hcont_reg[7]/Q
                         net (fo=7, routed)           0.184    -0.184    hcont_reg[7]
    SLICE_X1Y11          LUT3 (Prop_lut3_I1_O)        0.099    -0.085 r  vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.421     0.336    vga_b_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         1.225     1.562 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.562    vga_b[3]
    V14                                                               r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.456ns (70.204%)  route 0.618ns (29.796%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.495    clock25
    SLICE_X1Y11          FDCE                                         r  hcont_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.128    -0.367 f  hcont_reg[7]/Q
                         net (fo=7, routed)           0.184    -0.184    hcont_reg[7]
    SLICE_X1Y11          LUT3 (Prop_lut3_I1_O)        0.099    -0.085 r  vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.434     0.350    vga_b_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.229     1.578 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.578    vga_b[0]
    U16                                                               r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClockModule_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClockModule_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClockModule_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     6.473 f  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796     0.910 f  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.656     2.566    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkfbout_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.662 f  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.571     4.234    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkfbout_buf_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClockModule_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.914%)  route 3.031ns (97.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkfbout_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.453    -1.377    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkfbout_buf_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_ClockModule_clk_wiz_0_0

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.685ns  (logic 1.460ns (31.159%)  route 3.225ns (68.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          3.225     4.685    Reset_IBUF
    SLICE_X3Y12          FDCE                                         f  vcont_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    -1.323    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.685ns  (logic 1.460ns (31.159%)  route 3.225ns (68.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          3.225     4.685    Reset_IBUF
    SLICE_X2Y12          FDCE                                         f  vcont_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    -1.323    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.685ns  (logic 1.460ns (31.159%)  route 3.225ns (68.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          3.225     4.685    Reset_IBUF
    SLICE_X3Y12          FDCE                                         f  vcont_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    -1.323    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.685ns  (logic 1.460ns (31.159%)  route 3.225ns (68.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          3.225     4.685    Reset_IBUF
    SLICE_X3Y12          FDCE                                         f  vcont_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    -1.323    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[7]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.685ns  (logic 1.460ns (31.159%)  route 3.225ns (68.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          3.225     4.685    Reset_IBUF
    SLICE_X3Y12          FDCE                                         f  vcont_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    -1.323    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[8]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.685ns  (logic 1.460ns (31.159%)  route 3.225ns (68.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          3.225     4.685    Reset_IBUF
    SLICE_X2Y12          FDCE                                         f  vcont_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    -1.323    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[9]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.436ns  (logic 1.460ns (32.905%)  route 2.976ns (67.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.976     4.436    Reset_IBUF
    SLICE_X0Y11          FDCE                                         f  hcont_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    -1.322    clock25
    SLICE_X0Y11          FDCE                                         r  hcont_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.436ns  (logic 1.460ns (32.905%)  route 2.976ns (67.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.976     4.436    Reset_IBUF
    SLICE_X0Y11          FDCE                                         f  hcont_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    -1.322    clock25
    SLICE_X0Y11          FDCE                                         r  hcont_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.436ns  (logic 1.460ns (32.905%)  route 2.976ns (67.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.976     4.436    Reset_IBUF
    SLICE_X0Y11          FDCE                                         f  hcont_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    -1.322    clock25
    SLICE_X0Y11          FDCE                                         r  hcont_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.436ns  (logic 1.460ns (32.905%)  route 2.976ns (67.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.976     4.436    Reset_IBUF
    SLICE_X0Y11          FDCE                                         f  hcont_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.508    -1.322    clock25
    SLICE_X0Y11          FDCE                                         r  hcont_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.228ns (16.353%)  route 1.165ns (83.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.165     1.392    Reset_IBUF
    SLICE_X2Y10          FDCE                                         f  hcont_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.728    clock25
    SLICE_X2Y10          FDCE                                         r  hcont_reg[8]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.228ns (16.353%)  route 1.165ns (83.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.165     1.392    Reset_IBUF
    SLICE_X2Y10          FDCE                                         f  hcont_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.728    clock25
    SLICE_X2Y10          FDCE                                         r  hcont_reg[9]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.228ns (15.642%)  route 1.228ns (84.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.228     1.456    Reset_IBUF
    SLICE_X2Y11          FDCE                                         f  vcont_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.728    clock25
    SLICE_X2Y11          FDCE                                         r  vcont_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.228ns (15.642%)  route 1.228ns (84.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.228     1.456    Reset_IBUF
    SLICE_X2Y11          FDCE                                         f  vcont_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.728    clock25
    SLICE_X2Y11          FDCE                                         r  vcont_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.228ns (15.642%)  route 1.228ns (84.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.228     1.456    Reset_IBUF
    SLICE_X2Y11          FDCE                                         f  vcont_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.728    clock25
    SLICE_X2Y11          FDCE                                         r  vcont_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.228ns (15.642%)  route 1.228ns (84.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.228     1.456    Reset_IBUF
    SLICE_X2Y11          FDCE                                         f  vcont_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.728    clock25
    SLICE_X2Y11          FDCE                                         r  vcont_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.228ns (14.572%)  route 1.335ns (85.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.335     1.563    Reset_IBUF
    SLICE_X1Y11          FDCE                                         f  hcont_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.728    clock25
    SLICE_X1Y11          FDCE                                         r  hcont_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.228ns (14.572%)  route 1.335ns (85.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.335     1.563    Reset_IBUF
    SLICE_X1Y11          FDCE                                         f  hcont_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.728    clock25
    SLICE_X1Y11          FDCE                                         r  hcont_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.228ns (14.572%)  route 1.335ns (85.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.335     1.563    Reset_IBUF
    SLICE_X1Y11          FDCE                                         f  hcont_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.728    clock25
    SLICE_X1Y11          FDCE                                         r  hcont_reg[6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.228ns (14.572%)  route 1.335ns (85.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.335     1.563    Reset_IBUF
    SLICE_X1Y11          FDCE                                         f  hcont_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860    -0.728    clock25
    SLICE_X1Y11          FDCE                                         r  hcont_reg[7]/C





