<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › dpll44xx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dpll44xx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP4-specific DPLL control functions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2011 Texas Instruments, Inc.</span>
<span class="cm"> * Rajendra Nayak</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>

<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;plat/clock.h&gt;</span>

<span class="cp">#include &quot;clock.h&quot;</span>
<span class="cp">#include &quot;clock44xx.h&quot;</span>
<span class="cp">#include &quot;cm-regbits-44xx.h&quot;</span>

<span class="cm">/* Supported only on OMAP4 */</span>
<span class="kt">int</span> <span class="nf">omap4_dpllmx_gatectrl_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span> <span class="o">||</span> <span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">clksel_reg</span> <span class="o">||</span> <span class="o">!</span><span class="n">cpu_is_omap44xx</span><span class="p">())</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CLOCK_CLKOUTX2</span> <span class="o">?</span>
			<span class="n">OMAP4430_DPLL_CLKOUTX2_GATE_CTRL_MASK</span> <span class="o">:</span>
			<span class="n">OMAP4430_DPLL_CLKOUT_GATE_CTRL_MASK</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">clksel_reg</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">&amp;=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">&gt;&gt;=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">mask</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">v</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">omap4_dpllmx_allow_gatectrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span> <span class="o">||</span> <span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">clksel_reg</span> <span class="o">||</span> <span class="o">!</span><span class="n">cpu_is_omap44xx</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CLOCK_CLKOUTX2</span> <span class="o">?</span>
			<span class="n">OMAP4430_DPLL_CLKOUTX2_GATE_CTRL_MASK</span> <span class="o">:</span>
			<span class="n">OMAP4430_DPLL_CLKOUT_GATE_CTRL_MASK</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">clksel_reg</span><span class="p">);</span>
	<span class="cm">/* Clear the bit to allow gatectrl */</span>
	<span class="n">v</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">clksel_reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">omap4_dpllmx_deny_gatectrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span> <span class="o">||</span> <span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">clksel_reg</span> <span class="o">||</span> <span class="o">!</span><span class="n">cpu_is_omap44xx</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CLOCK_CLKOUTX2</span> <span class="o">?</span>
			<span class="n">OMAP4430_DPLL_CLKOUTX2_GATE_CTRL_MASK</span> <span class="o">:</span>
			<span class="n">OMAP4430_DPLL_CLKOUT_GATE_CTRL_MASK</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">clksel_reg</span><span class="p">);</span>
	<span class="cm">/* Set the bit to deny gatectrl */</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">clksel_reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">clkops</span> <span class="n">clkops_omap4_dpllmx_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">allow_idle</span>	<span class="o">=</span> <span class="n">omap4_dpllmx_allow_gatectrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">deny_idle</span>	<span class="o">=</span> <span class="n">omap4_dpllmx_deny_gatectrl</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * omap4_dpll_regm4xen_recalc - compute DPLL rate, considering REGM4XEN bit</span>
<span class="cm"> * @clk: struct clk * of the DPLL to compute the rate for</span>
<span class="cm"> *</span>
<span class="cm"> * Compute the output rate for the OMAP4 DPLL represented by @clk.</span>
<span class="cm"> * Takes the REGM4XEN bit into consideration, which is needed for the</span>
<span class="cm"> * OMAP4 ABE DPLL.  Returns the DPLL&#39;s output rate (before M-dividers)</span>
<span class="cm"> * upon success, or 0 upon error.</span>
<span class="cm"> */</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">omap4_dpll_regm4xen_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dpll_data</span> <span class="o">*</span><span class="n">dd</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span> <span class="o">||</span> <span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">dpll_data</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dd</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">dpll_data</span><span class="p">;</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="n">omap2_get_dpll_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="cm">/* regm4xen adds a multiplier of 4 to DPLL calculations */</span>
	<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">control_reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">v</span> <span class="o">&amp;</span> <span class="n">OMAP4430_DPLL_REGM4XEN_MASK</span><span class="p">)</span>
		<span class="n">rate</span> <span class="o">*=</span> <span class="n">OMAP4430_REGM4XEN_MULT</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * omap4_dpll_regm4xen_round_rate - round DPLL rate, considering REGM4XEN bit</span>
<span class="cm"> * @clk: struct clk * of the DPLL to round a rate for</span>
<span class="cm"> * @target_rate: the desired rate of the DPLL</span>
<span class="cm"> *</span>
<span class="cm"> * Compute the rate that would be programmed into the DPLL hardware</span>
<span class="cm"> * for @clk if set_rate() were to be provided with the rate</span>
<span class="cm"> * @target_rate.  Takes the REGM4XEN bit into consideration, which is</span>
<span class="cm"> * needed for the OMAP4 ABE DPLL.  Returns the rounded rate (before</span>
<span class="cm"> * M-dividers) upon success, -EINVAL if @clk is null or not a DPLL, or</span>
<span class="cm"> * ~0 if an error occurred in omap2_dpll_round_rate().</span>
<span class="cm"> */</span>
<span class="kt">long</span> <span class="nf">omap4_dpll_regm4xen_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">target_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dpll_data</span> <span class="o">*</span><span class="n">dd</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span> <span class="o">||</span> <span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">dpll_data</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">dd</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">dpll_data</span><span class="p">;</span>

	<span class="cm">/* regm4xen adds a multiplier of 4 to DPLL calculations */</span>
	<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">control_reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">OMAP4430_DPLL_REGM4XEN_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">v</span><span class="p">)</span>
		<span class="n">target_rate</span> <span class="o">=</span> <span class="n">target_rate</span> <span class="o">/</span> <span class="n">OMAP4430_REGM4XEN_MULT</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">omap2_dpll_round_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">target_rate</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="o">~</span><span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">v</span><span class="p">)</span>
		<span class="n">clk</span><span class="o">-&gt;</span><span class="n">dpll_data</span><span class="o">-&gt;</span><span class="n">last_rounded_rate</span> <span class="o">*=</span> <span class="n">OMAP4430_REGM4XEN_MULT</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">dpll_data</span><span class="o">-&gt;</span><span class="n">last_rounded_rate</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
