Analysis & Synthesis report for project_2
Wed Nov 18 19:57:54 2015
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |project_2
 13. Parameter Settings for User Entity Instance: ambulance:u1
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 27. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 28. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 29. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10
 30. Parameter Settings for Inferred Entity Instance: watch:u0|lpm_divide:Mod2
 31. Parameter Settings for Inferred Entity Instance: watch:u0|lpm_divide:Mod0
 32. Parameter Settings for Inferred Entity Instance: watch:u0|lpm_divide:Mod1
 33. Parameter Settings for Inferred Entity Instance: ambulance:u1|lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: ambulance:u1|lpm_divide:Mod1
 35. Port Connectivity Checks: "watch:u0"
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 18 19:57:54 2015         ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; project_2                                     ;
; Top-level Entity Name              ; project_2                                     ;
; Family                             ; Cyclone IV E                                  ;
; Total logic elements               ; 1,720                                         ;
;     Total combinational functions  ; 1,685                                         ;
;     Dedicated logic registers      ; 357                                           ;
; Total registers                    ; 357                                           ;
; Total pins                         ; 42                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; project_2          ; project_2          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; watch.v                          ; yes             ; User Verilog HDL File        ; C:/Users/Owner/Desktop/project_2/watch.v                              ;
; ambulance.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Owner/Desktop/project_2/ambulance.v                          ;
; project_2.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Owner/Desktop/project_2/project_2.v                          ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf      ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/abs_divider.inc     ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc ;
; aglobal110.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/aglobal110.inc      ;
; db/lpm_divide_hhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/lpm_divide_hhm.tdf                ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/sign_div_unsign_9kh.tdf           ;
; db/alt_u_div_2oe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/alt_u_div_2oe.tdf                 ;
; db/add_sub_3dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/add_sub_3dc.tdf                   ;
; db/add_sub_4dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/add_sub_4dc.tdf                   ;
; db/add_sub_5dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/add_sub_5dc.tdf                   ;
; db/add_sub_6dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/add_sub_6dc.tdf                   ;
; db/add_sub_7dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/add_sub_7dc.tdf                   ;
; db/lpm_divide_k9m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/lpm_divide_k9m.tdf                ;
; db/lpm_divide_h9m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/lpm_divide_h9m.tdf                ;
; db/sign_div_unsign_6kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/sign_div_unsign_6kh.tdf           ;
; db/alt_u_div_sne.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/alt_u_div_sne.tdf                 ;
; db/lpm_divide_m9m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/lpm_divide_m9m.tdf                ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/sign_div_unsign_bkh.tdf           ;
; db/alt_u_div_6oe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/alt_u_div_6oe.tdf                 ;
; db/add_sub_8dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/add_sub_8dc.tdf                   ;
; db/lpm_divide_4bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/lpm_divide_4bm.tdf                ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/sign_div_unsign_plh.tdf           ;
; db/alt_u_div_2re.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/alt_u_div_2re.tdf                 ;
; db/lpm_divide_q9m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/lpm_divide_q9m.tdf                ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/sign_div_unsign_fkh.tdf           ;
; db/alt_u_div_i4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/alt_u_div_i4f.tdf                 ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/add_sub_7pc.tdf                   ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Owner/Desktop/project_2/db/add_sub_8pc.tdf                   ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,720     ;
;                                             ;           ;
; Total combinational functions               ; 1685      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 673       ;
;     -- 3 input functions                    ; 296       ;
;     -- <=2 input functions                  ; 716       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1170      ;
;     -- arithmetic mode                      ; 515       ;
;                                             ;           ;
; Total registers                             ; 357       ;
;     -- Dedicated logic registers            ; 357       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 42        ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 357       ;
; Total fan-out                               ; 6373      ;
; Average fan-out                             ; 3.00      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Library Name ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |project_2                                 ; 1685 (240)        ; 357 (127)    ; 0           ; 0            ; 0       ; 0         ; 42   ; 0            ; |project_2                                                                                                                                 ;              ;
;    |ambulance:u1|                          ; 747 (672)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|ambulance:u1                                                                                                                    ;              ;
;       |lpm_divide:Mod0|                    ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|ambulance:u1|lpm_divide:Mod0                                                                                                    ;              ;
;          |lpm_divide_q9m:auto_generated|   ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|ambulance:u1|lpm_divide:Mod0|lpm_divide_q9m:auto_generated                                                                      ;              ;
;             |sign_div_unsign_fkh:divider|  ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|ambulance:u1|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                                          ;              ;
;                |alt_u_div_i4f:divider|     ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|ambulance:u1|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                    ;              ;
;       |lpm_divide:Mod1|                    ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|ambulance:u1|lpm_divide:Mod1                                                                                                    ;              ;
;          |lpm_divide_q9m:auto_generated|   ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|ambulance:u1|lpm_divide:Mod1|lpm_divide_q9m:auto_generated                                                                      ;              ;
;             |sign_div_unsign_fkh:divider|  ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|ambulance:u1|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                                          ;              ;
;                |alt_u_div_i4f:divider|     ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|ambulance:u1|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                    ;              ;
;    |lpm_divide:Div0|                       ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div0                                                                                                                 ;              ;
;       |lpm_divide_hhm:auto_generated|      ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div0|lpm_divide_hhm:auto_generated                                                                                   ;              ;
;          |sign_div_unsign_9kh:divider|     ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                                       ;              ;
;             |alt_u_div_2oe:divider|        ; 30 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider                                 ;              ;
;                |add_sub_6dc:add_sub_3|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3           ;              ;
;                |add_sub_7dc:add_sub_4|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4           ;              ;
;                |add_sub_7dc:add_sub_5|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5           ;              ;
;    |lpm_divide:Div1|                       ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div1                                                                                                                 ;              ;
;       |lpm_divide_hhm:auto_generated|      ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div1|lpm_divide_hhm:auto_generated                                                                                   ;              ;
;          |sign_div_unsign_9kh:divider|     ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                                       ;              ;
;             |alt_u_div_2oe:divider|        ; 30 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider                                 ;              ;
;                |add_sub_6dc:add_sub_3|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3           ;              ;
;                |add_sub_7dc:add_sub_4|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4           ;              ;
;                |add_sub_7dc:add_sub_5|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5           ;              ;
;    |lpm_divide:Div2|                       ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div2                                                                                                                 ;              ;
;       |lpm_divide_hhm:auto_generated|      ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div2|lpm_divide_hhm:auto_generated                                                                                   ;              ;
;          |sign_div_unsign_9kh:divider|     ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div2|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                                       ;              ;
;             |alt_u_div_2oe:divider|        ; 30 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div2|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider                                 ;              ;
;                |add_sub_6dc:add_sub_3|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div2|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3           ;              ;
;                |add_sub_7dc:add_sub_4|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div2|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4           ;              ;
;                |add_sub_7dc:add_sub_5|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div2|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5           ;              ;
;    |lpm_divide:Div3|                       ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div3                                                                                                                 ;              ;
;       |lpm_divide_hhm:auto_generated|      ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div3|lpm_divide_hhm:auto_generated                                                                                   ;              ;
;          |sign_div_unsign_9kh:divider|     ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div3|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                                       ;              ;
;             |alt_u_div_2oe:divider|        ; 30 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div3|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider                                 ;              ;
;                |add_sub_6dc:add_sub_3|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div3|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3           ;              ;
;                |add_sub_7dc:add_sub_4|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div3|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4           ;              ;
;                |add_sub_7dc:add_sub_5|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div3|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5           ;              ;
;    |lpm_divide:Div4|                       ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div4                                                                                                                 ;              ;
;       |lpm_divide_hhm:auto_generated|      ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div4|lpm_divide_hhm:auto_generated                                                                                   ;              ;
;          |sign_div_unsign_9kh:divider|     ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div4|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                                       ;              ;
;             |alt_u_div_2oe:divider|        ; 30 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div4|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider                                 ;              ;
;                |add_sub_6dc:add_sub_3|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div4|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3           ;              ;
;                |add_sub_7dc:add_sub_4|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div4|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4           ;              ;
;                |add_sub_7dc:add_sub_5|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Div4|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5           ;              ;
;    |lpm_divide:Mod10|                      ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod10                                                                                                                ;              ;
;       |lpm_divide_h9m:auto_generated|      ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod10|lpm_divide_h9m:auto_generated                                                                                  ;              ;
;          |sign_div_unsign_6kh:divider|     ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod10|lpm_divide_h9m:auto_generated|sign_div_unsign_6kh:divider                                                      ;              ;
;             |alt_u_div_sne:divider|        ; 18 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod10|lpm_divide_h9m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_sne:divider                                ;              ;
;                |add_sub_5dc:add_sub_2|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod10|lpm_divide_h9m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_sne:divider|add_sub_5dc:add_sub_2          ;              ;
;                |add_sub_6dc:add_sub_3|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod10|lpm_divide_h9m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_sne:divider|add_sub_6dc:add_sub_3          ;              ;
;    |lpm_divide:Mod2|                       ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod2                                                                                                                 ;              ;
;       |lpm_divide_k9m:auto_generated|      ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod2|lpm_divide_k9m:auto_generated                                                                                   ;              ;
;          |sign_div_unsign_9kh:divider|     ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod2|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                                                       ;              ;
;             |alt_u_div_2oe:divider|        ; 33 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod2|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider                                 ;              ;
;                |add_sub_6dc:add_sub_3|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod2|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3           ;              ;
;                |add_sub_7dc:add_sub_4|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod2|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4           ;              ;
;                |add_sub_7dc:add_sub_5|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod2|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5           ;              ;
;    |lpm_divide:Mod3|                       ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod3                                                                                                                 ;              ;
;       |lpm_divide_k9m:auto_generated|      ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod3|lpm_divide_k9m:auto_generated                                                                                   ;              ;
;          |sign_div_unsign_9kh:divider|     ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod3|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                                                       ;              ;
;             |alt_u_div_2oe:divider|        ; 33 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod3|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider                                 ;              ;
;                |add_sub_6dc:add_sub_3|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod3|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3           ;              ;
;                |add_sub_7dc:add_sub_4|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod3|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4           ;              ;
;                |add_sub_7dc:add_sub_5|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod3|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5           ;              ;
;    |lpm_divide:Mod6|                       ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod6                                                                                                                 ;              ;
;       |lpm_divide_k9m:auto_generated|      ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod6|lpm_divide_k9m:auto_generated                                                                                   ;              ;
;          |sign_div_unsign_9kh:divider|     ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod6|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                                                       ;              ;
;             |alt_u_div_2oe:divider|        ; 33 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod6|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider                                 ;              ;
;                |add_sub_6dc:add_sub_3|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod6|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3           ;              ;
;                |add_sub_7dc:add_sub_4|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod6|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4           ;              ;
;                |add_sub_7dc:add_sub_5|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod6|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5           ;              ;
;    |lpm_divide:Mod7|                       ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod7                                                                                                                 ;              ;
;       |lpm_divide_k9m:auto_generated|      ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod7|lpm_divide_k9m:auto_generated                                                                                   ;              ;
;          |sign_div_unsign_9kh:divider|     ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod7|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                                                       ;              ;
;             |alt_u_div_2oe:divider|        ; 33 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod7|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider                                 ;              ;
;                |add_sub_6dc:add_sub_3|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod7|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3           ;              ;
;                |add_sub_7dc:add_sub_4|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod7|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4           ;              ;
;                |add_sub_7dc:add_sub_5|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod7|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5           ;              ;
;    |lpm_divide:Mod9|                       ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod9                                                                                                                 ;              ;
;       |lpm_divide_k9m:auto_generated|      ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod9|lpm_divide_k9m:auto_generated                                                                                   ;              ;
;          |sign_div_unsign_9kh:divider|     ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod9|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                                                       ;              ;
;             |alt_u_div_2oe:divider|        ; 33 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod9|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider                                 ;              ;
;                |add_sub_6dc:add_sub_3|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod9|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3           ;              ;
;                |add_sub_7dc:add_sub_4|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod9|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4           ;              ;
;                |add_sub_7dc:add_sub_5|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|lpm_divide:Mod9|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5           ;              ;
;    |watch:u0|                              ; 365 (218)         ; 102 (102)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0                                                                                                                        ;              ;
;       |lpm_divide:Mod0|                    ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod0                                                                                                        ;              ;
;          |lpm_divide_4bm:auto_generated|   ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod0|lpm_divide_4bm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_plh:divider|  ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                                              ;              ;
;                |alt_u_div_2re:divider|     ; 59 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_2re:divider                        ;              ;
;                   |add_sub_8dc:add_sub_26| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_26 ;              ;
;                   |add_sub_8dc:add_sub_27| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_27 ;              ;
;                   |add_sub_8dc:add_sub_28| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_28 ;              ;
;                   |add_sub_8dc:add_sub_29| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_29 ;              ;
;                   |add_sub_8dc:add_sub_30| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_30 ;              ;
;                   |add_sub_8dc:add_sub_31| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_31 ;              ;
;       |lpm_divide:Mod1|                    ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod1                                                                                                        ;              ;
;          |lpm_divide_4bm:auto_generated|   ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod1|lpm_divide_4bm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_plh:divider|  ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                                              ;              ;
;                |alt_u_div_2re:divider|     ; 50 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_2re:divider                        ;              ;
;                   |add_sub_8dc:add_sub_26| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_26 ;              ;
;                   |add_sub_8dc:add_sub_27| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_27 ;              ;
;                   |add_sub_8dc:add_sub_28| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_28 ;              ;
;                   |add_sub_8dc:add_sub_29| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_29 ;              ;
;                   |add_sub_8dc:add_sub_30| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_30 ;              ;
;                   |add_sub_8dc:add_sub_31| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_31 ;              ;
;       |lpm_divide:Mod2|                    ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod2                                                                                                        ;              ;
;          |lpm_divide_m9m:auto_generated|   ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod2|lpm_divide_m9m:auto_generated                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|  ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                              ;              ;
;                |alt_u_div_6oe:divider|     ; 38 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider                        ;              ;
;                   |add_sub_7dc:add_sub_4|  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4  ;              ;
;                   |add_sub_8dc:add_sub_5|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5  ;              ;
;                   |add_sub_8dc:add_sub_6|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_2|watch:u0|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_6  ;              ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; ambulance:u1|addr1[7]                 ; Stuck at GND due to stuck port data_in ;
; ambulance:u1|addr2[7]                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 357   ;
; Number of registers using Synchronous Clear  ; 242   ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 322   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 128   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; day[0]~reg0                            ; 1       ;
; watch:u0|nara[1]                       ; 14      ;
; watch:u0|nara[2]                       ; 13      ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                             ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------+----------------------------+
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; |project_2|ambulance:u1|sound_cnt1[18] ;                            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; |project_2|ambulance:u1|sound_cnt2[10] ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |project_2|ambulance:u1|addr1[5]       ;                            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; |project_2|ambulance:u1|play_time1[10] ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |project_2|ambulance:u1|addr2[4]       ;                            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; |project_2|ambulance:u1|play_time2[23] ;                            ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; |project_2|fnd_sel[0]~reg0             ;                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; |project_2|watch:u0|min[5]             ;                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; |project_2|watch:u0|time_cnt[10]       ;                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; |project_2|alram_cnt[20]               ;                            ;
; 20:1               ; 4 bits    ; 52 LEs        ; 28 LEs               ; 24 LEs                 ; |project_2|fnd_num[3]                  ;                            ;
; 20:1               ; 3 bits    ; 39 LEs        ; 12 LEs               ; 27 LEs                 ; |project_2|watch:u0|hour[3]            ;                            ;
; 22:1               ; 4 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; |project_2|watch:u0|day_cnt[0]         ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; |project_2|watch:u0|Add15              ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------+----------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |project_2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; delay_100ms    ; 0     ; Signed Integer                                   ;
; function_set   ; 1     ; Signed Integer                                   ;
; clear_disp     ; 2     ; Signed Integer                                   ;
; disp_on        ; 3     ; Signed Integer                                   ;
; entry_mode     ; 4     ; Signed Integer                                   ;
; disp_data      ; 5     ; Signed Integer                                   ;
; delay_50ms     ; 6     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ambulance:u1 ;
+----------------+----------+-------------------------------+
; Parameter Name ; Value    ; Type                          ;
+----------------+----------+-------------------------------+
; do             ; 103200   ; Signed Integer                ;
; re             ; 91941    ; Signed Integer                ;
; mi             ; 81910    ; Signed Integer                ;
; fa             ; 77313    ; Signed Integer                ;
; sfa            ; 72972    ; Signed Integer                ;
; sol            ; 68878    ; Signed Integer                ;
; ra             ; 61363    ; Signed Integer                ;
; si             ; 54668    ; Signed Integer                ;
; shim           ; 0        ; Signed Integer                ;
; nasi           ; 109355   ; Signed Integer                ;
; nara           ; 122727   ; Signed Integer                ;
; nasol          ; 137755   ; Signed Integer                ;
; nafa           ; 154635   ; Signed Integer                ;
; nami           ; 163834   ; Signed Integer                ;
; nodo           ; 51600    ; Signed Integer                ;
; nore           ; 45965    ; Signed Integer                ;
; nomi           ; 40950    ; Signed Integer                ;
; nofa           ; 38655    ; Signed Integer                ;
; nosol          ; 34438    ; Signed Integer                ;
; nora           ; 30681    ; Signed Integer                ;
; nosi           ; 27334    ; Signed Integer                ;
; nnodo          ; 25800    ; Signed Integer                ;
; snodo          ; 48700    ; Signed Integer                ;
; N32            ; 2700000  ; Signed Integer                ;
; N16            ; 5400000  ; Signed Integer                ;
; ND16           ; 8100000  ; Signed Integer                ;
; N8             ; 10800000 ; Signed Integer                ;
; ND8            ; 16200000 ; Signed Integer                ;
; N4             ; 21600000 ; Signed Integer                ;
; ND4            ; 32400000 ; Signed Integer                ;
; N2             ; 43200000 ; Signed Integer                ;
; ND2            ; 64800000 ; Signed Integer                ;
; N1             ; 86400000 ; Signed Integer                ;
; R32            ; 2700000  ; Signed Integer                ;
; R16            ; 5400000  ; Signed Integer                ;
; RD16           ; 8100000  ; Signed Integer                ;
; R8             ; 10800000 ; Signed Integer                ;
; RD8            ; 16200000 ; Signed Integer                ;
; R4             ; 21600000 ; Signed Integer                ;
; RD4            ; 32400000 ; Signed Integer                ;
; R2             ; 43200000 ; Signed Integer                ;
; RD2            ; 64800000 ; Signed Integer                ;
; R1             ; 86400000 ; Signed Integer                ;
; R48            ; 1350000  ; Signed Integer                ;
; N5             ; 4320000  ; Signed Integer                ;
+----------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                 ;
; LPM_WIDTHD             ; 3              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_h9m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: watch:u0|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                         ;
; LPM_WIDTHD             ; 5              ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: watch:u0|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 5              ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: watch:u0|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 5              ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ambulance:u1|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                             ;
; LPM_WIDTHD             ; 7              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ambulance:u1|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                             ;
; LPM_WIDTHD             ; 7              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "watch:u0"                                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 18 19:57:37 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project_2 -c project_2
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 1 design units, including 1 entities, in source file watch.v
    Info: Found entity 1: watch
Warning (10463): Verilog HDL Declaration warning at ambulance.v(14): "do" is SystemVerilog-2005 keyword
Info: Found 1 design units, including 1 entities, in source file ambulance.v
    Info: Found entity 1: ambulance
Info: Found 1 design units, including 1 entities, in source file project_2.v
    Info: Found entity 1: project_2
Info: Elaborating entity "project_2" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at project_2.v(26): object "start" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at project_2.v(31): object "a_hour10" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at project_2.v(31): object "a_hour1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at project_2.v(31): object "a_min10" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at project_2.v(31): object "a_min1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at project_2.v(42): object "cnt_clk_half" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at project_2.v(43): object "lcd_rw" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at project_2.v(57): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at project_2.v(58): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at project_2.v(61): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at project_2.v(62): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at project_2.v(64): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at project_2.v(65): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at project_2.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at project_2.v(68): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at project_2.v(70): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at project_2.v(71): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at project_2.v(151): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "watch" for hierarchy "watch:u0"
Warning (10036): Verilog HDL or VHDL warning at watch.v(17): object "sec1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at watch.v(17): object "sec10" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at watch.v(17): object "min1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at watch.v(17): object "min10" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at watch.v(17): object "hour1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at watch.v(17): object "hour10" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at watch.v(18): object "n_flag" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at watch.v(19): object "d_flag" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at watch.v(35): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at watch.v(49): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at watch.v(50): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at watch.v(51): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at watch.v(106): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at watch.v(109): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at watch.v(110): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at watch.v(114): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at watch.v(117): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at watch.v(118): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at watch.v(124): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at watch.v(128): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at watch.v(129): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at watch.v(137): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at watch.v(146): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at watch.v(160): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at watch.v(177): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at watch.v(182): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at watch.v(190): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at watch.v(194): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at watch.v(199): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at watch.v(206): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at watch.v(224): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at watch.v(225): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at watch.v(226): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at watch.v(227): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at watch.v(228): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at watch.v(229): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "ambulance" for hierarchy "ambulance:u1"
Warning (10036): Verilog HDL or VHDL warning at ambulance.v(9): object "cnt" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ambulance.v(161): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ambulance.v(163): truncated value with size 32 to match size of target (28)
Warning (10230): Verilog HDL assignment warning at ambulance.v(189): truncated value with size 32 to match size of target (28)
Warning (10230): Verilog HDL assignment warning at ambulance.v(214): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ambulance.v(216): truncated value with size 32 to match size of target (28)
Warning (10230): Verilog HDL assignment warning at ambulance.v(237): truncated value with size 32 to match size of target (28)
Warning (10030): Net "scale1.data_a" at ambulance.v(24) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "scale1.waddr_a" at ambulance.v(24) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "tone1.data_a" at ambulance.v(60) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "tone1.waddr_a" at ambulance.v(60) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "scale2.data_a" at ambulance.v(98) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "scale2.waddr_a" at ambulance.v(98) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "tone2.data_a" at ambulance.v(121) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "tone2.waddr_a" at ambulance.v(121) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "scale1.we_a" at ambulance.v(24) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "tone1.we_a" at ambulance.v(60) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "scale2.we_a" at ambulance.v(98) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "tone2.we_a" at ambulance.v(121) has no driver or initial value, using a default initial value '0'
Critical Warning: Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File "C:/Users/Owner/Desktop/project_2/db/project_2.ram0_ambulance_dd6a5256.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning: Memory depth (128) in the design file differs from memory depth (72) in the Memory Initialization File "C:/Users/Owner/Desktop/project_2/db/project_2.ram2_ambulance_dd6a5256.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning: Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File "C:/Users/Owner/Desktop/project_2/db/project_2.ram1_ambulance_dd6a5256.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning: Memory depth (128) in the design file differs from memory depth (72) in the Memory Initialization File "C:/Users/Owner/Desktop/project_2/db/project_2.ram3_ambulance_dd6a5256.hdl.mif" -- setting initial value for remaining addresses to 0
Info: Inferred 21 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod8"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod7"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod6"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod9"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod10"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "watch:u0|Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "watch:u0|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "watch:u0|Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ambulance:u1|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ambulance:u1|Mod1"
Info: Elaborated megafunction instantiation "lpm_divide:Div4"
Info: Instantiated megafunction "lpm_divide:Div4" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "6"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf
    Info: Found entity 1: lpm_divide_hhm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info: Found entity 1: sign_div_unsign_9kh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_2oe.tdf
    Info: Found entity 1: alt_u_div_2oe
Info: Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf
    Info: Found entity 1: add_sub_3dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf
    Info: Found entity 1: add_sub_4dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf
    Info: Found entity 1: add_sub_5dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf
    Info: Found entity 1: add_sub_6dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf
    Info: Found entity 1: add_sub_7dc
Info: Elaborated megafunction instantiation "lpm_divide:Mod8"
Info: Instantiated megafunction "lpm_divide:Mod8" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "6"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf
    Info: Found entity 1: lpm_divide_k9m
Info: Elaborated megafunction instantiation "lpm_divide:Mod10"
Info: Instantiated megafunction "lpm_divide:Mod10" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "4"
    Info: Parameter "LPM_WIDTHD" = "3"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_h9m.tdf
    Info: Found entity 1: lpm_divide_h9m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf
    Info: Found entity 1: sign_div_unsign_6kh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_sne.tdf
    Info: Found entity 1: alt_u_div_sne
Info: Elaborated megafunction instantiation "watch:u0|lpm_divide:Mod2"
Info: Instantiated megafunction "watch:u0|lpm_divide:Mod2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "7"
    Info: Parameter "LPM_WIDTHD" = "5"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info: Found entity 1: lpm_divide_m9m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info: Found entity 1: sign_div_unsign_bkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_6oe.tdf
    Info: Found entity 1: alt_u_div_6oe
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf
    Info: Found entity 1: add_sub_8dc
Info: Elaborated megafunction instantiation "watch:u0|lpm_divide:Mod0"
Info: Instantiated megafunction "watch:u0|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "5"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf
    Info: Found entity 1: lpm_divide_4bm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info: Found entity 1: sign_div_unsign_plh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_2re.tdf
    Info: Found entity 1: alt_u_div_2re
Info: Elaborated megafunction instantiation "ambulance:u1|lpm_divide:Mod0"
Info: Instantiated megafunction "ambulance:u1|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "9"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf
    Info: Found entity 1: lpm_divide_q9m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info: Found entity 1: sign_div_unsign_fkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info: Found entity 1: alt_u_div_i4f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info: Found entity 1: add_sub_7pc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info: Found entity 1: add_sub_8pc
Info: Elaborated megafunction instantiation "ambulance:u1|lpm_divide:Mod1"
Info: Instantiated megafunction "ambulance:u1|lpm_divide:Mod1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "9"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "pa[0]" is stuck at VCC
    Warning (13410): Pin "pa[1]" is stuck at GND
    Warning (13410): Pin "pb[0]" is stuck at VCC
    Warning (13410): Pin "pb[1]" is stuck at GND
    Warning (13410): Pin "pc[0]" is stuck at VCC
    Warning (13410): Pin "pc[1]" is stuck at GND
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register watch:u0|a_hour[0] will power up to Low
Info: Timing-Driven Synthesis is running
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "ambulance:u1|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_8_result_int[0]~0"
    Info (17048): Logic cell "lpm_divide:Mod10|lpm_divide_h9m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_sne:divider|add_sub_6dc:add_sub_3|result_int[0]~0"
    Info (17048): Logic cell "watch:u0|hour[0]~5"
    Info (17048): Logic cell "watch:u0|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|result_int[0]~12"
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 1764 device resources after synthesis - the final resource count might be different
    Info: Implemented 8 input pins
    Info: Implemented 34 output pins
    Info: Implemented 1722 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 263 megabytes
    Info: Processing ended: Wed Nov 18 19:57:54 2015
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:17


