("SAR_logic_async:/\tSAR_logic_async ee315_project veriloga" (("xtopen" (nil hierarchy "/{ee315_project SAR_logic_async veriloga}:a"))) nil)("SAR_logic_async_top:/\tSAR_logic_async_top ee315_project schematic" (("open" (nil hierarchy "/{ee315_project SAR_logic_async_top schematic }:a"))) (((-3.1375 -2.0) (3.1375 2.0)) "a" "Schematics" 0))("AND2:/\tAND2 ee315_project veriloga" (("xtopen" (nil hierarchy "/{ee315_project AND2 veriloga}:a"))) nil)("SAR_logic_async:/\tSAR_logic_async ee315_project symbol" (("open" (nil hierarchy "/{ee315_project SAR_logic_async symbol }:a"))) (((-0.175 -1.95625) (3.96875 0.7875)) "a" "Symbol" 2))("SAR_logic_top:/\tSAR_logic_top ee315_project schematic" (("open" (nil hierarchy "/{ee315_project SAR_logic_top schematic }:a"))) (((-4.08125 -1.79375) (3.45625 3.00625)) "a" "Schematics" 0))("project_starter:/\tproject_starter ee315_project schematic" (("open" (nil hierarchy "/{ee315_project project_starter schematic }:a"))) (((-2.58125 -1.54375) (2.6875 1.8125)) "a" "Schematics" 0))("AND2:/\tAND2 ee315_project symbol" (("open" (nil hierarchy "/{ee315_project AND2 symbol }:a"))) (((-0.15 -0.84375) (2.3625 0.75625)) "a" "Symbol" 1))("project_starter_async:/\tproject_starter_async ee315_project schematic" (("open" (nil hierarchy "/{ee315_project project_starter_async schematic }:a"))) (((-3.20625 -4.23125) (8.16875 2.73125)) "a" "Schematics" 0))("NAND2:/\tNAND2 ee315_project schematic" (("open" (nil hierarchy "/{ee315_project NAND2 schematic }:a"))) (((-3.51875 -1.3125) (3.375 2.08125)) "a" "Schematics" 7))("NAND2:/\tNAND2 ee315_project symbol" (("open" (nil hierarchy "/{ee315_project NAND2 symbol }:a"))) (((-1.11875 -0.925) (1.39375 0.675)) "a" "Symbol" 1))