Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 23 15:45:43 2025
| Host         : PC-632 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.721        0.000                      0                    8        0.167        0.000                      0                    8        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.721        0.000                      0                    8        0.167        0.000                      0                    8        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 pomodoro_inst/work_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_inst/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.934ns (41.456%)  route 1.319ns (58.544%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.627     5.179    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  pomodoro_inst/work_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456     5.635 r  pomodoro_inst/work_count_reg[0]/Q
                         net (fo=3, routed)           0.876     6.511    pomodoro_inst/work_count[0]
    SLICE_X1Y29          LUT3 (Prop_lut3_I2_O)        0.152     6.663 r  pomodoro_inst/FSM_sequential_current_state[2]_i_2/O
                         net (fo=2, routed)           0.443     7.106    pomodoro_inst/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.326     7.432 r  pomodoro_inst/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.432    pomodoro_inst/next_state__0[2]
    SLICE_X0Y29          FDCE                                         r  pomodoro_inst/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.511    14.883    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  pomodoro_inst/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.274    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.031    15.152    pomodoro_inst/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.723ns  (required time - arrival time)
  Source:                 pomodoro_inst/work_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.934ns (41.530%)  route 1.315ns (58.470%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.627     5.179    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  pomodoro_inst/work_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456     5.635 f  pomodoro_inst/work_count_reg[0]/Q
                         net (fo=3, routed)           0.876     6.511    pomodoro_inst/work_count[0]
    SLICE_X1Y29          LUT3 (Prop_lut3_I2_O)        0.152     6.663 f  pomodoro_inst/FSM_sequential_current_state[2]_i_2/O
                         net (fo=2, routed)           0.439     7.102    pomodoro_inst/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.326     7.428 r  pomodoro_inst/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.428    pomodoro_inst/next_state__0[1]
    SLICE_X0Y29          FDCE                                         r  pomodoro_inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.511    14.883    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  pomodoro_inst/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.274    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.029    15.150    pomodoro_inst/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  7.723    

Slack (MET) :             7.883ns  (required time - arrival time)
  Source:                 pomodoro_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_inst/work_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.704ns (33.669%)  route 1.387ns (66.331%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.627     5.179    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  pomodoro_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456     5.635 r  pomodoro_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=6, routed)           0.709     6.344    pomodoro_inst/current_state[1]
    SLICE_X1Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.468 r  pomodoro_inst/work_count[1]_i_2/O
                         net (fo=2, routed)           0.678     7.146    pomodoro_inst/work_count[1]_i_2_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.270 r  pomodoro_inst/work_count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.270    pomodoro_inst/work_count[1]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  pomodoro_inst/work_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.511    14.883    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  pomodoro_inst/work_count_reg[1]/C
                         clock pessimism              0.274    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)        0.031    15.152    pomodoro_inst/work_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                  7.883    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 pomodoro_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_inst/work_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.704ns (41.733%)  route 0.983ns (58.267%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.627     5.179    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  pomodoro_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456     5.635 r  pomodoro_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=6, routed)           0.709     6.344    pomodoro_inst/current_state[1]
    SLICE_X1Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.468 r  pomodoro_inst/work_count[1]_i_2/O
                         net (fo=2, routed)           0.274     6.742    pomodoro_inst/work_count[1]_i_2_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I1_O)        0.124     6.866 r  pomodoro_inst/work_count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.866    pomodoro_inst/work_count[0]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  pomodoro_inst/work_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.511    14.883    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  pomodoro_inst/work_count_reg[0]/C
                         clock pessimism              0.274    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)        0.031    15.152    pomodoro_inst/work_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.578ns  (required time - arrival time)
  Source:                 pomodoro_inst/btn_reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.580ns (41.564%)  route 0.815ns (58.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.626     5.178    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  pomodoro_inst/btn_reset_edge_reg/Q
                         net (fo=1, routed)           0.815     6.449    pomodoro_inst/btn_reset_edge
    SLICE_X0Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.573 r  pomodoro_inst/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.573    pomodoro_inst/next_state__0[0]
    SLICE_X0Y29          FDCE                                         r  pomodoro_inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.511    14.883    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  pomodoro_inst/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.031    15.151    pomodoro_inst/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                  8.578    

Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 pomodoro_inst/btn_start_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_inst/btn_start_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.718ns (61.961%)  route 0.441ns (38.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.626     5.178    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_start_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.419     5.597 f  pomodoro_inst/btn_start_prev_reg/Q
                         net (fo=1, routed)           0.441     6.038    pomodoro_inst/btn_start_prev
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.299     6.337 r  pomodoro_inst/btn_start_edge_i_1/O
                         net (fo=1, routed)           0.000     6.337    pomodoro_inst/btn_start_edge0
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_start_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.510    14.882    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_start_edge_reg/C
                         clock pessimism              0.296    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.031    15.173    pomodoro_inst/btn_start_edge_reg
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             8.961ns  (required time - arrival time)
  Source:                 pomodoro_inst/btn_skip_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_inst/btn_skip_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.580ns (57.259%)  route 0.433ns (42.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.626     5.178    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  pomodoro_inst/btn_skip_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  pomodoro_inst/btn_skip_prev_reg/Q
                         net (fo=1, routed)           0.433     6.067    pomodoro_inst/btn_skip_prev
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.124     6.191 r  pomodoro_inst/btn_skip_edge_i_1/O
                         net (fo=1, routed)           0.000     6.191    pomodoro_inst/btn_skip_edge0
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_skip_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.510    14.882    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_skip_edge_reg/C
                         clock pessimism              0.274    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.031    15.151    pomodoro_inst/btn_skip_edge_reg
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                  8.961    

Slack (MET) :             9.116ns  (required time - arrival time)
  Source:                 pomodoro_inst/btn_reset_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_inst/btn_reset_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.580ns (67.768%)  route 0.276ns (32.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.626     5.178    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  pomodoro_inst/btn_reset_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  pomodoro_inst/btn_reset_prev_reg/Q
                         net (fo=1, routed)           0.276     5.910    pomodoro_inst/btn_reset_prev
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.124     6.034 r  pomodoro_inst/btn_reset_edge_i_1/O
                         net (fo=1, routed)           0.000     6.034    pomodoro_inst/btn_reset_edge0
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_reset_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.510    14.882    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_reset_edge_reg/C
                         clock pessimism              0.274    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.029    15.149    pomodoro_inst/btn_reset_edge_reg
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  9.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pomodoro_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_inst/work_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.501    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  pomodoro_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.642 r  pomodoro_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=9, routed)           0.086     1.728    pomodoro_inst/current_state[0]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.773 r  pomodoro_inst/work_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    pomodoro_inst/work_count[1]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  pomodoro_inst/work_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.857     2.015    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  pomodoro_inst/work_count_reg[1]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092     1.606    pomodoro_inst/work_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pomodoro_inst/btn_reset_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_inst/btn_reset_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.587     1.500    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  pomodoro_inst/btn_reset_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 f  pomodoro_inst/btn_reset_prev_reg/Q
                         net (fo=1, routed)           0.097     1.738    pomodoro_inst/btn_reset_prev
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.045     1.783 r  pomodoro_inst/btn_reset_edge_i_1/O
                         net (fo=1, routed)           0.000     1.783    pomodoro_inst/btn_reset_edge0
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_reset_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.856     2.014    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_reset_edge_reg/C
                         clock pessimism             -0.501     1.513    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.091     1.604    pomodoro_inst/btn_reset_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pomodoro_inst/btn_skip_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.808%)  route 0.125ns (40.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.587     1.500    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_skip_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 f  pomodoro_inst/btn_skip_edge_reg/Q
                         net (fo=3, routed)           0.125     1.766    pomodoro_inst/btn_skip_edge
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.811 r  pomodoro_inst/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    pomodoro_inst/next_state__0[0]
    SLICE_X0Y29          FDCE                                         r  pomodoro_inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.857     2.015    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  pomodoro_inst/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.092     1.607    pomodoro_inst/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pomodoro_inst/btn_start_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_inst/work_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.722%)  route 0.136ns (42.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.587     1.500    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_start_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pomodoro_inst/btn_start_edge_reg/Q
                         net (fo=5, routed)           0.136     1.778    pomodoro_inst/btn_start_edge
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.823 r  pomodoro_inst/work_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    pomodoro_inst/work_count[0]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  pomodoro_inst/work_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.857     2.015    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  pomodoro_inst/work_count_reg[0]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092     1.607    pomodoro_inst/work_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 pomodoro_inst/btn_start_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_inst/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.483%)  route 0.138ns (42.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.587     1.500    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_start_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pomodoro_inst/btn_start_edge_reg/Q
                         net (fo=5, routed)           0.138     1.779    pomodoro_inst/btn_start_edge
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  pomodoro_inst/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.824    pomodoro_inst/next_state__0[2]
    SLICE_X0Y29          FDCE                                         r  pomodoro_inst/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.857     2.015    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  pomodoro_inst/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.092     1.607    pomodoro_inst/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 pomodoro_inst/btn_skip_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_inst/btn_skip_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.587     1.500    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  pomodoro_inst/btn_skip_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 f  pomodoro_inst/btn_skip_prev_reg/Q
                         net (fo=1, routed)           0.137     1.778    pomodoro_inst/btn_skip_prev
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.045     1.823 r  pomodoro_inst/btn_skip_edge_i_1/O
                         net (fo=1, routed)           0.000     1.823    pomodoro_inst/btn_skip_edge0
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_skip_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.856     2.014    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_skip_edge_reg/C
                         clock pessimism             -0.501     1.513    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.092     1.605    pomodoro_inst/btn_skip_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pomodoro_inst/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.877%)  route 0.166ns (47.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.501    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  pomodoro_inst/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.642 r  pomodoro_inst/FSM_sequential_current_state_reg[2]/Q
                         net (fo=6, routed)           0.166     1.808    pomodoro_inst/current_state[2]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.045     1.853 r  pomodoro_inst/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.853    pomodoro_inst/next_state__0[1]
    SLICE_X0Y29          FDCE                                         r  pomodoro_inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.857     2.015    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  pomodoro_inst/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.091     1.592    pomodoro_inst/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 pomodoro_inst/btn_start_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_inst/btn_start_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.729%)  route 0.147ns (39.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.587     1.500    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_start_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.128     1.628 f  pomodoro_inst/btn_start_prev_reg/Q
                         net (fo=1, routed)           0.147     1.775    pomodoro_inst/btn_start_prev
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.099     1.874 r  pomodoro_inst/btn_start_edge_i_1/O
                         net (fo=1, routed)           0.000     1.874    pomodoro_inst/btn_start_edge0
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_start_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.856     2.014    pomodoro_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  pomodoro_inst/btn_start_edge_reg/C
                         clock pessimism             -0.514     1.500    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.092     1.592    pomodoro_inst/btn_start_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29     pomodoro_inst/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29     pomodoro_inst/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29     pomodoro_inst/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     pomodoro_inst/btn_reset_edge_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28     pomodoro_inst/btn_reset_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     pomodoro_inst/btn_skip_edge_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28     pomodoro_inst/btn_skip_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     pomodoro_inst/btn_start_edge_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     pomodoro_inst/btn_start_prev_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     pomodoro_inst/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     pomodoro_inst/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     pomodoro_inst/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     pomodoro_inst/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     pomodoro_inst/FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     pomodoro_inst/FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     pomodoro_inst/btn_reset_edge_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     pomodoro_inst/btn_reset_edge_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     pomodoro_inst/btn_reset_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     pomodoro_inst/btn_reset_prev_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     pomodoro_inst/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     pomodoro_inst/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     pomodoro_inst/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     pomodoro_inst/btn_reset_edge_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     pomodoro_inst/btn_reset_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     pomodoro_inst/btn_skip_edge_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     pomodoro_inst/btn_skip_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     pomodoro_inst/btn_start_edge_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     pomodoro_inst/btn_start_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29     pomodoro_inst/work_count_reg[0]/C



