*$
* LM5176
*****************************************************************************
* (C) Copyright 2023 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: LM5176
* Date: 29OCT2019
* Model Type:  TRANSIENT 
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: LM5176EVM-HP
* EVM Users Guide: SNVU547–May 2017
* Datasheet: SNVSAI1–JUNE 2017
* Topologies Supported: Buck-Boost
*
* Model Version: Final 1.30
*
*****************************************************************************
*
* Updates:
*
* Final 1.30
* Release unencrypted model to web.
*
* Final 1.20
* Modified HS_OFF implementation as per PL feedback.
*
* Final 1.10
* Modified Slope comp, Hiccup and CS Amplifier block.
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. Average current limit
*      b. Peak current limit
*      c. Valley current limit   
* 2. Temperature effects are not modeled.
* 3. Thermal shut down characteristics of the part have not been modelled.
* 4. The Dithering (DITH) and External sync (SYNC) feature is not modelled
*
*****************************************************************************
.SUBCKT LM5176_TRANS AGND BIAS BOOT1 BOOT2 COMP CS CSG DITH EN FB HDRV1 HDRV2
+  ISNS+ ISNS- LDRV1 LDRV2 MODE PAD PGND PGOOD RT_SYNC SLOPE SS SW1 SW2 VCC VIN
+  VINSNS VOSNS  PARAMS: SS=0  
V_current_limit_V5         current_limit_N16829209 0 3968
X_current_limit_U657         CURRENT_LIMIT current_limit_N16828058
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_current_limit_C7         0 current_limit_N16827984  50n IC=0 
X_current_limit_U660         current_limit_HICCUP current_limit_N16829266
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_U615         current_limit_N16829190 current_limit_N16829185
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10u
X_current_limit_U31         current_limit_N16827978 current_limit_H_END
+  current_limit_HICCUP current_limit_HICCUP_N srlatchrhp_basic_gen PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_current_limit_U829         MODE_OUT CL current_limit_N16854375 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_U661         current_limit_HICCUP CLK current_limit_N16829151
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_S6    current_limit_N16829242 0 current_limit_N16829205 0
+  current_limit_mod1_current_limit_S6 
G_current_limit_G4         0 current_limit_N16827984 current_limit_N16827918 0
+  1
R_current_limit_R10         current_limit_N16827955 current_limit_HICCUP  1  
X_current_limit_U616         current_limit_N16829190 current_limit_N16829185
+  current_limit_N16829234 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_current_limit_C11         0 current_limit_N16829205  50n IC=0 
X_current_limit_U612         current_limit_N16827984 current_limit_N16827988
+  current_limit_N16827978 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_current_limit_U659         EN_INT current_limit_N16764798 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_current_limit_G6         0 current_limit_N16829205 current_limit_N16829151 0
+  1
X_current_limit_U651         EN_INT current_limit_SHDN INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_current_limit_C8         0 current_limit_N16827955  1n  
R_current_limit_R11         current_limit_N16829190 current_limit_H_END  1  
X_current_limit_U622         current_limit_N16829205 current_limit_N16829209
+  current_limit_H_END COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_current_limit_C12         0 current_limit_N16829190  1n  
E_current_limit_ABM57         current_limit_N16760059 0 VALUE { 
+ {IF(V(current_limit_HICCUP) > 0.5 & V(current_limit_N16764480)<0.5, 1, 0)}    }
X_current_limit_U621         current_limit_N16829266 HIC_DIS
+  current_limit_N16829234 current_limit_N16829242 OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_current_limit_V1         current_limit_SET 0 1
X_current_limit_U643         CURRENT_LIMIT N16759612 CLK
+  current_limit_N16759550 EN_INT current_limit_SET dffsbrb_nodelay PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_current_limit_U1912603701         CL PRE_LDRV1 PWM_LOOP_BAR MODE_OUTB
+  current_limit_N16854604 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_U658         current_limit_N16759254 current_limit_N16764798
+  current_limit_N16759449 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_U662         current_limit_N16854604 current_limit_N16854375
+  current_limit_N16854836 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_U652         current_limit_N16854836 current_limit_N16759449
+  current_limit_N16759550 N16759475 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_current_limit_U649         current_limit_SHDN TOFF DRV_DIS OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_U610         current_limit_N16827955 current_limit_N16827950
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10u
X_current_limit_U648         current_limit_N16760059 TOFF BUF_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_current_limit_V4         current_limit_N16827988 0 128
X_current_limit_U619         current_limit_N16828058 HIC_DIS
+  current_limit_N16828013 current_limit_N16828021 OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_current_limit_U656         current_limit_H_END current_limit_SHDN
+  current_limit_N16764480 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_U827         CLKB current_limit_N16779506 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=25N
X_current_limit_S4    current_limit_N16828021 0 current_limit_N16827984 0
+  current_limit_mod1_current_limit_S4 
X_current_limit_U620         CURRENT_LIMIT CLK current_limit_HICCUP_N
+  current_limit_N16827918 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_U828         CLKB current_limit_N16779506
+  current_limit_N16759254 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_U611         current_limit_N16827955 current_limit_N16827950
+  current_limit_N16828013 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_Drivers_E8         Drivers_N16860814 0 BOOT2 SW2 1
X_Drivers_U1912603663         DRV_DIS Drivers_N16797699 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_Drivers_R46         LDRV1 0  200k  
X_Drivers_U1912603708         UVLO_BOOT2 Drivers_UVLOB_BOOT2 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_S14    Drivers_N16759768 0 LDRV2 0 Buck_Boost_Driver_mod1_Drivers_S14
+  
X_Drivers_U1912603680         Drivers_N16759768 Drivers_N16802471
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=25n
X_Drivers_U1912603652         Drivers_N16802471 Drivers_PRE_HDRV2
+  Drivers_N16758767 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_Drivers_V3         Drivers_N16866880 0 3
X_Drivers_S12    Drivers_N16787552 0 HDRV2 SW2
+  Buck_Boost_Driver_mod1_Drivers_S12 
C_Drivers_C183         0 Drivers_PRE_HDRV1  10p  
X_Drivers_U1912603679         Drivers_N16798765 Drivers_N16802369
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=25n
V_Drivers_V6         Drivers_N16816977 0 280m
X_Drivers_S3    Drivers_N16812942 0 BOOT1 HDRV1
+  Buck_Boost_Driver_mod1_Drivers_S3 
R_Drivers_R49         HDRV2 SW2  200k  
E_Drivers_E9         Drivers_N16805692 0 VCC 0 1
X_Drivers_U1912603705         Drivers_N16866880 Drivers_N16867498
+  Drivers_N16816675 UVLO_BOOT1 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_Drivers_Rgain11         Drivers_PRE_HDRV1 Drivers_N16798562  1k  
X_Drivers_U1912603674         Drivers_N16798623 PRE_LDRV1 Drivers_N16798765
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_S13    Drivers_N16759768 0 Drivers_N16808380 LDRV2
+  Buck_Boost_Driver_mod1_Drivers_S13 
X_Drivers_U1912603670         DRV_DIS Drivers_N16798615 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603707         Drivers_N16859838 Drivers_N16860814
+  Drivers_N16816977 UVLO_BOOT2 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_Drivers_U1912603665         DRV_DIS Drivers_N16798534 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603662         LS_ON Drivers_N16797699 PRE_LDRV2 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603667         Drivers_N16798534 HS_ON Drivers_N16798562
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603672         Drivers_N16802369 Drivers_PRE_HDRV1
+  Drivers_N16798559 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603660         LS_ON Drivers_N16797453 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_Drivers_V4         Drivers_N16816675 0 280m
X_Drivers_U1912603706         UVLO_BOOT1 Drivers_UVLOB_BOOT1 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_S6    Drivers_N16775793 0 LDRV1 0 Buck_Boost_Driver_mod1_Drivers_S6 
X_Drivers_U1912603678         Drivers_N16798559 Drivers_N16798623
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=25n
X_Drivers_S4    Drivers_N16812942 0 HDRV1 SW1 Buck_Boost_Driver_mod1_Drivers_S4
+  
X_Drivers_U1912603709         Drivers_UVLOB_BOOT1 Drivers_N16798559
+  Drivers_N16812942 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603669         Drivers_N16799006 Drivers_N16798615 PRE_LDRV1
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603659         DRV_DIS Drivers_N16797448 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603675         HS_ON Drivers_N16799006 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_S5    Drivers_N16775793 0 Drivers_N16805692 LDRV1
+  Buck_Boost_Driver_mod1_Drivers_S5 
R_Drivers_Rgain8         Drivers_PRE_HDRV2 Drivers_N16797604  1k  
E_Drivers_E10         Drivers_N16808380 0 VCC 0 1
R_Drivers_R50         LDRV2 0  200k  
E_Drivers_E7         Drivers_N16867498 0 BOOT1 SW1 1
X_Drivers_U1912603677         Drivers_N16798765 LS_OFF Drivers_N16775793
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603713         Drivers_UVLOB_BOOT2 Drivers_N16758767 HS_OFF
+  Drivers_N16787552 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603661         Drivers_N16797448 Drivers_N16797453
+  Drivers_N16797604 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_Drivers_C180         0 Drivers_PRE_HDRV2  10p  
X_Drivers_U1912603681         Drivers_N16758767 Drivers_N16804514
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=25n
X_Drivers_U1912603654         Drivers_N16804514 PRE_LDRV2 Drivers_N16759768
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_Drivers_V5         Drivers_N16859838 0 3
R_Drivers_R45         HDRV1 SW1  200k  
X_Drivers_S11    Drivers_N16787552 0 BOOT2 HDRV2
+  Buck_Boost_Driver_mod1_Drivers_S11 
V_CS_AMP_V96         CS_AMP_N17741067 0 40m
X_CS_AMP_U9         CS_AMP_PWM_RESET_MASK PWM_COMPARATOR_OUTB CS_AMP_PWM_PATH
+  NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U694         MIN_TIMER_IN MIN_TIMER_INB INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CS_AMP_U825         CS_AMP_N17884885 MIN_TIMER_INB CS_AMP_N17884834
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U736         EN_INT CS_AMP_N16905945 CS_AMP_EN_UVLO_REFRESH_BUCK
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U704         CS_AMP_N16764328 CS_AMP_N16764308 CS_AMP_N16841653 RESET
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U643         N16848312 CS_AMP_N16848292 CLKB CS_AMP_SET EN_INT
+  CS_AMP_SET dffsbrb_nodelay PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
D_CS_AMP_D12         CS_AMP_N17840920 CS_AMP_N17840904 D_D111 
C_CS_AMP_C176         0 CL  1n  TC=0,0 
X_CS_AMP_U1912603727         CS_AMP_N16907333 UVLO_BT1_DETECTED HS_ON
+  NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U1912603728         CS_AMP_N17091334 CS_AMP_N17091330 CS_AMP_CLK_100NS
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_CS_AMP_E3         CS_AMP_N5085126 0 CS CSG 5
X_CS_AMP_U721         SCP OVP CS_AMP_N16842045 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_CS_AMP_C173         0 CS_AMP_N17884825  1n  
R_CS_AMP_R4         CS_AMP_N17840920 CS_AMP_N17840904  134.2 TC=0,0 
E_CS_AMP_E7         CS_AMP_N5085050 0 CS CSG -5
X_CS_AMP_U699         CL CS_AMP_N16838062 CS_AMP_N16832428 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U727         CLK CS_AMP_N16846627 CS_AMP_N16848292 PWM OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U732         CURRENT_LIMIT CS_AMP_CURRENT_LIMITB INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U697         CS_AMP_LD2_STATUS CS_AMP_N17841283 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
X_CS_AMP_U731         CS_AMP_N17841084 CLK N17841333 CS_AMP_LD1_STATUSB_OR_ZCDB
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CS_AMP_U706         CS_AMP_N16832433 CS_AMP_N16832428 CS_AMP_N167757052
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U1         CS_AMP_5XVCS CS_AMP_VCOMP_SL CS_AMP_N16838062
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CS_AMP_U687         CS_AMP_N17841305 MODE_OUTB CS_AMP_N17841264 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_CS_AMP_D11         CS_AMP_N17884834 CS_AMP_N17884825 D_D111 
X_CS_AMP_U686         CS_AMP_N17841264 CS_AMP_N17841271 MIN_TIMER_IN
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U722         CS_AMP_N16842045 MODE_OUTB CS_AMP_N16842121
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U1912603726         LDRV1 CS_AMP_N17840902 BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_CS_AMP_U724         PWM MODE_OUT CS_AMP_N16907823 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_CS_AMP_R3         CS_AMP_N17884834 CS_AMP_N17884825  206.35 TC=0,0 
X_CS_AMP_U1912603712         CS_AMP_N16907073 N16907082 CLK UVLO_BOOT1
+  CS_AMP_EN_UVLO_REFRESH_BUCK CS_AMP_SET dffsbrb_nodelay PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_CS_AMP_U1912603723         CS_AMP_N16907823 CS_AMP_UVLO_BT2_DETECTED LS_ON
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U695         CS_AMP_N17841342 CS_AMP_OUT150NS CS_AMP_PWM_RESET_MASK
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_S14    MODE_OUT 0 CS_AMP_N5085050 CS_AMP_5XVCS CS_AMP_mod1_CS_AMP_S14 
X_CS_AMP_U728         VCS CS_AMP_N17741067 CS_AMP_N17212668 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CS_AMP_U822         CLK CS_AMP_N17091373 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10n
X_CS_AMP_U698         CS_AMP_N17884834 CS_AMP_N17884825 CS_AMP_OUT150NS
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U1912603724         CS_AMP_NEG_CURRENT_LIMIT MODE_OUTB
+  CS_AMP_N16832433 NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U719         CS_AMP_N16841955 MODE_OUTB CS_AMP_N16907333
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_CS_AMP_V94         COMP_GT_CL 0 0Vdc
X_CS_AMP_U823         CS_AMP_N17091373 CLK CS_AMP_N17091334 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U681         ZCD_BUCK_SIGNAL CS_AMP_N17840902 CS_AMP_N17841084
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_CS_AMP_ABM1         CS_AMP_VCOMP_SL 0 VALUE { {IF(V(MODE_OUT)<0.5,
+  V(CS_AMP_N17575286)+V(SLOPE), V(CS_AMP_N17575286)-V(SLOPE))}    }
V_CS_AMP_V70         COMP CS_AMP_N17575286 1.7
C_CS_AMP_C172         0 CS_AMP_N17091330  1n  
X_CS_AMP_U685         CS_AMP_LD1_STATUSB_OR_ZCDB MODE_OUT CS_AMP_N17841271
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U1912603713         CS_AMP_CLK_100NS CS_AMP_N16907073
+  UVLO_BT1_DETECTED AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U718         PWM CS_AMP_N16841836 CS_AMP_N16841955 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U717         CS_AMP_N16842121 PWM CS_AMP_N16841836 N16842139
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CS_AMP_U691         CS_AMP_N17841283 CS_AMP_OUT100NS CS_AMP_N17841305
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U715         MODE_OUT OVP CS_AMP_N16841614 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_CS_AMP_E15         VCS 0 CS CSG 1
X_CS_AMP_U1912603729         CS_AMP_N16838062 PWM_LOOP_BAR INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U735         MODE_OUTB CS_AMP_CURRENT_LIMITB CS_AMP_N16905945
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_CS_AMP_R7         CS_AMP_N167764052 CL  50 TC=0,0 
X_CS_AMP_U696         MIN_TIMER_IN CS_AMP_N17841342 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
X_CS_AMP_U670         CLK_RESET_B CS_AMP_PWM_PATH CS_AMP_N16764308
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U739         MODE_OUT MODE_OUTB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CS_AMP_S15    MODE_OUT 0 CS_AMP_N5085126 CS_AMP_5XVCS CS_AMP_mod1_CS_AMP_S15 
X_CS_AMP_U2         CS_AMP_5XVCS CS_AMP_VCL_SL CS_AMP_N167764052 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_CS_AMP_D10         CS_AMP_N17091334 CS_AMP_N17091330 D_D111 
X_CS_AMP_U829         LDRV2 CS_AMP_N17840960 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10n
X_CS_AMP_U1912603719         CS_AMP_N16907587 N16907593 CLK UVLO_BOOT2
+  CS_AMP_EN_UVLO_REFRESH_BOOST CS_AMP_SET dffsbrb_nodelay PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
E_CS_AMP_ABM9         CS_AMP_VCL_SL 0 VALUE { 
+ {IF(V(MODE_OUT)<0.5,V(SLOPE)-V(VSLPK)+
+  V(CS_AMP_CL_LIMIT),V(CS_AMP_CL_LIMIT)-V(SLOPE)+V(VSLPK))}    }
X_CS_AMP_U672         CLK_RESET MODE_OUT CS_AMP_N16764328 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U679         CLK RESET CS_AMP_N16846627 N16282299 SRLATCHSHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_CS_AMP_V86         CS_AMP_SET 0 1
X_CS_AMP_U730         EN_INT CS_AMP_ENB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_CS_AMP_R2         CS_AMP_N17091334 CS_AMP_N17091330  144 TC=0,0 
X_CS_AMP_U674         MODE_OUT CS_AMP_N167757052 PWM_COMPARATOR_OUT
+  XNOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U688         LDRV2 CS_AMP_LD2_STATUS INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_CS_AMP_R6         CS_AMP_N17212668 CS_AMP_NEG_CURRENT_LIMIT  25 TC=0,0 
E_CS_AMP_E6         CS_AMP_N17525931 CS_AMP_N17525937 CS_AMP_N17525924 0 100m
X_CS_AMP_U830         CS_AMP_N17840960 LDRV2 CS_AMP_N17840920 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U8         PWM_COMPARATOR_OUT PWM_COMPARATOR_OUTB INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_CS_AMP_C175         0 CS_AMP_NEG_CURRENT_LIMIT  1n  TC=0,0 
V_CS_AMP_V6         CS_AMP_N17525937 0 400m
X_CS_AMP_U714         CS_AMP_N16841607 CS_AMP_N16841614 CS_AMP_N16841653
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U733         EN_INT CS_AMP_CURRENT_LIMITB CS_AMP_EN_UVLO_REFRESH_BOOST
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_CS_AMP_ABM6         CS_AMP_CL_LIMIT 0 VALUE { LIMIT(V(CS_AMP_N17525931)
+  ,400m,600m)    }
C_CS_AMP_C174         0 CS_AMP_N17840904  1n  
X_CS_AMP_U682         CS_AMP_N17840920 CS_AMP_N17840904 CS_AMP_OUT100NS
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U1912603725         ZCD_BB CS_AMP_CLK_100NS CS_AMP_N16907587
+  CS_AMP_UVLO_BT2_DETECTED AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U713         CS_AMP_PWM_RESET_MASK CS_AMP_N16841607 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U824         MIN_TIMER_INB CS_AMP_N17884885 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
E_CS_AMP_ABM8         CS_AMP_N17525924 0 VALUE { LIMIT{(V(VOSNS) -
+  V(VINSNS))+1,0,2}    }
G_VCC_REG_ABMI4         VCC_REG_N16764709 EN VALUE { {IF(V(EN)<0.7,0,
+  IF(V(EN)<1.22,1.5u,4.5u))}    }
V_VCC_REG_V82         VCC_REG_N16764761 0 3.3
X_VCC_REG_U613         BIAS VCC_REG_N16765253 VCC_REG_N16765297 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_VCC_REG_D10         EN VCC_REG_N16764709 D_D11 
X_VCC_REG_U606         EN VCC_REG_N16765003 VCC_REG_N16765009 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_VCC_REG_V85         VCC_REG_N16765253 0 8
X_VCC_REG_U6         VCC_REG_N16764767 VCC_REG_N16764827 VCC_REG_STBY
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_VCC_REG_U607         VCC_REG_N16764767 VCC_REG_N16765121 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_VCC_REG_U604         SDWN VCC_REG_N16764827 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_VCC_REG_V84         VCC_REG_N16765003 0 1.22
C_VCC_REG_C14         0 EN_INT  1n  
X_VCC_REG_U605         VCC_REG_N16764877 EN SDWN COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_VCC_REG_U608         VCC_REG_N16765009 VCC_REG_N16765121 VCC_REG_N16765307
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_VCC_REG_R14         VCC_REG_N16765307 EN_INT  1  
E_VCC_REG_ABM168         VCC 0 VALUE { LIMIT(IF(V(EN)>0.7
+  ,V(VCC_REG_N16764625),0),0,7.5)    }
V_VCC_REG_V83         VCC_REG_N16764877 0 0.7
V_VCC_REG_V45         VCC_REG_N16764709 0 3.3
X_VCC_REG_U611         VIN BIAS VCC_REG_N16765297 VCC_REG_N16764625
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_VCC_REG_U612         VCC_REG_N16764761 VCC VCC_REG_N16764767 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_OSC_V47         OSC_N16739835 0 5
R_OSC_R276         0 OSC_N16738540  500MEG  
D_OSC_D11         OSC_N16673143 OSC_N16673585 D_D11 
R_OSC_R278         VFSW 0  1  
R_OSC_R277         OSC_N16738540 RT_SYNC  1  
X_OSC_U136         CLK_RESET_B CLK one_shot PARAMS:  T=50
X_OSC_U134         OSC_N16673551 OSC_N16673361 OSC_N16673275 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U133         CLK_RESET OSC_N16673175 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=75n
X_OSC_U135         EN_INT OSC_N16673551 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_OSC_S26    OSC_N16673275 0 OSC_N16673143 0 OSC_OSC_S26 
X_OSC_U137         CLK_RESET CLK_RESET_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_OSC_U131         OSC_N16673143 OSC_N16673513 CLK_RESET COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_OSC_ABMI3         OSC_N16673585 OSC_N16673143 VALUE { {-( I(V_OSC_V47)) }   
+  }
C_OSC_C79         OSC_N16673143 0  116p  
V_OSC_V45         OSC_N16673585 0 10
X_OSC_U132         OSC_N16673175 OSC_N16673361 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=65n
X_OSC_H1    OSC_N16738540 OSC_N16739835 VFSW 0 OSC_OSC_H1 
V_OSC_V46         OSC_N16673513 0 5
V_V73         SCP AGND 0
X_min_timer_U7         PWM_COMPARATOR_OUT min_timer_PULSE_BB_TRAN
+  min_timer_PULSE_LT_BB_TRAN AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U693         OVP min_timer_N16901827 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_min_timer_U655         min_timer_N16901605 min_timer_OUTPUT1P2US
+  min_timer_PULSE_GT_1P2US AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U690         BUCK_BOOST_MODE_B MODE_STATE min_timer_NOT_USED
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U692         min_timer_N16901814 min_timer_N16901827 MODE_OUT
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U827         CLK_RESET min_timer_N16901664 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_min_timer_U689         min_timer_NOT_USED min_timer_ENB
+  min_timer_PULSE_GT_1P2US min_timer_N16901477 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_min_timer_R2         min_timer_N16901668 min_timer_N16901687  1.7172k TC=0,0 
X_min_timer_U650         min_timer_INPUT1P2US N16902371 MIN_TIMER_INB
+  min_timer_SET min_timer_N16902128 min_timer_SET dffsbrb_nodelay PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
X_min_timer_U653         min_timer_N16927710 N16928089 min_timer_N16923783
+  min_timer_N16922795 min_timer_N16926621 min_timer_SET dffsbrb_nodelay PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_min_timer_U828         CLK_RESET min_timer_N16901664
+  min_timer_CLK_RESET_PULSE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U822         min_timer_INPUT1P2US min_timer_N16901716
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_min_timer_U832         CLK_RESET min_timer_N16923783 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_min_timer_U823         min_timer_N16901716 min_timer_INPUT1P2US
+  min_timer_N16901668 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U829         min_timer_LDRVX_LT_BB_TRAN min_timer_N16901477
+  BUCK_BOOST_MODE BUCK_BOOST_MODE_B srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_min_timer_U830         min_timer_N16901963 BUCK_BOOST_MODE
+  min_timer_N16901917 XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U645         EN_INT min_timer_ENB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_min_timer_U685         min_timer_INPUT1P2US min_timer_N16901605
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=15n
C_min_timer_C172         0 min_timer_N16901687  1n  
X_min_timer_U149         min_timer_N16901814 min_timer_N16901963
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=150n
V_min_timer_V86         min_timer_SET 0 1
X_min_timer_U694         min_timer_N16922795 min_timer_N16927710
+  min_timer_N16928522 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_min_timer_D10         min_timer_N16901668 min_timer_N16901687 D_D111 
X_min_timer_U696         min_timer_RES PWM_COMPARATOR_OUTB min_timer_N16902128
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U833         min_timer_N16923783 BUCK_BOOST_MODE
+  min_timer_N16926621 NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U652         min_timer_N16901814 N16901891 CLK_RESET
+  min_timer_N16901917 EN_INT min_timer_SET dffsbrb_nodelay PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_min_timer_U826         min_timer_N16901668 min_timer_N16901687
+  min_timer_OUTPUT1P2US NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U651         min_timer_ENB min_timer_CLK_RESET_PULSE min_timer_RES
+  NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U831         min_timer_N16922795 N16922966
+  min_timer_PULSE_LT_BB_TRAN min_timer_SET CLK 0 DFFSR_RHPBASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U654         min_timer_LDRVX_LT_BB_TRAN N16928327 CLK_RESET
+  min_timer_N16928522 min_timer_N16926621 min_timer_SET dffsbrb_nodelay PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_min_timer_min_on_U822         MIN_TIMER_INB min_timer_min_on_N16772328
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_min_timer_min_on_U823         min_timer_min_on_N16772328 MIN_TIMER_INB
+  min_timer_min_on_N16772126 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_min_on_S1    MODE_OUT 0 min_timer_min_on_N16772126
+  min_timer_min_on_INDELAYED1 Minimum_ON_time_min_timer_min_on_S1 
D_min_timer_min_on_D10         min_timer_min_on_N16772126
+  min_timer_min_on_INDELAYED1 D_D111 
C_min_timer_min_on_C172         0 min_timer_min_on_INDELAYED1  1n  
X_min_timer_min_on_U825         min_timer_min_on_N16772126
+  min_timer_min_on_INDELAYED1 min_timer_PULSE_BB_TRAN OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_EA_SS_CCLOOP_U5         EA_SS_CCLOOP_N16832689 EA_SS_CCLOOP_SS_COMPLETE_INT
+  SS_COMPLETE OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_EA_SS_CCLOOP_ABM178         EA_SS_CCLOOP_N16151836 0 VALUE {
+  MIN((V(SS)-10m),0.8)    }
D_EA_SS_CCLOOP_D65         0 COMP D_D1 
X_EA_SS_CCLOOP_U3         EN_INT EA_SS_CCLOOP_N16783983 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_EA_SS_CCLOOP_D63         0 SS D_D11 
C_EA_SS_CCLOOP_C14         0 BUCK_SS  1n  
G_EA_SS_CCLOOP_ABMII1         EA_SS_CCLOOP_N16151810 SS VALUE { {IF(V(EN_INT) >
+  0.5,5u,0)}    }
D_EA_SS_CCLOOP_D62         SS EA_SS_CCLOOP_N16151810 D_D11 
E_EA_SS_CCLOOP_ABM179         EA_SS_CCLOOP_SS_COMPLETE_INT 0 VALUE { IF(V(SS)
+  >1.2, 1,0)    }
E_EA_SS_CCLOOP_E9         EA_SS_CCLOOP_N16738178 0 ISNS+ ISNS- 1
D_EA_SS_CCLOOP_D64         COMP EA_SS_CCLOOP_N16737187 D_D1 
X_EA_SS_CCLOOP_U4         EN_INT ACL_ON EA_SS_CCLOOP_N16832689 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_EA_SS_CCLOOP_ABMII2         SS 0 VALUE { IF(V(EA_SS_CCLOOP_N16738178)>45m,
+  1m*(V(EA_SS_CCLOOP_N16738178)-45m),0)    }
X_EA_SS_CCLOOP_U2         TOFF EA_SS_CCLOOP_N16783983 EA_SS_CCLOOP_N16783515
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_EA_SS_CCLOOP_ABM180         ACL_ON 0 VALUE { IF(V(EA_SS_CCLOOP_N16738178)
+  >45m,1,0)    }
G_EA_SS_CCLOOP_ABM2I1         EA_SS_CCLOOP_N16737187 COMP VALUE { 
+ {LIMIT((V(BUCK_SS) - V(FB))*1.1m, -300u,300u)}    }
R_EA_SS_CCLOOP_R294         0 COMP  20Meg  
V_EA_SS_CCLOOP_V71         EA_SS_CCLOOP_N16737187 0 3.3
C_EA_SS_CCLOOP_C172         0 COMP  87.5p  
V_EA_SS_CCLOOP_V70         EA_SS_CCLOOP_N16151810 0 1.22
X_EA_SS_CCLOOP_S1    EA_SS_CCLOOP_N16783515 0 SS 0
+  EA_softStart_CCloop_mod1_EA_SS_CCLOOP_S1 
R_EA_SS_CCLOOP_R14         EA_SS_CCLOOP_N16151836 BUCK_SS  1  
X_PGOOD_OVP_U3         PGOOD_OVP_N16769754 PGOOD_OVP_N16769766
+  PGOOD_OVP_NO_PGOOD OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PGOOD_OVP_U1         FB PGOOD_OVP_N00112 PGOOD_OVP_N16769754 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_PGOOD_OVP_V4         PGOOD_OVP_N16770999 0 20m
X_PGOOD_OVP_U2         PGOOD_OVP_N00126 FB PGOOD_OVP_N16769766 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_PGOOD_OVP_S3    PGOOD_OVP_NO_PGOOD 0 PGOOD 0 Power_Good_PGOOD_OVP_S3 
V_PGOOD_OVP_V1         PGOOD_OVP_N00112 0 0.88
V_PGOOD_OVP_V2         PGOOD_OVP_N00126 0 0.72
X_PGOOD_OVP_U5         FB PGOOD_OVP_N16769927 PGOOD_OVP_N16770999 OVP
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_PGOOD_OVP_V3         PGOOD_OVP_N16769927 0 0.88
E_Sample_Hold_ABM10         VSLPK 0 VALUE { 
+ {IF(V(MODE_OUT)<0.5,V(Sample_Hold_VSLPK_BUCK), V(Sample_Hold_VSLPK_BOOST))}   
+  }
X_Sample_Hold_S13    Sample_Hold_N16829120 0 Sample_Hold_VSL_INT
+  Sample_Hold_VSLPK_BOOST Sample_Hold_Sample_Hold_S13 
X_Sample_Hold_U2         SAMPLE MODE_OUTB Sample_Hold_N16830005 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_Sample_Hold_E1         Sample_Hold_VSL_INT 0 SLOPE 0 1
C_Sample_Hold_C19         Sample_Hold_VSLPK_BOOST 0  1n  
C_Sample_Hold_C20         Sample_Hold_VSLPK_BUCK 0  1n  
X_Sample_Hold_U1         SAMPLE MODE_OUT Sample_Hold_N16829120 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Sample_Hold_S14    Sample_Hold_N16830005 0 Sample_Hold_VSL_INT
+  Sample_Hold_VSLPK_BUCK Sample_Hold_Sample_Hold_S14 
G_Slope_Comp_ABM2I1         Slope_Comp_N16720003 SLOPE VALUE {
+  IF(V(EN_INT)>0.5, MAX((V(VOSNS) - V(VINSNS))*2u,0), 0)    }
D_Slope_Comp_D10         0 SLOPE D_D11 
E_Slope_Comp_ABM3         Slope_Comp_N16783181 0 VALUE { {IF(V(MODE_OUT)<0.5 &
+  V(VOSNS)<3,1,0)}    }
V_Slope_Comp_V1         Slope_Comp_N16720003 0 3.3
E_Slope_Comp_ABM4         VOUT_GT_VIN_1V 0 VALUE { 
+ {IF(V(VOSNS)>V(VINSNS)+1,1,0)}    }
C_Slope_Comp_C1         0 UV_OUT  1n  TC=0,0 
X_Slope_Comp_U691         Slope_Comp_N16810977 Slope_Comp_N16812058 SAMPLE
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Slope_Comp_U690         CLKB PWM Slope_Comp_N16766844 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_Slope_Comp_U701         CLK CLKB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_Slope_Comp_U704         Slope_Comp_N16766844 Slope_Comp_N16812058
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_Slope_Comp_R1         Slope_Comp_N16783181 UV_OUT  1 TC=0,0 
G_Slope_Comp_ABMI1         Slope_Comp_N16720003 SLOPE VALUE {
+  IF(V(EN_INT)>0.5,4u,0)    }
E_Slope_Comp_ABM2         MODE_STATE 0 VALUE { {IF(abs(V(VINSNS) - V(VOSNS))>
+  7,1,0)}    }
G_Slope_Comp_ABM2I3         Slope_Comp_N16720003 SLOPE VALUE {
+  IF(V(EN_INT)>0.5, MAX((V(VINSNS) - V(VOSNS))*2u,0), 0)    }
X_Slope_Comp_U703         Slope_Comp_N16766844 Slope_Comp_N16810977
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_Slope_Comp_S19    SLOPE_RESET 0 SLOPE 0 Slope_Comp_Slope_Comp_S19 
X_Slope_Comp_U702         Slope_Comp_N16766844 SLOPE_RESET BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_DCM_U1912603687         DCM_N16777543 MODE_OUTB CCM CCM DCM_N16824309
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_DCM_U1912603666         DCM_ENB DCM_N16878857 DCM_N16777504 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_DCM_ABM5         DCM_N16802077 0 VALUE { {IF(V(VOSNS) - V(SW2)+4m  > 0, 1, 0
+  )}    }
E_DCM_ABM3         HIC_DIS 0 VALUE { {IF(V(MODE) > 2.4 ,1,0)}    }
X_DCM_U1912603697         UVLO_BT1_DETECTED ZCD_BB DCM_N16809464 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_DCM_V3         DCM_N16777973 0 7.5
X_DCM_U1912603719         DCM_N16777629 DCM_N16824309 DCM_HS2_BB DCM_N16917893
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_DCM_U1912603722         DCM_N16920048 DCM_N16920254 HS_OFF OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_DCM_U1912603693         DCM_N16792892 ZCD_BB DCM_HS2_BB OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_DCM_U1912603689         DCM_ZEROCROSS_BOOST DCM_N16777504 N16777549
+  DCM_N16777543 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_DCM_U1912603671         OVP DCM_N16777629 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_DCM_ABM2         CCM 0 VALUE { {IF(V(MODE) > 1.3,1,0)}    }
X_DCM_U1912603692         VOUT_GT_VIN_1V DCM_N16792892 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_DCM_U1912603662         DCM_N16809464 ZCD_BUCK_SIGNAL INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_DCM_U1912603696         DCM_N16802077 DCM_N16776763 N16776933 DCM_N16776811
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_DCM_D63         0 MODE D_D11 
X_DCM_U829         LDRV2 DCM_N16802805 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_DCM_U1912603721         DCM_N16917893 SS_COMPLETE DCM_N16920254
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_DCM_U830         LDRV2 DCM_N16802805 DCM_N16878857 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_DCM_ABM4         DCM_ZEROCROSS_BOOST 0 VALUE { {IF(V(VIN) - V(SW1) - 4m < 0,
+  1, 0 )}    }
X_DCM_U1912603695         EN_INT DCM_ENB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_DCM_U1912603679         UV_OUT DCM_N16779675 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_DCM_U1912603720         DCM_N16917893 DCM_N16914270 DCM_N16920048
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_DCM_U1912603680         DCM_N16779675 SS_COMPLETE DCM_N16779937
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_DCM_U1912603702         ZCD_BUCK_SIGNAL OVP CLK LS_OFF NOR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_DCM_D62         MODE DCM_N16777973 D_D11 
G_DCM_ABMII2         DCM_N16777973 MODE VALUE { {IF(V(EN_INT) > 0.5,20u,0)}   
+  }
V_DCM_V4         DCM_N16909522 0 3
X_DCM_U827         CLK DCM_N16799915 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_DCM_U828         CLK DCM_N16799915 DCM_N16776763 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_DCM_U1912603684         DCM_N16779821 DCM_N16779937 DCM_N16779937 ZCD_BB
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_DCM_U1912603717         VOSNS DCM_N16909522 DCM_N16914270 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_DCM_U1912603675         CCM DCM_N16776811 MODE_OUT DCM_N16779821
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
.IC         V(VCC )={{SS}*7.5}
.IC         V(CLK_RESET )=0
.IC         V(OSC_N16673143 )=0
.IC         V(OSC_N16673175 )=1
.IC         V(SS )={{SS}*1.22}
.ENDS LM5176_TRANS
*$
.subckt current_limit_mod1_current_limit_S6 1 2 3 4  
S_current_limit_S6         3 4 1 2 _current_limit_S6
RS_current_limit_S6         1 2 1G
.MODEL         _current_limit_S6 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25 Von=0.75
.ends current_limit_mod1_current_limit_S6
*$
.subckt current_limit_mod1_current_limit_S4 1 2 3 4  
S_current_limit_S4         3 4 1 2 _current_limit_S4
RS_current_limit_S4         1 2 1G
.MODEL         _current_limit_S4 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25 Von=0.75
.ends current_limit_mod1_current_limit_S4
*$
.subckt Buck_Boost_Driver_mod1_Drivers_S14 1 2 3 4  
S_Drivers_S14         3 4 1 2 _Drivers_S14
RS_Drivers_S14         1 2 1G
.MODEL         _Drivers_S14 VSWITCH Roff=10e10 Ron=1 Voff=0.8 Von=0.2
.ends Buck_Boost_Driver_mod1_Drivers_S14
*$
.subckt Buck_Boost_Driver_mod1_Drivers_S12 1 2 3 4  
S_Drivers_S12         3 4 1 2 _Drivers_S12
RS_Drivers_S12         1 2 1G
.MODEL         _Drivers_S12 VSWITCH Roff=10e10 Ron=1 Voff=0.8 Von=0.2
.ends Buck_Boost_Driver_mod1_Drivers_S12
*$
.subckt Buck_Boost_Driver_mod1_Drivers_S3 1 2 3 4  
S_Drivers_S3         3 4 1 2 _Drivers_S3
RS_Drivers_S3         1 2 1G
.MODEL         _Drivers_S3 VSWITCH Roff=10e10 Ron=1.5 Voff=0.2 Von=0.8
.ends Buck_Boost_Driver_mod1_Drivers_S3
*$
.subckt Buck_Boost_Driver_mod1_Drivers_S13 1 2 3 4  
S_Drivers_S13         3 4 1 2 _Drivers_S13
RS_Drivers_S13         1 2 1G
.MODEL         _Drivers_S13 VSWITCH Roff=10e10 Ron=1.5 Voff=0.2 Von=0.8
.ends Buck_Boost_Driver_mod1_Drivers_S13
*$
.subckt Buck_Boost_Driver_mod1_Drivers_S6 1 2 3 4  
S_Drivers_S6         3 4 1 2 _Drivers_S6
RS_Drivers_S6         1 2 1G
.MODEL         _Drivers_S6 VSWITCH Roff=1e9 Ron=1 Voff=0.8 Von=0.2
.ends Buck_Boost_Driver_mod1_Drivers_S6
*$
.subckt Buck_Boost_Driver_mod1_Drivers_S4 1 2 3 4  
S_Drivers_S4         3 4 1 2 _Drivers_S4
RS_Drivers_S4         1 2 1G
.MODEL         _Drivers_S4 VSWITCH Roff=10e10 Ron=1 Voff=0.8 Von=0.2
.ends Buck_Boost_Driver_mod1_Drivers_S4
*$
.subckt Buck_Boost_Driver_mod1_Drivers_S5 1 2 3 4  
S_Drivers_S5         3 4 1 2 _Drivers_S5
RS_Drivers_S5         1 2 1G
.MODEL         _Drivers_S5 VSWITCH Roff=1e9 Ron=1.5 Voff=0.2 Von=0.8
.ends Buck_Boost_Driver_mod1_Drivers_S5
*$
.subckt Buck_Boost_Driver_mod1_Drivers_S11 1 2 3 4  
S_Drivers_S11         3 4 1 2 _Drivers_S11
RS_Drivers_S11         1 2 1G
.MODEL         _Drivers_S11 VSWITCH Roff=10e10 Ron=1.5 Voff=0.2 Von=0.8
.ends Buck_Boost_Driver_mod1_Drivers_S11
*$
.subckt CS_AMP_mod1_CS_AMP_S14 1 2 3 4  
S_CS_AMP_S14         3 4 1 2 _CS_AMP_S14
RS_CS_AMP_S14         1 2 1G
.MODEL         _CS_AMP_S14 VSWITCH Roff=10e6 Ron=10m Voff=0.8 Von=0.2
.ends CS_AMP_mod1_CS_AMP_S14
*$
.subckt CS_AMP_mod1_CS_AMP_S15 1 2 3 4  
S_CS_AMP_S15         3 4 1 2 _CS_AMP_S15
RS_CS_AMP_S15         1 2 1G
.MODEL         _CS_AMP_S15 VSWITCH Roff=10e6 Ron=10m Voff=0.2 Von=0.8
.ends CS_AMP_mod1_CS_AMP_S15
*$
.subckt OSC_OSC_S26 1 2 3 4  
S_OSC_S26         3 4 1 2 _OSC_S26
RS_OSC_S26         1 2 1G
.MODEL         _OSC_S26 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends OSC_OSC_S26
*$
.subckt OSC_OSC_H1 1 2 3 4  
H_OSC_H1         3 4 VH_OSC_H1 -1
VH_OSC_H1         1 2 0V
.ends OSC_OSC_H1
*$
.subckt Minimum_ON_time_min_timer_min_on_S1 1 2 3 4  
S_min_timer_min_on_S1         3 4 1 2 _min_timer_min_on_S1
RS_min_timer_min_on_S1         1 2 1G
.MODEL         _min_timer_min_on_S1 VSWITCH Roff=288.6 Ron=289 Voff=0.2
+  Von=0.8
.ends Minimum_ON_time_min_timer_min_on_S1
*$
.subckt EA_softStart_CCloop_mod1_EA_SS_CCLOOP_S1 1 2 3 4  
S_EA_SS_CCLOOP_S1         3 4 1 2 _EA_SS_CCLOOP_S1
RS_EA_SS_CCLOOP_S1         1 2 1G
.MODEL         _EA_SS_CCLOOP_S1 VSWITCH Roff=1e9 Ron=30 Voff=0.2 Von=0.8
.ends EA_softStart_CCloop_mod1_EA_SS_CCLOOP_S1
*$
.subckt Power_Good_PGOOD_OVP_S3 1 2 3 4  
S_PGOOD_OVP_S3         3 4 1 2 _PGOOD_OVP_S3
RS_PGOOD_OVP_S3         1 2 1G
.MODEL         _PGOOD_OVP_S3 VSWITCH Roff=10e10 Ron=100 Voff=0.2 Von=0.8
.ends Power_Good_PGOOD_OVP_S3
*$
.subckt Sample_Hold_Sample_Hold_S13 1 2 3 4  
S_Sample_Hold_S13         3 4 1 2 _Sample_Hold_S13
RS_Sample_Hold_S13         1 2 1G
.MODEL         _Sample_Hold_S13 VSWITCH Roff=100Meg Ron=1m Voff=0.2 Von=0.8
.ends Sample_Hold_Sample_Hold_S13
*$
.subckt Sample_Hold_Sample_Hold_S14 1 2 3 4  
S_Sample_Hold_S14         3 4 1 2 _Sample_Hold_S14
RS_Sample_Hold_S14         1 2 1G
.MODEL         _Sample_Hold_S14 VSWITCH Roff=100Meg Ron=1m Voff=0.2 Von=0.8
.ends Sample_Hold_Sample_Hold_S14
*$
.subckt Slope_Comp_Slope_Comp_S19 1 2 3 4  
S_Slope_Comp_S19         3 4 1 2 _Slope_Comp_S19
RS_Slope_Comp_S19         1 2 1G
.MODEL         _Slope_Comp_S19 VSWITCH Roff=10e8 Ron=10m Voff=0.8 Von=0.2
.ends Slope_Comp_Slope_Comp_S19
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq q buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1
cdummy2 qb 0 1n
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.01
.ends srlatchrhp_basic_gen
*$
.subckt dffsbrb_nodelay q qb clk d rb sb params: vdd=1 vss=0 vthresh=0.5 
x1 clk clkdel inv_delay_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh} delay = 15n
x2 clk clkdel clkint and2_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh} 
gq 0 qint value = {if(v(rb) < {vthresh},-5,if(v(sb)< {vthresh},5,
+  if(v(clkint)> {vthresh}, 
+ if(v(d)> {vthresh},5,-5),0)))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d11
v1 my5 0 5
d_d113 0 qint d_d11
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_delay_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
+  delay = 5n
rqq qqqd1 q 1
eqb qbr 0 value = { 1-v(q) }
rqb qbr qb 1 
cdummy1 q 0 1nf 
cdummy2 qb 0 1nf 
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.01
.ends dffsbrb_nodelay
*$
.model D_D111 d
+ is=1e-015
+ n=0.01
*$
.model D_D11 d
+ is=1e-015
+ n=0.1
*$
.subckt one_shot in out
+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.001
*$
.model Dbreak D Is=1e-14 Cjo=0.01pF Rs=0 n=0.01 TT=0 XTI=2.0
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5    
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D11
V1 MY5 0 {VDD}
D_D113 MYVSS Qint D_D11
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Q BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
EQb Qbr 0 VALUE = { 1-V(Q) }
RQb Qbr QB 1
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH},
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D111
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D111
V2 MYVSS 0 {VSS}
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1
Cdummy1 Q 0 1nF
Cdummy2 QB 0 1nF
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5   
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5
+ DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=1 IC=0
C   IN 1  {C*X} IC={IC}
RESR    1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L   IN 1  {L} IC={IC}
RDCR    1 OUT {DCR}
.ENDS LDCR
*$
