{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616089010270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616089010271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 18:36:50 2021 " "Processing started: Thu Mar 18 18:36:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616089010271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089010271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089010271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616089011412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/i2c/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/i2c/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/i2c_master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089022893 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/i2c_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089022893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089022893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/counter_updown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/counter_updown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_updown-rtl " "Found design unit 1: counter_updown-rtl" {  } { { "../source/counter_updown.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/counter_updown.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023038 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_updown " "Found entity 1: counter_updown" {  } { { "../source/counter_updown.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/counter_updown.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "../source/reg_table_pkg.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/infrastructure/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/infrastructure/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/infrastructure/modulo_divider.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/modulo_divider.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023047 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/infrastructure/modulo_divider.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/modulo_divider.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/i2c/codec_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/i2c/codec_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_controller-rtl " "Found design unit 1: codec_controller-rtl" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023050 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_controller " "Found entity 1: codec_controller" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/infrastructure/signal_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/infrastructure/signal_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_checker-rtl " "Found design unit 1: signal_checker-rtl" {  } { { "../source/infrastructure/signal_checker.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/signal_checker.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023053 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_checker " "Found entity 1: signal_checker" {  } { { "../source/infrastructure/signal_checker.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/signal_checker.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/infrastructure/infrastructure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/infrastructure/infrastructure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure-str " "Found design unit 1: infrastructure-str" {  } { { "../source/infrastructure/infrastructure.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/infrastructure.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023057 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure " "Found entity 1: infrastructure" {  } { { "../source/infrastructure/infrastructure.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/infrastructure.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/infrastructure/clock_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/infrastructure/clock_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_sync-rtl " "Found design unit 1: clock_sync-rtl" {  } { { "../source/infrastructure/clock_sync.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/clock_sync.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023062 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_sync " "Found entity 1: clock_sync" {  } { { "../source/infrastructure/clock_sync.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/clock_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/vhdl_hex2sevseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/vhdl_hex2sevseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_hex2sevseg-comb " "Found design unit 1: vhdl_hex2sevseg-comb" {  } { { "../source/midi/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/vhdl_hex2sevseg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023066 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_hex2sevseg " "Found entity 1: vhdl_hex2sevseg" {  } { { "../source/midi/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/vhdl_hex2sevseg.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_top-bdf_type " "Found design unit 1: uart_top-bdf_type" {  } { { "../source/midi/uart_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/uart_top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023069 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../source/midi/uart_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/uart_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/uart_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/uart_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_controller_fsm-rtl " "Found design unit 1: uart_controller_fsm-rtl" {  } { { "../source/midi/uart_controller_fsm.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/uart_controller_fsm.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023073 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_controller_fsm " "Found entity 1: uart_controller_fsm" {  } { { "../source/midi/uart_controller_fsm.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/uart_controller_fsm.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/shiftreg_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/shiftreg_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_uart-rtl " "Found design unit 1: shiftreg_uart-rtl" {  } { { "../source/midi/shiftreg_uart.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/shiftreg_uart.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023079 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_uart " "Found entity 1: shiftreg_uart" {  } { { "../source/midi/shiftreg_uart.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/shiftreg_uart.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/output_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/output_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_register-rtl " "Found design unit 1: output_register-rtl" {  } { { "../source/midi/output_register.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/output_register.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023084 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_register " "Found entity 1: output_register" {  } { { "../source/midi/output_register.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/output_register.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/flanken_detekt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/flanken_detekt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flanken_detekt_vhdl-rtl " "Found design unit 1: flanken_detekt_vhdl-rtl" {  } { { "../source/midi/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/flanken_detekt_vhdl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023088 ""} { "Info" "ISGN_ENTITY_NAME" "1 flanken_detekt_vhdl " "Found entity 1: flanken_detekt_vhdl" {  } { { "../source/midi/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/flanken_detekt_vhdl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_counter-rtl " "Found design unit 1: bit_counter-rtl" {  } { { "../source/midi/bit_counter.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/bit_counter.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023091 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "../source/midi/bit_counter.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/bit_counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/baud_tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/baud_tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_tick-rtl " "Found design unit 1: baud_tick-rtl" {  } { { "../source/midi/baud_tick.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/baud_tick.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023095 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_tick " "Found entity 1: baud_tick" {  } { { "../source/midi/baud_tick.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/baud_tick.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/synthi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/synthi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthi_top-str " "Found design unit 1: synthi_top-str" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023098 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthi_top " "Found entity 1: synthi_top" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616089023098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synthi_top " "Elaborating entity \"synthi_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616089023345 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT synthi_top.vhd(48) " "VHDL Signal Declaration warning at synthi_top.vhd(48): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616089023353 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_BCLK synthi_top.vhd(49) " "VHDL Signal Declaration warning at synthi_top.vhd(49): used implicit default value for signal \"AUD_BCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616089023353 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACLRCK synthi_top.vhd(50) " "VHDL Signal Declaration warning at synthi_top.vhd(50): used implicit default value for signal \"AUD_DACLRCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616089023353 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_ADCLRCK synthi_top.vhd(51) " "VHDL Signal Declaration warning at synthi_top.vhd(51): used implicit default value for signal \"AUD_ADCLRCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616089023353 "|synthi_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top_1 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top_1\"" {  } { { "../source/synthi_top.vhd" "uart_top_1" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616089023396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_tick uart_top:uart_top_1\|baud_tick:b2v_inst " "Elaborating entity \"baud_tick\" for hierarchy \"uart_top:uart_top_1\|baud_tick:b2v_inst\"" {  } { { "../source/midi/uart_top.vhd" "b2v_inst" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/uart_top.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616089023419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flanken_detekt_vhdl uart_top:uart_top_1\|flanken_detekt_vhdl:b2v_inst13 " "Elaborating entity \"flanken_detekt_vhdl\" for hierarchy \"uart_top:uart_top_1\|flanken_detekt_vhdl:b2v_inst13\"" {  } { { "../source/midi/uart_top.vhd" "b2v_inst13" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/uart_top.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616089023449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vhdl_hex2sevseg uart_top:uart_top_1\|vhdl_hex2sevseg:b2v_inst14 " "Elaborating entity \"vhdl_hex2sevseg\" for hierarchy \"uart_top:uart_top_1\|vhdl_hex2sevseg:b2v_inst14\"" {  } { { "../source/midi/uart_top.vhd" "b2v_inst14" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/uart_top.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616089023470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_controller_fsm uart_top:uart_top_1\|uart_controller_fsm:b2v_inst3 " "Elaborating entity \"uart_controller_fsm\" for hierarchy \"uart_top:uart_top_1\|uart_controller_fsm:b2v_inst3\"" {  } { { "../source/midi/uart_top.vhd" "b2v_inst3" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/uart_top.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616089023495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_counter uart_top:uart_top_1\|bit_counter:b2v_inst5 " "Elaborating entity \"bit_counter\" for hierarchy \"uart_top:uart_top_1\|bit_counter:b2v_inst5\"" {  } { { "../source/midi/uart_top.vhd" "b2v_inst5" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/uart_top.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616089023521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg_uart uart_top:uart_top_1\|shiftreg_uart:b2v_inst6 " "Elaborating entity \"shiftreg_uart\" for hierarchy \"uart_top:uart_top_1\|shiftreg_uart:b2v_inst6\"" {  } { { "../source/midi/uart_top.vhd" "b2v_inst6" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/uart_top.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616089023548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_register uart_top:uart_top_1\|output_register:b2v_inst7 " "Elaborating entity \"output_register\" for hierarchy \"uart_top:uart_top_1\|output_register:b2v_inst7\"" {  } { { "../source/midi/uart_top.vhd" "b2v_inst7" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/uart_top.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616089023582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infrastructure infrastructure:infrastructure_1 " "Elaborating entity \"infrastructure\" for hierarchy \"infrastructure:infrastructure_1\"" {  } { { "../source/synthi_top.vhd" "infrastructure_1" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616089023606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divider infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1 " "Elaborating entity \"modulo_divider\" for hierarchy \"infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\"" {  } { { "../source/infrastructure/infrastructure.vhd" "modulo_divider_1" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/infrastructure.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616089023638 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "width modulo_divider.vhd(31) " "VHDL Signal Declaration warning at modulo_divider.vhd(31): used explicit default value for signal \"width\" because signal was never assigned a value" {  } { { "../source/infrastructure/modulo_divider.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/modulo_divider.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1616089023638 "|synthi_top|infrastructure:infrastructure_1|modulo_divider:modulo_divider_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_checker infrastructure:infrastructure_1\|signal_checker:signal_checker_1 " "Elaborating entity \"signal_checker\" for hierarchy \"infrastructure:infrastructure_1\|signal_checker:signal_checker_1\"" {  } { { "../source/infrastructure/infrastructure.vhd" "signal_checker_1" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/infrastructure.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616089023663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_sync infrastructure:infrastructure_1\|clock_sync:clock_sync_1 " "Elaborating entity \"clock_sync\" for hierarchy \"infrastructure:infrastructure_1\|clock_sync:clock_sync_1\"" {  } { { "../source/infrastructure/infrastructure.vhd" "clock_sync_1" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/infrastructure.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616089023694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_controller codec_controller:codec_controller_1 " "Elaborating entity \"codec_controller\" for hierarchy \"codec_controller:codec_controller_1\"" {  } { { "../source/synthi_top.vhd" "codec_controller_1" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616089023718 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_count codec_controller.vhd(70) " "VHDL Process Statement warning at codec_controller.vhd(70): inferring latch(es) for signal or variable \"next_count\", which holds its previous value in one or more paths through the process" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616089023720 "|synthi_top|codec_controller:codec_controller_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[0\] codec_controller.vhd(70) " "Inferred latch for \"next_count\[0\]\" at codec_controller.vhd(70)" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023722 "|synthi_top|codec_controller:codec_controller_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[1\] codec_controller.vhd(70) " "Inferred latch for \"next_count\[1\]\" at codec_controller.vhd(70)" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023722 "|synthi_top|codec_controller:codec_controller_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[2\] codec_controller.vhd(70) " "Inferred latch for \"next_count\[2\]\" at codec_controller.vhd(70)" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023722 "|synthi_top|codec_controller:codec_controller_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[3\] codec_controller.vhd(70) " "Inferred latch for \"next_count\[3\]\" at codec_controller.vhd(70)" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023722 "|synthi_top|codec_controller:codec_controller_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[4\] codec_controller.vhd(70) " "Inferred latch for \"next_count\[4\]\" at codec_controller.vhd(70)" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023722 "|synthi_top|codec_controller:codec_controller_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[5\] codec_controller.vhd(70) " "Inferred latch for \"next_count\[5\]\" at codec_controller.vhd(70)" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023722 "|synthi_top|codec_controller:codec_controller_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[6\] codec_controller.vhd(70) " "Inferred latch for \"next_count\[6\]\" at codec_controller.vhd(70)" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089023722 "|synthi_top|codec_controller:codec_controller_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_1 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_1\"" {  } { { "../source/synthi_top.vhd" "i2c_master_1" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616089023753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "codec_controller:codec_controller_1\|next_count\[6\] " "Latch codec_controller:codec_controller_1\|next_count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA codec_controller:codec_controller_1\|State.state_end " "Ports D and ENA on the latch are fed by the same signal codec_controller:codec_controller_1\|State.state_end" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616089025065 ""}  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616089025065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "codec_controller:codec_controller_1\|next_count\[5\] " "Latch codec_controller:codec_controller_1\|next_count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA codec_controller:codec_controller_1\|State.state_end " "Ports D and ENA on the latch are fed by the same signal codec_controller:codec_controller_1\|State.state_end" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616089025065 ""}  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616089025065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "codec_controller:codec_controller_1\|next_count\[4\] " "Latch codec_controller:codec_controller_1\|next_count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA codec_controller:codec_controller_1\|State.state_end " "Ports D and ENA on the latch are fed by the same signal codec_controller:codec_controller_1\|State.state_end" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616089025065 ""}  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616089025065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "codec_controller:codec_controller_1\|next_count\[3\] " "Latch codec_controller:codec_controller_1\|next_count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA codec_controller:codec_controller_1\|State.state_end " "Ports D and ENA on the latch are fed by the same signal codec_controller:codec_controller_1\|State.state_end" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616089025065 ""}  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616089025065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "codec_controller:codec_controller_1\|next_count\[2\] " "Latch codec_controller:codec_controller_1\|next_count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA codec_controller:codec_controller_1\|State.state_end " "Ports D and ENA on the latch are fed by the same signal codec_controller:codec_controller_1\|State.state_end" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616089025065 ""}  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616089025065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "codec_controller:codec_controller_1\|next_count\[1\] " "Latch codec_controller:codec_controller_1\|next_count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA codec_controller:codec_controller_1\|State.state_end " "Ports D and ENA on the latch are fed by the same signal codec_controller:codec_controller_1\|State.state_end" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616089025065 ""}  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616089025065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "codec_controller:codec_controller_1\|next_count\[0\] " "Latch codec_controller:codec_controller_1\|next_count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA codec_controller:codec_controller_1\|State.state_end " "Ports D and ENA on the latch are fed by the same signal codec_controller:codec_controller_1\|State.state_end" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616089025066 ""}  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616089025066 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/i2c_master.vhd" 300 -1 0 } } { "../source/infrastructure/signal_checker.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/signal_checker.vhd" 36 -1 0 } } { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/i2c_master.vhd" 85 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1616089025069 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1616089025070 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616089025241 "|synthi_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_BCLK GND " "Pin \"AUD_BCLK\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616089025241 "|synthi_top|AUD_BCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACLRCK GND " "Pin \"AUD_DACLRCK\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616089025241 "|synthi_top|AUD_DACLRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_ADCLRCK GND " "Pin \"AUD_ADCLRCK\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616089025241 "|synthi_top|AUD_ADCLRCK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616089025241 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616089025347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616089026575 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616089026575 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_1 " "No output dependent on input pin \"KEY_1\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616089026883 "|synthi_top|KEY_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616089026883 "|synthi_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616089026883 "|synthi_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616089026883 "|synthi_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616089026883 "|synthi_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616089026883 "|synthi_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616089026883 "|synthi_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616089026883 "|synthi_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RXD " "No output dependent on input pin \"USB_RXD\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616089026883 "|synthi_top|USB_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT_RXD " "No output dependent on input pin \"BT_RXD\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616089026883 "|synthi_top|BT_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT_TXD " "No output dependent on input pin \"BT_TXD\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616089026883 "|synthi_top|BT_TXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT_RST_N " "No output dependent on input pin \"BT_RST_N\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616089026883 "|synthi_top|BT_RST_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616089026883 "|synthi_top|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616089026883 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "342 " "Implemented 342 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616089026885 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616089026885 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1616089026885 ""} { "Info" "ICUT_CUT_TM_LCELLS" "301 " "Implemented 301 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616089026885 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616089026885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616089026950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 18:37:06 2021 " "Processing ended: Thu Mar 18 18:37:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616089026950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616089026950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616089026950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616089026950 ""}
