# system info adc on 2018.06.27.12:50:28
system_info:
name,value
DEVICE,5CSEBA6U23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1530125294
#
#
# Files generated for adc on 2018.06.27.12:50:28
files:
filepath,kind,attributes,module,is_top
simulation/adc.vhd,VHDL,,adc,true
simulation/submodules/adc_LEDs.vhd,VHDL,,adc_LEDs,false
simulation/submodules/adc_cpu.ocp,OTHER,,adc_cpu,false
simulation/submodules/adc_cpu.sdc,SDC,,adc_cpu,false
simulation/submodules/adc_cpu.vhd,VHDL_ENCRYPT,,adc_cpu,false
simulation/submodules/adc_cpu.vho,VHDL,,adc_cpu,false
simulation/submodules/adc_cpu_bht_ram.dat,DAT,,adc_cpu,false
simulation/submodules/adc_cpu_bht_ram.hex,HEX,,adc_cpu,false
simulation/submodules/adc_cpu_bht_ram.mif,MIF,,adc_cpu,false
simulation/submodules/adc_cpu_dc_tag_ram.dat,DAT,,adc_cpu,false
simulation/submodules/adc_cpu_dc_tag_ram.hex,HEX,,adc_cpu,false
simulation/submodules/adc_cpu_dc_tag_ram.mif,MIF,,adc_cpu,false
simulation/submodules/adc_cpu_ic_tag_ram.dat,DAT,,adc_cpu,false
simulation/submodules/adc_cpu_ic_tag_ram.hex,HEX,,adc_cpu,false
simulation/submodules/adc_cpu_ic_tag_ram.mif,MIF,,adc_cpu,false
simulation/submodules/adc_cpu_jtag_debug_module_sysclk.vhd,VHDL,,adc_cpu,false
simulation/submodules/adc_cpu_jtag_debug_module_tck.vhd,VHDL,,adc_cpu,false
simulation/submodules/adc_cpu_jtag_debug_module_wrapper.vhd,VHDL,,adc_cpu,false
simulation/submodules/adc_cpu_mult_cell.vhd,VHDL,,adc_cpu,false
simulation/submodules/adc_cpu_nios2_waves.do,OTHER,,adc_cpu,false
simulation/submodules/adc_cpu_ociram_default_contents.dat,DAT,,adc_cpu,false
simulation/submodules/adc_cpu_ociram_default_contents.hex,HEX,,adc_cpu,false
simulation/submodules/adc_cpu_ociram_default_contents.mif,MIF,,adc_cpu,false
simulation/submodules/adc_cpu_oci_test_bench.vhd,VHDL,,adc_cpu,false
simulation/submodules/adc_cpu_rf_ram_a.dat,DAT,,adc_cpu,false
simulation/submodules/adc_cpu_rf_ram_a.hex,HEX,,adc_cpu,false
simulation/submodules/adc_cpu_rf_ram_a.mif,MIF,,adc_cpu,false
simulation/submodules/adc_cpu_rf_ram_b.dat,DAT,,adc_cpu,false
simulation/submodules/adc_cpu_rf_ram_b.hex,HEX,,adc_cpu,false
simulation/submodules/adc_cpu_rf_ram_b.mif,MIF,,adc_cpu,false
simulation/submodules/adc_cpu_test_bench.vhd,VHDL,,adc_cpu,false
simulation/submodules/adc_onchip_mem.hex,HEX,,adc_onchip_mem,false
simulation/submodules/adc_onchip_mem.vhd,VHDL,,adc_onchip_mem,false
simulation/submodules/adc_mm_interconnect_0.vhd,VHDL,,adc_mm_interconnect_0,false
simulation/submodules/adc_mm_interconnect_0_adc_adc_slave_translator.vhd,VHDL,,adc_mm_interconnect_0,false
simulation/submodules/adc_mm_interconnect_0_cpu_jtag_debug_module_translator.vhd,VHDL,,adc_mm_interconnect_0,false
simulation/submodules/adc_mm_interconnect_0_onchip_mem_s1_translator.vhd,VHDL,,adc_mm_interconnect_0,false
simulation/submodules/adc_mm_interconnect_0_leds_s1_translator.vhd,VHDL,,adc_mm_interconnect_0,false
simulation/submodules/adc_mm_interconnect_0_cpu_data_master_translator.vhd,VHDL,,adc_mm_interconnect_0,false
simulation/submodules/adc_mm_interconnect_0_cpu_instruction_master_translator.vhd,VHDL,,adc_mm_interconnect_0,false
simulation/submodules/adc_irq_mapper.vho,VHDL,,adc_irq_mapper,false
simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
simulation/submodules/adc_mm_interconnect_0_ADC_adc_slave_agent_rsp_fifo.vho,VHDL,,adc_mm_interconnect_0_ADC_adc_slave_agent_rsp_fifo,false
simulation/submodules/adc_mm_interconnect_0_router.vho,VHDL,,adc_mm_interconnect_0_router,false
simulation/submodules/adc_mm_interconnect_0_router_002.vho,VHDL,,adc_mm_interconnect_0_router_002,false
simulation/submodules/mentor/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
simulation/submodules/mentor/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
simulation/submodules/aldec/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
simulation/submodules/aldec/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
simulation/submodules/adc_mm_interconnect_0_cmd_demux.vho,VHDL,,adc_mm_interconnect_0_cmd_demux,false
simulation/submodules/adc_mm_interconnect_0_cmd_mux.vho,VHDL,,adc_mm_interconnect_0_cmd_mux,false
simulation/submodules/adc_mm_interconnect_0_rsp_demux.vho,VHDL,,adc_mm_interconnect_0_rsp_demux,false
simulation/submodules/adc_mm_interconnect_0_rsp_mux.vho,VHDL,,adc_mm_interconnect_0_rsp_mux,false
simulation/submodules/adc_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,adc_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.vho,VHDL,,adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
adc.ADC,adc_ADC
adc.LEDs,adc_LEDs
adc.cpu,adc_cpu
adc.onchip_mem,adc_onchip_mem
adc.mm_interconnect_0,adc_mm_interconnect_0
adc.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
adc.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
adc.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
adc.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
adc.mm_interconnect_0.ADC_adc_slave_translator,altera_merlin_slave_translator
adc.mm_interconnect_0.cpu_jtag_debug_module_translator,altera_merlin_slave_translator
adc.mm_interconnect_0.onchip_mem_s1_translator,altera_merlin_slave_translator
adc.mm_interconnect_0.LEDs_s1_translator,altera_merlin_slave_translator
adc.mm_interconnect_0.ADC_adc_slave_translator,altera_merlin_slave_translator
adc.mm_interconnect_0.cpu_jtag_debug_module_translator,altera_merlin_slave_translator
adc.mm_interconnect_0.onchip_mem_s1_translator,altera_merlin_slave_translator
adc.mm_interconnect_0.LEDs_s1_translator,altera_merlin_slave_translator
adc.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
adc.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
adc.mm_interconnect_0.ADC_adc_slave_agent,altera_merlin_slave_agent
adc.mm_interconnect_0.cpu_jtag_debug_module_agent,altera_merlin_slave_agent
adc.mm_interconnect_0.onchip_mem_s1_agent,altera_merlin_slave_agent
adc.mm_interconnect_0.LEDs_s1_agent,altera_merlin_slave_agent
adc.mm_interconnect_0.ADC_adc_slave_agent_rsp_fifo,adc_mm_interconnect_0_ADC_adc_slave_agent_rsp_fifo
adc.mm_interconnect_0.cpu_jtag_debug_module_agent_rsp_fifo,adc_mm_interconnect_0_ADC_adc_slave_agent_rsp_fifo
adc.mm_interconnect_0.onchip_mem_s1_agent_rsp_fifo,adc_mm_interconnect_0_ADC_adc_slave_agent_rsp_fifo
adc.mm_interconnect_0.LEDs_s1_agent_rsp_fifo,adc_mm_interconnect_0_ADC_adc_slave_agent_rsp_fifo
adc.mm_interconnect_0.router,adc_mm_interconnect_0_router
adc.mm_interconnect_0.router_001,adc_mm_interconnect_0_router
adc.mm_interconnect_0.router_002,adc_mm_interconnect_0_router_002
adc.mm_interconnect_0.router_003,adc_mm_interconnect_0_router_002
adc.mm_interconnect_0.router_004,adc_mm_interconnect_0_router_002
adc.mm_interconnect_0.router_005,adc_mm_interconnect_0_router_002
adc.mm_interconnect_0.cpu_data_master_limiter,altera_merlin_traffic_limiter
adc.mm_interconnect_0.cpu_instruction_master_limiter,altera_merlin_traffic_limiter
adc.mm_interconnect_0.cmd_demux,adc_mm_interconnect_0_cmd_demux
adc.mm_interconnect_0.cmd_demux_001,adc_mm_interconnect_0_cmd_demux
adc.mm_interconnect_0.cmd_mux,adc_mm_interconnect_0_cmd_mux
adc.mm_interconnect_0.cmd_mux_001,adc_mm_interconnect_0_cmd_mux
adc.mm_interconnect_0.cmd_mux_002,adc_mm_interconnect_0_cmd_mux
adc.mm_interconnect_0.cmd_mux_003,adc_mm_interconnect_0_cmd_mux
adc.mm_interconnect_0.rsp_demux,adc_mm_interconnect_0_rsp_demux
adc.mm_interconnect_0.rsp_demux_001,adc_mm_interconnect_0_rsp_demux
adc.mm_interconnect_0.rsp_demux_002,adc_mm_interconnect_0_rsp_demux
adc.mm_interconnect_0.rsp_demux_003,adc_mm_interconnect_0_rsp_demux
adc.mm_interconnect_0.rsp_mux,adc_mm_interconnect_0_rsp_mux
adc.mm_interconnect_0.rsp_mux_001,adc_mm_interconnect_0_rsp_mux
adc.mm_interconnect_0.avalon_st_adapter,adc_mm_interconnect_0_avalon_st_adapter
adc.mm_interconnect_0.avalon_st_adapter.error_adapter_0,adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
adc.mm_interconnect_0.avalon_st_adapter_001,adc_mm_interconnect_0_avalon_st_adapter
adc.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
adc.mm_interconnect_0.avalon_st_adapter_002,adc_mm_interconnect_0_avalon_st_adapter
adc.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
adc.mm_interconnect_0.avalon_st_adapter_003,adc_mm_interconnect_0_avalon_st_adapter
adc.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
adc.irq_mapper,adc_irq_mapper
adc.rst_controller,altera_reset_controller
