`timescale 1 ns/ 1 ps
module Mux_IP_Catalog_vlg_tst();
	reg 	A;
	reg 	B;
	reg 	C;
	wire 	F;

	Mux_IP_Catalog i1 ( 
		.A(A),
		.B(B),
		.C(C),
		.F(F)
	);

	initial
	begin
		A = 0; B = 0; C = 0;
		$display("Running testbench at CIC");
	end

	always
	begin
		#10; A = 0; B = 1; C = 0;
		#10; A = 1; B = 0; C = 0;
		#10; A = 1; B = 1; C = 0;
		#10; A = 0; B = 0; C = 1;
		#10; A = 0; B = 1; C = 1;
		#10; A = 1; B = 0; C = 1;
		#10; A = 1; B = 1; C = 1;
	end

endmodule 