pr_debug	,	F_9
last_rounded_lpmode	,	V_52
m4xen_mask	,	V_49
parent	,	V_55
best_parent	,	V_73
modes	,	V_27
__clk_reparent	,	F_39
mult_div1_reg	,	V_39
to_clk_hw_omap	,	F_24
_omap3_dpll_compute_freqsel	,	F_10
_lookup_sddiv	,	F_20
__clk_round_rate	,	F_37
last_rounded_m4xen	,	V_51
hw	,	V_14
omap2_get_dpll_rate	,	F_25
prate	,	V_71
clkdm_clk_enable	,	F_27
"clock: fint is %lu\n"	,	L_5
__clk_get_hw	,	F_41
mult_mask	,	V_43
"clock: unknown freqsel setting for %d\n"	,	L_6
omap3_dpll_deny_idle	,	F_14
"%s: %s: set rate: locking rate to %lu.\n"	,	L_12
state	,	V_9
lpmode_mask	,	V_50
"clock: locking DPLL %s\n"	,	L_7
omap3_dpll_recalc	,	F_23
"%s: %s: set rate: entering bypass.\n"	,	L_11
__clk_prepare	,	F_33
clk	,	V_2
dcc_rate	,	V_42
ai	,	V_23
omap3_dpll_autoidle_read	,	F_13
clk_enable	,	F_34
clk_get_parent	,	F_38
clken_bits	,	V_3
dco_mask	,	V_47
__clk_get_name	,	F_6
__func__	,	V_57
clk_hw_omap	,	V_1
autoidle_reg	,	V_62
mod2	,	V_36
sd_div	,	V_33
flags	,	V_69
idlest_mask	,	V_15
omap3_clkoutx2_set_rate	,	F_44
div1_mask	,	V_44
_lookup_dco	,	F_18
clk_bypass	,	V_59
omap3_dpll_allow_idle	,	F_15
sd	,	V_34
last_rounded_m	,	V_45
CLK_IS_BASIC	,	V_67
last_rounded_n	,	V_46
_omap3_noncore_dpll_lock	,	F_12
omap3_noncore_dpll_disable	,	F_30
DPLL_J_TYPE	,	V_70
u16	,	T_3
mod1	,	V_35
DPLL_LOW_POWER_BYPASS	,	V_28
clk_hw	,	V_53
u8	,	T_1
_omap3_noncore_dpll_stop	,	F_17
cpu_is_omap343x	,	F_22
f	,	V_21
i	,	V_10
omap3_noncore_dpll_set_rate	,	F_32
__clk_get_flags	,	F_42
m	,	V_31
n	,	V_19
EINVAL	,	V_12
r	,	V_24
CLK_SET_RATE_PARENT	,	V_72
v	,	V_6
"clock: configuring DPLL %s for low-power bypass\n"	,	L_8
udelay	,	F_7
control_reg	,	V_7
new_parent	,	V_61
dd	,	V_5
last_rounded_rate	,	V_41
__clk_get_rate	,	F_11
DPLL_AUTOIDLE_DISABLE	,	V_65
pclk	,	V_66
OMAP3XXX_EN_DPLL_LOCKED	,	V_68
clkdm	,	V_56
omap2_clk_writel	,	F_4
clk_ref	,	V_22
omap3_clkoutx2_recalc	,	F_43
u32	,	T_2
autoidle_mask	,	V_63
clkinp	,	V_32
"clock: stopping DPLL %s\n"	,	L_9
omap3_clkoutx2_round_rate	,	F_45
ret	,	V_11
omap2_clk_readl	,	F_2
"clock: %s transition to '%s' in %d loops\n"	,	L_4
MAX_DPLL_WAIT_TRIES	,	V_17
freqsel_mask	,	V_38
__clk_unprepare	,	F_36
done	,	V_25
WARN	,	F_28
"clock: %s failed transition to '%s'\n"	,	L_1
clk_name	,	V_13
__ffs	,	F_3
"bypassed"	,	L_3
__clk_get_parent	,	F_19
name	,	V_58
omap3_find_clkoutx2_dpll	,	F_40
printk	,	F_8
clkdm_clk_disable	,	F_31
sddiv_mask	,	V_48
dco	,	V_30
parent_rate	,	V_54
omap3_noncore_dpll_program	,	F_21
rate	,	V_60
_omap3_dpll_write_clken	,	F_1
dcc_mask	,	V_40
DPLL_LOW_POWER_STOP	,	V_29
omap3_noncore_dpll_enable	,	F_26
_omap3_noncore_dpll_bypass	,	F_16
fint	,	V_20
dpll_data	,	V_4
WARN_ON	,	F_29
freqsel	,	V_37
DPLL_LOCKED	,	V_26
"locked"	,	L_2
_omap3_wait_dpll_status	,	F_5
idlest_reg	,	V_16
DPLL_AUTOIDLE_LOW_POWER_STOP	,	V_64
KERN_ERR	,	V_18
enable_mask	,	V_8
clk_disable	,	F_35
"%s: could not enable %s's clockdomain %s: %d\n"	,	L_10
