# Reading pref.tcl
# vsim -gui . 
# Start time: 12:12:17 on Jan 25,2024
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 12:12:17 on Jan 25,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Load canceled
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:12:26 on Jan 25,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Referee
# -- Compiling architecture Ref_Arch of Referee
# End time: 12:12:26 on Jan 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.ref_tb
# vsim -gui work.ref_tb 
# Start time: 12:12:35 on Jan 25,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.ref_tb(ref_tb)
# Loading work.referee(ref_arch)
add wave -position end  sim:/ref_tb/clk
add wave -position end  sim:/ref_tb/outpt
add wave -position end  sim:/ref_tb/cntvec
run -all
# Break in Process line__21 at C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd line 25
# End time: 12:14:20 on Jan 25,2024, Elapsed time: 0:01:45
# Errors: 0, Warnings: 0
