<stg><name>update_weights.1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2</name>


<trans_list>

<trans id="141" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %norm_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i10 0, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i64 0, i64 %norm_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:2 %icmp_ln163 = icmp_eq  i10 %indvar_flatten_load, i10 832

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:3 %add_ln163 = add i10 %indvar_flatten_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln163 = br i1 %icmp_ln163, void %for.inc19, void %for.inc37.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc19:1 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc19:2 %i_load = load i4 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc19:5 %icmp_ln164 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc19:6 %select_ln163 = select i1 %icmp_ln164, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln163"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc19:7 %add_ln163_1 = add i4 %i_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln163_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc19:8 %select_ln163_1 = select i1 %icmp_ln164, i4 %add_ln163_1, i4 %i_load

]]></Node>
<StgValue><ssdm name="select_ln163_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc19:9 %p_mid2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln163_1, i6 0

]]></Node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="7">
<![CDATA[
for.inc19:11 %j_cast = zext i7 %select_ln163

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc19:13 %add_ln165 = add i10 %j_cast, i10 %p_mid2

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="10">
<![CDATA[
for.inc19:14 %zext_ln165 = zext i10 %add_ln165

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:15 %d_weights1_addr = getelementptr i64 %d_weights1, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="d_weights1_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="10">
<![CDATA[
for.inc19:16 %d_weights1_load = load i10 %d_weights1_addr

]]></Node>
<StgValue><ssdm name="d_weights1_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:18 %weights1_addr = getelementptr i64 %weights1, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="weights1_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc19:26 %add_ln164 = add i7 %select_ln163, i7 1

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc19:27 %store_ln164 = store i10 %add_ln163, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc19:28 %store_ln164 = store i4 %select_ln163_1, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc19:29 %store_ln164 = store i7 %add_ln164, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="10">
<![CDATA[
for.inc19:16 %d_weights1_load = load i10 %d_weights1_addr

]]></Node>
<StgValue><ssdm name="d_weights1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="58" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:17 %mul4 = dmul i64 %d_weights1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="59" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:17 %mul4 = dmul i64 %d_weights1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="60" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:17 %mul4 = dmul i64 %d_weights1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="10">
<![CDATA[
for.inc19:19 %weights1_load = load i10 %weights1_addr

]]></Node>
<StgValue><ssdm name="weights1_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="62" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:17 %mul4 = dmul i64 %d_weights1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="10">
<![CDATA[
for.inc19:19 %weights1_load = load i10 %weights1_addr

]]></Node>
<StgValue><ssdm name="weights1_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="64" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:17 %mul4 = dmul i64 %d_weights1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:20 %bitcast_ln165 = bitcast i64 %weights1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln165"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:21 %sub = dsub i64 %bitcast_ln165, i64 %mul4

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="67" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:21 %sub = dsub i64 %bitcast_ln165, i64 %mul4

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="68" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:21 %sub = dsub i64 %bitcast_ln165, i64 %mul4

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="69" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:21 %sub = dsub i64 %bitcast_ln165, i64 %mul4

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="70" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:21 %sub = dsub i64 %bitcast_ln165, i64 %mul4

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:22 %bitcast_ln165_1 = bitcast i64 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln165_1"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc19:23 %store_ln165 = store i64 %bitcast_ln165_1, i10 %weights1_addr

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:24 %mul2 = dmul i64 %sub, i64 %sub

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="74" st_id="14" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:24 %mul2 = dmul i64 %sub, i64 %sub

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="75" st_id="15" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:24 %mul2 = dmul i64 %sub, i64 %sub

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="76" st_id="16" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:24 %mul2 = dmul i64 %sub, i64 %sub

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="77" st_id="17" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:24 %mul2 = dmul i64 %sub, i64 %sub

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="78" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc19:0 %norm_2_load = load i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_2_load"/></StgValue>
</operation>

<operation id="79" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:25 %norm = dadd i64 %norm_2_load, i64 %mul2

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="90" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc37.preheader.exitStub:0 %norm_2_load_1 = load i64 %norm_2

]]></Node>
<StgValue><ssdm name="norm_2_load_1"/></StgValue>
</operation>

<operation id="91" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.preheader.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %norm_2_out, i64 %norm_2_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="92" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
for.inc37.preheader.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="80" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:25 %norm = dadd i64 %norm_2_load, i64 %mul2

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="81" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:25 %norm = dadd i64 %norm_2_load, i64 %mul2

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="82" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:25 %norm = dadd i64 %norm_2_load, i64 %mul2

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="83" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc19:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_163_1_VITIS_LOOP_164_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="84" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc19:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 832, i64 832, i64 832

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="85" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc19:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="86" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc19:12 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="87" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:25 %norm = dadd i64 %norm_2_load, i64 %mul2

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="88" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc19:30 %store_ln164 = store i64 %norm, i64 %norm_2

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="89" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
for.inc19:31 %br_ln164 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="142" name="d_weights1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_weights1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="weights1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="norm_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="norm_2_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="146" from="StgValue_145" to="norm_2" fromId="145" toId="25">
</dataflow>
<dataflow id="147" from="StgValue_145" to="j" fromId="145" toId="26">
</dataflow>
<dataflow id="148" from="StgValue_145" to="i" fromId="145" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_145" to="indvar_flatten" fromId="145" toId="28">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="150" toId="29">
</dataflow>
<dataflow id="152" from="weights1" to="specinterface_ln0" fromId="143" toId="29">
</dataflow>
<dataflow id="154" from="empty_17" to="specinterface_ln0" fromId="153" toId="29">
</dataflow>
<dataflow id="156" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="29">
</dataflow>
<dataflow id="157" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="29">
</dataflow>
<dataflow id="159" from="empty_18" to="specinterface_ln0" fromId="158" toId="29">
</dataflow>
<dataflow id="161" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="29">
</dataflow>
<dataflow id="162" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="29">
</dataflow>
<dataflow id="163" from="empty_18" to="specinterface_ln0" fromId="158" toId="29">
</dataflow>
<dataflow id="164" from="empty_18" to="specinterface_ln0" fromId="158" toId="29">
</dataflow>
<dataflow id="165" from="empty_18" to="specinterface_ln0" fromId="158" toId="29">
</dataflow>
<dataflow id="166" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="29">
</dataflow>
<dataflow id="167" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="29">
</dataflow>
<dataflow id="168" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="29">
</dataflow>
<dataflow id="169" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="29">
</dataflow>
<dataflow id="170" from="empty_18" to="specinterface_ln0" fromId="158" toId="29">
</dataflow>
<dataflow id="171" from="empty_18" to="specinterface_ln0" fromId="158" toId="29">
</dataflow>
<dataflow id="172" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="29">
</dataflow>
<dataflow id="173" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="29">
</dataflow>
<dataflow id="175" from="StgValue_174" to="store_ln0" fromId="174" toId="30">
</dataflow>
<dataflow id="176" from="indvar_flatten" to="store_ln0" fromId="28" toId="30">
</dataflow>
<dataflow id="178" from="StgValue_177" to="store_ln0" fromId="177" toId="31">
</dataflow>
<dataflow id="179" from="i" to="store_ln0" fromId="27" toId="31">
</dataflow>
<dataflow id="181" from="StgValue_180" to="store_ln0" fromId="180" toId="32">
</dataflow>
<dataflow id="182" from="j" to="store_ln0" fromId="26" toId="32">
</dataflow>
<dataflow id="184" from="StgValue_183" to="store_ln0" fromId="183" toId="33">
</dataflow>
<dataflow id="185" from="norm_2" to="store_ln0" fromId="25" toId="33">
</dataflow>
<dataflow id="186" from="indvar_flatten" to="indvar_flatten_load" fromId="28" toId="35">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="187" toId="36">
</dataflow>
<dataflow id="189" from="StgValue_160" to="specpipeline_ln0" fromId="160" toId="36">
</dataflow>
<dataflow id="190" from="StgValue_155" to="specpipeline_ln0" fromId="155" toId="36">
</dataflow>
<dataflow id="191" from="StgValue_145" to="specpipeline_ln0" fromId="145" toId="36">
</dataflow>
<dataflow id="192" from="StgValue_155" to="specpipeline_ln0" fromId="155" toId="36">
</dataflow>
<dataflow id="194" from="p_str" to="specpipeline_ln0" fromId="193" toId="36">
</dataflow>
<dataflow id="195" from="indvar_flatten_load" to="icmp_ln163" fromId="35" toId="37">
</dataflow>
<dataflow id="197" from="StgValue_196" to="icmp_ln163" fromId="196" toId="37">
</dataflow>
<dataflow id="198" from="indvar_flatten_load" to="add_ln163" fromId="35" toId="38">
</dataflow>
<dataflow id="200" from="StgValue_199" to="add_ln163" fromId="199" toId="38">
</dataflow>
<dataflow id="201" from="icmp_ln163" to="br_ln163" fromId="37" toId="39">
</dataflow>
<dataflow id="202" from="j" to="j_load" fromId="26" toId="40">
</dataflow>
<dataflow id="203" from="i" to="i_load" fromId="27" toId="41">
</dataflow>
<dataflow id="204" from="j_load" to="icmp_ln164" fromId="40" toId="42">
</dataflow>
<dataflow id="206" from="StgValue_205" to="icmp_ln164" fromId="205" toId="42">
</dataflow>
<dataflow id="207" from="icmp_ln164" to="select_ln163" fromId="42" toId="43">
</dataflow>
<dataflow id="208" from="StgValue_180" to="select_ln163" fromId="180" toId="43">
</dataflow>
<dataflow id="209" from="j_load" to="select_ln163" fromId="40" toId="43">
</dataflow>
<dataflow id="210" from="i_load" to="add_ln163_1" fromId="41" toId="44">
</dataflow>
<dataflow id="212" from="StgValue_211" to="add_ln163_1" fromId="211" toId="44">
</dataflow>
<dataflow id="213" from="icmp_ln164" to="select_ln163_1" fromId="42" toId="45">
</dataflow>
<dataflow id="214" from="add_ln163_1" to="select_ln163_1" fromId="44" toId="45">
</dataflow>
<dataflow id="215" from="i_load" to="select_ln163_1" fromId="41" toId="45">
</dataflow>
<dataflow id="217" from="_ssdm_op_BitConcatenate.i10.i4.i6" to="p_mid2" fromId="216" toId="46">
</dataflow>
<dataflow id="218" from="select_ln163_1" to="p_mid2" fromId="45" toId="46">
</dataflow>
<dataflow id="220" from="StgValue_219" to="p_mid2" fromId="219" toId="46">
</dataflow>
<dataflow id="221" from="select_ln163" to="j_cast" fromId="43" toId="47">
</dataflow>
<dataflow id="222" from="j_cast" to="add_ln165" fromId="47" toId="48">
</dataflow>
<dataflow id="223" from="p_mid2" to="add_ln165" fromId="46" toId="48">
</dataflow>
<dataflow id="224" from="add_ln165" to="zext_ln165" fromId="48" toId="49">
</dataflow>
<dataflow id="225" from="d_weights1" to="d_weights1_addr" fromId="142" toId="50">
</dataflow>
<dataflow id="227" from="StgValue_226" to="d_weights1_addr" fromId="226" toId="50">
</dataflow>
<dataflow id="228" from="zext_ln165" to="d_weights1_addr" fromId="49" toId="50">
</dataflow>
<dataflow id="229" from="d_weights1_addr" to="d_weights1_load" fromId="50" toId="51">
</dataflow>
<dataflow id="230" from="weights1" to="weights1_addr" fromId="143" toId="52">
</dataflow>
<dataflow id="231" from="StgValue_226" to="weights1_addr" fromId="226" toId="52">
</dataflow>
<dataflow id="232" from="zext_ln165" to="weights1_addr" fromId="49" toId="52">
</dataflow>
<dataflow id="233" from="select_ln163" to="add_ln164" fromId="43" toId="53">
</dataflow>
<dataflow id="235" from="StgValue_234" to="add_ln164" fromId="234" toId="53">
</dataflow>
<dataflow id="236" from="add_ln163" to="store_ln164" fromId="38" toId="54">
</dataflow>
<dataflow id="237" from="indvar_flatten" to="store_ln164" fromId="28" toId="54">
</dataflow>
<dataflow id="238" from="select_ln163_1" to="store_ln164" fromId="45" toId="55">
</dataflow>
<dataflow id="239" from="i" to="store_ln164" fromId="27" toId="55">
</dataflow>
<dataflow id="240" from="add_ln164" to="store_ln164" fromId="53" toId="56">
</dataflow>
<dataflow id="241" from="j" to="store_ln164" fromId="26" toId="56">
</dataflow>
<dataflow id="242" from="d_weights1_addr" to="d_weights1_load" fromId="50" toId="57">
</dataflow>
<dataflow id="243" from="d_weights1_load" to="mul4" fromId="57" toId="58">
</dataflow>
<dataflow id="245" from="StgValue_244" to="mul4" fromId="244" toId="58">
</dataflow>
<dataflow id="246" from="d_weights1_load" to="mul4" fromId="57" toId="59">
</dataflow>
<dataflow id="247" from="StgValue_244" to="mul4" fromId="244" toId="59">
</dataflow>
<dataflow id="248" from="d_weights1_load" to="mul4" fromId="57" toId="60">
</dataflow>
<dataflow id="249" from="StgValue_244" to="mul4" fromId="244" toId="60">
</dataflow>
<dataflow id="250" from="weights1_addr" to="weights1_load" fromId="52" toId="61">
</dataflow>
<dataflow id="251" from="d_weights1_load" to="mul4" fromId="57" toId="62">
</dataflow>
<dataflow id="252" from="StgValue_244" to="mul4" fromId="244" toId="62">
</dataflow>
<dataflow id="253" from="weights1_addr" to="weights1_load" fromId="52" toId="63">
</dataflow>
<dataflow id="254" from="d_weights1_load" to="mul4" fromId="57" toId="64">
</dataflow>
<dataflow id="255" from="StgValue_244" to="mul4" fromId="244" toId="64">
</dataflow>
<dataflow id="256" from="weights1_load" to="bitcast_ln165" fromId="63" toId="65">
</dataflow>
<dataflow id="257" from="bitcast_ln165" to="sub" fromId="65" toId="66">
</dataflow>
<dataflow id="258" from="mul4" to="sub" fromId="64" toId="66">
</dataflow>
<dataflow id="259" from="bitcast_ln165" to="sub" fromId="65" toId="67">
</dataflow>
<dataflow id="260" from="mul4" to="sub" fromId="64" toId="67">
</dataflow>
<dataflow id="261" from="bitcast_ln165" to="sub" fromId="65" toId="68">
</dataflow>
<dataflow id="262" from="mul4" to="sub" fromId="64" toId="68">
</dataflow>
<dataflow id="263" from="bitcast_ln165" to="sub" fromId="65" toId="69">
</dataflow>
<dataflow id="264" from="mul4" to="sub" fromId="64" toId="69">
</dataflow>
<dataflow id="265" from="bitcast_ln165" to="sub" fromId="65" toId="70">
</dataflow>
<dataflow id="266" from="mul4" to="sub" fromId="64" toId="70">
</dataflow>
<dataflow id="267" from="sub" to="bitcast_ln165_1" fromId="70" toId="71">
</dataflow>
<dataflow id="268" from="bitcast_ln165_1" to="store_ln165" fromId="71" toId="72">
</dataflow>
<dataflow id="269" from="weights1_addr" to="store_ln165" fromId="52" toId="72">
</dataflow>
<dataflow id="270" from="sub" to="mul2" fromId="70" toId="73">
</dataflow>
<dataflow id="271" from="sub" to="mul2" fromId="70" toId="73">
</dataflow>
<dataflow id="272" from="sub" to="mul2" fromId="70" toId="74">
</dataflow>
<dataflow id="273" from="sub" to="mul2" fromId="70" toId="74">
</dataflow>
<dataflow id="274" from="sub" to="mul2" fromId="70" toId="75">
</dataflow>
<dataflow id="275" from="sub" to="mul2" fromId="70" toId="75">
</dataflow>
<dataflow id="276" from="sub" to="mul2" fromId="70" toId="76">
</dataflow>
<dataflow id="277" from="sub" to="mul2" fromId="70" toId="76">
</dataflow>
<dataflow id="278" from="sub" to="mul2" fromId="70" toId="77">
</dataflow>
<dataflow id="279" from="sub" to="mul2" fromId="70" toId="77">
</dataflow>
<dataflow id="280" from="norm_2" to="norm_2_load" fromId="25" toId="78">
</dataflow>
<dataflow id="281" from="norm_2_load" to="norm" fromId="78" toId="79">
</dataflow>
<dataflow id="282" from="mul2" to="norm" fromId="77" toId="79">
</dataflow>
<dataflow id="283" from="norm_2_load" to="norm" fromId="78" toId="80">
</dataflow>
<dataflow id="284" from="mul2" to="norm" fromId="77" toId="80">
</dataflow>
<dataflow id="285" from="norm_2_load" to="norm" fromId="78" toId="81">
</dataflow>
<dataflow id="286" from="mul2" to="norm" fromId="77" toId="81">
</dataflow>
<dataflow id="287" from="norm_2_load" to="norm" fromId="78" toId="82">
</dataflow>
<dataflow id="288" from="mul2" to="norm" fromId="77" toId="82">
</dataflow>
<dataflow id="290" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="289" toId="83">
</dataflow>
<dataflow id="292" from="VITIS_LOOP_163_1_VITIS_LOOP_164_2_str" to="specloopname_ln0" fromId="291" toId="83">
</dataflow>
<dataflow id="294" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="293" toId="84">
</dataflow>
<dataflow id="296" from="StgValue_295" to="empty" fromId="295" toId="84">
</dataflow>
<dataflow id="297" from="StgValue_295" to="empty" fromId="295" toId="84">
</dataflow>
<dataflow id="298" from="StgValue_295" to="empty" fromId="295" toId="84">
</dataflow>
<dataflow id="299" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="187" toId="85">
</dataflow>
<dataflow id="300" from="StgValue_160" to="specpipeline_ln0" fromId="160" toId="85">
</dataflow>
<dataflow id="301" from="StgValue_155" to="specpipeline_ln0" fromId="155" toId="85">
</dataflow>
<dataflow id="302" from="StgValue_145" to="specpipeline_ln0" fromId="145" toId="85">
</dataflow>
<dataflow id="303" from="StgValue_155" to="specpipeline_ln0" fromId="155" toId="85">
</dataflow>
<dataflow id="304" from="p_str" to="specpipeline_ln0" fromId="193" toId="85">
</dataflow>
<dataflow id="305" from="_ssdm_op_SpecLoopName" to="specloopname_ln158" fromId="289" toId="86">
</dataflow>
<dataflow id="307" from="empty_12" to="specloopname_ln158" fromId="306" toId="86">
</dataflow>
<dataflow id="308" from="norm_2_load" to="norm" fromId="78" toId="87">
</dataflow>
<dataflow id="309" from="mul2" to="norm" fromId="77" toId="87">
</dataflow>
<dataflow id="310" from="norm" to="store_ln164" fromId="87" toId="88">
</dataflow>
<dataflow id="311" from="norm_2" to="store_ln164" fromId="25" toId="88">
</dataflow>
<dataflow id="312" from="norm_2" to="norm_2_load_1" fromId="25" toId="90">
</dataflow>
<dataflow id="314" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="313" toId="91">
</dataflow>
<dataflow id="315" from="norm_2_out" to="write_ln0" fromId="144" toId="91">
</dataflow>
<dataflow id="316" from="norm_2_load_1" to="write_ln0" fromId="90" toId="91">
</dataflow>
<dataflow id="317" from="icmp_ln163" to="StgValue_2" fromId="37" toId="2">
</dataflow>
<dataflow id="318" from="icmp_ln163" to="StgValue_3" fromId="37" toId="3">
</dataflow>
<dataflow id="319" from="icmp_ln163" to="StgValue_4" fromId="37" toId="4">
</dataflow>
<dataflow id="320" from="icmp_ln163" to="StgValue_5" fromId="37" toId="5">
</dataflow>
<dataflow id="321" from="icmp_ln163" to="StgValue_19" fromId="37" toId="19">
</dataflow>
</dataflows>


</stg>
