$date
	Tue May 27 10:43:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module module_mult_booth_tb $end
$var wire 16 ! Y [15:0] $end
$var wire 3 " Q_LSB [2:0] $end
$var parameter 32 # N $end
$var reg 8 $ A [7:0] $end
$var reg 8 % B [7:0] $end
$var reg 1 & add_sub $end
$var reg 1 ' clk $end
$var reg 1 ( load_A $end
$var reg 1 ) load_B $end
$var reg 1 * load_add $end
$var reg 1 + rst $end
$var reg 1 , shift_HQ_LQ_Q_1 $end
$scope module dut $end
$var wire 8 - A [7:0] $end
$var wire 8 . B [7:0] $end
$var wire 1 ' clk $end
$var wire 5 / mult_control [4:0] $end
$var wire 1 + rst $end
$var parameter 32 0 N $end
$var reg 8 1 HQ [7:0] $end
$var reg 8 2 LQ [7:0] $end
$var reg 8 3 M [7:0] $end
$var reg 1 4 Q_1 $end
$var reg 2 5 Q_LSB [1:0] $end
$var reg 16 6 Y [15:0] $end
$var reg 8 7 adder_sub_out [7:0] $end
$var reg 17 8 shift [16:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 0
b1000 #
$end
#0
$dumpvars
bx 8
bx 7
bx 6
bx 5
x4
bx 3
bx 2
bx 1
bx /
bx .
bx -
x,
1+
x*
x)
x(
0'
x&
bx %
bx $
b0xx "
bx !
$end
#5
b0 7
b0 "
b0 5
04
b0 2
b0 1
b0 3
b0 8
1'
#10
0'
0&
0,
0*
0)
b10000 /
1(
b1110 %
b1110 .
b1011 $
b1011 -
0+
#15
b1011 7
b1011 3
1'
#20
0'
1)
b1000 /
0(
#25
b1110 2
b0 !
b0 6
b11100 8
1'
#30
0'
1*
b100 /
0)
#35
b0 7
b1011 1
b1110 !
b1110 6
b1011000011100 8
1'
#40
b10110 7
0'
b101 /
1&
#45
b100001 7
b10110 1
b101100001110 !
b101100001110 6
b10110000011100 8
1'
#50
0'
b111 /
1,
#55
b10110 7
b10 "
b10 5
b111 2
b1011 1
b1011000001110 !
b1011000001110 6
b1011000001110 8
1'
#60
0'
