0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/vicer/CPE233_Lab2/CPE233_Lab2.srcs/sources_1/new/PC_module.v,1701409140,verilog,,C:/Users/vicer/Downloads/mux_2t1_nb_v1_04.v,,PC_module,,uvm,,,,,,
C:/Users/vicer/CPE233_Lab3/CPE233_Lab3.srcs/sources_1/new/ALU_module.v,1700053186,verilog,,C:/Users/vicer/CPE233_Lab6/CPE233_Lab6.srcs/sources_1/new/BCG_module.v,,ALU_module,,uvm,,,,,,
C:/Users/vicer/CPE233_Lab5/CPE233_Lab5.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/vicer/CPE233_Lab5/CPE233_Lab5.srcs/sim_1/new/OTTERMCU_sim.v,1700107855,verilog,,,,OTTERMCU_sim,,uvm,,,,,,
C:/Users/vicer/CPE233_Lab5/CPE233_Lab5.srcs/sources_1/new/OTTER_MCU.v,1701410916,verilog,,C:/Users/vicer/CPE233_Lab2/CPE233_Lab2.srcs/sources_1/new/PC_module.v,,OTTER_MCU,,uvm,,,,,,
C:/Users/vicer/CPE233_Lab6/CPE233_Lab6.srcs/sources_1/new/BCG_module.v,1700118526,verilog,,C:/Users/vicer/CPE233_Lab5/CPE233_Lab5.srcs/sources_1/new/OTTER_MCU.v,,BCG_module,,uvm,,,,,,
C:/Users/vicer/Downloads/control_unit_dcdr_v_1_05.sv,1701411169,systemVerilog,,C:/Users/vicer/Downloads/control_unit_fsm_v_1_07.sv,,CU_DCDR,,uvm,,,,,,
C:/Users/vicer/Downloads/control_unit_fsm_v_1_07.sv,1700217093,systemVerilog,,C:/Users/vicer/Downloads/otter_memory_v1_06.sv,,CU_FSM,,uvm,,,,,,
C:/Users/vicer/Downloads/exp5_testbench-1.v,1701406716,verilog,,,,otter_tb,,uvm,,,,,,
C:/Users/vicer/Downloads/mux_2t1_nb_v1_04.v,1696827972,verilog,,C:/Users/vicer/Downloads/mux_4t1_nb_v1_06.v,,mux_2t1_nb,,uvm,,,,,,
C:/Users/vicer/Downloads/mux_4t1_nb_v1_06.v,1696449142,verilog,,C:/Users/vicer/Downloads/reg_nb_sync_clr_v1_01.v,,mux_4t1_nb,,uvm,,,,,,
C:/Users/vicer/Downloads/otter_memory_v1_06.sv,1700047581,systemVerilog,,C:/Users/vicer/Downloads/reg_file_v_1_01.sv,,Memory,,uvm,,,,,,
C:/Users/vicer/Downloads/reg_file_v_1_01.sv,1700102503,systemVerilog,,,,RegFile,,uvm,,,,,,
C:/Users/vicer/Downloads/reg_nb_sync_clr_v1_01.v,1700043772,verilog,,,,reg_nb_sclr,,uvm,,,,,,
