//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28845127
// Cuda compilation tools, release 11.0, V11.0.221
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_52
.address_size 64

	// .globl	_Z22bpnn_layerforward_CUDAPfS_S_S_ii
// _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE10input_node has been demoted
// _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE13weight_matrix has been demoted

.visible .entry _Z22bpnn_layerforward_CUDAPfS_S_S_ii(
	.param .u64 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_0,
	.param .u64 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_1,
	.param .u64 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_2,
	.param .u64 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_3,
	.param .u32 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_4,
	.param .u32 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_5
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<46>;
	.reg .b32 	%r<127>;
	.reg .b64 	%rd<16>;
	// demoted variable
	.shared .align 4 .b8 _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE10input_node[512];
	// demoted variable
	.shared .align 4 .b8 _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE13weight_matrix[65536];

	ld.param.u64 	%rd1, [_Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_0];
	ld.param.u64 	%rd2, [_Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_2];
	ld.param.u64 	%rd3, [_Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_3];
	ld.param.u32 	%r7, [_Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_5];
	mov.u32 	%r8, %ctaid.y;
	shl.b32 	%r9, %r8, 7;
	mov.u32 	%r10, %tid.y;
	add.s32 	%r11, %r10, %r9;
	add.s32 	%r12, %r7, 1;
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r7, %r13;
	mad.lo.s32 	%r1, %r11, %r12, %r14;
	shl.b32 	%r15, %r10, 2;
	mov.u32 	%r16, _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE10input_node;
	add.s32 	%r2, %r16, %r15;
	setp.ne.s32	%p2, %r13, 0;
	@%p2 bra 	BB0_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r11, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f32 	%f18, [%rd6+4];
	st.shared.f32 	[%r2], %f18;

BB0_2:
	bar.sync 	0;
	cvta.to.global.u64 	%rd7, %rd2;
	mul.wide.s32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f32 	%f19, [%rd9+8];
	shl.b32 	%r23, %r10, 9;
	mov.u32 	%r24, _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE13weight_matrix;
	add.s32 	%r25, %r24, %r23;
	shl.b32 	%r26, %r13, 2;
	add.s32 	%r3, %r25, %r26;
	st.shared.f32 	[%r3], %f19;
	bar.sync 	0;
	ld.shared.f32 	%f20, [%r2];
	ld.shared.f32 	%f21, [%r3];
	mul.f32 	%f22, %f21, %f20;
	st.shared.f32 	[%r3], %f22;
	bar.sync 	0;
	mov.f32 	%f23, 0f43000000;
	lg2.approx.f32 	%f1, %f23;
	setp.ltu.f32	%p3, %f1, 0f3F800000;
	@%p3 bra 	BB0_7;

	mov.f32 	%f25, 0f40000000;
	lg2.approx.f32 	%f2, %f25;
	mov.u32 	%r126, 1;
	mov.f32 	%f39, 0f3F800000;

BB0_4:
	mul.f32 	%f26, %f39, %f2;
	ex2.approx.f32 	%f27, %f26;
	cvt.rzi.s32.f32	%r5, %f27;
	rem.s32 	%r29, %r10, %r5;
	setp.ne.s32	%p4, %r29, 0;
	@%p4 bra 	BB0_6;

	shr.u32 	%r37, %r5, 31;
	add.s32 	%r38, %r5, %r37;
	shr.u32 	%r39, %r38, 1;
	add.s32 	%r40, %r39, %r10;
	shl.b32 	%r41, %r40, 9;
	add.s32 	%r42, %r24, %r41;
	add.s32 	%r43, %r42, %r26;
	ld.shared.f32 	%f28, [%r43];
	ld.shared.f32 	%f29, [%r3];
	add.f32 	%f30, %f29, %f28;
	st.shared.f32 	[%r3], %f30;

BB0_6:
	bar.sync 	0;
	add.s32 	%r126, %r126, 1;
	cvt.rn.f32.s32	%f39, %r126;
	setp.le.f32	%p5, %f39, %f1;
	@%p5 bra 	BB0_4;

BB0_7:
	ld.shared.f32 	%f41, [%r3];
	st.global.f32 	[%rd9+8], %f41;
	and.b32  	%r57, %r10, 1;
	setp.eq.b32	%p6, %r57, 1;
	@%p6 bra 	BB0_9;

	add.f32 	%f41, %f41, %f41;
	st.shared.f32 	[%r3], %f41;

BB0_9:
	and.b32  	%r66, %r10, 3;
	setp.ne.s32	%p7, %r66, 0;
	@%p7 bra 	BB0_11;

	ld.shared.f32 	%f31, [%r3+512];
	add.f32 	%f41, %f41, %f31;
	st.shared.f32 	[%r3], %f41;

BB0_11:
	and.b32  	%r75, %r10, 7;
	setp.ne.s32	%p8, %r75, 0;
	@%p8 bra 	BB0_13;

	ld.shared.f32 	%f32, [%r3+1536];
	add.f32 	%f41, %f41, %f32;
	st.shared.f32 	[%r3], %f41;

BB0_13:
	and.b32  	%r84, %r10, 15;
	setp.ne.s32	%p9, %r84, 0;
	@%p9 bra 	BB0_15;

	ld.shared.f32 	%f33, [%r3+3584];
	add.f32 	%f41, %f41, %f33;
	st.shared.f32 	[%r3], %f41;

BB0_15:
	and.b32  	%r93, %r10, 31;
	setp.ne.s32	%p10, %r93, 0;
	@%p10 bra 	BB0_17;

	ld.shared.f32 	%f34, [%r3+7680];
	add.f32 	%f41, %f41, %f34;
	st.shared.f32 	[%r3], %f41;

BB0_17:
	and.b32  	%r102, %r10, 63;
	setp.ne.s32	%p11, %r102, 0;
	@%p11 bra 	BB0_19;

	ld.shared.f32 	%f35, [%r3+15872];
	add.f32 	%f41, %f41, %f35;
	st.shared.f32 	[%r3], %f41;

BB0_19:
	and.b32  	%r111, %r10, 127;
	setp.ne.s32	%p12, %r111, 0;
	@%p12 bra 	BB0_21;

	ld.shared.f32 	%f36, [%r3+32256];
	add.f32 	%f37, %f41, %f36;
	st.shared.f32 	[%r3], %f37;

BB0_21:
	setp.eq.s32	%p1, %r13, 0;
	bar.sync 	0;
	@!%p1 bra 	BB0_23;
	bra.uni 	BB0_22;

BB0_22:
	add.s32 	%r123, %r24, %r15;
	ld.shared.f32 	%f38, [%r123];
	mad.lo.s32 	%r125, %r8, %r7, %r10;
	cvta.to.global.u64 	%rd13, %rd3;
	mul.wide.s32 	%rd14, %r125, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.global.f32 	[%rd15], %f38;

BB0_23:
	ret;
}

	// .globl	_Z24bpnn_adjust_weights_cudaPfiS_iS_S_
.visible .entry _Z24bpnn_adjust_weights_cudaPfiS_iS_S_(
	.param .u64 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0,
	.param .u32 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1,
	.param .u64 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2,
	.param .u32 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3,
	.param .u64 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4,
	.param .u64 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<12>;
	.reg .f64 	%fd<25>;
	.reg .b64 	%rd<19>;


	ld.param.u64 	%rd4, [_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0];
	ld.param.u32 	%r4, [_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1];
	ld.param.u64 	%rd5, [_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2];
	ld.param.u64 	%rd6, [_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4];
	ld.param.u64 	%rd7, [_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5];
	cvta.to.global.u64 	%rd1, %rd6;
	mov.u32 	%r1, %ctaid.y;
	shl.b32 	%r5, %r1, 7;
	mov.u32 	%r2, %tid.y;
	add.s32 	%r6, %r2, %r5;
	add.s32 	%r7, %r4, 1;
	mov.u32 	%r3, %tid.x;
	add.s32 	%r8, %r4, %r3;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	cvta.to.global.u64 	%rd8, %rd4;
	mul.wide.s32 	%rd9, %r3, 4;
	add.s64 	%rd2, %rd8, %rd9;
	ld.global.f32 	%f1, [%rd2+4];
	cvt.f64.f32	%fd1, %f1;
	mul.f64 	%fd2, %fd1, 0d3FD3333333333333;
	cvta.to.global.u64 	%rd10, %rd5;
	mul.wide.s32 	%rd11, %r6, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.f32 	%f2, [%rd12+4];
	cvt.f64.f32	%fd3, %f2;
	cvta.to.global.u64 	%rd3, %rd7;
	mul.wide.s32 	%rd13, %r9, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.f32 	%f3, [%rd14+8];
	cvt.f64.f32	%fd4, %f3;
	mul.f64 	%fd5, %fd4, 0d3FD3333333333333;
	fma.rn.f64 	%fd6, %fd2, %fd3, %fd5;
	add.s64 	%rd15, %rd1, %rd13;
	ld.global.f32 	%f4, [%rd15+8];
	cvt.f64.f32	%fd7, %f4;
	add.f64 	%fd8, %fd7, %fd6;
	cvt.rn.f32.f64	%f5, %fd8;
	st.global.f32 	[%rd15+8], %f5;
	ld.global.f32 	%f6, [%rd2+4];
	cvt.f64.f32	%fd9, %f6;
	mul.f64 	%fd10, %fd9, 0d3FD3333333333333;
	ld.global.f32 	%f7, [%rd12+4];
	cvt.f64.f32	%fd11, %f7;
	ld.global.f32 	%f8, [%rd14+8];
	cvt.f64.f32	%fd12, %f8;
	mul.f64 	%fd13, %fd12, 0d3FD3333333333333;
	fma.rn.f64 	%fd14, %fd10, %fd11, %fd13;
	cvt.rn.f32.f64	%f9, %fd14;
	st.global.f32 	[%rd14+8], %f9;
	bar.sync 	0;
	or.b32  	%r10, %r2, %r1;
	setp.ne.s32	%p1, %r10, 0;
	@%p1 bra 	BB1_2;

	add.s32 	%r11, %r3, 1;
	ld.global.f32 	%f10, [%rd2+4];
	cvt.f64.f32	%fd15, %f10;
	mul.wide.s32 	%rd16, %r11, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.f32 	%f11, [%rd17];
	cvt.f64.f32	%fd16, %f11;
	mul.f64 	%fd17, %fd16, 0d3FD3333333333333;
	fma.rn.f64 	%fd18, %fd15, 0d3FD3333333333333, %fd17;
	add.s64 	%rd18, %rd1, %rd16;
	ld.global.f32 	%f12, [%rd18];
	cvt.f64.f32	%fd19, %f12;
	add.f64 	%fd20, %fd19, %fd18;
	cvt.rn.f32.f64	%f13, %fd20;
	st.global.f32 	[%rd18], %f13;
	ld.global.f32 	%f14, [%rd2+4];
	cvt.f64.f32	%fd21, %f14;
	ld.global.f32 	%f15, [%rd17];
	cvt.f64.f32	%fd22, %f15;
	mul.f64 	%fd23, %fd22, 0d3FD3333333333333;
	fma.rn.f64 	%fd24, %fd21, 0d3FD3333333333333, %fd23;
	cvt.rn.f32.f64	%f16, %fd24;
	st.global.f32 	[%rd17], %f16;

BB1_2:
	ret;
}


