strict digraph "" {
	node [label="\N"];
	"293:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f3def8fe750>",
		fillcolor=turquoise,
		label="293:BL
fieldOut = fieldIn;
accMuxSelOut = accMuxSelIn;
accEnOut = accEnIn;
op2MuxSelOut = op2MuxSelIn;
aluEnOut = aluEnIn;
aluOpcodeOut = \
aluOpcodeIn;
bitRamEnOut = bitRamEnIn;
bitRamRwOut = bitRamRwIn;
byteRamEnOut = byteRamEnIn;
byteRamRwOut = byteRamRwIn;
outputRwOut = \
outputRwIn;
entypeEnOut = entypeEnIn;
tcAccReadOut = tcAccReadIn;
tcResetEnOut = tcResetEnIn;
tcPresetEnOut = tcPresetEnIn;
uartReadOut = \
uartReadIn;
uartWriteOut = uartWriteIn;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def870090>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8f42d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8f4410>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8f4550>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8f4690>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8f47d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8f4910>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8f4a50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8f4b90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8f4cd0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8f4e10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8f4f50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8fe0d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8fe210>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8fe350>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8fe4d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8fe610>]",
		style=filled,
		typ=Block];
	"Leaf_292:AL"	 [def_var="['tcResetEnOut', 'byteRamEnOut', 'aluEnOut', 'tcPresetEnOut', 'bitRamRwOut', 'aluOpcodeOut', 'outputRwOut', 'accEnOut', 'accMuxSelOut', '\
tcAccReadOut', 'fieldOut', 'byteRamRwOut', 'uartWriteOut', 'entypeEnOut', 'op2MuxSelOut', 'bitRamEnOut', 'uartReadOut']",
		label="Leaf_292:AL"];
	"293:BL" -> "Leaf_292:AL"	 [cond="[]",
		lineno=None];
	"292:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f3df0005a90>",
		clk_sens=True,
		fillcolor=gold,
		label="292:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['aluOpcodeIn', 'byteRamRwIn', 'entypeEnIn', 'bitRamEnIn', 'bitRamRwIn', 'aluEnIn', 'uartReadIn', 'tcAccReadIn', 'accEnIn', 'outputRwIn', '\
tcResetEnIn', 'op2MuxSelIn', 'tcPresetEnIn', 'uartWriteIn', 'fieldIn', 'byteRamEnIn', 'accMuxSelIn']"];
	"292:AL" -> "293:BL"	 [cond="[]",
		lineno=None];
}
