

================================================================
== Vitis HLS Report for 'pool5'
================================================================
* Date:           Sat Jan 25 23:57:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Pool5 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    68103|    68103|  0.681 ms|  0.681 ms|  68104|  68104|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_pool5_Pipeline_L4_fu_247     |pool5_Pipeline_L4     |       16|       16|  0.160 us|  0.160 us|   14|   14|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_pool5_Pipeline_L5_L6_fu_280  |pool5_Pipeline_L5_L6  |      237|      237|  2.370 us|  2.370 us|  222|  222|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_1  |    68096|    68096|       266|          -|          -|   256|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     152|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|     0|    3906|    3786|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     299|    -|
|Register         |        -|     -|     877|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     0|    4783|    4237|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |control_s_axi_U                  |control_s_axi         |        0|   0|   176|   296|    0|
    |gmem_m_axi_U                     |gmem_m_axi            |        4|   0|   824|   682|    0|
    |grp_pool5_Pipeline_L4_fu_247     |pool5_Pipeline_L4     |        0|   0|   467|   192|    0|
    |grp_pool5_Pipeline_L5_L6_fu_280  |pool5_Pipeline_L5_L6  |        0|   0|  2439|  2616|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |Total                            |                      |        4|   0|  3906|  3786|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln51_1_fu_365_p2  |         +|   0|  0|  25|          18|          10|
    |add_ln51_2_fu_371_p2  |         +|   0|  0|  23|          16|           8|
    |add_ln51_fu_383_p2    |         +|   0|  0|  16|           9|           1|
    |empty_41_fu_393_p2    |         +|   0|  0|  71|          64|          64|
    |icmp_ln51_fu_377_p2   |      icmp|   0|  0|  17|           9|          10|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 152|         116|          93|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  106|         21|    1|         21|
    |c_fu_112         |    9|          2|    9|         18|
    |gmem_0_ARADDR    |   20|          4|   64|        256|
    |gmem_0_ARLEN     |   20|          4|   32|        128|
    |gmem_0_ARVALID   |   20|          4|    1|          4|
    |gmem_0_AWADDR    |   14|          3|   64|        192|
    |gmem_0_AWLEN     |   14|          3|   32|         96|
    |gmem_0_AWVALID   |   14|          3|    1|          3|
    |gmem_0_BREADY    |   14|          3|    1|          3|
    |gmem_0_RREADY    |   14|          3|    1|          3|
    |gmem_0_WVALID    |    9|          2|    1|          2|
    |gmem_blk_n_AR    |    9|          2|    1|          2|
    |gmem_blk_n_AW    |    9|          2|    1|          2|
    |gmem_blk_n_B     |    9|          2|    1|          2|
    |phi_mul16_fu_92  |    9|          2|   18|         36|
    |phi_mul_fu_96    |    9|          2|   16|         32|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  299|         62|  244|        800|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  20|   0|   20|          0|
    |c_fu_112                                      |   9|   0|    9|          0|
    |empty_37_fu_104                               |  32|   0|   32|          0|
    |empty_38_fu_108                               |  32|   0|   32|          0|
    |empty_39_fu_164                               |  32|   0|   32|          0|
    |empty_fu_100                                  |  32|   0|   32|          0|
    |grp_pool5_Pipeline_L4_fu_247_ap_start_reg     |   1|   0|    1|          0|
    |grp_pool5_Pipeline_L5_L6_fu_280_ap_start_reg  |   1|   0|    1|          0|
    |inp_img_read_reg_663                          |  64|   0|   64|          0|
    |mux_case_1085_fu_156                          |  32|   0|   32|          0|
    |mux_case_1150_fu_136                          |  32|   0|   32|          0|
    |mux_case_115_fu_116                           |  32|   0|   32|          0|
    |mux_case_1292_fu_160                          |  32|   0|   32|          0|
    |mux_case_257_fu_140                           |  32|   0|   32|          0|
    |mux_case_322_fu_120                           |  32|   0|   32|          0|
    |mux_case_464_fu_144                           |  32|   0|   32|          0|
    |mux_case_529_fu_124                           |  32|   0|   32|          0|
    |mux_case_671_fu_148                           |  32|   0|   32|          0|
    |mux_case_736_fu_128                           |  32|   0|   32|          0|
    |mux_case_878_fu_152                           |  32|   0|   32|          0|
    |mux_case_943_fu_132                           |  32|   0|   32|          0|
    |p_load27_reg_826                              |  32|   0|   32|          0|
    |p_load28_reg_821                              |  32|   0|   32|          0|
    |p_load29_reg_816                              |  32|   0|   32|          0|
    |phi_mul16_fu_92                               |  18|   0|   18|          0|
    |phi_mul_fu_96                                 |  16|   0|   16|          0|
    |phi_mul_load_reg_758                          |  16|   0|   16|          0|
    |trunc_ln1_reg_766                             |  62|   0|   62|          0|
    |trunc_ln_reg_747                              |  62|   0|   62|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 877|   0|  877|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         pool5|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         pool5|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|         pool5|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

