#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d67807ca70 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x55d6780ec310_0 .var "clk", 0 0;
v0x55d6780ec3b0_0 .var "reset", 0 0;
S_0x55d67809d010 .scope module, "micpu" "cpu" 2 17, 3 21 0, S_0x55d67807ca70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x55d6780ebc30_0 .net "clk", 0 0, v0x55d6780ec310_0;  1 drivers
v0x55d6780ebcf0_0 .net "op_alu", 2 0, v0x55d6780eb460_0;  1 drivers
v0x55d6780ebdb0_0 .net "opcode", 5 0, L_0x55d6780fdca0;  1 drivers
v0x55d6780ebea0_0 .net "reset", 0 0, v0x55d6780ec3b0_0;  1 drivers
v0x55d6780ebf40_0 .net "s_inc", 0 0, v0x55d6780eb650_0;  1 drivers
v0x55d6780ec030_0 .net "s_inm", 0 0, v0x55d6780eb740_0;  1 drivers
v0x55d6780ec0d0_0 .net "we3", 0 0, v0x55d6780eb830_0;  1 drivers
v0x55d6780ec170_0 .net "wez", 0 0, v0x55d6780eb970_0;  1 drivers
v0x55d6780ec210_0 .net "z", 0 0, v0x55d6780e7e00_0;  1 drivers
S_0x55d67809cd00 .scope module, "caminodatos" "cd" 3 28, 4 21 0, S_0x55d67809d010;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "s_inm"
    .port_info 4 /INPUT 1 "we3"
    .port_info 5 /INPUT 1 "wez"
    .port_info 6 /INPUT 3 "op_alu"
    .port_info 7 /OUTPUT 1 "z"
    .port_info 8 /OUTPUT 6 "opcode"
v0x55d6780ea2b0_0 .net "Reg1", 7 0, L_0x55d6780fce60;  1 drivers
v0x55d6780ea3c0_0 .net "Reg2", 7 0, L_0x55d6780fd570;  1 drivers
v0x55d6780ea4d0_0 .net "SalALU", 7 0, v0x55d6780e5ce0_0;  1 drivers
v0x55d6780ea5c0_0 .net "SalMuxInc_EntPC", 9 0, L_0x55d6780fc820;  1 drivers
v0x55d6780ea6d0_0 .net "SalMuxInm_EntBR", 7 0, L_0x55d6780fdad0;  1 drivers
v0x55d6780ea830_0 .net "SalPC", 9 0, v0x55d6780e9b40_0;  1 drivers
v0x55d6780ea8f0_0 .net "SalSum_EntMuxInc", 9 0, L_0x55d6780ec690;  1 drivers
v0x55d6780eaa00_0 .net "alu_ffz", 0 0, L_0x55d6780fda60;  1 drivers
v0x55d6780eaaf0_0 .net "clk", 0 0, v0x55d6780ec310_0;  alias, 1 drivers
v0x55d6780eab90_0 .net "instruccion", 15 0, L_0x55d6780ec5b0;  1 drivers
v0x55d6780eac50_0 .net "op_alu", 2 0, v0x55d6780eb460_0;  alias, 1 drivers
v0x55d6780eacf0_0 .net "opcode", 5 0, L_0x55d6780fdca0;  alias, 1 drivers
v0x55d6780eadb0_0 .net "reset", 0 0, v0x55d6780ec3b0_0;  alias, 1 drivers
v0x55d6780eae50_0 .net "s_inc", 0 0, v0x55d6780eb650_0;  alias, 1 drivers
v0x55d6780eaef0_0 .net "s_inm", 0 0, v0x55d6780eb740_0;  alias, 1 drivers
v0x55d6780eaf90_0 .net "we3", 0 0, v0x55d6780eb830_0;  alias, 1 drivers
v0x55d6780eb030_0 .net "wez", 0 0, v0x55d6780eb970_0;  alias, 1 drivers
v0x55d6780eb0d0_0 .net "z", 0 0, v0x55d6780e7e00_0;  alias, 1 drivers
L_0x55d6780fc8e0 .part L_0x55d6780ec5b0, 0, 10;
L_0x55d6780fd6c0 .part L_0x55d6780ec5b0, 8, 4;
L_0x55d6780fd7f0 .part L_0x55d6780ec5b0, 4, 4;
L_0x55d6780fd890 .part L_0x55d6780ec5b0, 0, 4;
L_0x55d6780fdc00 .part L_0x55d6780ec5b0, 4, 8;
L_0x55d6780fdca0 .part L_0x55d6780ec5b0, 10, 6;
S_0x55d6780a28f0 .scope module, "ALU" "alu" 4 44, 5 21 0, S_0x55d67809cd00;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x55d6780fda60 .functor NOT 1, L_0x55d6780fd930, C4<0>, C4<0>, C4<0>;
v0x55d6780954d0_0 .net *"_s3", 0 0, L_0x55d6780fd930;  1 drivers
v0x55d6780955a0_0 .net "a", 7 0, L_0x55d6780fce60;  alias, 1 drivers
v0x55d6780e5b40_0 .net "b", 7 0, L_0x55d6780fd570;  alias, 1 drivers
v0x55d6780e5c00_0 .net "op_alu", 2 0, v0x55d6780eb460_0;  alias, 1 drivers
v0x55d6780e5ce0_0 .var "s", 7 0;
v0x55d6780e5e10_0 .net "y", 7 0, v0x55d6780e5ce0_0;  alias, 1 drivers
v0x55d6780e5ef0_0 .net "zero", 0 0, L_0x55d6780fda60;  alias, 1 drivers
E_0x55d67809fdf0 .event edge, v0x55d6780e5c00_0, v0x55d6780e5b40_0, v0x55d6780955a0_0;
L_0x55d6780fd930 .reduce/or v0x55d6780e5ce0_0;
S_0x55d6780e6050 .scope module, "BancoReg" "regfile" 4 41, 6 24 0, S_0x55d67809cd00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x55d6780e6380_0 .net *"_s0", 31 0, L_0x55d6780fc980;  1 drivers
v0x55d6780e6480_0 .net *"_s10", 5 0, L_0x55d6780fcc50;  1 drivers
L_0x7ff67c313138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d6780e6560_0 .net *"_s13", 1 0, L_0x7ff67c313138;  1 drivers
L_0x7ff67c313180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55d6780e6620_0 .net/2u *"_s14", 7 0, L_0x7ff67c313180;  1 drivers
v0x55d6780e6700_0 .net *"_s18", 31 0, L_0x55d6780fcff0;  1 drivers
L_0x7ff67c3131c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6780e6830_0 .net *"_s21", 27 0, L_0x7ff67c3131c8;  1 drivers
L_0x7ff67c313210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6780e6910_0 .net/2u *"_s22", 31 0, L_0x7ff67c313210;  1 drivers
v0x55d6780e69f0_0 .net *"_s24", 0 0, L_0x55d6780fd120;  1 drivers
v0x55d6780e6ab0_0 .net *"_s26", 7 0, L_0x55d6780fd260;  1 drivers
v0x55d6780e6b90_0 .net *"_s28", 5 0, L_0x55d6780fd350;  1 drivers
L_0x7ff67c3130a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6780e6c70_0 .net *"_s3", 27 0, L_0x7ff67c3130a8;  1 drivers
L_0x7ff67c313258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d6780e6d50_0 .net *"_s31", 1 0, L_0x7ff67c313258;  1 drivers
L_0x7ff67c3132a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55d6780e6e30_0 .net/2u *"_s32", 7 0, L_0x7ff67c3132a0;  1 drivers
L_0x7ff67c3130f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6780e6f10_0 .net/2u *"_s4", 31 0, L_0x7ff67c3130f0;  1 drivers
v0x55d6780e6ff0_0 .net *"_s6", 0 0, L_0x55d6780fca70;  1 drivers
v0x55d6780e70b0_0 .net *"_s8", 7 0, L_0x55d6780fcbb0;  1 drivers
v0x55d6780e7190_0 .net "clk", 0 0, v0x55d6780ec310_0;  alias, 1 drivers
v0x55d6780e7250_0 .net "ra1", 3 0, L_0x55d6780fd6c0;  1 drivers
v0x55d6780e7330_0 .net "ra2", 3 0, L_0x55d6780fd7f0;  1 drivers
v0x55d6780e7410_0 .net "rd1", 7 0, L_0x55d6780fce60;  alias, 1 drivers
v0x55d6780e74d0_0 .net "rd2", 7 0, L_0x55d6780fd570;  alias, 1 drivers
v0x55d6780e7570 .array "regb", 15 0, 7 0;
v0x55d6780e7610_0 .net "wa3", 3 0, L_0x55d6780fd890;  1 drivers
v0x55d6780e76f0_0 .net "wd3", 7 0, L_0x55d6780fdad0;  alias, 1 drivers
v0x55d6780e77d0_0 .net "we3", 0 0, v0x55d6780eb830_0;  alias, 1 drivers
E_0x55d6780c9e00 .event posedge, v0x55d6780e7190_0;
L_0x55d6780fc980 .concat [ 4 28 0 0], L_0x55d6780fd6c0, L_0x7ff67c3130a8;
L_0x55d6780fca70 .cmp/ne 32, L_0x55d6780fc980, L_0x7ff67c3130f0;
L_0x55d6780fcbb0 .array/port v0x55d6780e7570, L_0x55d6780fcc50;
L_0x55d6780fcc50 .concat [ 4 2 0 0], L_0x55d6780fd6c0, L_0x7ff67c313138;
L_0x55d6780fce60 .functor MUXZ 8, L_0x7ff67c313180, L_0x55d6780fcbb0, L_0x55d6780fca70, C4<>;
L_0x55d6780fcff0 .concat [ 4 28 0 0], L_0x55d6780fd7f0, L_0x7ff67c3131c8;
L_0x55d6780fd120 .cmp/ne 32, L_0x55d6780fcff0, L_0x7ff67c313210;
L_0x55d6780fd260 .array/port v0x55d6780e7570, L_0x55d6780fd350;
L_0x55d6780fd350 .concat [ 4 2 0 0], L_0x55d6780fd7f0, L_0x7ff67c313258;
L_0x55d6780fd570 .functor MUXZ 8, L_0x7ff67c3132a0, L_0x55d6780fd260, L_0x55d6780fd120, C4<>;
S_0x55d6780e7990 .scope module, "FFZ" "ffd" 4 50, 6 81 0, S_0x55d67809cd00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x55d6780e7b30_0 .net "carga", 0 0, v0x55d6780eb970_0;  alias, 1 drivers
v0x55d6780e7c10_0 .net "clk", 0 0, v0x55d6780ec310_0;  alias, 1 drivers
v0x55d6780e7d00_0 .net "d", 0 0, L_0x55d6780fda60;  alias, 1 drivers
v0x55d6780e7e00_0 .var "q", 0 0;
v0x55d6780e7ea0_0 .net "reset", 0 0, v0x55d6780ec3b0_0;  alias, 1 drivers
E_0x55d6780c9c10 .event posedge, v0x55d6780e7ea0_0, v0x55d6780e7190_0;
S_0x55d6780e7ff0 .scope module, "Memoria" "memprog" 4 32, 7 23 0, S_0x55d67809cd00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x55d6780ec5b0 .functor BUFZ 16, L_0x55d6780ec470, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55d6780e8230_0 .net *"_s0", 15 0, L_0x55d6780ec470;  1 drivers
v0x55d6780e8330_0 .net *"_s2", 11 0, L_0x55d6780ec510;  1 drivers
L_0x7ff67c313018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d6780e8410_0 .net *"_s5", 1 0, L_0x7ff67c313018;  1 drivers
v0x55d6780e84d0_0 .net "a", 9 0, v0x55d6780e9b40_0;  alias, 1 drivers
v0x55d6780e85b0_0 .net "clk", 0 0, v0x55d6780ec310_0;  alias, 1 drivers
v0x55d6780e86f0 .array "mem", 1023 0, 15 0;
v0x55d6780e87b0_0 .net "rd", 15 0, L_0x55d6780ec5b0;  alias, 1 drivers
L_0x55d6780ec470 .array/port v0x55d6780e86f0, L_0x55d6780ec510;
L_0x55d6780ec510 .concat [ 10 2 0 0], v0x55d6780e9b40_0, L_0x7ff67c313018;
S_0x55d6780e8910 .scope module, "MuxInc" "mux2" 4 38, 6 70 0, S_0x55d67809cd00;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55d6780e8b30 .param/l "WIDTH" 0 6 70, +C4<00000000000000000000000000001010>;
v0x55d6780e8bd0_0 .net "d0", 9 0, L_0x55d6780fc8e0;  1 drivers
v0x55d6780e8cb0_0 .net "d1", 9 0, L_0x55d6780ec690;  alias, 1 drivers
v0x55d6780e8d90_0 .net "s", 0 0, v0x55d6780eb650_0;  alias, 1 drivers
v0x55d6780e8e30_0 .net "y", 9 0, L_0x55d6780fc820;  alias, 1 drivers
L_0x55d6780fc820 .functor MUXZ 10, L_0x55d6780fc8e0, L_0x55d6780ec690, v0x55d6780eb650_0, C4<>;
S_0x55d6780e8fc0 .scope module, "MuxInm" "mux2" 4 47, 6 70 0, S_0x55d67809cd00;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x55d6780e9190 .param/l "WIDTH" 0 6 70, +C4<00000000000000000000000000001000>;
v0x55d6780e9260_0 .net "d0", 7 0, v0x55d6780e5ce0_0;  alias, 1 drivers
v0x55d6780e9370_0 .net "d1", 7 0, L_0x55d6780fdc00;  1 drivers
v0x55d6780e9430_0 .net "s", 0 0, v0x55d6780eb740_0;  alias, 1 drivers
v0x55d6780e9500_0 .net "y", 7 0, L_0x55d6780fdad0;  alias, 1 drivers
L_0x55d6780fdad0 .functor MUXZ 8, v0x55d6780e5ce0_0, L_0x55d6780fdc00, v0x55d6780eb740_0, C4<>;
S_0x55d6780e9680 .scope module, "PC" "registro" 4 29, 6 58 0, S_0x55d67809cd00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x55d6780e9850 .param/l "WIDTH" 0 6 58, +C4<00000000000000000000000000001010>;
v0x55d6780e9990_0 .net "clk", 0 0, v0x55d6780ec310_0;  alias, 1 drivers
v0x55d6780e9a50_0 .net "d", 9 0, L_0x55d6780fc820;  alias, 1 drivers
v0x55d6780e9b40_0 .var "q", 9 0;
v0x55d6780e9c40_0 .net "reset", 0 0, v0x55d6780ec3b0_0;  alias, 1 drivers
S_0x55d6780e9d60 .scope module, "Sumador" "sum" 4 35, 6 50 0, S_0x55d67809cd00;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x55d6780e9fa0_0 .net "a", 9 0, v0x55d6780e9b40_0;  alias, 1 drivers
L_0x7ff67c313060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55d6780ea0d0_0 .net "b", 9 0, L_0x7ff67c313060;  1 drivers
v0x55d6780ea1b0_0 .net "y", 9 0, L_0x55d6780ec690;  alias, 1 drivers
L_0x55d6780ec690 .arith/sum 10, v0x55d6780e9b40_0, L_0x7ff67c313060;
S_0x55d6780eb1f0 .scope module, "unidadcontrol" "uc" 3 31, 8 21 0, S_0x55d67809d010;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "s_inm"
    .port_info 4 /OUTPUT 1 "we3"
    .port_info 5 /OUTPUT 1 "wez"
    .port_info 6 /OUTPUT 3 "op_alu"
v0x55d6780eb460_0 .var "op_alu", 2 0;
v0x55d6780eb590_0 .net "opcode", 5 0, L_0x55d6780fdca0;  alias, 1 drivers
v0x55d6780eb650_0 .var "s_inc", 0 0;
v0x55d6780eb740_0 .var "s_inm", 0 0;
v0x55d6780eb830_0 .var "we3", 0 0;
v0x55d6780eb970_0 .var "wez", 0 0;
v0x55d6780eba60_0 .net "z", 0 0, v0x55d6780e7e00_0;  alias, 1 drivers
E_0x55d6780c9bd0 .event edge, v0x55d6780eacf0_0, v0x55d6780e7e00_0;
    .scope S_0x55d6780e9680;
T_0 ;
    %wait E_0x55d6780c9c10;
    %load/vec4 v0x55d6780e9c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55d6780e9b40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d6780e9a50_0;
    %assign/vec4 v0x55d6780e9b40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d6780e7ff0;
T_1 ;
    %vpi_call 7 31 "$readmemb", "progfile.dat", v0x55d6780e86f0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55d6780e6050;
T_2 ;
    %vpi_call 6 34 "$readmemb", "regfile.dat", v0x55d6780e7570 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55d6780e6050;
T_3 ;
    %wait E_0x55d6780c9e00;
    %load/vec4 v0x55d6780e77d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55d6780e76f0_0;
    %load/vec4 v0x55d6780e7610_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d6780e7570, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d6780a28f0;
T_4 ;
    %wait E_0x55d67809fdf0;
    %load/vec4 v0x55d6780e5c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55d6780e5ce0_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x55d6780955a0_0;
    %store/vec4 v0x55d6780e5ce0_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x55d6780955a0_0;
    %inv;
    %store/vec4 v0x55d6780e5ce0_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x55d6780955a0_0;
    %load/vec4 v0x55d6780e5b40_0;
    %add;
    %store/vec4 v0x55d6780e5ce0_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x55d6780955a0_0;
    %load/vec4 v0x55d6780e5b40_0;
    %sub;
    %store/vec4 v0x55d6780e5ce0_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x55d6780955a0_0;
    %load/vec4 v0x55d6780e5b40_0;
    %and;
    %store/vec4 v0x55d6780e5ce0_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x55d6780955a0_0;
    %load/vec4 v0x55d6780e5b40_0;
    %or;
    %store/vec4 v0x55d6780e5ce0_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x55d6780955a0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55d6780e5ce0_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55d6780e5b40_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55d6780e5ce0_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55d6780e7990;
T_5 ;
    %wait E_0x55d6780c9c10;
    %load/vec4 v0x55d6780e7ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d6780e7e00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d6780e7b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55d6780e7d00_0;
    %assign/vec4 v0x55d6780e7e00_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d6780eb1f0;
T_6 ;
    %wait E_0x55d6780c9bd0;
    %load/vec4 v0x55d6780eb590_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/x;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 0, 3, 6;
    %cmp/x;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 6;
    %cmp/x;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 3, 6;
    %cmp/x;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 40, 3, 6;
    %cmp/x;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 44, 3, 6;
    %cmp/x;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 48, 3, 6;
    %cmp/x;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 52, 3, 6;
    %cmp/x;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 6;
    %cmp/x;
    %jmp/1 T_6.10, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/x;
    %jmp/1 T_6.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb970_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d6780eb460_0, 0, 3;
    %jmp T_6.13;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb970_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d6780eb460_0, 0, 3;
    %jmp T_6.13;
T_6.1 ;
    %load/vec4 v0x55d6780eba60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb650_0, 0, 1;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb650_0, 0, 1;
T_6.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb970_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d6780eb460_0, 0, 3;
    %jmp T_6.13;
T_6.2 ;
    %load/vec4 v0x55d6780eba60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb650_0, 0, 1;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb650_0, 0, 1;
T_6.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb970_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d6780eb460_0, 0, 3;
    %jmp T_6.13;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb970_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d6780eb460_0, 0, 3;
    %jmp T_6.13;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb970_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d6780eb460_0, 0, 3;
    %jmp T_6.13;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb970_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d6780eb460_0, 0, 3;
    %jmp T_6.13;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb970_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d6780eb460_0, 0, 3;
    %jmp T_6.13;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb970_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55d6780eb460_0, 0, 3;
    %jmp T_6.13;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb970_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55d6780eb460_0, 0, 3;
    %jmp T_6.13;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb970_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55d6780eb460_0, 0, 3;
    %jmp T_6.13;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb970_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55d6780eb460_0, 0, 3;
    %jmp T_6.13;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780eb740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780eb970_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55d6780eb460_0, 0, 3;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55d67807ca70;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780ec310_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780ec310_0, 0, 1;
    %delay 3000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55d67807ca70;
T_8 ;
    %vpi_call 2 21 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6780ec3b0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6780ec3b0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55d67807ca70;
T_9 ;
    %delay 54000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
