INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:39:36 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.969ns  (required time - arrival time)
  Source:                 buffer71/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            buffer71/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 0.861ns (14.554%)  route 5.055ns (85.446%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2440, unset)         0.508     0.508    buffer71/clk
                         FDRE                                         r  buffer71/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer71/dataReg_reg[3]/Q
                         net (fo=4, unplaced)         0.412     1.146    buffer71/control/Memory_reg[0][4][3]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.265 r  buffer71/control/Memory[0][3]_i_1__6/O
                         net (fo=11, unplaced)        0.751     2.016    buffer71/control/dataReg_reg[3]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.059 r  buffer71/control/Memory[1][0]_i_3/O
                         net (fo=1, unplaced)         0.334     2.393    buffer71/control/Memory[1][0]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.436 r  buffer71/control/Memory[1][0]_i_2__19/O
                         net (fo=32, unplaced)        0.315     2.751    buffer134/fifo/transmitValue_reg_4
                         LUT6 (Prop_lut6_I3_O)        0.043     2.794 r  buffer134/fifo/transmitValue_i_2__81/O
                         net (fo=11, unplaced)        0.290     3.084    buffer82/control/transmitValue_reg_7
                         LUT6 (Prop_lut6_I4_O)        0.043     3.127 f  buffer82/control/fullReg_i_5__10/O
                         net (fo=3, unplaced)         0.240     3.367    control_merge5/tehb/control/transmitValue_reg_5
                         LUT4 (Prop_lut4_I1_O)        0.043     3.410 r  control_merge5/tehb/control/transmitValue_i_6__6/O
                         net (fo=9, unplaced)         0.263     3.673    buffer82/control/outs_reg[0]_1
                         LUT6 (Prop_lut6_I3_O)        0.043     3.716 f  buffer82/control/outputValid_i_4__7/O
                         net (fo=3, unplaced)         0.723     4.439    buffer82/control/outputValid_i_4__7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.482 f  buffer82/control/transmitValue_i_6__5/O
                         net (fo=3, unplaced)         0.262     4.744    control_merge6/fork_valid/generateBlocks[1].regblock/transmitValue_reg_15
                         LUT6 (Prop_lut6_I5_O)        0.043     4.787 r  control_merge6/fork_valid/generateBlocks[1].regblock/transmitValue_i_3__32/O
                         net (fo=3, unplaced)         0.240     5.027    fork51/control/generateBlocks[1].regblock/transmitValue_i_4__3
                         LUT6 (Prop_lut6_I1_O)        0.043     5.070 r  fork51/control/generateBlocks[1].regblock/transmitValue_i_10__0/O
                         net (fo=1, unplaced)         0.377     5.447    fork51/control/generateBlocks[3].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     5.490 r  fork51/control/generateBlocks[3].regblock/transmitValue_i_4__3/O
                         net (fo=12, unplaced)        0.292     5.782    fork50/control/generateBlocks[1].regblock/anyBlockStop
                         LUT4 (Prop_lut4_I1_O)        0.043     5.825 r  fork50/control/generateBlocks[1].regblock/fullReg_i_2__15/O
                         net (fo=8, unplaced)         0.282     6.107    fork39/control/generateBlocks[2].regblock/dataReg_reg[4]
                         LUT6 (Prop_lut6_I4_O)        0.043     6.150 r  fork39/control/generateBlocks[2].regblock/dataReg[4]_i_1__7/O
                         net (fo=5, unplaced)         0.274     6.424    buffer71/dataReg_reg[4]_2[0]
                         FDRE                                         r  buffer71/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=2440, unset)         0.483     5.683    buffer71/clk
                         FDRE                                         r  buffer71/dataReg_reg[0]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     5.455    buffer71/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.455    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                 -0.969    




