$date
	Thu Sep  9 14:44:10 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module TaskThree_tb $end
$var wire 5 ! h2 [4:0] $end
$var wire 9 " h1 [8:0] $end
$var reg 1 # CIN $end
$var reg 4 $ nibbl1 [3:0] $end
$var reg 4 % nibbl2 [3:0] $end
$scope module T1 $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 # CIN $end
$var wire 3 ( cWire [2:0] $end
$var wire 9 ) LEDR [8:0] $end
$var wire 5 * LEDG [4:0] $end
$scope module U1 $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 # cIn $end
$var wire 1 - s $end
$var wire 1 . w1 $end
$var wire 1 / cOut $end
$scope module M1 $end
$var wire 1 / f $end
$var wire 1 . s $end
$var wire 1 , x1 $end
$var wire 1 # x2 $end
$upscope $end
$upscope $end
$scope module U2 $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 2 cIn $end
$var wire 1 3 s $end
$var wire 1 4 w1 $end
$var wire 1 5 cOut $end
$scope module M1 $end
$var wire 1 5 f $end
$var wire 1 4 s $end
$var wire 1 1 x1 $end
$var wire 1 2 x2 $end
$upscope $end
$upscope $end
$scope module U3 $end
$var wire 1 6 a $end
$var wire 1 7 b $end
$var wire 1 8 cIn $end
$var wire 1 9 s $end
$var wire 1 : w1 $end
$var wire 1 ; cOut $end
$scope module M1 $end
$var wire 1 ; f $end
$var wire 1 : s $end
$var wire 1 7 x1 $end
$var wire 1 8 x2 $end
$upscope $end
$upscope $end
$scope module U4 $end
$var wire 1 < a $end
$var wire 1 = b $end
$var wire 1 > cIn $end
$var wire 1 ? s $end
$var wire 1 @ w1 $end
$var wire 1 A cOut $end
$scope module M1 $end
$var wire 1 A f $end
$var wire 1 @ s $end
$var wire 1 = x1 $end
$var wire 1 > x2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#10
1?
1>
1;
18
1A
b110 (
15
b11000 !
b11000 *
09
1:
1=
11
1<
16
10
b1010 %
b1010 '
b11101010 "
b11101010 )
b1110 $
b1110 &
#20
0?
0>
08
0;
0A
13
b0 (
05
09
b11 !
b11 *
1-
14
0:
1.
0=
01
0<
06
1+
b0 %
b0 '
b110000 "
b110000 )
b11 $
b11 &
#30
1A
b10010 !
b10010 *
0-
0.
1=
11
1<
00
0+
b1010 %
b1010 '
b10001010 "
b10001010 )
b1000 $
b1000 &
#40
18
15
1>
0?
1A
09
b110 (
1;
03
b10001 !
b10001 *
1-
1@
1:
04
1.
0=
17
10
1+
b110 %
b110 '
b10110110 "
b10110110 )
b1011 $
b1011 &
#50
