

================================================================
== Vitis HLS Report for 'Loop_realfft_be_descramble_proc4'
================================================================
* Date:           Fri Oct 15 15:54:55 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        zynq_lab_2_2020_be
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.139 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      266|      266|  2.660 us|  2.660 us|  266|  266|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_descramble  |      263|      263|         9|          1|          1|   256|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 12 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_real_V_addr = getelementptr i16 %descramble_buf_1_M_real_V, i64 0, i64 0"   --->   Operation 13 'getelementptr' 'descramble_buf_1_M_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_imag_V_addr = getelementptr i16 %descramble_buf_1_M_imag_V, i64 0, i64 0"   --->   Operation 14 'getelementptr' 'descramble_buf_1_M_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%descramble_buf_1_M_real_V_load = load i8 %descramble_buf_1_M_real_V_addr"   --->   Operation 15 'load' 'descramble_buf_1_M_real_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%descramble_buf_1_M_imag_V_load = load i8 %descramble_buf_1_M_imag_V_addr"   --->   Operation 16 'load' 'descramble_buf_1_M_imag_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_spectrum_lo, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (3.25ns)   --->   "%descramble_buf_1_M_real_V_load = load i8 %descramble_buf_1_M_real_V_addr"   --->   Operation 18 'load' 'descramble_buf_1_M_real_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 19 [1/2] (3.25ns)   --->   "%descramble_buf_1_M_imag_V_load = load i8 %descramble_buf_1_M_imag_V_addr"   --->   Operation 19 'load' 'descramble_buf_1_M_imag_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 20 [1/1] (1.58ns)   --->   "%br_ln89 = br void" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:89]   --->   Operation 20 'br' 'br_ln89' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%i = phi i9 %add_ln89, void %_ifconv, i9 0, void %newFuncRoot" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:89]   --->   Operation 21 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.82ns)   --->   "%add_ln89 = add i9 %i, i9 1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:89]   --->   Operation 22 'add' 'add_ln89' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (1.66ns)   --->   "%icmp_ln89 = icmp_eq  i9 %i, i9 256" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:89]   --->   Operation 23 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %_ifconv, void %.preheader18.exitStub" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:89]   --->   Operation 25 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i9 %i" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:89]   --->   Operation 26 'zext' 'zext_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%descramble_buf_0_M_imag_V_addr = getelementptr i16 %descramble_buf_0_M_imag_V, i64 0, i64 %zext_ln89" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91]   --->   Operation 27 'getelementptr' 'descramble_buf_0_M_imag_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (3.25ns)   --->   "%descramble_buf_0_M_imag_V_load = load i8 %descramble_buf_0_M_imag_V_addr" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91]   --->   Operation 28 'load' 'descramble_buf_0_M_imag_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 29 [1/1] (1.66ns)   --->   "%icmp_ln93 = icmp_eq  i9 %i, i9 0" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:93]   --->   Operation 29 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln89)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i9 %i" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:98]   --->   Operation 30 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.91ns)   --->   "%sub_ln703_4 = sub i8 0, i8 %trunc_ln98"   --->   Operation 31 'sub' 'sub_ln703_4' <Predicate = (!icmp_ln89)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i8 %sub_ln703_4"   --->   Operation 32 'zext' 'zext_ln703' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_imag_V_addr_1 = getelementptr i16 %descramble_buf_1_M_imag_V, i64 0, i64 %zext_ln703"   --->   Operation 33 'getelementptr' 'descramble_buf_1_M_imag_V_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%descramble_buf_1_M_imag_V_load_1 = load i8 %descramble_buf_1_M_imag_V_addr_1"   --->   Operation 34 'load' 'descramble_buf_1_M_imag_V_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 5.33>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%descramble_buf_0_M_real_V_addr = getelementptr i16 %descramble_buf_0_M_real_V, i64 0, i64 %zext_ln89" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91]   --->   Operation 35 'getelementptr' 'descramble_buf_0_M_real_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (3.25ns)   --->   "%descramble_buf_0_M_real_V_load = load i8 %descramble_buf_0_M_real_V_addr" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91]   --->   Operation 36 'load' 'descramble_buf_0_M_real_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 37 [1/2] (3.25ns)   --->   "%descramble_buf_0_M_imag_V_load = load i8 %descramble_buf_0_M_imag_V_addr" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91]   --->   Operation 37 'load' 'descramble_buf_0_M_imag_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 38 [1/2] (3.25ns)   --->   "%descramble_buf_1_M_imag_V_load_1 = load i8 %descramble_buf_1_M_imag_V_addr_1"   --->   Operation 38 'load' 'descramble_buf_1_M_imag_V_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 39 [1/1] (2.07ns)   --->   "%sub_ln703_1 = sub i16 0, i16 %descramble_buf_1_M_imag_V_load_1"   --->   Operation 39 'sub' 'sub_ln703_1' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_real_V_addr_1 = getelementptr i16 %descramble_buf_1_M_real_V, i64 0, i64 %zext_ln703"   --->   Operation 40 'getelementptr' 'descramble_buf_1_M_real_V_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (3.25ns)   --->   "%descramble_buf_1_M_real_V_load_1 = load i8 %descramble_buf_1_M_real_V_addr_1"   --->   Operation 41 'load' 'descramble_buf_1_M_real_V_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 %zext_ln89"   --->   Operation 42 'getelementptr' 'twid_rom_M_real_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (3.25ns)   --->   "%w_M_real_V = load i8 %twid_rom_M_real_V_addr"   --->   Operation 43 'load' 'w_M_real_V' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 %zext_ln89"   --->   Operation 44 'getelementptr' 'twid_rom_M_imag_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (3.25ns)   --->   "%w_M_imag_V = load i8 %twid_rom_M_imag_V_addr"   --->   Operation 45 'load' 'w_M_imag_V' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 7.13>
ST_5 : Operation 46 [1/2] (3.25ns)   --->   "%descramble_buf_0_M_real_V_load = load i8 %descramble_buf_0_M_real_V_addr" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91]   --->   Operation 46 'load' 'descramble_buf_0_M_real_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i16 %sub_ln703_1"   --->   Operation 47 'sext' 'sext_ln1192_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (3.25ns)   --->   "%descramble_buf_1_M_real_V_load_1 = load i8 %descramble_buf_1_M_real_V_addr_1"   --->   Operation 48 'load' 'descramble_buf_1_M_real_V_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i16 %descramble_buf_1_M_real_V_load_1"   --->   Operation 49 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %descramble_buf_0_M_real_V_load"   --->   Operation 50 'sext' 'sext_ln1192' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.07ns)   --->   "%ret_V_9 = sub i17 %sext_ln1192_1, i17 %sext_ln1192"   --->   Operation 51 'sub' 'ret_V_9' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i16 %descramble_buf_0_M_imag_V_load"   --->   Operation 52 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (2.07ns)   --->   "%ret_V_8 = sub i17 %sext_ln1192_3, i17 %sext_ln1192_2"   --->   Operation 53 'sub' 'ret_V_8' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (2.07ns)   --->   "%ret_V_7 = add i17 %sext_ln1192_3, i17 %sext_ln1192_2"   --->   Operation 54 'add' 'ret_V_7' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_7, i32 16"   --->   Operation 55 'bitselect' 'tmp_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (2.10ns)   --->   "%sub_ln1148_2 = sub i17 0, i17 %ret_V_7"   --->   Operation 56 'sub' 'sub_ln1148_2' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln1148_4 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1148_2, i32 1, i32 16"   --->   Operation 57 'partselect' 'trunc_ln1148_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1148_5 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_7, i32 1, i32 16"   --->   Operation 58 'partselect' 'trunc_ln1148_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (2.07ns)   --->   "%sub_ln1148_3 = sub i16 0, i16 %trunc_ln1148_4"   --->   Operation 59 'sub' 'sub_ln1148_3' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.80ns)   --->   "%f_M_imag_V = select i1 %tmp_3, i16 %sub_ln1148_3, i16 %trunc_ln1148_5"   --->   Operation 60 'select' 'f_M_imag_V' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.10ns)   --->   "%r_V_5 = sub i17 0, i17 %ret_V_8"   --->   Operation 61 'sub' 'r_V_5' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %r_V_5, i32 16"   --->   Operation 62 'bitselect' 'tmp_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1148_7 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_8, i32 1, i32 16"   --->   Operation 63 'partselect' 'trunc_ln1148_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.07ns)   --->   "%sub_ln1148_4 = sub i16 0, i16 %trunc_ln1148_7"   --->   Operation 64 'sub' 'sub_ln1148_4' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1148_8 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %r_V_5, i32 1, i32 16"   --->   Operation 65 'partselect' 'trunc_ln1148_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.80ns)   --->   "%g_M_real_V = select i1 %tmp_4, i16 %sub_ln1148_4, i16 %trunc_ln1148_8"   --->   Operation 66 'select' 'g_M_real_V' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %g_M_real_V"   --->   Operation 67 'sext' 'sext_ln1118' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_9, i32 16"   --->   Operation 68 'bitselect' 'tmp_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln1148_3 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_9, i32 1, i32 16"   --->   Operation 69 'partselect' 'trunc_ln1148_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 70 [1/2] (3.25ns)   --->   "%w_M_real_V = load i8 %twid_rom_M_real_V_addr"   --->   Operation 70 'load' 'w_M_real_V' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1115 = zext i15 %w_M_real_V"   --->   Operation 71 'zext' 'zext_ln1115' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 72 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i31 %sext_ln1118, i31 %zext_ln1115"   --->   Operation 72 'mul' 'r_V_2' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/2] (3.25ns)   --->   "%w_M_imag_V = load i8 %twid_rom_M_imag_V_addr"   --->   Operation 73 'load' 'w_M_imag_V' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %w_M_imag_V"   --->   Operation 74 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 75 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118_2, i31 %sext_ln1118"   --->   Operation 75 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.06>
ST_6 : Operation 76 [1/1] (2.07ns)   --->   "%ret_V_6 = add i17 %sext_ln1192_1, i17 %sext_ln1192"   --->   Operation 76 'add' 'ret_V_6' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_6, i32 16"   --->   Operation 77 'bitselect' 'tmp' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.10ns)   --->   "%sub_ln1148 = sub i17 0, i17 %ret_V_6"   --->   Operation 78 'sub' 'sub_ln1148' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1148_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1148, i32 1, i32 16"   --->   Operation 79 'partselect' 'trunc_ln1148_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln1148_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_6, i32 1, i32 16"   --->   Operation 80 'partselect' 'trunc_ln1148_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (2.07ns)   --->   "%sub_ln1148_1 = sub i16 0, i16 %trunc_ln1148_1"   --->   Operation 81 'sub' 'sub_ln1148_1' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.80ns)   --->   "%f_M_real_V = select i1 %tmp, i16 %sub_ln1148_1, i16 %trunc_ln1148_2"   --->   Operation 82 'select' 'f_M_real_V' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (2.10ns)   --->   "%sub_ln1148_5 = sub i17 0, i17 %ret_V_9"   --->   Operation 83 'sub' 'sub_ln1148_5' <Predicate = (!icmp_ln89 & tmp_5)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln1148_s = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1148_5, i32 1, i32 16"   --->   Operation 84 'partselect' 'trunc_ln1148_s' <Predicate = (!icmp_ln89 & tmp_5)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (2.07ns)   --->   "%sub_ln1148_6 = sub i16 0, i16 %trunc_ln1148_s"   --->   Operation 85 'sub' 'sub_ln1148_6' <Predicate = (!icmp_ln89 & tmp_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.80ns)   --->   "%g_M_imag_V = select i1 %tmp_5, i16 %sub_ln1148_6, i16 %trunc_ln1148_3"   --->   Operation 86 'select' 'g_M_imag_V' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %g_M_imag_V"   --->   Operation 87 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 88 [3/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_4 = mul i31 %sext_ln1118_1, i31 %zext_ln1115"   --->   Operation 88 'mul' 'r_V_4' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 89 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i31 %sext_ln1118, i31 %zext_ln1115"   --->   Operation 89 'mul' 'r_V_2' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 90 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118_2, i31 %sext_ln1118"   --->   Operation 90 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 91 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, i31 %sext_ln1118_1"   --->   Operation 91 'mul' 'mul_ln1193' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 92 [2/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_4 = mul i31 %sext_ln1118_1, i31 %zext_ln1115"   --->   Operation 92 'mul' 'r_V_4' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i31 %sext_ln1118, i31 %zext_ln1115"   --->   Operation 93 'mul' 'r_V_2' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118_2, i31 %sext_ln1118"   --->   Operation 94 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, i31 %sext_ln1118_1"   --->   Operation 95 'mul' 'mul_ln1193' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_4 = mul i31 %sext_ln1118_1, i31 %zext_ln1115"   --->   Operation 96 'mul' 'r_V_4' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 97 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2 = mul i31 %sext_ln1118, i31 %zext_ln1115"   --->   Operation 97 'mul' 'r_V_2' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 98 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118_2, i31 %sext_ln1118"   --->   Operation 98 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 99 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i31 %mul_ln1192, i31 %r_V_4"   --->   Operation 99 'add' 'ret_V_5' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 100 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, i31 %sext_ln1118_1"   --->   Operation 100 'mul' 'mul_ln1193' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 101 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i31 %r_V_2, i31 %mul_ln1193"   --->   Operation 101 'sub' 'ret_V' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.17>
ST_9 : Operation 102 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %descramble_buf_0_M_imag_V_load, i16 %descramble_buf_0_M_real_V_load"   --->   Operation 102 'add' 'add_ln703' <Predicate = (!icmp_ln89 & icmp_ln93)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (2.07ns)   --->   "%sub_ln703 = sub i16 %descramble_buf_0_M_real_V_load, i16 %descramble_buf_0_M_imag_V_load"   --->   Operation 103 'sub' 'sub_ln703' <Predicate = (!icmp_ln89 & icmp_ln93)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i31 %mul_ln1192, i31 %r_V_4"   --->   Operation 104 'add' 'ret_V_5' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 105 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i31 %r_V_2, i31 %mul_ln1193"   --->   Operation 105 'sub' 'ret_V' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%p_r_V = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %ret_V, i32 15, i32 30"   --->   Operation 106 'partselect' 'p_r_V' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (2.07ns)   --->   "%sub_ln703_2 = sub i16 %f_M_real_V, i16 %p_r_V"   --->   Operation 107 'sub' 'sub_ln703_2' <Predicate = (!icmp_ln89 & !icmp_ln93)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (2.07ns)   --->   "%p_r_M_real_V_1 = add i16 %p_r_V, i16 %f_M_real_V"   --->   Operation 108 'add' 'p_r_M_real_V_1' <Predicate = (!icmp_ln89 & !icmp_ln93)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %ret_V_5, i32 15, i32 30"   --->   Operation 109 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (2.07ns)   --->   "%sub_ln703_3 = sub i16 %trunc_ln2, i16 %f_M_imag_V"   --->   Operation 110 'sub' 'sub_ln703_3' <Predicate = (!icmp_ln89 & !icmp_ln93)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (2.07ns)   --->   "%p_r_M_imag_V_1 = add i16 %trunc_ln2, i16 %f_M_imag_V"   --->   Operation 111 'add' 'p_r_M_imag_V_1' <Predicate = (!icmp_ln89 & !icmp_ln93)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.76>
ST_10 : Operation 112 [1/1] (0.80ns)   --->   "%t_V_7 = select i1 %icmp_ln93, i16 %descramble_buf_1_M_imag_V_load, i16 %sub_ln703_3" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:93]   --->   Operation 112 'select' 't_V_7' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.80ns)   --->   "%t_V_6 = select i1 %icmp_ln93, i16 %descramble_buf_1_M_real_V_load, i16 %sub_ln703_2" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:93]   --->   Operation 113 'select' 't_V_6' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.80ns)   --->   "%t_V_5 = select i1 %icmp_ln93, i16 %sub_ln703, i16 %p_r_M_imag_V_1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:93]   --->   Operation 114 'select' 't_V_5' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.80ns)   --->   "%t_V_4 = select i1 %icmp_ln93, i16 %add_ln703, i16 %p_r_M_real_V_1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:93]   --->   Operation 115 'select' 't_V_4' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1148_6 = sext i16 %t_V_7"   --->   Operation 116 'sext' 'sext_ln1148_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1148_4 = sext i16 %t_V_6"   --->   Operation 117 'sext' 'sext_ln1148_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1148_2 = sext i16 %t_V_5"   --->   Operation 118 'sext' 'sext_ln1148_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i16 %t_V_4"   --->   Operation 119 'sext' 'sext_ln1148' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_4, i32 15"   --->   Operation 120 'bitselect' 'tmp_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (2.07ns)   --->   "%sub_ln1148_7 = sub i17 0, i17 %sext_ln1148"   --->   Operation 121 'sub' 'sub_ln1148_7' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln1148_6 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1148_7, i32 1, i32 16"   --->   Operation 122 'partselect' 'trunc_ln1148_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln1148_9 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_4, i32 1, i32 15"   --->   Operation 123 'partselect' 'trunc_ln1148_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1148_1 = sext i15 %trunc_ln1148_9"   --->   Operation 124 'sext' 'sext_ln1148_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (2.07ns)   --->   "%sub_ln1148_8 = sub i16 0, i16 %trunc_ln1148_6"   --->   Operation 125 'sub' 'sub_ln1148_8' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.80ns)   --->   "%select_ln1148 = select i1 %tmp_6, i16 %sub_ln1148_8, i16 %sext_ln1148_1"   --->   Operation 126 'select' 'select_ln1148' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_5, i32 15"   --->   Operation 127 'bitselect' 'tmp_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (2.07ns)   --->   "%sub_ln1148_9 = sub i17 0, i17 %sext_ln1148_2"   --->   Operation 128 'sub' 'sub_ln1148_9' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln1148_10 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1148_9, i32 1, i32 16"   --->   Operation 129 'partselect' 'trunc_ln1148_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln1148_11 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_5, i32 1, i32 15"   --->   Operation 130 'partselect' 'trunc_ln1148_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1148_3 = sext i15 %trunc_ln1148_11"   --->   Operation 131 'sext' 'sext_ln1148_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (2.07ns)   --->   "%sub_ln1148_10 = sub i16 0, i16 %trunc_ln1148_10"   --->   Operation 132 'sub' 'sub_ln1148_10' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.80ns)   --->   "%select_ln1148_3 = select i1 %tmp_7, i16 %sub_ln1148_10, i16 %sext_ln1148_3"   --->   Operation 133 'select' 'select_ln1148_3' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_6, i32 15"   --->   Operation 134 'bitselect' 'tmp_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (2.07ns)   --->   "%sub_ln1148_11 = sub i17 0, i17 %sext_ln1148_4"   --->   Operation 135 'sub' 'sub_ln1148_11' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln1148_12 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1148_11, i32 1, i32 16"   --->   Operation 136 'partselect' 'trunc_ln1148_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln1148_13 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_6, i32 1, i32 15"   --->   Operation 137 'partselect' 'trunc_ln1148_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1148_5 = sext i15 %trunc_ln1148_13"   --->   Operation 138 'sext' 'sext_ln1148_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (2.07ns)   --->   "%sub_ln1148_12 = sub i16 0, i16 %trunc_ln1148_12"   --->   Operation 139 'sub' 'sub_ln1148_12' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.80ns)   --->   "%select_ln1148_4 = select i1 %tmp_8, i16 %sub_ln1148_12, i16 %sext_ln1148_5"   --->   Operation 140 'select' 'select_ln1148_4' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_7, i32 15"   --->   Operation 141 'bitselect' 'tmp_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (2.07ns)   --->   "%sub_ln1148_13 = sub i17 0, i17 %sext_ln1148_6"   --->   Operation 142 'sub' 'sub_ln1148_13' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln1148_14 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1148_13, i32 1, i32 16"   --->   Operation 143 'partselect' 'trunc_ln1148_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1148_15 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_7, i32 1, i32 15"   --->   Operation 144 'partselect' 'trunc_ln1148_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1148_7 = sext i15 %trunc_ln1148_15"   --->   Operation 145 'sext' 'sext_ln1148_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (2.07ns)   --->   "%sub_ln1148_14 = sub i16 0, i16 %trunc_ln1148_14"   --->   Operation 146 'sub' 'sub_ln1148_14' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.80ns)   --->   "%select_ln1148_5 = select i1 %tmp_9, i16 %sub_ln1148_14, i16 %sext_ln1148_7"   --->   Operation 147 'select' 'select_ln1148_5' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.54>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%specpipeline_ln91 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91]   --->   Operation 148 'specpipeline' 'specpipeline_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91]   --->   Operation 149 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln1148_3, i16 %select_ln1148" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 150 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (3.54ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %real_spectrum_lo, i32 %tmp_1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 151 'write' 'write_ln174' <Predicate = (!icmp_ln89)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%real_spectrum_hi_buf_M_real_V_addr = getelementptr i16 %real_spectrum_hi_buf_M_real_V, i64 0, i64 %zext_ln703" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:113]   --->   Operation 152 'getelementptr' 'real_spectrum_hi_buf_M_real_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%real_spectrum_hi_buf_M_imag_V_addr = getelementptr i16 %real_spectrum_hi_buf_M_imag_V, i64 0, i64 %zext_ln703" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:113]   --->   Operation 153 'getelementptr' 'real_spectrum_hi_buf_M_imag_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (3.25ns)   --->   "%store_ln113 = store i16 %select_ln1148_4, i8 %real_spectrum_hi_buf_M_real_V_addr" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:113]   --->   Operation 154 'store' 'store_ln113' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_11 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln113 = store i16 %select_ln1148_5, i8 %real_spectrum_hi_buf_M_imag_V_addr" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:113]   --->   Operation 155 'store' 'store_ln113' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:89]   --->   Operation 156 'br' 'br_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 157 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ descramble_buf_1_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ descramble_buf_1_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ real_spectrum_lo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ real_spectrum_hi_buf_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ real_spectrum_hi_buf_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ descramble_buf_0_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ descramble_buf_0_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ twid_rom_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ twid_rom_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
descramble_buf_1_M_real_V_addr     (getelementptr    ) [ 0010000000000]
descramble_buf_1_M_imag_V_addr     (getelementptr    ) [ 0010000000000]
specinterface_ln0                  (specinterface    ) [ 0000000000000]
descramble_buf_1_M_real_V_load     (load             ) [ 0001111111110]
descramble_buf_1_M_imag_V_load     (load             ) [ 0001111111110]
br_ln89                            (br               ) [ 0011111111110]
i                                  (phi              ) [ 0001000000000]
add_ln89                           (add              ) [ 0011111111110]
icmp_ln89                          (icmp             ) [ 0001111111110]
empty                              (speclooptripcount) [ 0000000000000]
br_ln89                            (br               ) [ 0000000000000]
zext_ln89                          (zext             ) [ 0001100000000]
descramble_buf_0_M_imag_V_addr     (getelementptr    ) [ 0001100000000]
icmp_ln93                          (icmp             ) [ 0001111111100]
trunc_ln98                         (trunc            ) [ 0000000000000]
sub_ln703_4                        (sub              ) [ 0000000000000]
zext_ln703                         (zext             ) [ 0001111111110]
descramble_buf_1_M_imag_V_addr_1   (getelementptr    ) [ 0001100000000]
descramble_buf_0_M_real_V_addr     (getelementptr    ) [ 0001010000000]
descramble_buf_0_M_imag_V_load     (load             ) [ 0001011111000]
descramble_buf_1_M_imag_V_load_1   (load             ) [ 0000000000000]
sub_ln703_1                        (sub              ) [ 0001010000000]
descramble_buf_1_M_real_V_addr_1   (getelementptr    ) [ 0001010000000]
twid_rom_M_real_V_addr             (getelementptr    ) [ 0001010000000]
twid_rom_M_imag_V_addr             (getelementptr    ) [ 0001010000000]
descramble_buf_0_M_real_V_load     (load             ) [ 0001001111000]
sext_ln1192_3                      (sext             ) [ 0000000000000]
descramble_buf_1_M_real_V_load_1   (load             ) [ 0000000000000]
sext_ln1192_1                      (sext             ) [ 0001001000000]
sext_ln1192                        (sext             ) [ 0001001000000]
ret_V_9                            (sub              ) [ 0001001000000]
sext_ln1192_2                      (sext             ) [ 0000000000000]
ret_V_8                            (sub              ) [ 0000000000000]
ret_V_7                            (add              ) [ 0000000000000]
tmp_3                              (bitselect        ) [ 0000000000000]
sub_ln1148_2                       (sub              ) [ 0000000000000]
trunc_ln1148_4                     (partselect       ) [ 0000000000000]
trunc_ln1148_5                     (partselect       ) [ 0000000000000]
sub_ln1148_3                       (sub              ) [ 0000000000000]
f_M_imag_V                         (select           ) [ 0001001111000]
r_V_5                              (sub              ) [ 0000000000000]
tmp_4                              (bitselect        ) [ 0000000000000]
trunc_ln1148_7                     (partselect       ) [ 0000000000000]
sub_ln1148_4                       (sub              ) [ 0000000000000]
trunc_ln1148_8                     (partselect       ) [ 0000000000000]
g_M_real_V                         (select           ) [ 0000000000000]
sext_ln1118                        (sext             ) [ 0001001110000]
tmp_5                              (bitselect        ) [ 0001001000000]
trunc_ln1148_3                     (partselect       ) [ 0001001000000]
w_M_real_V                         (load             ) [ 0000000000000]
zext_ln1115                        (zext             ) [ 0001001110000]
w_M_imag_V                         (load             ) [ 0000000000000]
sext_ln1118_2                      (sext             ) [ 0001001110000]
ret_V_6                            (add              ) [ 0000000000000]
tmp                                (bitselect        ) [ 0000000000000]
sub_ln1148                         (sub              ) [ 0000000000000]
trunc_ln1148_1                     (partselect       ) [ 0000000000000]
trunc_ln1148_2                     (partselect       ) [ 0000000000000]
sub_ln1148_1                       (sub              ) [ 0000000000000]
f_M_real_V                         (select           ) [ 0001000111000]
sub_ln1148_5                       (sub              ) [ 0000000000000]
trunc_ln1148_s                     (partselect       ) [ 0000000000000]
sub_ln1148_6                       (sub              ) [ 0000000000000]
g_M_imag_V                         (select           ) [ 0000000000000]
sext_ln1118_1                      (sext             ) [ 0001000110000]
r_V_4                              (mul              ) [ 0001000001000]
r_V_2                              (mul              ) [ 0001000001000]
mul_ln1192                         (mul              ) [ 0001000001000]
mul_ln1193                         (mul              ) [ 0001000001000]
add_ln703                          (add              ) [ 0001000000100]
sub_ln703                          (sub              ) [ 0001000000100]
ret_V_5                            (add              ) [ 0000000000000]
ret_V                              (sub              ) [ 0000000000000]
p_r_V                              (partselect       ) [ 0000000000000]
sub_ln703_2                        (sub              ) [ 0001000000100]
p_r_M_real_V_1                     (add              ) [ 0001000000100]
trunc_ln2                          (partselect       ) [ 0000000000000]
sub_ln703_3                        (sub              ) [ 0001000000100]
p_r_M_imag_V_1                     (add              ) [ 0001000000100]
t_V_7                              (select           ) [ 0000000000000]
t_V_6                              (select           ) [ 0000000000000]
t_V_5                              (select           ) [ 0000000000000]
t_V_4                              (select           ) [ 0000000000000]
sext_ln1148_6                      (sext             ) [ 0000000000000]
sext_ln1148_4                      (sext             ) [ 0000000000000]
sext_ln1148_2                      (sext             ) [ 0000000000000]
sext_ln1148                        (sext             ) [ 0000000000000]
tmp_6                              (bitselect        ) [ 0000000000000]
sub_ln1148_7                       (sub              ) [ 0000000000000]
trunc_ln1148_6                     (partselect       ) [ 0000000000000]
trunc_ln1148_9                     (partselect       ) [ 0000000000000]
sext_ln1148_1                      (sext             ) [ 0000000000000]
sub_ln1148_8                       (sub              ) [ 0000000000000]
select_ln1148                      (select           ) [ 0001000000010]
tmp_7                              (bitselect        ) [ 0000000000000]
sub_ln1148_9                       (sub              ) [ 0000000000000]
trunc_ln1148_10                    (partselect       ) [ 0000000000000]
trunc_ln1148_11                    (partselect       ) [ 0000000000000]
sext_ln1148_3                      (sext             ) [ 0000000000000]
sub_ln1148_10                      (sub              ) [ 0000000000000]
select_ln1148_3                    (select           ) [ 0001000000010]
tmp_8                              (bitselect        ) [ 0000000000000]
sub_ln1148_11                      (sub              ) [ 0000000000000]
trunc_ln1148_12                    (partselect       ) [ 0000000000000]
trunc_ln1148_13                    (partselect       ) [ 0000000000000]
sext_ln1148_5                      (sext             ) [ 0000000000000]
sub_ln1148_12                      (sub              ) [ 0000000000000]
select_ln1148_4                    (select           ) [ 0001000000010]
tmp_9                              (bitselect        ) [ 0000000000000]
sub_ln1148_13                      (sub              ) [ 0000000000000]
trunc_ln1148_14                    (partselect       ) [ 0000000000000]
trunc_ln1148_15                    (partselect       ) [ 0000000000000]
sext_ln1148_7                      (sext             ) [ 0000000000000]
sub_ln1148_14                      (sub              ) [ 0000000000000]
select_ln1148_5                    (select           ) [ 0001000000010]
specpipeline_ln91                  (specpipeline     ) [ 0000000000000]
specloopname_ln91                  (specloopname     ) [ 0000000000000]
tmp_1                              (bitconcatenate   ) [ 0000000000000]
write_ln174                        (write            ) [ 0000000000000]
real_spectrum_hi_buf_M_real_V_addr (getelementptr    ) [ 0000000000000]
real_spectrum_hi_buf_M_imag_V_addr (getelementptr    ) [ 0000000000000]
store_ln113                        (store            ) [ 0000000000000]
store_ln113                        (store            ) [ 0000000000000]
br_ln89                            (br               ) [ 0011111111110]
ret_ln0                            (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="descramble_buf_1_M_real_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_1_M_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="descramble_buf_1_M_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_1_M_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="real_spectrum_lo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_lo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="real_spectrum_hi_buf_M_real_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_hi_buf_M_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="real_spectrum_hi_buf_M_imag_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_hi_buf_M_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="descramble_buf_0_M_real_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_0_M_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="descramble_buf_0_M_imag_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_0_M_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="twid_rom_M_real_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_M_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="twid_rom_M_imag_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_M_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln174_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="81" class="1004" name="descramble_buf_1_M_real_V_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="1" slack="0"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_real_V_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="descramble_buf_1_M_imag_V_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="1" slack="0"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_imag_V_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_1_M_real_V_load/1 descramble_buf_1_M_real_V_load_1/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_1_M_imag_V_load/1 descramble_buf_1_M_imag_V_load_1/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="descramble_buf_0_M_imag_V_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="9" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M_imag_V_addr/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_0_M_imag_V_load/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="descramble_buf_1_M_imag_V_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_imag_V_addr_1/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="descramble_buf_0_M_real_V_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="9" slack="1"/>
<pin id="134" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M_real_V_addr/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_0_M_real_V_load/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="descramble_buf_1_M_real_V_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="8" slack="1"/>
<pin id="147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_real_V_addr_1/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="twid_rom_M_real_V_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="15" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="9" slack="1"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twid_rom_M_real_V_addr/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_M_real_V/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="twid_rom_M_imag_V_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="9" slack="1"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twid_rom_M_imag_V_addr/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_M_imag_V/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="real_spectrum_hi_buf_M_real_V_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="8" slack="8"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_spectrum_hi_buf_M_real_V_addr/11 "/>
</bind>
</comp>

<comp id="184" class="1004" name="real_spectrum_hi_buf_M_imag_V_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="8"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_spectrum_hi_buf_M_imag_V_addr/11 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln113_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="1"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/11 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln113_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="1"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/11 "/>
</bind>
</comp>

<comp id="203" class="1005" name="i_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="1"/>
<pin id="205" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln89_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln89_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="0"/>
<pin id="222" dir="0" index="1" bw="9" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln89_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln93_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln98_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="0"/>
<pin id="239" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sub_ln703_4_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_4/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln703_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sub_ln703_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sext_ln1192_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="1"/>
<pin id="260" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sext_ln1192_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln1192_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="ret_V_9_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_9/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln1192_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="1"/>
<pin id="277" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="ret_V_8_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_8/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="ret_V_7_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="17" slack="0"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sub_ln1148_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="17" slack="0"/>
<pin id="301" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_2/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln1148_4_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="0" index="1" bw="17" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="0" index="3" bw="6" slack="0"/>
<pin id="309" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_4/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln1148_5_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="17" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="0" index="3" bw="6" slack="0"/>
<pin id="319" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_5/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sub_ln1148_3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_3/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="f_M_imag_V_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="0" index="2" bw="16" slack="0"/>
<pin id="334" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="f_M_imag_V/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="r_V_5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="17" slack="0"/>
<pin id="341" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_5/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_4_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="17" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln1148_7_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="17" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="0" index="3" bw="6" slack="0"/>
<pin id="357" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_7/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sub_ln1148_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="16" slack="0"/>
<pin id="365" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_4/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln1148_8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="17" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="0" index="3" bw="6" slack="0"/>
<pin id="373" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_8/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="g_M_real_V_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="0" index="2" bw="16" slack="0"/>
<pin id="382" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="g_M_real_V/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln1118_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_5_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="17" slack="0"/>
<pin id="393" dir="0" index="2" bw="6" slack="0"/>
<pin id="394" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln1148_3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="17" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="0" index="3" bw="6" slack="0"/>
<pin id="403" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_3/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln1115_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="15" slack="0"/>
<pin id="410" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1115/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln1118_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="ret_V_6_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="1"/>
<pin id="418" dir="0" index="1" bw="16" slack="1"/>
<pin id="419" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="17" slack="0"/>
<pin id="423" dir="0" index="2" bw="6" slack="0"/>
<pin id="424" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sub_ln1148_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="17" slack="0"/>
<pin id="431" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln1148_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="0"/>
<pin id="436" dir="0" index="1" bw="17" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="0" index="3" bw="6" slack="0"/>
<pin id="439" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_1/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="trunc_ln1148_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="0" index="1" bw="17" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="0" index="3" bw="6" slack="0"/>
<pin id="449" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_2/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sub_ln1148_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="16" slack="0"/>
<pin id="457" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_1/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="f_M_real_V_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="16" slack="0"/>
<pin id="463" dir="0" index="2" bw="16" slack="0"/>
<pin id="464" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="f_M_real_V/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sub_ln1148_5_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="17" slack="1"/>
<pin id="471" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_5/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="trunc_ln1148_s_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="0" index="1" bw="17" slack="0"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="0" index="3" bw="6" slack="0"/>
<pin id="478" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_s/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sub_ln1148_6_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="16" slack="0"/>
<pin id="486" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_6/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="g_M_imag_V_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="0" index="1" bw="16" slack="0"/>
<pin id="492" dir="0" index="2" bw="16" slack="1"/>
<pin id="493" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="g_M_imag_V/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln1118_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="0"/>
<pin id="497" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln703_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="5"/>
<pin id="501" dir="0" index="1" bw="16" slack="4"/>
<pin id="502" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/9 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sub_ln703_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="4"/>
<pin id="505" dir="0" index="1" bw="16" slack="5"/>
<pin id="506" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/9 "/>
</bind>
</comp>

<comp id="507" class="1004" name="p_r_V_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="0"/>
<pin id="509" dir="0" index="1" bw="31" slack="0"/>
<pin id="510" dir="0" index="2" bw="5" slack="0"/>
<pin id="511" dir="0" index="3" bw="6" slack="0"/>
<pin id="512" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_V/9 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sub_ln703_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="3"/>
<pin id="518" dir="0" index="1" bw="16" slack="0"/>
<pin id="519" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_2/9 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_r_M_real_V_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="0"/>
<pin id="523" dir="0" index="1" bw="16" slack="3"/>
<pin id="524" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_r_M_real_V_1/9 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="0"/>
<pin id="528" dir="0" index="1" bw="31" slack="0"/>
<pin id="529" dir="0" index="2" bw="5" slack="0"/>
<pin id="530" dir="0" index="3" bw="6" slack="0"/>
<pin id="531" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/9 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sub_ln703_3_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="0"/>
<pin id="537" dir="0" index="1" bw="16" slack="4"/>
<pin id="538" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_3/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_r_M_imag_V_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="4"/>
<pin id="543" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_r_M_imag_V_1/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="t_V_7_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="7"/>
<pin id="547" dir="0" index="1" bw="16" slack="8"/>
<pin id="548" dir="0" index="2" bw="16" slack="1"/>
<pin id="549" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_7/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="t_V_6_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="7"/>
<pin id="552" dir="0" index="1" bw="16" slack="8"/>
<pin id="553" dir="0" index="2" bw="16" slack="1"/>
<pin id="554" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_6/10 "/>
</bind>
</comp>

<comp id="555" class="1004" name="t_V_5_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="7"/>
<pin id="557" dir="0" index="1" bw="16" slack="1"/>
<pin id="558" dir="0" index="2" bw="16" slack="1"/>
<pin id="559" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_5/10 "/>
</bind>
</comp>

<comp id="560" class="1004" name="t_V_4_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="7"/>
<pin id="562" dir="0" index="1" bw="16" slack="1"/>
<pin id="563" dir="0" index="2" bw="16" slack="1"/>
<pin id="564" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_4/10 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sext_ln1148_6_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="0"/>
<pin id="567" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148_6/10 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln1148_4_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="0"/>
<pin id="571" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148_4/10 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sext_ln1148_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148_2/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sext_ln1148_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="0"/>
<pin id="579" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148/10 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_6_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="16" slack="0"/>
<pin id="584" dir="0" index="2" bw="5" slack="0"/>
<pin id="585" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sub_ln1148_7_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="16" slack="0"/>
<pin id="592" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_7/10 "/>
</bind>
</comp>

<comp id="595" class="1004" name="trunc_ln1148_6_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="0" index="1" bw="17" slack="0"/>
<pin id="598" dir="0" index="2" bw="1" slack="0"/>
<pin id="599" dir="0" index="3" bw="6" slack="0"/>
<pin id="600" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_6/10 "/>
</bind>
</comp>

<comp id="605" class="1004" name="trunc_ln1148_9_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="15" slack="0"/>
<pin id="607" dir="0" index="1" bw="16" slack="0"/>
<pin id="608" dir="0" index="2" bw="1" slack="0"/>
<pin id="609" dir="0" index="3" bw="5" slack="0"/>
<pin id="610" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_9/10 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sext_ln1148_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="15" slack="0"/>
<pin id="617" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148_1/10 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sub_ln1148_8_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="16" slack="0"/>
<pin id="622" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_8/10 "/>
</bind>
</comp>

<comp id="625" class="1004" name="select_ln1148_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="16" slack="0"/>
<pin id="628" dir="0" index="2" bw="15" slack="0"/>
<pin id="629" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148/10 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_7_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="16" slack="0"/>
<pin id="636" dir="0" index="2" bw="5" slack="0"/>
<pin id="637" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sub_ln1148_9_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="16" slack="0"/>
<pin id="644" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_9/10 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln1148_10_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="0"/>
<pin id="649" dir="0" index="1" bw="17" slack="0"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="0" index="3" bw="6" slack="0"/>
<pin id="652" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_10/10 "/>
</bind>
</comp>

<comp id="657" class="1004" name="trunc_ln1148_11_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="15" slack="0"/>
<pin id="659" dir="0" index="1" bw="16" slack="0"/>
<pin id="660" dir="0" index="2" bw="1" slack="0"/>
<pin id="661" dir="0" index="3" bw="5" slack="0"/>
<pin id="662" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_11/10 "/>
</bind>
</comp>

<comp id="667" class="1004" name="sext_ln1148_3_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="15" slack="0"/>
<pin id="669" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148_3/10 "/>
</bind>
</comp>

<comp id="671" class="1004" name="sub_ln1148_10_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="16" slack="0"/>
<pin id="674" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_10/10 "/>
</bind>
</comp>

<comp id="677" class="1004" name="select_ln1148_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="16" slack="0"/>
<pin id="680" dir="0" index="2" bw="15" slack="0"/>
<pin id="681" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148_3/10 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_8_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="16" slack="0"/>
<pin id="688" dir="0" index="2" bw="5" slack="0"/>
<pin id="689" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="693" class="1004" name="sub_ln1148_11_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="16" slack="0"/>
<pin id="696" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_11/10 "/>
</bind>
</comp>

<comp id="699" class="1004" name="trunc_ln1148_12_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="0"/>
<pin id="701" dir="0" index="1" bw="17" slack="0"/>
<pin id="702" dir="0" index="2" bw="1" slack="0"/>
<pin id="703" dir="0" index="3" bw="6" slack="0"/>
<pin id="704" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_12/10 "/>
</bind>
</comp>

<comp id="709" class="1004" name="trunc_ln1148_13_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="15" slack="0"/>
<pin id="711" dir="0" index="1" bw="16" slack="0"/>
<pin id="712" dir="0" index="2" bw="1" slack="0"/>
<pin id="713" dir="0" index="3" bw="5" slack="0"/>
<pin id="714" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_13/10 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sext_ln1148_5_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="15" slack="0"/>
<pin id="721" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148_5/10 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sub_ln1148_12_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="16" slack="0"/>
<pin id="726" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_12/10 "/>
</bind>
</comp>

<comp id="729" class="1004" name="select_ln1148_4_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="16" slack="0"/>
<pin id="732" dir="0" index="2" bw="15" slack="0"/>
<pin id="733" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148_4/10 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_9_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="16" slack="0"/>
<pin id="740" dir="0" index="2" bw="5" slack="0"/>
<pin id="741" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="745" class="1004" name="sub_ln1148_13_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="16" slack="0"/>
<pin id="748" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_13/10 "/>
</bind>
</comp>

<comp id="751" class="1004" name="trunc_ln1148_14_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="0"/>
<pin id="753" dir="0" index="1" bw="17" slack="0"/>
<pin id="754" dir="0" index="2" bw="1" slack="0"/>
<pin id="755" dir="0" index="3" bw="6" slack="0"/>
<pin id="756" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_14/10 "/>
</bind>
</comp>

<comp id="761" class="1004" name="trunc_ln1148_15_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="15" slack="0"/>
<pin id="763" dir="0" index="1" bw="16" slack="0"/>
<pin id="764" dir="0" index="2" bw="1" slack="0"/>
<pin id="765" dir="0" index="3" bw="5" slack="0"/>
<pin id="766" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_15/10 "/>
</bind>
</comp>

<comp id="771" class="1004" name="sext_ln1148_7_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="15" slack="0"/>
<pin id="773" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148_7/10 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sub_ln1148_14_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="16" slack="0"/>
<pin id="778" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_14/10 "/>
</bind>
</comp>

<comp id="781" class="1004" name="select_ln1148_5_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="16" slack="0"/>
<pin id="784" dir="0" index="2" bw="15" slack="0"/>
<pin id="785" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148_5/10 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_1_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="0" index="1" bw="16" slack="1"/>
<pin id="792" dir="0" index="2" bw="16" slack="1"/>
<pin id="793" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="796" class="1007" name="grp_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="0"/>
<pin id="798" dir="0" index="1" bw="15" slack="0"/>
<pin id="799" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/5 "/>
</bind>
</comp>

<comp id="802" class="1007" name="grp_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="16" slack="0"/>
<pin id="804" dir="0" index="1" bw="16" slack="0"/>
<pin id="805" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/5 "/>
</bind>
</comp>

<comp id="808" class="1007" name="grp_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="16" slack="0"/>
<pin id="810" dir="0" index="1" bw="15" slack="1"/>
<pin id="811" dir="0" index="2" bw="31" slack="0"/>
<pin id="812" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_4/6 ret_V_5/8 "/>
</bind>
</comp>

<comp id="816" class="1007" name="grp_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="1"/>
<pin id="818" dir="0" index="1" bw="16" slack="0"/>
<pin id="819" dir="0" index="2" bw="31" slack="0"/>
<pin id="820" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/6 ret_V/8 "/>
</bind>
</comp>

<comp id="824" class="1005" name="descramble_buf_1_M_real_V_addr_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="1"/>
<pin id="826" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_real_V_addr "/>
</bind>
</comp>

<comp id="829" class="1005" name="descramble_buf_1_M_imag_V_addr_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="1"/>
<pin id="831" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_imag_V_addr "/>
</bind>
</comp>

<comp id="834" class="1005" name="descramble_buf_1_M_real_V_load_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="8"/>
<pin id="836" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_real_V_load "/>
</bind>
</comp>

<comp id="839" class="1005" name="descramble_buf_1_M_imag_V_load_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="8"/>
<pin id="841" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_imag_V_load "/>
</bind>
</comp>

<comp id="844" class="1005" name="add_ln89_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="9" slack="0"/>
<pin id="846" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="849" class="1005" name="icmp_ln89_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="1"/>
<pin id="851" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="853" class="1005" name="zext_ln89_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="64" slack="1"/>
<pin id="855" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln89 "/>
</bind>
</comp>

<comp id="860" class="1005" name="descramble_buf_0_M_imag_V_addr_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="1"/>
<pin id="862" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_imag_V_addr "/>
</bind>
</comp>

<comp id="865" class="1005" name="icmp_ln93_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="6"/>
<pin id="867" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="873" class="1005" name="zext_ln703_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="64" slack="1"/>
<pin id="875" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln703 "/>
</bind>
</comp>

<comp id="880" class="1005" name="descramble_buf_1_M_imag_V_addr_1_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="1"/>
<pin id="882" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_imag_V_addr_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="descramble_buf_0_M_real_V_addr_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="1"/>
<pin id="887" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_real_V_addr "/>
</bind>
</comp>

<comp id="890" class="1005" name="descramble_buf_0_M_imag_V_load_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="1"/>
<pin id="892" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_imag_V_load "/>
</bind>
</comp>

<comp id="897" class="1005" name="sub_ln703_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="16" slack="1"/>
<pin id="899" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln703_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="descramble_buf_1_M_real_V_addr_1_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="1"/>
<pin id="904" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_real_V_addr_1 "/>
</bind>
</comp>

<comp id="907" class="1005" name="twid_rom_M_real_V_addr_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="1"/>
<pin id="909" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="twid_rom_M_real_V_addr "/>
</bind>
</comp>

<comp id="912" class="1005" name="twid_rom_M_imag_V_addr_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="1"/>
<pin id="914" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="twid_rom_M_imag_V_addr "/>
</bind>
</comp>

<comp id="917" class="1005" name="descramble_buf_0_M_real_V_load_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="4"/>
<pin id="919" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_real_V_load "/>
</bind>
</comp>

<comp id="923" class="1005" name="sext_ln1192_1_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="17" slack="1"/>
<pin id="925" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_1 "/>
</bind>
</comp>

<comp id="928" class="1005" name="sext_ln1192_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="17" slack="1"/>
<pin id="930" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192 "/>
</bind>
</comp>

<comp id="933" class="1005" name="ret_V_9_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="17" slack="1"/>
<pin id="935" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_9 "/>
</bind>
</comp>

<comp id="938" class="1005" name="f_M_imag_V_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="4"/>
<pin id="940" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="f_M_imag_V "/>
</bind>
</comp>

<comp id="944" class="1005" name="sext_ln1118_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="31" slack="1"/>
<pin id="946" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="950" class="1005" name="tmp_5_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="1"/>
<pin id="952" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="955" class="1005" name="trunc_ln1148_3_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="16" slack="1"/>
<pin id="957" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_3 "/>
</bind>
</comp>

<comp id="960" class="1005" name="zext_ln1115_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="31" slack="1"/>
<pin id="962" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1115 "/>
</bind>
</comp>

<comp id="966" class="1005" name="sext_ln1118_2_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="31" slack="1"/>
<pin id="968" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="972" class="1005" name="f_M_real_V_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="16" slack="3"/>
<pin id="974" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="f_M_real_V "/>
</bind>
</comp>

<comp id="978" class="1005" name="sext_ln1118_1_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="31" slack="1"/>
<pin id="980" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="r_V_2_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="31" slack="1"/>
<pin id="986" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="989" class="1005" name="mul_ln1192_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="31" slack="1"/>
<pin id="991" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="994" class="1005" name="add_ln703_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="16" slack="1"/>
<pin id="996" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="999" class="1005" name="sub_ln703_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="16" slack="1"/>
<pin id="1001" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln703 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="sub_ln703_2_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="16" slack="1"/>
<pin id="1006" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln703_2 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="p_r_M_real_V_1_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="16" slack="1"/>
<pin id="1011" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_V_1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="sub_ln703_3_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="16" slack="1"/>
<pin id="1016" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln703_3 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="p_r_M_imag_V_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="16" slack="1"/>
<pin id="1021" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_V_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="select_ln1148_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="16" slack="1"/>
<pin id="1026" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1148 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="select_ln1148_3_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="16" slack="1"/>
<pin id="1031" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1148_3 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="select_ln1148_4_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="16" slack="1"/>
<pin id="1036" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1148_4 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="select_ln1148_5_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="16" slack="1"/>
<pin id="1041" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1148_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="72" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="102"><net_src comp="81" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="89" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="177" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="184" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="207" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="207" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="207" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="235"><net_src comp="207" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="207" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="103" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="97" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="137" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="261" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="282"><net_src comp="258" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="258" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="275" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="284" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="44" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="284" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="298" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="50" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="320"><net_src comp="48" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="284" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="304" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="290" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="314" pin="4"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="46" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="278" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="42" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="44" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="358"><net_src comp="48" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="278" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="366"><net_src comp="40" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="352" pin="4"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="48" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="338" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="50" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="383"><net_src comp="344" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="362" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="368" pin="4"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="42" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="269" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="44" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="404"><net_src comp="48" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="269" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="50" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="44" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="411"><net_src comp="158" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="171" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="425"><net_src comp="42" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="44" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="46" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="416" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="440"><net_src comp="48" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="50" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="44" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="450"><net_src comp="48" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="416" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="50" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="44" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="458"><net_src comp="40" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="434" pin="4"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="420" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="444" pin="4"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="46" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="48" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="468" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="50" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="482"><net_src comp="44" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="487"><net_src comp="40" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="473" pin="4"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="489" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="513"><net_src comp="52" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="54" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="515"><net_src comp="56" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="520"><net_src comp="507" pin="4"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="507" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="532"><net_src comp="52" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="54" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="534"><net_src comp="56" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="539"><net_src comp="526" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="526" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="568"><net_src comp="545" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="550" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="555" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="560" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="58" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="560" pin="3"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="54" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="46" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="577" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="601"><net_src comp="48" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="589" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="50" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="44" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="611"><net_src comp="60" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="560" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="50" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="54" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="618"><net_src comp="605" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="40" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="595" pin="4"/><net_sink comp="619" pin=1"/></net>

<net id="630"><net_src comp="581" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="619" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="615" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="638"><net_src comp="58" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="555" pin="3"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="54" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="645"><net_src comp="46" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="573" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="653"><net_src comp="48" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="641" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="50" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="44" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="663"><net_src comp="60" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="555" pin="3"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="50" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="666"><net_src comp="54" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="670"><net_src comp="657" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="40" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="647" pin="4"/><net_sink comp="671" pin=1"/></net>

<net id="682"><net_src comp="633" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="671" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="667" pin="1"/><net_sink comp="677" pin=2"/></net>

<net id="690"><net_src comp="58" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="550" pin="3"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="54" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="46" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="569" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="705"><net_src comp="48" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="693" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="707"><net_src comp="50" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="708"><net_src comp="44" pin="0"/><net_sink comp="699" pin=3"/></net>

<net id="715"><net_src comp="60" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="550" pin="3"/><net_sink comp="709" pin=1"/></net>

<net id="717"><net_src comp="50" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="718"><net_src comp="54" pin="0"/><net_sink comp="709" pin=3"/></net>

<net id="722"><net_src comp="709" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="727"><net_src comp="40" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="699" pin="4"/><net_sink comp="723" pin=1"/></net>

<net id="734"><net_src comp="685" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="723" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="719" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="742"><net_src comp="58" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="545" pin="3"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="54" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="749"><net_src comp="46" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="565" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="757"><net_src comp="48" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="745" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="50" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="760"><net_src comp="44" pin="0"/><net_sink comp="751" pin=3"/></net>

<net id="767"><net_src comp="60" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="545" pin="3"/><net_sink comp="761" pin=1"/></net>

<net id="769"><net_src comp="50" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="770"><net_src comp="54" pin="0"/><net_sink comp="761" pin=3"/></net>

<net id="774"><net_src comp="761" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="779"><net_src comp="40" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="751" pin="4"/><net_sink comp="775" pin=1"/></net>

<net id="786"><net_src comp="737" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="775" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="771" pin="1"/><net_sink comp="781" pin=2"/></net>

<net id="794"><net_src comp="70" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="789" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="800"><net_src comp="386" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="408" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="412" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="386" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="813"><net_src comp="495" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="802" pin="2"/><net_sink comp="808" pin=2"/></net>

<net id="815"><net_src comp="808" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="821"><net_src comp="495" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="822"><net_src comp="796" pin="2"/><net_sink comp="816" pin=2"/></net>

<net id="823"><net_src comp="816" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="827"><net_src comp="81" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="832"><net_src comp="89" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="837"><net_src comp="97" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="842"><net_src comp="103" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="847"><net_src comp="214" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="852"><net_src comp="220" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="856"><net_src comp="226" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="863"><net_src comp="109" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="868"><net_src comp="231" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="871"><net_src comp="865" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="872"><net_src comp="865" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="876"><net_src comp="247" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="879"><net_src comp="873" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="883"><net_src comp="122" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="888"><net_src comp="130" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="893"><net_src comp="116" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="900"><net_src comp="252" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="905"><net_src comp="143" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="910"><net_src comp="151" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="915"><net_src comp="164" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="920"><net_src comp="137" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="926"><net_src comp="261" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="931"><net_src comp="265" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="936"><net_src comp="269" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="941"><net_src comp="330" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="947"><net_src comp="386" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="953"><net_src comp="390" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="958"><net_src comp="398" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="963"><net_src comp="408" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="969"><net_src comp="412" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="975"><net_src comp="460" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="981"><net_src comp="495" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="987"><net_src comp="796" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="992"><net_src comp="802" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="997"><net_src comp="499" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1002"><net_src comp="503" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="1007"><net_src comp="516" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1012"><net_src comp="521" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="1017"><net_src comp="535" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="1022"><net_src comp="540" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="1027"><net_src comp="625" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="789" pin=2"/></net>

<net id="1032"><net_src comp="677" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1037"><net_src comp="729" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="1042"><net_src comp="781" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="197" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_spectrum_lo | {11 }
	Port: real_spectrum_hi_buf_M_real_V | {11 }
	Port: real_spectrum_hi_buf_M_imag_V | {11 }
 - Input state : 
	Port: Loop_realfft_be_descramble_proc4 : descramble_buf_1_M_real_V | {1 2 4 5 }
	Port: Loop_realfft_be_descramble_proc4 : descramble_buf_1_M_imag_V | {1 2 3 4 }
	Port: Loop_realfft_be_descramble_proc4 : descramble_buf_0_M_real_V | {4 5 }
	Port: Loop_realfft_be_descramble_proc4 : descramble_buf_0_M_imag_V | {3 4 }
	Port: Loop_realfft_be_descramble_proc4 : twid_rom_M_real_V | {4 5 }
	Port: Loop_realfft_be_descramble_proc4 : twid_rom_M_imag_V | {4 5 }
  - Chain level:
	State 1
		descramble_buf_1_M_real_V_load : 1
		descramble_buf_1_M_imag_V_load : 1
	State 2
	State 3
		add_ln89 : 1
		icmp_ln89 : 1
		br_ln89 : 2
		zext_ln89 : 1
		descramble_buf_0_M_imag_V_addr : 2
		descramble_buf_0_M_imag_V_load : 3
		icmp_ln93 : 1
		trunc_ln98 : 1
		sub_ln703_4 : 2
		zext_ln703 : 3
		descramble_buf_1_M_imag_V_addr_1 : 4
		descramble_buf_1_M_imag_V_load_1 : 5
	State 4
		descramble_buf_0_M_real_V_load : 1
		sub_ln703_1 : 1
		descramble_buf_1_M_real_V_load_1 : 1
		w_M_real_V : 1
		w_M_imag_V : 1
	State 5
		sext_ln1192_1 : 1
		sext_ln1192 : 1
		ret_V_9 : 2
		ret_V_8 : 1
		ret_V_7 : 1
		tmp_3 : 2
		sub_ln1148_2 : 2
		trunc_ln1148_4 : 3
		trunc_ln1148_5 : 2
		sub_ln1148_3 : 4
		f_M_imag_V : 5
		r_V_5 : 2
		tmp_4 : 3
		trunc_ln1148_7 : 2
		sub_ln1148_4 : 3
		trunc_ln1148_8 : 3
		g_M_real_V : 4
		sext_ln1118 : 5
		tmp_5 : 3
		trunc_ln1148_3 : 3
		zext_ln1115 : 1
		r_V_2 : 6
		sext_ln1118_2 : 1
		mul_ln1192 : 6
	State 6
		tmp : 1
		sub_ln1148 : 1
		trunc_ln1148_1 : 2
		trunc_ln1148_2 : 1
		sub_ln1148_1 : 3
		f_M_real_V : 4
		trunc_ln1148_s : 1
		sub_ln1148_6 : 2
		g_M_imag_V : 3
		sext_ln1118_1 : 4
		r_V_4 : 5
		mul_ln1193 : 5
	State 7
	State 8
		ret_V_5 : 1
		ret_V : 1
	State 9
		p_r_V : 1
		sub_ln703_2 : 2
		p_r_M_real_V_1 : 2
		trunc_ln2 : 1
		sub_ln703_3 : 2
		p_r_M_imag_V_1 : 2
	State 10
		sext_ln1148_6 : 1
		sext_ln1148_4 : 1
		sext_ln1148_2 : 1
		sext_ln1148 : 1
		tmp_6 : 1
		sub_ln1148_7 : 2
		trunc_ln1148_6 : 3
		trunc_ln1148_9 : 1
		sext_ln1148_1 : 2
		sub_ln1148_8 : 4
		select_ln1148 : 5
		tmp_7 : 1
		sub_ln1148_9 : 2
		trunc_ln1148_10 : 3
		trunc_ln1148_11 : 1
		sext_ln1148_3 : 2
		sub_ln1148_10 : 4
		select_ln1148_3 : 5
		tmp_8 : 1
		sub_ln1148_11 : 2
		trunc_ln1148_12 : 3
		trunc_ln1148_13 : 1
		sext_ln1148_5 : 2
		sub_ln1148_12 : 4
		select_ln1148_4 : 5
		tmp_9 : 1
		sub_ln1148_13 : 2
		trunc_ln1148_14 : 3
		trunc_ln1148_15 : 1
		sext_ln1148_7 : 2
		sub_ln1148_14 : 4
		select_ln1148_5 : 5
	State 11
		write_ln174 : 1
		store_ln113 : 1
		store_ln113 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    sub_ln703_4_fu_241   |    0    |    0    |    15   |
|          |    sub_ln703_1_fu_252   |    0    |    0    |    23   |
|          |      ret_V_9_fu_269     |    0    |    0    |    23   |
|          |      ret_V_8_fu_278     |    0    |    0    |    23   |
|          |   sub_ln1148_2_fu_298   |    0    |    0    |    24   |
|          |   sub_ln1148_3_fu_324   |    0    |    0    |    23   |
|          |       r_V_5_fu_338      |    0    |    0    |    24   |
|          |   sub_ln1148_4_fu_362   |    0    |    0    |    23   |
|          |    sub_ln1148_fu_428    |    0    |    0    |    24   |
|          |   sub_ln1148_1_fu_454   |    0    |    0    |    23   |
|          |   sub_ln1148_5_fu_468   |    0    |    0    |    24   |
|    sub   |   sub_ln1148_6_fu_483   |    0    |    0    |    23   |
|          |     sub_ln703_fu_503    |    0    |    0    |    23   |
|          |    sub_ln703_2_fu_516   |    0    |    0    |    23   |
|          |    sub_ln703_3_fu_535   |    0    |    0    |    23   |
|          |   sub_ln1148_7_fu_589   |    0    |    0    |    23   |
|          |   sub_ln1148_8_fu_619   |    0    |    0    |    23   |
|          |   sub_ln1148_9_fu_641   |    0    |    0    |    23   |
|          |   sub_ln1148_10_fu_671  |    0    |    0    |    23   |
|          |   sub_ln1148_11_fu_693  |    0    |    0    |    23   |
|          |   sub_ln1148_12_fu_723  |    0    |    0    |    23   |
|          |   sub_ln1148_13_fu_745  |    0    |    0    |    23   |
|          |   sub_ln1148_14_fu_775  |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|          |    f_M_imag_V_fu_330    |    0    |    0    |    16   |
|          |    g_M_real_V_fu_378    |    0    |    0    |    16   |
|          |    f_M_real_V_fu_460    |    0    |    0    |    16   |
|          |    g_M_imag_V_fu_489    |    0    |    0    |    16   |
|          |       t_V_7_fu_545      |    0    |    0    |    16   |
|  select  |       t_V_6_fu_550      |    0    |    0    |    16   |
|          |       t_V_5_fu_555      |    0    |    0    |    16   |
|          |       t_V_4_fu_560      |    0    |    0    |    16   |
|          |   select_ln1148_fu_625  |    0    |    0    |    16   |
|          |  select_ln1148_3_fu_677 |    0    |    0    |    16   |
|          |  select_ln1148_4_fu_729 |    0    |    0    |    16   |
|          |  select_ln1148_5_fu_781 |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln89_fu_214     |    0    |    0    |    14   |
|          |      ret_V_7_fu_284     |    0    |    0    |    23   |
|    add   |      ret_V_6_fu_416     |    0    |    0    |    23   |
|          |     add_ln703_fu_499    |    0    |    0    |    23   |
|          |  p_r_M_real_V_1_fu_521  |    0    |    0    |    23   |
|          |  p_r_M_imag_V_1_fu_540  |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln89_fu_220    |    0    |    0    |    11   |
|          |     icmp_ln93_fu_231    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_796       |    1    |    0    |    0    |
|          |        grp_fu_802       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_808       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  mulsub  |        grp_fu_816       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln174_write_fu_74 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln89_fu_226    |    0    |    0    |    0    |
|   zext   |    zext_ln703_fu_247    |    0    |    0    |    0    |
|          |    zext_ln1115_fu_408   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln98_fu_237    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   sext_ln1192_3_fu_258  |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_261  |    0    |    0    |    0    |
|          |    sext_ln1192_fu_265   |    0    |    0    |    0    |
|          |   sext_ln1192_2_fu_275  |    0    |    0    |    0    |
|          |    sext_ln1118_fu_386   |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_412  |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_495  |    0    |    0    |    0    |
|   sext   |   sext_ln1148_6_fu_565  |    0    |    0    |    0    |
|          |   sext_ln1148_4_fu_569  |    0    |    0    |    0    |
|          |   sext_ln1148_2_fu_573  |    0    |    0    |    0    |
|          |    sext_ln1148_fu_577   |    0    |    0    |    0    |
|          |   sext_ln1148_1_fu_615  |    0    |    0    |    0    |
|          |   sext_ln1148_3_fu_667  |    0    |    0    |    0    |
|          |   sext_ln1148_5_fu_719  |    0    |    0    |    0    |
|          |   sext_ln1148_7_fu_771  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_3_fu_290      |    0    |    0    |    0    |
|          |       tmp_4_fu_344      |    0    |    0    |    0    |
|          |       tmp_5_fu_390      |    0    |    0    |    0    |
| bitselect|        tmp_fu_420       |    0    |    0    |    0    |
|          |       tmp_6_fu_581      |    0    |    0    |    0    |
|          |       tmp_7_fu_633      |    0    |    0    |    0    |
|          |       tmp_8_fu_685      |    0    |    0    |    0    |
|          |       tmp_9_fu_737      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |  trunc_ln1148_4_fu_304  |    0    |    0    |    0    |
|          |  trunc_ln1148_5_fu_314  |    0    |    0    |    0    |
|          |  trunc_ln1148_7_fu_352  |    0    |    0    |    0    |
|          |  trunc_ln1148_8_fu_368  |    0    |    0    |    0    |
|          |  trunc_ln1148_3_fu_398  |    0    |    0    |    0    |
|          |  trunc_ln1148_1_fu_434  |    0    |    0    |    0    |
|          |  trunc_ln1148_2_fu_444  |    0    |    0    |    0    |
|          |  trunc_ln1148_s_fu_473  |    0    |    0    |    0    |
|partselect|       p_r_V_fu_507      |    0    |    0    |    0    |
|          |     trunc_ln2_fu_526    |    0    |    0    |    0    |
|          |  trunc_ln1148_6_fu_595  |    0    |    0    |    0    |
|          |  trunc_ln1148_9_fu_605  |    0    |    0    |    0    |
|          |  trunc_ln1148_10_fu_647 |    0    |    0    |    0    |
|          |  trunc_ln1148_11_fu_657 |    0    |    0    |    0    |
|          |  trunc_ln1148_12_fu_699 |    0    |    0    |    0    |
|          |  trunc_ln1148_13_fu_709 |    0    |    0    |    0    |
|          |  trunc_ln1148_14_fu_751 |    0    |    0    |    0    |
|          |  trunc_ln1148_15_fu_761 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_1_fu_789      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |    0    |   868   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|            add_ln703_reg_994           |   16   |
|            add_ln89_reg_844            |    9   |
| descramble_buf_0_M_imag_V_addr_reg_860 |    8   |
| descramble_buf_0_M_imag_V_load_reg_890 |   16   |
| descramble_buf_0_M_real_V_addr_reg_885 |    8   |
| descramble_buf_0_M_real_V_load_reg_917 |   16   |
|descramble_buf_1_M_imag_V_addr_1_reg_880|    8   |
| descramble_buf_1_M_imag_V_addr_reg_829 |    8   |
| descramble_buf_1_M_imag_V_load_reg_839 |   16   |
|descramble_buf_1_M_real_V_addr_1_reg_902|    8   |
| descramble_buf_1_M_real_V_addr_reg_824 |    8   |
| descramble_buf_1_M_real_V_load_reg_834 |   16   |
|           f_M_imag_V_reg_938           |   16   |
|           f_M_real_V_reg_972           |   16   |
|                i_reg_203               |    9   |
|            icmp_ln89_reg_849           |    1   |
|            icmp_ln93_reg_865           |    1   |
|           mul_ln1192_reg_989           |   31   |
|         p_r_M_imag_V_1_reg_1019        |   16   |
|         p_r_M_real_V_1_reg_1009        |   16   |
|              r_V_2_reg_984             |   31   |
|             ret_V_9_reg_933            |   17   |
|        select_ln1148_3_reg_1029        |   16   |
|        select_ln1148_4_reg_1034        |   16   |
|        select_ln1148_5_reg_1039        |   16   |
|         select_ln1148_reg_1024         |   16   |
|          sext_ln1118_1_reg_978         |   31   |
|          sext_ln1118_2_reg_966         |   31   |
|           sext_ln1118_reg_944          |   31   |
|          sext_ln1192_1_reg_923         |   17   |
|           sext_ln1192_reg_928          |   17   |
|           sub_ln703_1_reg_897          |   16   |
|          sub_ln703_2_reg_1004          |   16   |
|          sub_ln703_3_reg_1014          |   16   |
|            sub_ln703_reg_999           |   16   |
|              tmp_5_reg_950             |    1   |
|         trunc_ln1148_3_reg_955         |   16   |
|     twid_rom_M_imag_V_addr_reg_912     |    8   |
|     twid_rom_M_real_V_addr_reg_907     |    8   |
|           zext_ln1115_reg_960          |   31   |
|           zext_ln703_reg_873           |   64   |
|            zext_ln89_reg_853           |   64   |
+----------------------------------------+--------+
|                  Total                 |   738  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_97 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_103 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_116 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_137 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_158 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_171 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_796    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_796    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_802    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_802    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_808    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_816    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_816    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   366  || 21.2405 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   868  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   144  |
|  Register |    -   |    -   |   738  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   21   |   738  |  1012  |
+-----------+--------+--------+--------+--------+
