// Seed: 1250062094
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    inout reg id_4,
    output logic id_5,
    input id_6,
    output id_7
    , id_10,
    output logic id_8,
    output id_9
);
  type_0 id_11 (
      .id_0(1),
      .id_1(1),
      .id_2(),
      .id_3(id_6[1]),
      .id_4(1),
      .id_5(id_7),
      .id_6(1)
  );
  logic id_12;
  initial begin
    id_4 <= id_3 - id_2;
  end
endmodule
