// import { SRAM_WRAPPER } from 'tssv/lib/modules/SRAM_WRAPPER'
// import { writeFileSync } from 'fs'



// const testMem_1rw = new SRAM_WRAPPER({ name: 'ln05lpe_a00_mc_rd2r_hsr_lvt_256x1026m2b1c0_wrapper_WRP1_I0O0', dataWidth: 8, depth: 32n, ports: '1rw', writeEnableMask: 'bit', readBehavior: 'undefOnWrite' })
// try {
//   writeFileSync(`sv-examples/${testMem_1rw.name}.v`, testMem_1rw.writeVerilog())
// } catch (err) {
//   console.error(err)
// }


