#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jul 12 11:30:10 2023
# Process ID: 20862
# Current directory: /home/student/jcichon/UEC2/Duck_Hunt_MTM/fpga
# Command line: vivado -mode tcl -source scripts/generate_bitstream.tcl
# Log file: /home/student/jcichon/UEC2/Duck_Hunt_MTM/fpga/vivado.log
# Journal file: /home/student/jcichon/UEC2/Duck_Hunt_MTM/fpga/vivado.jou
# Running On: cadence29, OS: Linux, CPU Frequency: 3232.421 MHz, CPU Physical cores: 4, Host memory: 16720 MB
#-----------------------------------------------------------
source scripts/generate_bitstream.tcl
# source scripts/project_details.tcl
## set project_name DH_project
## set top_module top_DH_basys3
## set target xc7a35tcpg236-1
## set xdc_files {
##     constraints/top_DH_basys3.xdc
##     constraints/clk_wiz_0.xdc
##     constraints/clk_wiz_0_late.xdc
## }
## set sv_files {
##     rtl/top_DH_basys3.sv
##     ../rtl/top_DH.sv
##     ../rtl/vga/itf_vga.sv
##     ../rtl/vga/vga_timing.sv
##     ../rtl/vga/draw_bg.sv
##     ../rtl/vga/vga_pkg.sv
##     ../rtl/vga/template_rom.sv
## }
## set verilog_files {
##     ../rtl/clk/clk_wiz_0_clk_wiz.v
##     ../rtl/clk/clk_wiz_0.v
## }
## set mem_files {
##     ../rtl/vga/DH_bg.dat
## }
# proc create_new_project {project_name target top_module} {
#     file mkdir build
#     create_project ${project_name} build -part ${target} -force
# 
#     # read files from the variables provided by the project_details.tcl
#     if {[info exists ::xdc_files]}     {read_xdc ${::xdc_files}}
#     if {[info exists ::sv_files]}      {read_verilog -sv ${::sv_files}}
#     if {[info exists ::verilog_files]} {read_verilog ${::verilog_files}}
#     if {[info exists ::vhdl_files]}    {read_vhdl ${::vhdl_files}}
#     if {[info exists ::mem_files]}     {read_mem ${::mem_files}}
# 
#     set_property top ${top_module} [current_fileset]
#     update_compile_order -fileset sources_1
# }
# proc generate_bitstream {} {
#     # Run synthesis
#     reset_run synth_1
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
# 
#     # Run implemenatation up to bitstream generation
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
# }
# create_new_project $project_name $target $top_module
# generate_bitstream
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Jul 12 11:30:22 2023] Launched synth_1...
Run output will be captured here: /home/student/jcichon/UEC2/Duck_Hunt_MTM/fpga/build/DH_project.runs/synth_1/runme.log
[Wed Jul 12 11:30:22 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_DH_basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_DH_basys3.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_DH_basys3.tcl -notrace
Command: synth_design -top top_DH_basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21204
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.809 ; gain = 0.000 ; free physical = 4644 ; free virtual = 15642
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_DH_basys3' [/home/student/jcichon/UEC2/Duck_Hunt_MTM/fpga/rtl/top_DH_basys3.sv:10]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/clk/clk_wiz_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/clk/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.750000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.750000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 15 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (4#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (5#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/clk/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (7#1) [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/clk/clk_wiz_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'top_DH' [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/top_DH.sv:10]
INFO: [Synth 8-6157] synthesizing module 'itf_vga' [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/vga/itf_vga.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'itf_vga' (7#1) [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/vga/itf_vga.sv:12]
INFO: [Synth 8-6157] synthesizing module 'itf_vga' [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/vga/itf_vga.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'itf_vga' (7#1) [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/vga/itf_vga.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/vga/vga_timing.sv:14]
WARNING: [Synth 8-3848] Net out\.rgb in module/entity vga_timing does not have driver. [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/vga/vga_timing.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (8#1) [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/vga/vga_timing.sv:14]
INFO: [Synth 8-6157] synthesizing module 'draw_bg' [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/vga/draw_bg.sv:14]
INFO: [Synth 8-6157] synthesizing module 'template_rom' [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/vga/template_rom.sv:20]
	Parameter ADDR_WIDTH bound to: 22 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter DATA_PATH bound to: DH_bg.dat - type: string 
INFO: [Synth 8-3876] $readmem data file 'DH_bg.dat' is read successfully [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/vga/template_rom.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'template_rom' (9#1) [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/vga/template_rom.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'draw_bg' (10#1) [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/vga/draw_bg.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'top_DH' (11#1) [/home/student/jcichon/UEC2/Duck_Hunt_MTM/rtl/top_DH.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'top_DH_basys3' (12#1) [/home/student/jcichon/UEC2/Duck_Hunt_MTM/fpga/rtl/top_DH_basys3.sv:10]
WARNING: [Synth 8-7129] Port in\.rgb[11] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[10] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[9] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[8] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[7] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[6] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[5] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[4] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[3] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[2] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[1] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[0] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[11] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[10] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[9] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[8] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[7] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[6] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[5] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[4] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[3] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[2] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[1] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port out\.rgb[0] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk100MHz in module top_DH is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnC in module top_DH_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnL in module top_DH_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnR in module top_DH_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnD in module top_DH_basys3 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2941.434 ; gain = 223.625 ; free physical = 4816 ; free virtual = 15824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2941.434 ; gain = 223.625 ; free physical = 4804 ; free virtual = 15812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2941.434 ; gain = 223.625 ; free physical = 4804 ; free virtual = 15812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2941.434 ; gain = 0.000 ; free physical = 4780 ; free virtual = 15788
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk_wiz_0/inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk_wiz_0/inst/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/jcichon/UEC2/Duck_Hunt_MTM/fpga/constraints/top_DH_basys3.xdc]
Finished Parsing XDC File [/home/student/jcichon/UEC2/Duck_Hunt_MTM/fpga/constraints/top_DH_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/jcichon/UEC2/Duck_Hunt_MTM/fpga/constraints/top_DH_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_DH_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_DH_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/jcichon/UEC2/Duck_Hunt_MTM/fpga/constraints/clk_wiz_0.xdc]
Finished Parsing XDC File [/home/student/jcichon/UEC2/Duck_Hunt_MTM/fpga/constraints/clk_wiz_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/jcichon/UEC2/Duck_Hunt_MTM/fpga/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_DH_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_DH_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/jcichon/UEC2/Duck_Hunt_MTM/fpga/constraints/clk_wiz_0_late.xdc]
Finished Parsing XDC File [/home/student/jcichon/UEC2/Duck_Hunt_MTM/fpga/constraints/clk_wiz_0_late.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.453 ; gain = 0.000 ; free physical = 4690 ; free virtual = 15698
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3005.453 ; gain = 0.000 ; free physical = 4690 ; free virtual = 15698
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 3005.453 ; gain = 287.645 ; free physical = 4784 ; free virtual = 15792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 3005.453 ; gain = 287.645 ; free physical = 4785 ; free virtual = 15793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 3005.453 ; gain = 287.645 ; free physical = 4784 ; free virtual = 15793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:23 . Memory (MB): peak = 3704.512 ; gain = 986.703 ; free physical = 4554 ; free virtual = 15573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   3 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port btnC in module top_DH_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnL in module top_DH_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnR in module top_DH_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnD in module top_DH_basys3 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:27 . Memory (MB): peak = 3704.527 ; gain = 986.719 ; free physical = 4467 ; free virtual = 15556
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 576, Available = 100. Will try to implement using LUT-RAM. 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Wed Jul 12 11:44:02 2023] Interrupt received
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:13:40 . Memory (MB): peak = 2724.809 ; gain = 0.000 ; free physical = 3444 ; free virtual = 14529
INFO: [Common 17-344] 'wait_on_runs' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Wed Jul 12 11:44:07 2023...
