Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Oct 13 08:55:35 2022
| Host         : DESKTOP-FP4AO1S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lte_control_sets_placed.rpt
| Design       : lte
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   272 |
|    Minimum number of control sets                        |   272 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   627 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   272 |
| >= 0 to < 4        |    32 |
| >= 4 to < 6        |    62 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |   151 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2238 |          587 |
| No           | No                    | Yes                    |             143 |           48 |
| No           | Yes                   | No                     |             793 |          233 |
| Yes          | No                    | No                     |             735 |          182 |
| Yes          | No                    | Yes                    |              82 |           19 |
| Yes          | Yes                   | No                     |             990 |          237 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                          | ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | ILA/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                          | ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                            | ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
| ~clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  SOURCE/clk_dds_BUFG                    |                                                                                                                                                                                                                                                          | FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                              |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.ipbuff_addr_out[3]_i_1_n_0                                                                                                                            | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.blanking_cnt[3]_i_1_n_0                                                                                                                               | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.ipbuff_addr_out[3]_i_1_n_0                                                                                                                            | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_buff_allign                                                                                                                                                                 | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_0                                                                                  | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/SS[0]                                                                                                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/base_en                                                                                                                                                                        | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.base_cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/ip_buff_we                                                                                                                                                                     | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_buff_allign                                                                                                                                                                 | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_0                                                                                  | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/SR[0]                                                                                                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.blanking_cnt[3]_i_1_n_0                                                                                                                               | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                          | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_semi_parallel_and_smac.i_latch_op/sclr_pipe                                                                                                                                                    | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/sclr_int                                                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/base_en                                                                                                                                                                                          | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_semi_parallel_and_smac.base_cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/base_start                                                                                                                                                                                       | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/sclr_int                                                                                                                                                                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_0                                                                                  | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/SR[0]                                                                                                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_buff_allign                                                                                                                                                                 | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_buff_allign                                                                                                                                                                 | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/ip_buff_we                                                                                                                                                                     | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.ipbuff_addr_out[3]_i_1_n_0                                                                                                                            | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/base_en                                                                                                                                                                        | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.base_cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/p_1_in                                                                                                                                                                                           | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr[3]_i_1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/p_1_in                                                                                                                                                                                           | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.base_cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.ipbuff_addr_out[3]_i_1_n_0                                                                                                                            | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/ip_buff_we                                                                                                                                                                     | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/ip_buff_we                                                                                                                                                                     | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_0                                                                                  | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/SS[0]                                                                                                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | ILA/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/p_1_in                                                                                                                                                                                           | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr[3]_i_1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | ILA/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/p_1_in                                                                                                                                                                                           | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.base_cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_coef_addr/ADDR[2]                                                                                                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                          | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_semi_parallel_and_smac.i_latch_op/sclr_pipe                                                                                                                                                    | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/sclr_int                                                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/base_start                                                                                                                                                                                       | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/sclr_int                                                                                                                                                                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_coef_addr/ADDR[2]                                                                                                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                 | ILA/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/base_en                                                                                                                                                                                          | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_semi_parallel_and_smac.base_cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/sclr_pipe                                                                                                                                  | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                          | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/sclr_pipe                                                                                                                                  | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.blanking_cnt[4]_i_1_n_0                                                                                                                               | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                          | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/gen_write_addr_4                                                                                                                                                                                 | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/sclr_int                                                                                                                                                                        |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/sclr_pipe                                                                                                                                  | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/p_1_in_4                                                                                                                                                                       | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.gen_data_addr[2]_i_1_n_0                                                                                                             |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                          | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/ip_count230_out                                                                                                                                            | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/sclr_int                                                                                                                                                                        |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_pipe                                                                                                                                                    | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                                                                                        |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | SOURCE/p_0_in                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_pipe                                                                                                                                                    | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                                                                                        |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.blanking_cnt[4]_i_1_n_0                                                                                                                                                 | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                                                                                        |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.blanking_cnt[4]_i_1_n_0                                                                                                                               | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.blanking_cnt[4]_i_1_n_0                                                                                                                                                 | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                                                                                        |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                          | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_semi_parallel_and_smac.i_cntrl.base_en_algn[0]_i_2_n_0                                                                                                                                         | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_semi_parallel_and_smac.i_cntrl.base_en_algn[0]_i_1_n_0                                                                                                                        |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/p_1_in_4                                                                                                                                                                       | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.gen_data_addr[2]_i_1_n_0                                                                                                             |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/sclr_pipe                                                                                                                                  | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                          | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_semi_parallel_and_smac.gen_read_addr[4]_i_1_n_0                                                                                                                                                | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/sclr_int                                                                                                                                                                        |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                          | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/ip_count230_out                                                                                                                                            | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/sclr_int                                                                                                                                                                        |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                          | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_semi_parallel_and_smac.i_cntrl.base_en_algn[0]_i_2_n_0                                                                                                                                         | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_semi_parallel_and_smac.i_cntrl.base_en_algn[0]_i_1_n_0                                                                                                                        |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                          | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_semi_parallel_and_smac.gen_read_addr[4]_i_1_n_0                                                                                                                                                | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/sclr_int                                                                                                                                                                        |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                          | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/gen_write_addr_4                                                                                                                                                                                 | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/sclr_int                                                                                                                                                                        |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | ILA/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                          | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/p_0_in11_in                                                                                                                                                                                      | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/sclr_int                                                                                                                                                                        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                          | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/blanking_cnt0                                                                                                                                                                                    | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_semi_parallel_and_smac.blanking_cnt[5]_i_1_n_0                                                                                                                                |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                          | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/p_0_in11_in                                                                                                                                                                                      | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/sclr_int                                                                                                                                                                        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                          | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/blanking_cnt0                                                                                                                                                                                    | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_semi_parallel_and_smac.blanking_cnt[5]_i_1_n_0                                                                                                                                |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                    | ILA/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | ILA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                       |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                    | ILA/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                               |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                      | ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                      | ILA/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                              |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                          |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |               11 |             14 |         1.27 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem/SCLR_A                                                                                           |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem/SCLR_A                                                                                           |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_phase_buff_blank.i_phase_buff_blank_dly/SR[0]                                                                                      |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/E[0]                                                                                                                                       | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/SR[0]                                                                                                                     |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                          | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_ipbuff.ipbuff_rate_enable_reg_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/E[0]                                                                                                                                       | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/SR[0]                                                                                                                     |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_ipbuff.ipbuff_rate_enable_reg_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/WEA                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/rfd_int                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_semi_parallel_and_smac.i_latch_op/E[0]                                                                                                                                                         | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_semi_parallel_and_smac.i_latch_op/SR[0]                                                                                                                                       |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay/CNTRL_IN[0]                                                                                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/CNTRL_IN[0]                                                                                                                | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/CNTRL_IN[0]                                                                                                              |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem/SCLR_A                                                                                                             |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay/D[0]                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/D[0]                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/D[0]                                                                                                                                         | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[2].i_delay/D[0]                                                                                                                        |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/E[0]                                                                                                                                         | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/flush_data                                                                                                                                                                      |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/D[0]                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/D[0]                                                                                                                                         | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[2].i_delay/D[0]                                                                                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/E[0]                                                                                                                                         | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/flush_data                                                                                                                                                                      |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/WEA                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/E[0]                                                                                                                                                         | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/SR[0]                                                                                                                                       |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_17[6]                                                                                                                                                                                   | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_17[1]                                                                                                                                                                  |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_17[7]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_1[3]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_1[8]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_1[8]                                                                                                                                                                                    | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_1[0]                                                                                                                                                                   |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_18[3]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_17[5]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_17[5]                                                                                                                                                                                   | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_17[2]                                                                                                                                                                  |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_18[7]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_18[5]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_18[5]                                                                                                                                                                                   | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_18[2]                                                                                                                                                                  |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_17[3]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_1[7]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_18[6]                                                                                                                                                                                   | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_18[1]                                                                                                                                                                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay/CNTRL_IN[0]                                                                                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/WEA                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/WEA                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/E[0]                                                                                                                                                         | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/SR[0]                                                                                                                                       |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_17[3]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_18[5]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_18[5]                                                                                                                                                                                   | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_18[2]                                                                                                                                                                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_17[6]                                                                                                                                                                                   | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_17[1]                                                                                                                                                                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_1[7]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_17[7]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_1[3]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_1[8]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_1[8]                                                                                                                                                                                    | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_1[0]                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_17[5]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_17[5]                                                                                                                                                                                   | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_17[2]                                                                                                                                                                  |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_18[7]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_18[6]                                                                                                                                                                                   | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_18[1]                                                                                                                                                                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_18[3]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_ipbuff.ipbuff_rate_enable_reg_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay/D[0]                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/WEA                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/E[0]                                                                                                                                       | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/SR[0]                                                                                                                     |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay/CNTRL_IN[0]                                                                                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/CNTRL_IN[0]                                                                                                                | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/CNTRL_IN[0]                                                                                                              |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_ipbuff.ipbuff_rate_enable_reg_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay/CNTRL_IN[0]                                                                                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/CNTRL_IN[0]                                                                                                                | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/CNTRL_IN[0]                                                                                                              |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/WEA                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/E[0]                                                                                                                                       | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/SR[0]                                                                                                                     |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem/SCLR_A                                                                                           |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_semi_parallel_and_smac.i_latch_op/E[0]                                                                                                                                                         | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/g_semi_parallel_and_smac.i_latch_op/SR[0]                                                                                                                                       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_phase_buff_blank.i_phase_buff_blank_dly/SR[0]                                                                                      |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_phase_buff_blank.i_phase_buff_blank_dly/SR[0]                                                                                      |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                          |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem/SCLR_A                                                                                                             |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem/SCLR_A                                                                                           |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/rfd_int                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_phase_buff_blank.i_phase_buff_blank_dly/SR[0]                                                                                      |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/CNTRL_IN[0]                                                                                                                | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/CNTRL_IN[0]                                                                                                              |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                          | FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                    | FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                              |                6 |             20 |         3.33 |
|  SOURCE/clk_dds_BUFG                    |                                                                                                                                                                                                                                                          | DDS/U0/i_synth/sclr_i                                                                                                                                                                                                                   |                6 |             23 |         3.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | ILA/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                            |                7 |             26 |         3.71 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  SOURCE/clk_dds_BUFG                    | FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                             | FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                              |                6 |             30 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/ip_buff_we                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_buff_allign                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG                          | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/ip_buff_we                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG                          | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_buff_allign                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG                          | FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/ip_buff_we                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG                          | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/ip_buff_we                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_buff_allign                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG                          | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_buff_allign                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |         3.09 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               18 |             41 |         2.28 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | Q/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |               15 |             42 |         2.80 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | I/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |               15 |             42 |         2.80 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | Q/halfband0_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |               15 |             42 |         2.80 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | I/halfband1_filter/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sclr_int                                                                                                                                                      |               12 |             42 |         3.50 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | I/resampler_filter/U0/i_synth/g_decimation.i_decimation/sclr_int                                                                                                                                                                        |               15 |             58 |         3.87 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | Q/resampler_filter/U0/i_synth/g_decimation.i_decimation/sclr_int                                                                                                                                                                        |               16 |             58 |         3.63 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | I/channel_filter/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                                                                                        |               16 |             60 |         3.75 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | Q/channel_filter/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                                                                                                                        |               20 |             60 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             63 |         2.42 |
|  clk_IBUF_BUFG                          | ILA/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               28 |            103 |         3.68 |
|  SOURCE/clk_dds_BUFG                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               47 |            195 |         4.15 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              526 |           2134 |         4.06 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


