

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Dec  6 13:04:42 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.028|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5416|  5416|  5416|  5416|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |  5414|  5414|        20|         13|          1|   416|    yes   |
        +------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 13, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 13, D = 20, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 22 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 2 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_25), !map !7"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_24), !map !15"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_23), !map !21"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_22), !map !27"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_21), !map !33"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_20), !map !39"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_19), !map !45"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_18), !map !51"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_17), !map !57"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_16), !map !63"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_15), !map !69"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_14), !map !75"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_13), !map !81"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_12), !map !87"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_11), !map !93"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_10), !map !99"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_9), !map !105"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_8), !map !111"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_7), !map !117"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_6), !map !123"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_5), !map !129"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_4), !map !135"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_3), !map !141"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_2), !map !147"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_1), !map !153"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([832 x float]* %conv_1_out_0), !map !159"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out), !map !165"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 50 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 51 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.13>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %add_ln10, %Row_Loop_end ]" [pool/pooling.cpp:10]   --->   Operation 52 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln28_53, %Row_Loop_end ]" [pool/pooling.cpp:28]   --->   Operation 53 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 54 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.66ns)   --->   "%icmp_ln10 = icmp eq i9 %indvar_flatten, -96" [pool/pooling.cpp:10]   --->   Operation 55 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln10 = add i9 %indvar_flatten, 1" [pool/pooling.cpp:10]   --->   Operation 56 'add' 'add_ln10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Row_Loop_begin" [pool/pooling.cpp:10]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [pool/pooling.cpp:10]   --->   Operation 58 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [pool/pooling.cpp:13]   --->   Operation 59 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.02ns)   --->   "%select_ln28_52 = select i1 %icmp_ln13, i4 0, i4 %r_0" [pool/pooling.cpp:28]   --->   Operation 60 'select' 'select_ln28_52' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.18ns)   --->   "%select_ln28_53 = select i1 %icmp_ln13, i6 %f, i6 %f_0" [pool/pooling.cpp:28]   --->   Operation 61 'select' 'select_ln28_53' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %select_ln28_53 to i64" [pool/pooling.cpp:28]   --->   Operation 62 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i6 %select_ln28_53 to i7" [pool/pooling.cpp:28]   --->   Operation 63 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_154 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 1, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 64 'bitconcatenate' 'tmp_154' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_23 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 65 'getelementptr' 'conv_1_out_0_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.87ns)   --->   "%add_ln28_10 = add i7 %zext_ln28_2, 32" [pool/pooling.cpp:28]   --->   Operation 66 'add' 'add_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln28_18 = zext i7 %add_ln28_10 to i64" [pool/pooling.cpp:28]   --->   Operation 67 'zext' 'zext_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_25 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 68 'getelementptr' 'conv_1_out_0_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_24 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 69 'getelementptr' 'conv_1_out_1_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr27 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 70 'getelementptr' 'conv_1_out_1_addr27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_23 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 71 'getelementptr' 'conv_1_out_2_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_25 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 72 'getelementptr' 'conv_1_out_2_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_24 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 73 'getelementptr' 'conv_1_out_3_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr28 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 74 'getelementptr' 'conv_1_out_3_addr28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_23 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 75 'getelementptr' 'conv_1_out_4_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_25 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 76 'getelementptr' 'conv_1_out_4_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_24 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 77 'getelementptr' 'conv_1_out_5_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr29 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 78 'getelementptr' 'conv_1_out_5_addr29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_23 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 79 'getelementptr' 'conv_1_out_6_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_25 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 80 'getelementptr' 'conv_1_out_6_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_24 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 81 'getelementptr' 'conv_1_out_7_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_25 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 82 'getelementptr' 'conv_1_out_7_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_23 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 83 'getelementptr' 'conv_1_out_8_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_25 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 84 'getelementptr' 'conv_1_out_8_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_24 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 85 'getelementptr' 'conv_1_out_9_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr31 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 86 'getelementptr' 'conv_1_out_9_addr31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_23 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 87 'getelementptr' 'conv_1_out_10_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_25 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 88 'getelementptr' 'conv_1_out_10_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_24 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 89 'getelementptr' 'conv_1_out_11_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_25 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 90 'getelementptr' 'conv_1_out_11_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_23 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 91 'getelementptr' 'conv_1_out_12_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_25 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 92 'getelementptr' 'conv_1_out_12_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_24 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 93 'getelementptr' 'conv_1_out_13_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_25 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 94 'getelementptr' 'conv_1_out_13_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_23 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 95 'getelementptr' 'conv_1_out_14_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_25 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 96 'getelementptr' 'conv_1_out_14_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_24 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 97 'getelementptr' 'conv_1_out_15_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_25 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 98 'getelementptr' 'conv_1_out_15_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_23 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 99 'getelementptr' 'conv_1_out_16_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_25 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 100 'getelementptr' 'conv_1_out_16_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_24 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 101 'getelementptr' 'conv_1_out_17_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_25 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 102 'getelementptr' 'conv_1_out_17_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_23 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 103 'getelementptr' 'conv_1_out_18_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_25 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 104 'getelementptr' 'conv_1_out_18_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_24 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 105 'getelementptr' 'conv_1_out_19_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_25 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 106 'getelementptr' 'conv_1_out_19_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_23 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 107 'getelementptr' 'conv_1_out_20_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_25 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 108 'getelementptr' 'conv_1_out_20_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_24 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 109 'getelementptr' 'conv_1_out_21_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_25 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 110 'getelementptr' 'conv_1_out_21_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_23 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 111 'getelementptr' 'conv_1_out_22_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_25 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 112 'getelementptr' 'conv_1_out_22_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_24 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 113 'getelementptr' 'conv_1_out_23_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_25 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 114 'getelementptr' 'conv_1_out_23_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_23 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 115 'getelementptr' 'conv_1_out_24_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_25 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 116 'getelementptr' 'conv_1_out_24_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_24 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 117 'getelementptr' 'conv_1_out_25_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_25 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 118 'getelementptr' 'conv_1_out_25_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:14]   --->   Operation 119 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1350 [
    i4 0, label %branch1326
    i4 1, label %branch1328
    i4 2, label %branch1330
    i4 3, label %branch1332
    i4 4, label %branch1334
    i4 5, label %branch1336
    i4 6, label %branch1338
    i4 7, label %branch1340
    i4 -8, label %branch1342
    i4 -7, label %branch1344
    i4 -6, label %branch1346
    i4 -5, label %branch1348
  ]" [pool/pooling.cpp:28]   --->   Operation 120 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_2 : Operation 121 [2/2] (3.25ns)   --->   "%conv_1_out_22_load = load float* %conv_1_out_22_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 121 'load' 'conv_1_out_22_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 122 [2/2] (3.25ns)   --->   "%conv_1_out_20_load = load float* %conv_1_out_20_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 122 'load' 'conv_1_out_20_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 123 [2/2] (3.25ns)   --->   "%conv_1_out_18_load = load float* %conv_1_out_18_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 123 'load' 'conv_1_out_18_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 124 [2/2] (3.25ns)   --->   "%conv_1_out_16_load = load float* %conv_1_out_16_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 124 'load' 'conv_1_out_16_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 125 [2/2] (3.25ns)   --->   "%conv_1_out_14_load = load float* %conv_1_out_14_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 125 'load' 'conv_1_out_14_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 126 [2/2] (3.25ns)   --->   "%conv_1_out_12_load = load float* %conv_1_out_12_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 126 'load' 'conv_1_out_12_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 127 [2/2] (3.25ns)   --->   "%conv_1_out_10_load = load float* %conv_1_out_10_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 127 'load' 'conv_1_out_10_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 128 [2/2] (3.25ns)   --->   "%conv_1_out_8_load = load float* %conv_1_out_8_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 128 'load' 'conv_1_out_8_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 129 [2/2] (3.25ns)   --->   "%conv_1_out_6_load = load float* %conv_1_out_6_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 129 'load' 'conv_1_out_6_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 130 [2/2] (3.25ns)   --->   "%conv_1_out_4_load = load float* %conv_1_out_4_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 130 'load' 'conv_1_out_4_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 131 [2/2] (3.25ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 131 'load' 'conv_1_out_2_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 132 [2/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 132 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 133 [2/2] (3.25ns)   --->   "%conv_1_out_24_load = load float* %conv_1_out_24_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 133 'load' 'conv_1_out_24_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 134 [2/2] (3.25ns)   --->   "%conv_1_out_23_load = load float* %conv_1_out_23_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 134 'load' 'conv_1_out_23_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 135 [2/2] (3.25ns)   --->   "%conv_1_out_21_load = load float* %conv_1_out_21_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 135 'load' 'conv_1_out_21_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 136 [2/2] (3.25ns)   --->   "%conv_1_out_19_load = load float* %conv_1_out_19_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 136 'load' 'conv_1_out_19_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 137 [2/2] (3.25ns)   --->   "%conv_1_out_17_load = load float* %conv_1_out_17_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 137 'load' 'conv_1_out_17_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 138 [2/2] (3.25ns)   --->   "%conv_1_out_15_load = load float* %conv_1_out_15_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 138 'load' 'conv_1_out_15_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 139 [2/2] (3.25ns)   --->   "%conv_1_out_13_load = load float* %conv_1_out_13_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 139 'load' 'conv_1_out_13_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 140 [2/2] (3.25ns)   --->   "%conv_1_out_11_load = load float* %conv_1_out_11_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 140 'load' 'conv_1_out_11_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 141 [2/2] (3.25ns)   --->   "%conv_1_out_9_load = load float* %conv_1_out_9_addr31, align 4" [pool/pooling.cpp:28]   --->   Operation 141 'load' 'conv_1_out_9_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 142 [2/2] (3.25ns)   --->   "%conv_1_out_7_load = load float* %conv_1_out_7_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 142 'load' 'conv_1_out_7_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 143 [2/2] (3.25ns)   --->   "%conv_1_out_5_load = load float* %conv_1_out_5_addr29, align 4" [pool/pooling.cpp:28]   --->   Operation 143 'load' 'conv_1_out_5_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 144 [2/2] (3.25ns)   --->   "%conv_1_out_3_load = load float* %conv_1_out_3_addr28, align 4" [pool/pooling.cpp:28]   --->   Operation 144 'load' 'conv_1_out_3_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 145 [2/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr27, align 4" [pool/pooling.cpp:28]   --->   Operation 145 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 146 [2/2] (3.25ns)   --->   "%conv_1_out_25_load = load float* %conv_1_out_25_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 146 'load' 'conv_1_out_25_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 147 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_1 = load float* %conv_1_out_23_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 147 'load' 'conv_1_out_23_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 148 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_1 = load float* %conv_1_out_21_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 148 'load' 'conv_1_out_21_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 149 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_1 = load float* %conv_1_out_19_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 149 'load' 'conv_1_out_19_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 150 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_1 = load float* %conv_1_out_17_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 150 'load' 'conv_1_out_17_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 151 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_1 = load float* %conv_1_out_15_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 151 'load' 'conv_1_out_15_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 152 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_1 = load float* %conv_1_out_13_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 152 'load' 'conv_1_out_13_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 153 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_1 = load float* %conv_1_out_11_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 153 'load' 'conv_1_out_11_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 154 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_1 = load float* %conv_1_out_9_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 154 'load' 'conv_1_out_9_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 155 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_1 = load float* %conv_1_out_7_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 155 'load' 'conv_1_out_7_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 156 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_1 = load float* %conv_1_out_5_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 156 'load' 'conv_1_out_5_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 157 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_1 = load float* %conv_1_out_3_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 157 'load' 'conv_1_out_3_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 158 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 158 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 159 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_1 = load float* %conv_1_out_25_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 159 'load' 'conv_1_out_25_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 160 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_2 = load float* %conv_1_out_22_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 160 'load' 'conv_1_out_22_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 161 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_2 = load float* %conv_1_out_20_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 161 'load' 'conv_1_out_20_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 162 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_2 = load float* %conv_1_out_18_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 162 'load' 'conv_1_out_18_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 163 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_2 = load float* %conv_1_out_16_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 163 'load' 'conv_1_out_16_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 164 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_2 = load float* %conv_1_out_14_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 164 'load' 'conv_1_out_14_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 165 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_2 = load float* %conv_1_out_12_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 165 'load' 'conv_1_out_12_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 166 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_2 = load float* %conv_1_out_10_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 166 'load' 'conv_1_out_10_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 167 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_2 = load float* %conv_1_out_8_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 167 'load' 'conv_1_out_8_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 168 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_2 = load float* %conv_1_out_6_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 168 'load' 'conv_1_out_6_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 169 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_2 = load float* %conv_1_out_4_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 169 'load' 'conv_1_out_4_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 170 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_2 = load float* %conv_1_out_2_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 170 'load' 'conv_1_out_2_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 171 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_2 = load float* %conv_1_out_0_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 171 'load' 'conv_1_out_0_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 172 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_2 = load float* %conv_1_out_24_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 172 'load' 'conv_1_out_24_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 3 <SV = 2> <Delay = 13.1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i6 %select_ln28_53 to i8" [pool/pooling.cpp:28]   --->   Operation 173 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_152 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 3, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 174 'bitconcatenate' 'tmp_152' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_19 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 175 'getelementptr' 'conv_1_out_0_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_153 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 2, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 176 'bitconcatenate' 'tmp_153' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_21 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 177 'getelementptr' 'conv_1_out_0_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (1.91ns)   --->   "%add_ln28_9 = add i8 %zext_ln28_3, 96" [pool/pooling.cpp:28]   --->   Operation 178 'add' 'add_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln28_17 = zext i8 %add_ln28_9 to i64" [pool/pooling.cpp:28]   --->   Operation 179 'zext' 'zext_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_22 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 180 'getelementptr' 'conv_1_out_1_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_23 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 181 'getelementptr' 'conv_1_out_1_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_19 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 182 'getelementptr' 'conv_1_out_2_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_21 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 183 'getelementptr' 'conv_1_out_2_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_22 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 184 'getelementptr' 'conv_1_out_3_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_23 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 185 'getelementptr' 'conv_1_out_3_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_19 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 186 'getelementptr' 'conv_1_out_4_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_21 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 187 'getelementptr' 'conv_1_out_4_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_22 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 188 'getelementptr' 'conv_1_out_5_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_23 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 189 'getelementptr' 'conv_1_out_5_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_19 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 190 'getelementptr' 'conv_1_out_6_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_21 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 191 'getelementptr' 'conv_1_out_6_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_22 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 192 'getelementptr' 'conv_1_out_7_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_23 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 193 'getelementptr' 'conv_1_out_7_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_19 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 194 'getelementptr' 'conv_1_out_8_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_21 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 195 'getelementptr' 'conv_1_out_8_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_22 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 196 'getelementptr' 'conv_1_out_9_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_23 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 197 'getelementptr' 'conv_1_out_9_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_19 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 198 'getelementptr' 'conv_1_out_10_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_21 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 199 'getelementptr' 'conv_1_out_10_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_22 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 200 'getelementptr' 'conv_1_out_11_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_23 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 201 'getelementptr' 'conv_1_out_11_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_19 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 202 'getelementptr' 'conv_1_out_12_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_21 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 203 'getelementptr' 'conv_1_out_12_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_22 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 204 'getelementptr' 'conv_1_out_13_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_23 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 205 'getelementptr' 'conv_1_out_13_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_19 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 206 'getelementptr' 'conv_1_out_14_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_21 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 207 'getelementptr' 'conv_1_out_14_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_22 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 208 'getelementptr' 'conv_1_out_15_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_23 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 209 'getelementptr' 'conv_1_out_15_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_19 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 210 'getelementptr' 'conv_1_out_16_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_21 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 211 'getelementptr' 'conv_1_out_16_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_22 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 212 'getelementptr' 'conv_1_out_17_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_23 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 213 'getelementptr' 'conv_1_out_17_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_19 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 214 'getelementptr' 'conv_1_out_18_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_21 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 215 'getelementptr' 'conv_1_out_18_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_22 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 216 'getelementptr' 'conv_1_out_19_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_23 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 217 'getelementptr' 'conv_1_out_19_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_19 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 218 'getelementptr' 'conv_1_out_20_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_21 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 219 'getelementptr' 'conv_1_out_20_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_22 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 220 'getelementptr' 'conv_1_out_21_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_23 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 221 'getelementptr' 'conv_1_out_21_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_19 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 222 'getelementptr' 'conv_1_out_22_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_21 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 223 'getelementptr' 'conv_1_out_22_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_22 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 224 'getelementptr' 'conv_1_out_23_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_23 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 225 'getelementptr' 'conv_1_out_23_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_19 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 226 'getelementptr' 'conv_1_out_24_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_21 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 227 'getelementptr' 'conv_1_out_24_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_22 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 228 'getelementptr' 'conv_1_out_25_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_23 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %tmp_154" [pool/pooling.cpp:28]   --->   Operation 229 'getelementptr' 'conv_1_out_25_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 230 [1/2] (3.25ns)   --->   "%conv_1_out_22_load = load float* %conv_1_out_22_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 230 'load' 'conv_1_out_22_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 231 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 231 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 232 [1/2] (3.25ns)   --->   "%conv_1_out_20_load = load float* %conv_1_out_20_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 232 'load' 'conv_1_out_20_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 233 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 233 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 234 [1/2] (3.25ns)   --->   "%conv_1_out_18_load = load float* %conv_1_out_18_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 234 'load' 'conv_1_out_18_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 235 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 235 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 236 [1/2] (3.25ns)   --->   "%conv_1_out_16_load = load float* %conv_1_out_16_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 236 'load' 'conv_1_out_16_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 237 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 237 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 238 [1/2] (3.25ns)   --->   "%conv_1_out_14_load = load float* %conv_1_out_14_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 238 'load' 'conv_1_out_14_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 239 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 239 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 240 [1/2] (3.25ns)   --->   "%conv_1_out_12_load = load float* %conv_1_out_12_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 240 'load' 'conv_1_out_12_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 241 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 241 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 242 [1/2] (3.25ns)   --->   "%conv_1_out_10_load = load float* %conv_1_out_10_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 242 'load' 'conv_1_out_10_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 243 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 243 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 244 [1/2] (3.25ns)   --->   "%conv_1_out_8_load = load float* %conv_1_out_8_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 244 'load' 'conv_1_out_8_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 245 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 245 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 246 [1/2] (3.25ns)   --->   "%conv_1_out_6_load = load float* %conv_1_out_6_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 246 'load' 'conv_1_out_6_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 247 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 247 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 248 [1/2] (3.25ns)   --->   "%conv_1_out_4_load = load float* %conv_1_out_4_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 248 'load' 'conv_1_out_4_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 249 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 249 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 250 [1/2] (3.25ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 250 'load' 'conv_1_out_2_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 251 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 251 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 252 [1/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 252 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 253 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 253 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 254 [1/2] (3.25ns)   --->   "%conv_1_out_24_load = load float* %conv_1_out_24_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 254 'load' 'conv_1_out_24_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 255 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 255 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%phi_ln28 = phi float [ %conv_1_out_0_load, %branch1326 ], [ %conv_1_out_2_load, %branch1328 ], [ %conv_1_out_4_load, %branch1330 ], [ %conv_1_out_6_load, %branch1332 ], [ %conv_1_out_8_load, %branch1334 ], [ %conv_1_out_10_load, %branch1336 ], [ %conv_1_out_12_load, %branch1338 ], [ %conv_1_out_14_load, %branch1340 ], [ %conv_1_out_16_load, %branch1342 ], [ %conv_1_out_18_load, %branch1344 ], [ %conv_1_out_20_load, %branch1346 ], [ %conv_1_out_22_load, %branch1348 ], [ %conv_1_out_24_load, %branch1350 ]" [pool/pooling.cpp:28]   --->   Operation 256 'phi' 'phi_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %phi_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 257 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 258 'partselect' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 259 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_2, -1" [pool/pooling.cpp:28]   --->   Operation 260 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pool/pooling.cpp:28]   --->   Operation 261 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 262 'or' 'or_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (6.78ns)   --->   "%tmp_3 = fcmp ogt float %phi_ln28, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 263 'fcmp' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, %tmp_3" [pool/pooling.cpp:28]   --->   Operation 264 'and' 'and_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, float %phi_ln28, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 265 'select' 'select_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1324 [
    i4 0, label %branch1300
    i4 1, label %branch1302
    i4 2, label %branch1304
    i4 3, label %branch1306
    i4 4, label %branch1308
    i4 5, label %branch1310
    i4 6, label %branch1312
    i4 7, label %branch1314
    i4 -8, label %branch1316
    i4 -7, label %branch1318
    i4 -6, label %branch1320
    i4 -5, label %branch1322
  ]" [pool/pooling.cpp:28]   --->   Operation 266 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_3 : Operation 267 [1/2] (3.25ns)   --->   "%conv_1_out_23_load = load float* %conv_1_out_23_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 267 'load' 'conv_1_out_23_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 268 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 268 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 269 [1/2] (3.25ns)   --->   "%conv_1_out_21_load = load float* %conv_1_out_21_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 269 'load' 'conv_1_out_21_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 270 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 270 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 271 [1/2] (3.25ns)   --->   "%conv_1_out_19_load = load float* %conv_1_out_19_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 271 'load' 'conv_1_out_19_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 272 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 272 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 273 [1/2] (3.25ns)   --->   "%conv_1_out_17_load = load float* %conv_1_out_17_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 273 'load' 'conv_1_out_17_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 274 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 274 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 275 [1/2] (3.25ns)   --->   "%conv_1_out_15_load = load float* %conv_1_out_15_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 275 'load' 'conv_1_out_15_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 276 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 276 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 277 [1/2] (3.25ns)   --->   "%conv_1_out_13_load = load float* %conv_1_out_13_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 277 'load' 'conv_1_out_13_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 278 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 278 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 279 [1/2] (3.25ns)   --->   "%conv_1_out_11_load = load float* %conv_1_out_11_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 279 'load' 'conv_1_out_11_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 280 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 280 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 281 [1/2] (3.25ns)   --->   "%conv_1_out_9_load = load float* %conv_1_out_9_addr31, align 4" [pool/pooling.cpp:28]   --->   Operation 281 'load' 'conv_1_out_9_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 282 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 282 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 283 [1/2] (3.25ns)   --->   "%conv_1_out_7_load = load float* %conv_1_out_7_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 283 'load' 'conv_1_out_7_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 284 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 284 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 285 [1/2] (3.25ns)   --->   "%conv_1_out_5_load = load float* %conv_1_out_5_addr29, align 4" [pool/pooling.cpp:28]   --->   Operation 285 'load' 'conv_1_out_5_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 286 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 286 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 287 [1/2] (3.25ns)   --->   "%conv_1_out_3_load = load float* %conv_1_out_3_addr28, align 4" [pool/pooling.cpp:28]   --->   Operation 287 'load' 'conv_1_out_3_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 288 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 288 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 289 [1/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr27, align 4" [pool/pooling.cpp:28]   --->   Operation 289 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 290 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 290 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 291 [1/2] (3.25ns)   --->   "%conv_1_out_25_load = load float* %conv_1_out_25_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 291 'load' 'conv_1_out_25_load' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 292 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 292 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 293 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_1 = load float* %conv_1_out_23_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 293 'load' 'conv_1_out_23_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 294 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 294 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 295 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_1 = load float* %conv_1_out_21_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 295 'load' 'conv_1_out_21_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 296 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 296 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 297 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_1 = load float* %conv_1_out_19_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 297 'load' 'conv_1_out_19_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 298 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 298 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 299 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_1 = load float* %conv_1_out_17_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 299 'load' 'conv_1_out_17_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 300 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 300 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 301 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_1 = load float* %conv_1_out_15_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 301 'load' 'conv_1_out_15_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 302 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 302 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 303 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_1 = load float* %conv_1_out_13_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 303 'load' 'conv_1_out_13_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 304 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 304 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 305 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_1 = load float* %conv_1_out_11_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 305 'load' 'conv_1_out_11_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 306 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 306 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 307 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_1 = load float* %conv_1_out_9_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 307 'load' 'conv_1_out_9_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 308 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 308 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 309 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_1 = load float* %conv_1_out_7_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 309 'load' 'conv_1_out_7_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 310 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 310 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 311 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_1 = load float* %conv_1_out_5_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 311 'load' 'conv_1_out_5_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 312 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 312 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 313 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_1 = load float* %conv_1_out_3_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 313 'load' 'conv_1_out_3_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 314 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 314 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 315 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 315 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 316 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 316 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 317 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_1 = load float* %conv_1_out_25_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 317 'load' 'conv_1_out_25_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 318 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 318 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 319 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_2 = load float* %conv_1_out_22_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 319 'load' 'conv_1_out_22_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 320 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 320 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 321 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_2 = load float* %conv_1_out_20_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 321 'load' 'conv_1_out_20_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 322 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 322 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 323 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_2 = load float* %conv_1_out_18_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 323 'load' 'conv_1_out_18_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 324 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 324 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 325 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_2 = load float* %conv_1_out_16_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 325 'load' 'conv_1_out_16_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 326 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 326 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 327 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_2 = load float* %conv_1_out_14_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 327 'load' 'conv_1_out_14_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 328 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 328 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 329 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_2 = load float* %conv_1_out_12_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 329 'load' 'conv_1_out_12_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 330 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 330 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 331 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_2 = load float* %conv_1_out_10_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 331 'load' 'conv_1_out_10_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 332 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 332 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 333 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_2 = load float* %conv_1_out_8_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 333 'load' 'conv_1_out_8_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 334 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 334 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 335 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_2 = load float* %conv_1_out_6_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 335 'load' 'conv_1_out_6_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 336 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 336 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 337 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_2 = load float* %conv_1_out_4_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 337 'load' 'conv_1_out_4_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 338 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 338 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 339 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_2 = load float* %conv_1_out_2_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 339 'load' 'conv_1_out_2_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 340 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 340 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 341 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_2 = load float* %conv_1_out_0_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 341 'load' 'conv_1_out_0_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 342 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 342 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 343 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_2 = load float* %conv_1_out_24_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 343 'load' 'conv_1_out_24_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 344 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 344 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%phi_ln28_4 = phi float [ %conv_1_out_0_load_2, %branch1222 ], [ %conv_1_out_2_load_2, %branch1224 ], [ %conv_1_out_4_load_2, %branch1226 ], [ %conv_1_out_6_load_2, %branch1228 ], [ %conv_1_out_8_load_2, %branch1230 ], [ %conv_1_out_10_load_2, %branch1232 ], [ %conv_1_out_12_load_2, %branch1234 ], [ %conv_1_out_14_load_2, %branch1236 ], [ %conv_1_out_16_load_2, %branch1238 ], [ %conv_1_out_18_load_2, %branch1240 ], [ %conv_1_out_20_load_2, %branch1242 ], [ %conv_1_out_22_load_2, %branch1244 ], [ %conv_1_out_24_load_2, %branch1246 ]" [pool/pooling.cpp:28]   --->   Operation 345 'phi' 'phi_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%bitcast_ln28_7 = bitcast float %phi_ln28_4 to i32" [pool/pooling.cpp:28]   --->   Operation 346 'bitcast' 'bitcast_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_7, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 347 'partselect' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = trunc i32 %bitcast_ln28_7 to i23" [pool/pooling.cpp:28]   --->   Operation 348 'trunc' 'trunc_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (1.55ns)   --->   "%icmp_ln28_14 = icmp ne i8 %tmp_12, -1" [pool/pooling.cpp:28]   --->   Operation 349 'icmp' 'icmp_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (2.44ns)   --->   "%icmp_ln28_15 = icmp eq i23 %trunc_ln28_7, 0" [pool/pooling.cpp:28]   --->   Operation 350 'icmp' 'icmp_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_4)   --->   "%or_ln28_7 = or i1 %icmp_ln28_15, %icmp_ln28_14" [pool/pooling.cpp:28]   --->   Operation 351 'or' 'or_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (6.78ns)   --->   "%tmp_13 = fcmp ogt float %phi_ln28_4, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 352 'fcmp' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_4)   --->   "%and_ln28_7 = and i1 %or_ln28_7, %tmp_13" [pool/pooling.cpp:28]   --->   Operation 353 'and' 'and_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_4 = select i1 %and_ln28_7, float %phi_ln28_4, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 354 'select' 'select_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1220 [
    i4 0, label %branch1196
    i4 1, label %branch1198
    i4 2, label %branch1200
    i4 3, label %branch1202
    i4 4, label %branch1204
    i4 5, label %branch1206
    i4 6, label %branch1208
    i4 7, label %branch1210
    i4 -8, label %branch1212
    i4 -7, label %branch1214
    i4 -6, label %branch1216
    i4 -5, label %branch1218
  ]" [pool/pooling.cpp:28]   --->   Operation 355 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_3 : Operation 356 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_2 = load float* %conv_1_out_23_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 356 'load' 'conv_1_out_23_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 357 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_2 = load float* %conv_1_out_21_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 357 'load' 'conv_1_out_21_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 358 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_2 = load float* %conv_1_out_19_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 358 'load' 'conv_1_out_19_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 359 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_2 = load float* %conv_1_out_17_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 359 'load' 'conv_1_out_17_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 360 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_2 = load float* %conv_1_out_15_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 360 'load' 'conv_1_out_15_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 361 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_2 = load float* %conv_1_out_13_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 361 'load' 'conv_1_out_13_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 362 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_2 = load float* %conv_1_out_11_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 362 'load' 'conv_1_out_11_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 363 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_2 = load float* %conv_1_out_9_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 363 'load' 'conv_1_out_9_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 364 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_2 = load float* %conv_1_out_7_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 364 'load' 'conv_1_out_7_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 365 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_2 = load float* %conv_1_out_5_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 365 'load' 'conv_1_out_5_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 366 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_2 = load float* %conv_1_out_3_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 366 'load' 'conv_1_out_3_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 367 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_2 = load float* %conv_1_out_1_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 367 'load' 'conv_1_out_1_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 368 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_2 = load float* %conv_1_out_25_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 368 'load' 'conv_1_out_25_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 369 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_3 = load float* %conv_1_out_23_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 369 'load' 'conv_1_out_23_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 370 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_3 = load float* %conv_1_out_21_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 370 'load' 'conv_1_out_21_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 371 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_3 = load float* %conv_1_out_19_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 371 'load' 'conv_1_out_19_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 372 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_3 = load float* %conv_1_out_17_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 372 'load' 'conv_1_out_17_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 373 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_3 = load float* %conv_1_out_15_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 373 'load' 'conv_1_out_15_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 374 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_3 = load float* %conv_1_out_13_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 374 'load' 'conv_1_out_13_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 375 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_3 = load float* %conv_1_out_11_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 375 'load' 'conv_1_out_11_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 376 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_3 = load float* %conv_1_out_9_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 376 'load' 'conv_1_out_9_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 377 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_3 = load float* %conv_1_out_7_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 377 'load' 'conv_1_out_7_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 378 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_3 = load float* %conv_1_out_5_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 378 'load' 'conv_1_out_5_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 379 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_3 = load float* %conv_1_out_3_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 379 'load' 'conv_1_out_3_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 380 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_3 = load float* %conv_1_out_1_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 380 'load' 'conv_1_out_1_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 381 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_3 = load float* %conv_1_out_25_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 381 'load' 'conv_1_out_25_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 382 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_4 = load float* %conv_1_out_22_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 382 'load' 'conv_1_out_22_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 383 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_4 = load float* %conv_1_out_20_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 383 'load' 'conv_1_out_20_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 384 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_4 = load float* %conv_1_out_18_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 384 'load' 'conv_1_out_18_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 385 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_4 = load float* %conv_1_out_16_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 385 'load' 'conv_1_out_16_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 386 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_4 = load float* %conv_1_out_14_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 386 'load' 'conv_1_out_14_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 387 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_4 = load float* %conv_1_out_12_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 387 'load' 'conv_1_out_12_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 388 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_4 = load float* %conv_1_out_10_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 388 'load' 'conv_1_out_10_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 389 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_4 = load float* %conv_1_out_8_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 389 'load' 'conv_1_out_8_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 390 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_4 = load float* %conv_1_out_6_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 390 'load' 'conv_1_out_6_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 391 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_4 = load float* %conv_1_out_4_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 391 'load' 'conv_1_out_4_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 392 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_4 = load float* %conv_1_out_2_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 392 'load' 'conv_1_out_2_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 393 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_4 = load float* %conv_1_out_0_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 393 'load' 'conv_1_out_0_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 394 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_4 = load float* %conv_1_out_24_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 394 'load' 'conv_1_out_24_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 395 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_6 = load float* %conv_1_out_22_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 395 'load' 'conv_1_out_22_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 396 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_6 = load float* %conv_1_out_20_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 396 'load' 'conv_1_out_20_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 397 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_6 = load float* %conv_1_out_18_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 397 'load' 'conv_1_out_18_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 398 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_6 = load float* %conv_1_out_16_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 398 'load' 'conv_1_out_16_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 399 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_6 = load float* %conv_1_out_14_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 399 'load' 'conv_1_out_14_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 400 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_6 = load float* %conv_1_out_12_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 400 'load' 'conv_1_out_12_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 401 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_6 = load float* %conv_1_out_10_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 401 'load' 'conv_1_out_10_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 402 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_6 = load float* %conv_1_out_8_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 402 'load' 'conv_1_out_8_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 403 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_6 = load float* %conv_1_out_6_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 403 'load' 'conv_1_out_6_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 404 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_6 = load float* %conv_1_out_4_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 404 'load' 'conv_1_out_4_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 405 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_6 = load float* %conv_1_out_2_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 405 'load' 'conv_1_out_2_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 406 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_6 = load float* %conv_1_out_0_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 406 'load' 'conv_1_out_0_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 407 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_6 = load float* %conv_1_out_24_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 407 'load' 'conv_1_out_24_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 4 <SV = 3> <Delay = 13.1>
ST_4 : Operation 408 [1/1] (1.91ns)   --->   "%add_ln28_6 = add i8 %zext_ln28_3, -96" [pool/pooling.cpp:28]   --->   Operation 408 'add' 'add_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_150 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 5, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 409 'bitconcatenate' 'tmp_150' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_15 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 410 'getelementptr' 'conv_1_out_0_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_151 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 4, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 411 'bitconcatenate' 'tmp_151' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_17 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 412 'getelementptr' 'conv_1_out_0_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln28_16 = zext i8 %add_ln28_6 to i64" [pool/pooling.cpp:28]   --->   Operation 413 'zext' 'zext_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_20 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 414 'getelementptr' 'conv_1_out_1_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_21 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 415 'getelementptr' 'conv_1_out_1_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_15 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 416 'getelementptr' 'conv_1_out_2_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_17 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 417 'getelementptr' 'conv_1_out_2_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_20 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 418 'getelementptr' 'conv_1_out_3_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_21 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 419 'getelementptr' 'conv_1_out_3_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_15 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 420 'getelementptr' 'conv_1_out_4_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_17 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 421 'getelementptr' 'conv_1_out_4_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_20 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 422 'getelementptr' 'conv_1_out_5_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_21 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 423 'getelementptr' 'conv_1_out_5_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_15 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 424 'getelementptr' 'conv_1_out_6_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_17 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 425 'getelementptr' 'conv_1_out_6_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_20 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 426 'getelementptr' 'conv_1_out_7_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_21 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 427 'getelementptr' 'conv_1_out_7_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_15 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 428 'getelementptr' 'conv_1_out_8_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_17 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 429 'getelementptr' 'conv_1_out_8_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_20 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 430 'getelementptr' 'conv_1_out_9_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_21 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 431 'getelementptr' 'conv_1_out_9_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_15 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 432 'getelementptr' 'conv_1_out_10_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_17 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 433 'getelementptr' 'conv_1_out_10_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_20 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 434 'getelementptr' 'conv_1_out_11_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_21 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 435 'getelementptr' 'conv_1_out_11_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_15 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 436 'getelementptr' 'conv_1_out_12_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_17 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 437 'getelementptr' 'conv_1_out_12_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_20 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 438 'getelementptr' 'conv_1_out_13_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_21 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 439 'getelementptr' 'conv_1_out_13_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_15 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 440 'getelementptr' 'conv_1_out_14_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_17 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 441 'getelementptr' 'conv_1_out_14_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_20 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 442 'getelementptr' 'conv_1_out_15_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_21 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 443 'getelementptr' 'conv_1_out_15_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_15 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 444 'getelementptr' 'conv_1_out_16_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_17 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 445 'getelementptr' 'conv_1_out_16_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_20 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 446 'getelementptr' 'conv_1_out_17_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_21 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 447 'getelementptr' 'conv_1_out_17_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_15 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 448 'getelementptr' 'conv_1_out_18_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_17 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 449 'getelementptr' 'conv_1_out_18_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_20 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 450 'getelementptr' 'conv_1_out_19_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_21 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 451 'getelementptr' 'conv_1_out_19_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_15 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 452 'getelementptr' 'conv_1_out_20_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_17 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 453 'getelementptr' 'conv_1_out_20_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_20 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 454 'getelementptr' 'conv_1_out_21_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_21 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 455 'getelementptr' 'conv_1_out_21_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_15 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 456 'getelementptr' 'conv_1_out_22_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_17 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 457 'getelementptr' 'conv_1_out_22_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_20 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 458 'getelementptr' 'conv_1_out_23_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_21 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 459 'getelementptr' 'conv_1_out_23_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_15 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 460 'getelementptr' 'conv_1_out_24_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_17 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 461 'getelementptr' 'conv_1_out_24_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_20 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 462 'getelementptr' 'conv_1_out_25_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_21 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %tmp_153" [pool/pooling.cpp:28]   --->   Operation 463 'getelementptr' 'conv_1_out_25_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%phi_ln28_2 = phi float [ %conv_1_out_1_load, %branch1275 ], [ %conv_1_out_3_load, %branch1277 ], [ %conv_1_out_5_load, %branch1279 ], [ %conv_1_out_7_load, %branch1281 ], [ %conv_1_out_9_load, %branch1283 ], [ %conv_1_out_11_load, %branch1285 ], [ %conv_1_out_13_load, %branch1287 ], [ %conv_1_out_15_load, %branch1289 ], [ %conv_1_out_17_load, %branch1291 ], [ %conv_1_out_19_load, %branch1293 ], [ %conv_1_out_21_load, %branch1295 ], [ %conv_1_out_23_load, %branch1297 ], [ %conv_1_out_25_load, %branch1299 ]" [pool/pooling.cpp:28]   --->   Operation 464 'phi' 'phi_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1273 [
    i4 0, label %branch1249
    i4 1, label %branch1251
    i4 2, label %branch1253
    i4 3, label %branch1255
    i4 4, label %branch1257
    i4 5, label %branch1259
    i4 6, label %branch1261
    i4 7, label %branch1263
    i4 -8, label %branch1265
    i4 -7, label %branch1267
    i4 -6, label %branch1269
    i4 -5, label %branch1271
  ]" [pool/pooling.cpp:28]   --->   Operation 465 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "%phi_ln28_3 = phi float [ %conv_1_out_1_load_1, %branch1249 ], [ %conv_1_out_3_load_1, %branch1251 ], [ %conv_1_out_5_load_1, %branch1253 ], [ %conv_1_out_7_load_1, %branch1255 ], [ %conv_1_out_9_load_1, %branch1257 ], [ %conv_1_out_11_load_1, %branch1259 ], [ %conv_1_out_13_load_1, %branch1261 ], [ %conv_1_out_15_load_1, %branch1263 ], [ %conv_1_out_17_load_1, %branch1265 ], [ %conv_1_out_19_load_1, %branch1267 ], [ %conv_1_out_21_load_1, %branch1269 ], [ %conv_1_out_23_load_1, %branch1271 ], [ %conv_1_out_25_load_1, %branch1273 ]" [pool/pooling.cpp:28]   --->   Operation 466 'phi' 'phi_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 467 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1246 [
    i4 0, label %branch1222
    i4 1, label %branch1224
    i4 2, label %branch1226
    i4 3, label %branch1228
    i4 4, label %branch1230
    i4 5, label %branch1232
    i4 6, label %branch1234
    i4 7, label %branch1236
    i4 -8, label %branch1238
    i4 -7, label %branch1240
    i4 -6, label %branch1242
    i4 -5, label %branch1244
  ]" [pool/pooling.cpp:28]   --->   Operation 467 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_4 : Operation 468 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_2 = load float* %conv_1_out_23_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 468 'load' 'conv_1_out_23_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 469 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 469 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_4 : Operation 470 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_2 = load float* %conv_1_out_21_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 470 'load' 'conv_1_out_21_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 471 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 471 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_4 : Operation 472 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_2 = load float* %conv_1_out_19_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 472 'load' 'conv_1_out_19_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 473 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 473 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_4 : Operation 474 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_2 = load float* %conv_1_out_17_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 474 'load' 'conv_1_out_17_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 475 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 475 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_4 : Operation 476 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_2 = load float* %conv_1_out_15_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 476 'load' 'conv_1_out_15_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 477 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 477 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_4 : Operation 478 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_2 = load float* %conv_1_out_13_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 478 'load' 'conv_1_out_13_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 479 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 479 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_4 : Operation 480 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_2 = load float* %conv_1_out_11_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 480 'load' 'conv_1_out_11_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 481 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 481 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_4 : Operation 482 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_2 = load float* %conv_1_out_9_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 482 'load' 'conv_1_out_9_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 483 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 483 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_4 : Operation 484 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_2 = load float* %conv_1_out_7_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 484 'load' 'conv_1_out_7_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 485 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 485 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_4 : Operation 486 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_2 = load float* %conv_1_out_5_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 486 'load' 'conv_1_out_5_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 487 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 487 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_4 : Operation 488 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_2 = load float* %conv_1_out_3_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 488 'load' 'conv_1_out_3_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 489 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 489 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_4 : Operation 490 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_2 = load float* %conv_1_out_1_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 490 'load' 'conv_1_out_1_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 491 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 491 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_4 : Operation 492 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_2 = load float* %conv_1_out_25_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 492 'load' 'conv_1_out_25_load_2' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 493 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 493 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_4 : Operation 494 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_3 = load float* %conv_1_out_23_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 494 'load' 'conv_1_out_23_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 495 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 495 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_4 : Operation 496 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_3 = load float* %conv_1_out_21_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 496 'load' 'conv_1_out_21_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 497 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 497 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_4 : Operation 498 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_3 = load float* %conv_1_out_19_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 498 'load' 'conv_1_out_19_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 499 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 499 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_4 : Operation 500 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_3 = load float* %conv_1_out_17_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 500 'load' 'conv_1_out_17_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 501 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 501 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_4 : Operation 502 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_3 = load float* %conv_1_out_15_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 502 'load' 'conv_1_out_15_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 503 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 503 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_4 : Operation 504 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_3 = load float* %conv_1_out_13_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 504 'load' 'conv_1_out_13_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 505 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 505 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_4 : Operation 506 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_3 = load float* %conv_1_out_11_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 506 'load' 'conv_1_out_11_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 507 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 507 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_4 : Operation 508 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_3 = load float* %conv_1_out_9_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 508 'load' 'conv_1_out_9_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 509 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 509 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_4 : Operation 510 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_3 = load float* %conv_1_out_7_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 510 'load' 'conv_1_out_7_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 511 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 511 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_4 : Operation 512 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_3 = load float* %conv_1_out_5_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 512 'load' 'conv_1_out_5_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 513 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 513 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_4 : Operation 514 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_3 = load float* %conv_1_out_3_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 514 'load' 'conv_1_out_3_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 515 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 515 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_4 : Operation 516 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_3 = load float* %conv_1_out_1_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 516 'load' 'conv_1_out_1_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 517 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 517 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_4 : Operation 518 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_3 = load float* %conv_1_out_25_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 518 'load' 'conv_1_out_25_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 519 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 519 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_4 : Operation 520 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_4 = load float* %conv_1_out_22_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 520 'load' 'conv_1_out_22_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 521 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 521 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_4 : Operation 522 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_4 = load float* %conv_1_out_20_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 522 'load' 'conv_1_out_20_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 523 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 523 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_4 : Operation 524 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_4 = load float* %conv_1_out_18_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 524 'load' 'conv_1_out_18_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 525 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 525 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_4 : Operation 526 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_4 = load float* %conv_1_out_16_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 526 'load' 'conv_1_out_16_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 527 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 527 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_4 : Operation 528 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_4 = load float* %conv_1_out_14_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 528 'load' 'conv_1_out_14_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 529 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 529 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_4 : Operation 530 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_4 = load float* %conv_1_out_12_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 530 'load' 'conv_1_out_12_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 531 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 531 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_4 : Operation 532 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_4 = load float* %conv_1_out_10_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 532 'load' 'conv_1_out_10_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 533 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 533 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_4 : Operation 534 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_4 = load float* %conv_1_out_8_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 534 'load' 'conv_1_out_8_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 535 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 535 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_4 : Operation 536 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_4 = load float* %conv_1_out_6_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 536 'load' 'conv_1_out_6_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 537 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 537 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_4 : Operation 538 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_4 = load float* %conv_1_out_4_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 538 'load' 'conv_1_out_4_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 539 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 539 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_4 : Operation 540 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_4 = load float* %conv_1_out_2_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 540 'load' 'conv_1_out_2_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 541 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 541 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_4 : Operation 542 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_4 = load float* %conv_1_out_0_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 542 'load' 'conv_1_out_0_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 543 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 543 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_4 : Operation 544 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_4 = load float* %conv_1_out_24_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 544 'load' 'conv_1_out_24_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 545 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 545 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_4 : Operation 546 [1/1] (0.00ns)   --->   "%phi_ln28_8 = phi float [ %conv_1_out_0_load_4, %branch1118 ], [ %conv_1_out_2_load_4, %branch1120 ], [ %conv_1_out_4_load_4, %branch1122 ], [ %conv_1_out_6_load_4, %branch1124 ], [ %conv_1_out_8_load_4, %branch1126 ], [ %conv_1_out_10_load_4, %branch1128 ], [ %conv_1_out_12_load_4, %branch1130 ], [ %conv_1_out_14_load_4, %branch1132 ], [ %conv_1_out_16_load_4, %branch1134 ], [ %conv_1_out_18_load_4, %branch1136 ], [ %conv_1_out_20_load_4, %branch1138 ], [ %conv_1_out_22_load_4, %branch1140 ], [ %conv_1_out_24_load_4, %branch1142 ]" [pool/pooling.cpp:28]   --->   Operation 546 'phi' 'phi_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "%bitcast_ln28_14 = bitcast float %phi_ln28_8 to i32" [pool/pooling.cpp:28]   --->   Operation 547 'bitcast' 'bitcast_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_14, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 548 'partselect' 'tmp_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln28_14 = trunc i32 %bitcast_ln28_14 to i23" [pool/pooling.cpp:28]   --->   Operation 549 'trunc' 'trunc_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 550 [1/1] (1.55ns)   --->   "%icmp_ln28_28 = icmp ne i8 %tmp_23, -1" [pool/pooling.cpp:28]   --->   Operation 550 'icmp' 'icmp_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 551 [1/1] (2.44ns)   --->   "%icmp_ln28_29 = icmp eq i23 %trunc_ln28_14, 0" [pool/pooling.cpp:28]   --->   Operation 551 'icmp' 'icmp_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_8)   --->   "%or_ln28_14 = or i1 %icmp_ln28_29, %icmp_ln28_28" [pool/pooling.cpp:28]   --->   Operation 552 'or' 'or_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 553 [1/1] (6.78ns)   --->   "%tmp_24 = fcmp ogt float %phi_ln28_8, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 553 'fcmp' 'tmp_24' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_8)   --->   "%and_ln28_14 = and i1 %or_ln28_14, %tmp_24" [pool/pooling.cpp:28]   --->   Operation 554 'and' 'and_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 555 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_8 = select i1 %and_ln28_14, float %phi_ln28_8, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 555 'select' 'select_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 556 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1116 [
    i4 0, label %branch1092
    i4 1, label %branch1094
    i4 2, label %branch1096
    i4 3, label %branch1098
    i4 4, label %branch1100
    i4 5, label %branch1102
    i4 6, label %branch1104
    i4 7, label %branch1106
    i4 -8, label %branch1108
    i4 -7, label %branch1110
    i4 -6, label %branch1112
    i4 -5, label %branch1114
  ]" [pool/pooling.cpp:28]   --->   Operation 556 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_4 : Operation 557 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_4 = load float* %conv_1_out_23_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 557 'load' 'conv_1_out_23_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 558 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_4 = load float* %conv_1_out_21_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 558 'load' 'conv_1_out_21_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 559 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_4 = load float* %conv_1_out_19_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 559 'load' 'conv_1_out_19_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 560 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_4 = load float* %conv_1_out_17_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 560 'load' 'conv_1_out_17_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 561 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_4 = load float* %conv_1_out_15_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 561 'load' 'conv_1_out_15_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 562 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_4 = load float* %conv_1_out_13_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 562 'load' 'conv_1_out_13_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 563 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_4 = load float* %conv_1_out_11_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 563 'load' 'conv_1_out_11_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 564 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_4 = load float* %conv_1_out_9_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 564 'load' 'conv_1_out_9_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 565 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_4 = load float* %conv_1_out_7_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 565 'load' 'conv_1_out_7_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 566 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_4 = load float* %conv_1_out_5_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 566 'load' 'conv_1_out_5_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 567 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_4 = load float* %conv_1_out_3_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 567 'load' 'conv_1_out_3_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 568 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_4 = load float* %conv_1_out_1_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 568 'load' 'conv_1_out_1_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 569 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_4 = load float* %conv_1_out_25_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 569 'load' 'conv_1_out_25_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 570 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_5 = load float* %conv_1_out_23_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 570 'load' 'conv_1_out_23_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 571 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_5 = load float* %conv_1_out_21_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 571 'load' 'conv_1_out_21_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 572 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_5 = load float* %conv_1_out_19_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 572 'load' 'conv_1_out_19_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 573 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_5 = load float* %conv_1_out_17_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 573 'load' 'conv_1_out_17_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 574 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_5 = load float* %conv_1_out_15_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 574 'load' 'conv_1_out_15_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 575 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_5 = load float* %conv_1_out_13_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 575 'load' 'conv_1_out_13_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 576 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_5 = load float* %conv_1_out_11_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 576 'load' 'conv_1_out_11_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 577 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_5 = load float* %conv_1_out_9_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 577 'load' 'conv_1_out_9_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 578 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_5 = load float* %conv_1_out_7_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 578 'load' 'conv_1_out_7_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 579 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_5 = load float* %conv_1_out_5_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 579 'load' 'conv_1_out_5_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 580 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_5 = load float* %conv_1_out_3_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 580 'load' 'conv_1_out_3_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 581 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_5 = load float* %conv_1_out_1_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 581 'load' 'conv_1_out_1_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 582 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_5 = load float* %conv_1_out_25_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 582 'load' 'conv_1_out_25_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 583 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_6 = load float* %conv_1_out_22_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 583 'load' 'conv_1_out_22_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 584 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 584 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_4 : Operation 585 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_6 = load float* %conv_1_out_20_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 585 'load' 'conv_1_out_20_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 586 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 586 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_4 : Operation 587 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_6 = load float* %conv_1_out_18_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 587 'load' 'conv_1_out_18_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 588 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 588 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_4 : Operation 589 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_6 = load float* %conv_1_out_16_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 589 'load' 'conv_1_out_16_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 590 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 590 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_4 : Operation 591 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_6 = load float* %conv_1_out_14_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 591 'load' 'conv_1_out_14_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 592 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 592 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_4 : Operation 593 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_6 = load float* %conv_1_out_12_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 593 'load' 'conv_1_out_12_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 594 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 594 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_4 : Operation 595 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_6 = load float* %conv_1_out_10_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 595 'load' 'conv_1_out_10_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 596 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 596 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_4 : Operation 597 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_6 = load float* %conv_1_out_8_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 597 'load' 'conv_1_out_8_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 598 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 598 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_4 : Operation 599 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_6 = load float* %conv_1_out_6_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 599 'load' 'conv_1_out_6_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 600 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 600 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_4 : Operation 601 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_6 = load float* %conv_1_out_4_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 601 'load' 'conv_1_out_4_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 602 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 602 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_4 : Operation 603 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_6 = load float* %conv_1_out_2_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 603 'load' 'conv_1_out_2_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 604 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 604 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_4 : Operation 605 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_6 = load float* %conv_1_out_0_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 605 'load' 'conv_1_out_0_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 606 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 606 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_4 : Operation 607 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_6 = load float* %conv_1_out_24_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 607 'load' 'conv_1_out_24_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 608 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 608 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "%phi_ln28_12 = phi float [ %conv_1_out_0_load_6, %branch1014 ], [ %conv_1_out_2_load_6, %branch1016 ], [ %conv_1_out_4_load_6, %branch1018 ], [ %conv_1_out_6_load_6, %branch1020 ], [ %conv_1_out_8_load_6, %branch1022 ], [ %conv_1_out_10_load_6, %branch1024 ], [ %conv_1_out_12_load_6, %branch1026 ], [ %conv_1_out_14_load_6, %branch1028 ], [ %conv_1_out_16_load_6, %branch1030 ], [ %conv_1_out_18_load_6, %branch1032 ], [ %conv_1_out_20_load_6, %branch1034 ], [ %conv_1_out_22_load_6, %branch1036 ], [ %conv_1_out_24_load_6, %branch1038 ]" [pool/pooling.cpp:28]   --->   Operation 609 'phi' 'phi_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%bitcast_ln28_21 = bitcast float %phi_ln28_12 to i32" [pool/pooling.cpp:28]   --->   Operation 610 'bitcast' 'bitcast_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_21, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 611 'partselect' 'tmp_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln28_21 = trunc i32 %bitcast_ln28_21 to i23" [pool/pooling.cpp:28]   --->   Operation 612 'trunc' 'trunc_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 613 [1/1] (1.55ns)   --->   "%icmp_ln28_42 = icmp ne i8 %tmp_34, -1" [pool/pooling.cpp:28]   --->   Operation 613 'icmp' 'icmp_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 614 [1/1] (2.44ns)   --->   "%icmp_ln28_43 = icmp eq i23 %trunc_ln28_21, 0" [pool/pooling.cpp:28]   --->   Operation 614 'icmp' 'icmp_ln28_43' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_12)   --->   "%or_ln28_21 = or i1 %icmp_ln28_43, %icmp_ln28_42" [pool/pooling.cpp:28]   --->   Operation 615 'or' 'or_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 616 [1/1] (6.78ns)   --->   "%tmp_35 = fcmp ogt float %phi_ln28_12, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 616 'fcmp' 'tmp_35' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_12)   --->   "%and_ln28_21 = and i1 %or_ln28_21, %tmp_35" [pool/pooling.cpp:28]   --->   Operation 617 'and' 'and_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 618 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_12 = select i1 %and_ln28_21, float %phi_ln28_12, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 618 'select' 'select_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 619 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1012 [
    i4 0, label %branch988
    i4 1, label %branch990
    i4 2, label %branch992
    i4 3, label %branch994
    i4 4, label %branch996
    i4 5, label %branch998
    i4 6, label %branch1000
    i4 7, label %branch1002
    i4 -8, label %branch1004
    i4 -7, label %branch1006
    i4 -6, label %branch1008
    i4 -5, label %branch1010
  ]" [pool/pooling.cpp:28]   --->   Operation 619 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_4 : Operation 620 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_8 = load float* %conv_1_out_22_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 620 'load' 'conv_1_out_22_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 621 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_8 = load float* %conv_1_out_20_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 621 'load' 'conv_1_out_20_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 622 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_8 = load float* %conv_1_out_18_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 622 'load' 'conv_1_out_18_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 623 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_8 = load float* %conv_1_out_16_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 623 'load' 'conv_1_out_16_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 624 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_8 = load float* %conv_1_out_14_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 624 'load' 'conv_1_out_14_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 625 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_8 = load float* %conv_1_out_12_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 625 'load' 'conv_1_out_12_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 626 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_8 = load float* %conv_1_out_10_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 626 'load' 'conv_1_out_10_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 627 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_8 = load float* %conv_1_out_8_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 627 'load' 'conv_1_out_8_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 628 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_8 = load float* %conv_1_out_6_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 628 'load' 'conv_1_out_6_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 629 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_8 = load float* %conv_1_out_4_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 629 'load' 'conv_1_out_4_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 630 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_8 = load float* %conv_1_out_2_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 630 'load' 'conv_1_out_2_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 631 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_8 = load float* %conv_1_out_0_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 631 'load' 'conv_1_out_0_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 632 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_8 = load float* %conv_1_out_24_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 632 'load' 'conv_1_out_24_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 633 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_10 = load float* %conv_1_out_22_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 633 'load' 'conv_1_out_22_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 634 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_10 = load float* %conv_1_out_20_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 634 'load' 'conv_1_out_20_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 635 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_10 = load float* %conv_1_out_18_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 635 'load' 'conv_1_out_18_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 636 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_10 = load float* %conv_1_out_16_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 636 'load' 'conv_1_out_16_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 637 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_10 = load float* %conv_1_out_14_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 637 'load' 'conv_1_out_14_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 638 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_10 = load float* %conv_1_out_12_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 638 'load' 'conv_1_out_12_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 639 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_10 = load float* %conv_1_out_10_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 639 'load' 'conv_1_out_10_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 640 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_10 = load float* %conv_1_out_8_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 640 'load' 'conv_1_out_8_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 641 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_10 = load float* %conv_1_out_6_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 641 'load' 'conv_1_out_6_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 642 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_10 = load float* %conv_1_out_4_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 642 'load' 'conv_1_out_4_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 643 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_10 = load float* %conv_1_out_2_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 643 'load' 'conv_1_out_2_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 644 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_10 = load float* %conv_1_out_0_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 644 'load' 'conv_1_out_0_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 645 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_10 = load float* %conv_1_out_24_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 645 'load' 'conv_1_out_24_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 5 <SV = 4> <Delay = 13.1>
ST_5 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i6 %select_ln28_53 to i9" [pool/pooling.cpp:28]   --->   Operation 646 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_148 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 7, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 647 'bitconcatenate' 'tmp_148' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 648 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_11 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 648 'getelementptr' 'conv_1_out_0_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_149 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 6, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 649 'bitconcatenate' 'tmp_149' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 650 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_13 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 650 'getelementptr' 'conv_1_out_0_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 651 [1/1] (1.82ns)   --->   "%add_ln28_8 = add i9 %zext_ln28_4, 224" [pool/pooling.cpp:28]   --->   Operation 651 'add' 'add_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i9 %add_ln28_8 to i64" [pool/pooling.cpp:28]   --->   Operation 652 'zext' 'zext_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 653 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_18 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 653 'getelementptr' 'conv_1_out_1_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 654 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_19 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 654 'getelementptr' 'conv_1_out_1_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 655 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_11 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 655 'getelementptr' 'conv_1_out_2_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 656 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_13 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 656 'getelementptr' 'conv_1_out_2_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 657 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_18 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 657 'getelementptr' 'conv_1_out_3_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 658 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_19 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 658 'getelementptr' 'conv_1_out_3_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 659 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_11 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 659 'getelementptr' 'conv_1_out_4_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 660 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_13 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 660 'getelementptr' 'conv_1_out_4_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 661 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_18 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 661 'getelementptr' 'conv_1_out_5_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 662 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_19 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 662 'getelementptr' 'conv_1_out_5_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 663 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_11 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 663 'getelementptr' 'conv_1_out_6_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 664 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_13 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 664 'getelementptr' 'conv_1_out_6_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 665 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_18 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 665 'getelementptr' 'conv_1_out_7_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 666 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_19 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 666 'getelementptr' 'conv_1_out_7_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 667 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_11 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 667 'getelementptr' 'conv_1_out_8_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 668 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_13 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 668 'getelementptr' 'conv_1_out_8_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 669 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_18 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 669 'getelementptr' 'conv_1_out_9_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 670 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_19 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 670 'getelementptr' 'conv_1_out_9_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 671 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_11 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 671 'getelementptr' 'conv_1_out_10_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 672 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_13 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 672 'getelementptr' 'conv_1_out_10_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 673 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_18 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 673 'getelementptr' 'conv_1_out_11_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 674 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_19 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 674 'getelementptr' 'conv_1_out_11_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 675 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_11 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 675 'getelementptr' 'conv_1_out_12_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 676 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_13 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 676 'getelementptr' 'conv_1_out_12_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 677 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_18 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 677 'getelementptr' 'conv_1_out_13_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 678 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_19 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 678 'getelementptr' 'conv_1_out_13_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 679 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_11 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 679 'getelementptr' 'conv_1_out_14_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 680 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_13 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 680 'getelementptr' 'conv_1_out_14_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 681 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_18 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 681 'getelementptr' 'conv_1_out_15_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 682 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_19 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 682 'getelementptr' 'conv_1_out_15_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 683 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_11 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 683 'getelementptr' 'conv_1_out_16_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 684 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_13 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 684 'getelementptr' 'conv_1_out_16_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 685 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_18 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 685 'getelementptr' 'conv_1_out_17_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 686 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_19 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 686 'getelementptr' 'conv_1_out_17_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 687 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_11 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 687 'getelementptr' 'conv_1_out_18_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 688 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_13 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 688 'getelementptr' 'conv_1_out_18_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 689 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_18 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 689 'getelementptr' 'conv_1_out_19_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 690 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_19 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 690 'getelementptr' 'conv_1_out_19_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 691 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_11 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 691 'getelementptr' 'conv_1_out_20_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 692 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_13 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 692 'getelementptr' 'conv_1_out_20_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 693 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_18 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 693 'getelementptr' 'conv_1_out_21_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 694 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_19 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 694 'getelementptr' 'conv_1_out_21_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 695 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_11 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 695 'getelementptr' 'conv_1_out_22_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 696 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_13 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 696 'getelementptr' 'conv_1_out_22_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 697 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_18 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 697 'getelementptr' 'conv_1_out_23_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 698 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_19 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 698 'getelementptr' 'conv_1_out_23_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 699 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_11 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 699 'getelementptr' 'conv_1_out_24_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 700 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_13 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 700 'getelementptr' 'conv_1_out_24_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 701 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_18 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 701 'getelementptr' 'conv_1_out_25_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 702 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_19 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %tmp_152" [pool/pooling.cpp:28]   --->   Operation 702 'getelementptr' 'conv_1_out_25_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 703 [1/1] (0.00ns)   --->   "%phi_ln28_6 = phi float [ %conv_1_out_1_load_2, %branch1171 ], [ %conv_1_out_3_load_2, %branch1173 ], [ %conv_1_out_5_load_2, %branch1175 ], [ %conv_1_out_7_load_2, %branch1177 ], [ %conv_1_out_9_load_2, %branch1179 ], [ %conv_1_out_11_load_2, %branch1181 ], [ %conv_1_out_13_load_2, %branch1183 ], [ %conv_1_out_15_load_2, %branch1185 ], [ %conv_1_out_17_load_2, %branch1187 ], [ %conv_1_out_19_load_2, %branch1189 ], [ %conv_1_out_21_load_2, %branch1191 ], [ %conv_1_out_23_load_2, %branch1193 ], [ %conv_1_out_25_load_2, %branch1195 ]" [pool/pooling.cpp:28]   --->   Operation 703 'phi' 'phi_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 704 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1169 [
    i4 0, label %branch1145
    i4 1, label %branch1147
    i4 2, label %branch1149
    i4 3, label %branch1151
    i4 4, label %branch1153
    i4 5, label %branch1155
    i4 6, label %branch1157
    i4 7, label %branch1159
    i4 -8, label %branch1161
    i4 -7, label %branch1163
    i4 -6, label %branch1165
    i4 -5, label %branch1167
  ]" [pool/pooling.cpp:28]   --->   Operation 704 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_5 : Operation 705 [1/1] (0.00ns)   --->   "%phi_ln28_7 = phi float [ %conv_1_out_1_load_3, %branch1145 ], [ %conv_1_out_3_load_3, %branch1147 ], [ %conv_1_out_5_load_3, %branch1149 ], [ %conv_1_out_7_load_3, %branch1151 ], [ %conv_1_out_9_load_3, %branch1153 ], [ %conv_1_out_11_load_3, %branch1155 ], [ %conv_1_out_13_load_3, %branch1157 ], [ %conv_1_out_15_load_3, %branch1159 ], [ %conv_1_out_17_load_3, %branch1161 ], [ %conv_1_out_19_load_3, %branch1163 ], [ %conv_1_out_21_load_3, %branch1165 ], [ %conv_1_out_23_load_3, %branch1167 ], [ %conv_1_out_25_load_3, %branch1169 ]" [pool/pooling.cpp:28]   --->   Operation 705 'phi' 'phi_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 706 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1142 [
    i4 0, label %branch1118
    i4 1, label %branch1120
    i4 2, label %branch1122
    i4 3, label %branch1124
    i4 4, label %branch1126
    i4 5, label %branch1128
    i4 6, label %branch1130
    i4 7, label %branch1132
    i4 -8, label %branch1134
    i4 -7, label %branch1136
    i4 -6, label %branch1138
    i4 -5, label %branch1140
  ]" [pool/pooling.cpp:28]   --->   Operation 706 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_5 : Operation 707 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_4 = load float* %conv_1_out_23_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 707 'load' 'conv_1_out_23_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 708 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 708 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_5 : Operation 709 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_4 = load float* %conv_1_out_21_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 709 'load' 'conv_1_out_21_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 710 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 710 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_5 : Operation 711 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_4 = load float* %conv_1_out_19_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 711 'load' 'conv_1_out_19_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 712 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 712 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_5 : Operation 713 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_4 = load float* %conv_1_out_17_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 713 'load' 'conv_1_out_17_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 714 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 714 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_5 : Operation 715 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_4 = load float* %conv_1_out_15_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 715 'load' 'conv_1_out_15_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 716 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 716 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_5 : Operation 717 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_4 = load float* %conv_1_out_13_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 717 'load' 'conv_1_out_13_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 718 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 718 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_5 : Operation 719 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_4 = load float* %conv_1_out_11_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 719 'load' 'conv_1_out_11_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 720 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 720 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_5 : Operation 721 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_4 = load float* %conv_1_out_9_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 721 'load' 'conv_1_out_9_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 722 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 722 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_5 : Operation 723 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_4 = load float* %conv_1_out_7_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 723 'load' 'conv_1_out_7_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 724 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 724 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_5 : Operation 725 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_4 = load float* %conv_1_out_5_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 725 'load' 'conv_1_out_5_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 726 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 726 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_5 : Operation 727 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_4 = load float* %conv_1_out_3_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 727 'load' 'conv_1_out_3_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 728 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 728 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_5 : Operation 729 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_4 = load float* %conv_1_out_1_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 729 'load' 'conv_1_out_1_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 730 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 730 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_5 : Operation 731 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_4 = load float* %conv_1_out_25_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 731 'load' 'conv_1_out_25_load_4' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 732 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 732 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_5 : Operation 733 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_5 = load float* %conv_1_out_23_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 733 'load' 'conv_1_out_23_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 734 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 734 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_5 : Operation 735 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_5 = load float* %conv_1_out_21_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 735 'load' 'conv_1_out_21_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 736 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 736 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_5 : Operation 737 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_5 = load float* %conv_1_out_19_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 737 'load' 'conv_1_out_19_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 738 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 738 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_5 : Operation 739 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_5 = load float* %conv_1_out_17_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 739 'load' 'conv_1_out_17_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 740 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 740 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_5 : Operation 741 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_5 = load float* %conv_1_out_15_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 741 'load' 'conv_1_out_15_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 742 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 742 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_5 : Operation 743 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_5 = load float* %conv_1_out_13_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 743 'load' 'conv_1_out_13_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 744 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 744 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_5 : Operation 745 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_5 = load float* %conv_1_out_11_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 745 'load' 'conv_1_out_11_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 746 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 746 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_5 : Operation 747 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_5 = load float* %conv_1_out_9_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 747 'load' 'conv_1_out_9_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 748 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 748 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_5 : Operation 749 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_5 = load float* %conv_1_out_7_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 749 'load' 'conv_1_out_7_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 750 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 750 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_5 : Operation 751 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_5 = load float* %conv_1_out_5_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 751 'load' 'conv_1_out_5_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 752 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 752 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_5 : Operation 753 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_5 = load float* %conv_1_out_3_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 753 'load' 'conv_1_out_3_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 754 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 754 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_5 : Operation 755 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_5 = load float* %conv_1_out_1_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 755 'load' 'conv_1_out_1_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 756 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 756 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_5 : Operation 757 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_5 = load float* %conv_1_out_25_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 757 'load' 'conv_1_out_25_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 758 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 758 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_5 : Operation 759 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_6 = load float* %conv_1_out_23_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 759 'load' 'conv_1_out_23_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 760 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_6 = load float* %conv_1_out_21_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 760 'load' 'conv_1_out_21_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 761 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_6 = load float* %conv_1_out_19_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 761 'load' 'conv_1_out_19_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 762 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_6 = load float* %conv_1_out_17_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 762 'load' 'conv_1_out_17_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 763 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_6 = load float* %conv_1_out_15_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 763 'load' 'conv_1_out_15_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 764 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_6 = load float* %conv_1_out_13_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 764 'load' 'conv_1_out_13_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 765 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_6 = load float* %conv_1_out_11_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 765 'load' 'conv_1_out_11_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 766 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_6 = load float* %conv_1_out_9_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 766 'load' 'conv_1_out_9_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 767 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_6 = load float* %conv_1_out_7_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 767 'load' 'conv_1_out_7_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 768 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_6 = load float* %conv_1_out_5_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 768 'load' 'conv_1_out_5_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 769 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_6 = load float* %conv_1_out_3_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 769 'load' 'conv_1_out_3_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 770 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_6 = load float* %conv_1_out_1_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 770 'load' 'conv_1_out_1_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 771 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_6 = load float* %conv_1_out_25_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 771 'load' 'conv_1_out_25_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 772 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_7 = load float* %conv_1_out_23_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 772 'load' 'conv_1_out_23_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 773 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_7 = load float* %conv_1_out_21_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 773 'load' 'conv_1_out_21_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 774 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_7 = load float* %conv_1_out_19_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 774 'load' 'conv_1_out_19_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 775 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_7 = load float* %conv_1_out_17_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 775 'load' 'conv_1_out_17_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 776 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_7 = load float* %conv_1_out_15_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 776 'load' 'conv_1_out_15_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 777 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_7 = load float* %conv_1_out_13_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 777 'load' 'conv_1_out_13_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 778 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_7 = load float* %conv_1_out_11_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 778 'load' 'conv_1_out_11_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 779 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_7 = load float* %conv_1_out_9_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 779 'load' 'conv_1_out_9_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 780 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_7 = load float* %conv_1_out_7_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 780 'load' 'conv_1_out_7_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 781 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_7 = load float* %conv_1_out_5_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 781 'load' 'conv_1_out_5_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 782 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_7 = load float* %conv_1_out_3_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 782 'load' 'conv_1_out_3_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 783 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_7 = load float* %conv_1_out_1_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 783 'load' 'conv_1_out_1_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 784 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_7 = load float* %conv_1_out_25_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 784 'load' 'conv_1_out_25_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 785 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_8 = load float* %conv_1_out_22_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 785 'load' 'conv_1_out_22_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 786 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 786 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_5 : Operation 787 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_8 = load float* %conv_1_out_20_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 787 'load' 'conv_1_out_20_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 788 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 788 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_5 : Operation 789 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_8 = load float* %conv_1_out_18_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 789 'load' 'conv_1_out_18_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 790 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 790 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_5 : Operation 791 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_8 = load float* %conv_1_out_16_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 791 'load' 'conv_1_out_16_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 792 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 792 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_5 : Operation 793 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_8 = load float* %conv_1_out_14_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 793 'load' 'conv_1_out_14_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 794 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 794 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_5 : Operation 795 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_8 = load float* %conv_1_out_12_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 795 'load' 'conv_1_out_12_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 796 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 796 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_5 : Operation 797 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_8 = load float* %conv_1_out_10_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 797 'load' 'conv_1_out_10_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 798 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 798 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_5 : Operation 799 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_8 = load float* %conv_1_out_8_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 799 'load' 'conv_1_out_8_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 800 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 800 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_5 : Operation 801 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_8 = load float* %conv_1_out_6_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 801 'load' 'conv_1_out_6_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 802 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 802 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_5 : Operation 803 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_8 = load float* %conv_1_out_4_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 803 'load' 'conv_1_out_4_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 804 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 804 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_5 : Operation 805 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_8 = load float* %conv_1_out_2_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 805 'load' 'conv_1_out_2_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 806 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 806 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_5 : Operation 807 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_8 = load float* %conv_1_out_0_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 807 'load' 'conv_1_out_0_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 808 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 808 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_5 : Operation 809 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_8 = load float* %conv_1_out_24_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 809 'load' 'conv_1_out_24_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 810 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 810 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_5 : Operation 811 [1/1] (0.00ns)   --->   "%phi_ln28_16 = phi float [ %conv_1_out_0_load_8, %branch910 ], [ %conv_1_out_2_load_8, %branch912 ], [ %conv_1_out_4_load_8, %branch914 ], [ %conv_1_out_6_load_8, %branch916 ], [ %conv_1_out_8_load_8, %branch918 ], [ %conv_1_out_10_load_8, %branch920 ], [ %conv_1_out_12_load_8, %branch922 ], [ %conv_1_out_14_load_8, %branch924 ], [ %conv_1_out_16_load_8, %branch926 ], [ %conv_1_out_18_load_8, %branch928 ], [ %conv_1_out_20_load_8, %branch930 ], [ %conv_1_out_22_load_8, %branch932 ], [ %conv_1_out_24_load_8, %branch934 ]" [pool/pooling.cpp:28]   --->   Operation 811 'phi' 'phi_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 812 [1/1] (0.00ns)   --->   "%bitcast_ln28_28 = bitcast float %phi_ln28_16 to i32" [pool/pooling.cpp:28]   --->   Operation 812 'bitcast' 'bitcast_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 813 'partselect' 'tmp_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 814 [1/1] (0.00ns)   --->   "%trunc_ln28_28 = trunc i32 %bitcast_ln28_28 to i23" [pool/pooling.cpp:28]   --->   Operation 814 'trunc' 'trunc_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 815 [1/1] (1.55ns)   --->   "%icmp_ln28_56 = icmp ne i8 %tmp_45, -1" [pool/pooling.cpp:28]   --->   Operation 815 'icmp' 'icmp_ln28_56' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 816 [1/1] (2.44ns)   --->   "%icmp_ln28_57 = icmp eq i23 %trunc_ln28_28, 0" [pool/pooling.cpp:28]   --->   Operation 816 'icmp' 'icmp_ln28_57' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_16)   --->   "%or_ln28_28 = or i1 %icmp_ln28_57, %icmp_ln28_56" [pool/pooling.cpp:28]   --->   Operation 817 'or' 'or_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 818 [1/1] (6.78ns)   --->   "%tmp_46 = fcmp ogt float %phi_ln28_16, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 818 'fcmp' 'tmp_46' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_16)   --->   "%and_ln28_28 = and i1 %or_ln28_28, %tmp_46" [pool/pooling.cpp:28]   --->   Operation 819 'and' 'and_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 820 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_16 = select i1 %and_ln28_28, float %phi_ln28_16, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 820 'select' 'select_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 821 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch908 [
    i4 0, label %branch884
    i4 1, label %branch886
    i4 2, label %branch888
    i4 3, label %branch890
    i4 4, label %branch892
    i4 5, label %branch894
    i4 6, label %branch896
    i4 7, label %branch898
    i4 -8, label %branch900
    i4 -7, label %branch902
    i4 -6, label %branch904
    i4 -5, label %branch906
  ]" [pool/pooling.cpp:28]   --->   Operation 821 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_5 : Operation 822 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_10 = load float* %conv_1_out_22_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 822 'load' 'conv_1_out_22_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 823 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 823 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_5 : Operation 824 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_10 = load float* %conv_1_out_20_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 824 'load' 'conv_1_out_20_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 825 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 825 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_5 : Operation 826 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_10 = load float* %conv_1_out_18_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 826 'load' 'conv_1_out_18_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 827 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 827 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_5 : Operation 828 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_10 = load float* %conv_1_out_16_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 828 'load' 'conv_1_out_16_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 829 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 829 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_5 : Operation 830 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_10 = load float* %conv_1_out_14_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 830 'load' 'conv_1_out_14_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 831 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 831 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_5 : Operation 832 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_10 = load float* %conv_1_out_12_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 832 'load' 'conv_1_out_12_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 833 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 833 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_5 : Operation 834 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_10 = load float* %conv_1_out_10_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 834 'load' 'conv_1_out_10_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 835 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 835 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_5 : Operation 836 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_10 = load float* %conv_1_out_8_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 836 'load' 'conv_1_out_8_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 837 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 837 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_5 : Operation 838 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_10 = load float* %conv_1_out_6_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 838 'load' 'conv_1_out_6_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 839 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 839 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_5 : Operation 840 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_10 = load float* %conv_1_out_4_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 840 'load' 'conv_1_out_4_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 841 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 841 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_5 : Operation 842 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_10 = load float* %conv_1_out_2_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 842 'load' 'conv_1_out_2_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 843 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 843 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_5 : Operation 844 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_10 = load float* %conv_1_out_0_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 844 'load' 'conv_1_out_0_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 845 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 845 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_5 : Operation 846 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_10 = load float* %conv_1_out_24_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 846 'load' 'conv_1_out_24_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 847 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 847 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_5 : Operation 848 [1/1] (0.00ns)   --->   "%phi_ln28_20 = phi float [ %conv_1_out_0_load_10, %branch806 ], [ %conv_1_out_2_load_10, %branch808 ], [ %conv_1_out_4_load_10, %branch810 ], [ %conv_1_out_6_load_10, %branch812 ], [ %conv_1_out_8_load_10, %branch814 ], [ %conv_1_out_10_load_10, %branch816 ], [ %conv_1_out_12_load_10, %branch818 ], [ %conv_1_out_14_load_10, %branch820 ], [ %conv_1_out_16_load_10, %branch822 ], [ %conv_1_out_18_load_10, %branch824 ], [ %conv_1_out_20_load_10, %branch826 ], [ %conv_1_out_22_load_10, %branch828 ], [ %conv_1_out_24_load_10, %branch830 ]" [pool/pooling.cpp:28]   --->   Operation 848 'phi' 'phi_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 849 [1/1] (0.00ns)   --->   "%bitcast_ln28_35 = bitcast float %phi_ln28_20 to i32" [pool/pooling.cpp:28]   --->   Operation 849 'bitcast' 'bitcast_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_35, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 850 'partselect' 'tmp_56' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 851 [1/1] (0.00ns)   --->   "%trunc_ln28_35 = trunc i32 %bitcast_ln28_35 to i23" [pool/pooling.cpp:28]   --->   Operation 851 'trunc' 'trunc_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 852 [1/1] (1.55ns)   --->   "%icmp_ln28_70 = icmp ne i8 %tmp_56, -1" [pool/pooling.cpp:28]   --->   Operation 852 'icmp' 'icmp_ln28_70' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 853 [1/1] (2.44ns)   --->   "%icmp_ln28_71 = icmp eq i23 %trunc_ln28_35, 0" [pool/pooling.cpp:28]   --->   Operation 853 'icmp' 'icmp_ln28_71' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_20)   --->   "%or_ln28_35 = or i1 %icmp_ln28_71, %icmp_ln28_70" [pool/pooling.cpp:28]   --->   Operation 854 'or' 'or_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 855 [1/1] (6.78ns)   --->   "%tmp_57 = fcmp ogt float %phi_ln28_20, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 855 'fcmp' 'tmp_57' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_20)   --->   "%and_ln28_35 = and i1 %or_ln28_35, %tmp_57" [pool/pooling.cpp:28]   --->   Operation 856 'and' 'and_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 857 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_20 = select i1 %and_ln28_35, float %phi_ln28_20, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 857 'select' 'select_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 858 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch804 [
    i4 0, label %branch780
    i4 1, label %branch782
    i4 2, label %branch784
    i4 3, label %branch786
    i4 4, label %branch788
    i4 5, label %branch790
    i4 6, label %branch792
    i4 7, label %branch794
    i4 -8, label %branch796
    i4 -7, label %branch798
    i4 -6, label %branch800
    i4 -5, label %branch802
  ]" [pool/pooling.cpp:28]   --->   Operation 858 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_5 : Operation 859 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_12 = load float* %conv_1_out_22_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 859 'load' 'conv_1_out_22_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 860 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_12 = load float* %conv_1_out_20_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 860 'load' 'conv_1_out_20_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 861 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_12 = load float* %conv_1_out_18_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 861 'load' 'conv_1_out_18_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 862 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_12 = load float* %conv_1_out_16_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 862 'load' 'conv_1_out_16_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 863 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_12 = load float* %conv_1_out_14_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 863 'load' 'conv_1_out_14_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 864 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_12 = load float* %conv_1_out_12_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 864 'load' 'conv_1_out_12_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 865 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_12 = load float* %conv_1_out_10_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 865 'load' 'conv_1_out_10_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 866 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_12 = load float* %conv_1_out_8_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 866 'load' 'conv_1_out_8_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 867 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_12 = load float* %conv_1_out_6_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 867 'load' 'conv_1_out_6_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 868 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_12 = load float* %conv_1_out_4_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 868 'load' 'conv_1_out_4_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 869 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_12 = load float* %conv_1_out_2_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 869 'load' 'conv_1_out_2_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 870 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_12 = load float* %conv_1_out_0_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 870 'load' 'conv_1_out_0_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 871 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_12 = load float* %conv_1_out_24_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 871 'load' 'conv_1_out_24_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 872 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_14 = load float* %conv_1_out_22_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 872 'load' 'conv_1_out_22_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 873 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_14 = load float* %conv_1_out_20_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 873 'load' 'conv_1_out_20_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 874 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_14 = load float* %conv_1_out_18_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 874 'load' 'conv_1_out_18_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 875 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_14 = load float* %conv_1_out_16_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 875 'load' 'conv_1_out_16_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 876 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_14 = load float* %conv_1_out_14_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 876 'load' 'conv_1_out_14_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 877 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_14 = load float* %conv_1_out_12_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 877 'load' 'conv_1_out_12_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 878 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_14 = load float* %conv_1_out_10_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 878 'load' 'conv_1_out_10_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 879 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_14 = load float* %conv_1_out_8_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 879 'load' 'conv_1_out_8_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 880 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_14 = load float* %conv_1_out_6_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 880 'load' 'conv_1_out_6_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 881 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_14 = load float* %conv_1_out_4_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 881 'load' 'conv_1_out_4_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 882 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_14 = load float* %conv_1_out_2_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 882 'load' 'conv_1_out_2_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 883 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_14 = load float* %conv_1_out_0_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 883 'load' 'conv_1_out_0_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 884 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_14 = load float* %conv_1_out_24_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 884 'load' 'conv_1_out_24_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 6 <SV = 5> <Delay = 13.1>
ST_6 : Operation 885 [1/1] (1.82ns)   --->   "%add_ln28 = add i9 %zext_ln28_4, -224" [pool/pooling.cpp:28]   --->   Operation 885 'add' 'add_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_146 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 9, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 886 'bitconcatenate' 'tmp_146' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 887 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_7 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 887 'getelementptr' 'conv_1_out_0_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_147 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 8, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 888 'bitconcatenate' 'tmp_147' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 889 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_9 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 889 'getelementptr' 'conv_1_out_0_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i9 %add_ln28 to i64" [pool/pooling.cpp:28]   --->   Operation 890 'zext' 'zext_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 891 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_16 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 891 'getelementptr' 'conv_1_out_1_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 892 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_17 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 892 'getelementptr' 'conv_1_out_1_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 893 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_7 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 893 'getelementptr' 'conv_1_out_2_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 894 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_9 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 894 'getelementptr' 'conv_1_out_2_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 895 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_16 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 895 'getelementptr' 'conv_1_out_3_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 896 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_17 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 896 'getelementptr' 'conv_1_out_3_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 897 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_7 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 897 'getelementptr' 'conv_1_out_4_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 898 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_9 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 898 'getelementptr' 'conv_1_out_4_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 899 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_16 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 899 'getelementptr' 'conv_1_out_5_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 900 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_17 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 900 'getelementptr' 'conv_1_out_5_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 901 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_7 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 901 'getelementptr' 'conv_1_out_6_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 902 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_9 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 902 'getelementptr' 'conv_1_out_6_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 903 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_16 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 903 'getelementptr' 'conv_1_out_7_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 904 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_17 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 904 'getelementptr' 'conv_1_out_7_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 905 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_7 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 905 'getelementptr' 'conv_1_out_8_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 906 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_9 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 906 'getelementptr' 'conv_1_out_8_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 907 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_16 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 907 'getelementptr' 'conv_1_out_9_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 908 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_17 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 908 'getelementptr' 'conv_1_out_9_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 909 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_7 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 909 'getelementptr' 'conv_1_out_10_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 910 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_9 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 910 'getelementptr' 'conv_1_out_10_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 911 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_16 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 911 'getelementptr' 'conv_1_out_11_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 912 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_17 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 912 'getelementptr' 'conv_1_out_11_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 913 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_7 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 913 'getelementptr' 'conv_1_out_12_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 914 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_9 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 914 'getelementptr' 'conv_1_out_12_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 915 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_16 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 915 'getelementptr' 'conv_1_out_13_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 916 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_17 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 916 'getelementptr' 'conv_1_out_13_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 917 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_7 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 917 'getelementptr' 'conv_1_out_14_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 918 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_9 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 918 'getelementptr' 'conv_1_out_14_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 919 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_16 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 919 'getelementptr' 'conv_1_out_15_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 920 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_17 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 920 'getelementptr' 'conv_1_out_15_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 921 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_7 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 921 'getelementptr' 'conv_1_out_16_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 922 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_9 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 922 'getelementptr' 'conv_1_out_16_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 923 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_16 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 923 'getelementptr' 'conv_1_out_17_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 924 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_17 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 924 'getelementptr' 'conv_1_out_17_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 925 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_7 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 925 'getelementptr' 'conv_1_out_18_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 926 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_9 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 926 'getelementptr' 'conv_1_out_18_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 927 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_16 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 927 'getelementptr' 'conv_1_out_19_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 928 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_17 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 928 'getelementptr' 'conv_1_out_19_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 929 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_7 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 929 'getelementptr' 'conv_1_out_20_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 930 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_9 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 930 'getelementptr' 'conv_1_out_20_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 931 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_16 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 931 'getelementptr' 'conv_1_out_21_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 932 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_17 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 932 'getelementptr' 'conv_1_out_21_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 933 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_7 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 933 'getelementptr' 'conv_1_out_22_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 934 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_9 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 934 'getelementptr' 'conv_1_out_22_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 935 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_16 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 935 'getelementptr' 'conv_1_out_23_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 936 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_17 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 936 'getelementptr' 'conv_1_out_23_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 937 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_7 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 937 'getelementptr' 'conv_1_out_24_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 938 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_9 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 938 'getelementptr' 'conv_1_out_24_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 939 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_16 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 939 'getelementptr' 'conv_1_out_25_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 940 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_17 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %tmp_151" [pool/pooling.cpp:28]   --->   Operation 940 'getelementptr' 'conv_1_out_25_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 941 [1/1] (0.00ns)   --->   "%phi_ln28_10 = phi float [ %conv_1_out_1_load_4, %branch1067 ], [ %conv_1_out_3_load_4, %branch1069 ], [ %conv_1_out_5_load_4, %branch1071 ], [ %conv_1_out_7_load_4, %branch1073 ], [ %conv_1_out_9_load_4, %branch1075 ], [ %conv_1_out_11_load_4, %branch1077 ], [ %conv_1_out_13_load_4, %branch1079 ], [ %conv_1_out_15_load_4, %branch1081 ], [ %conv_1_out_17_load_4, %branch1083 ], [ %conv_1_out_19_load_4, %branch1085 ], [ %conv_1_out_21_load_4, %branch1087 ], [ %conv_1_out_23_load_4, %branch1089 ], [ %conv_1_out_25_load_4, %branch1091 ]" [pool/pooling.cpp:28]   --->   Operation 941 'phi' 'phi_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 942 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1065 [
    i4 0, label %branch1041
    i4 1, label %branch1043
    i4 2, label %branch1045
    i4 3, label %branch1047
    i4 4, label %branch1049
    i4 5, label %branch1051
    i4 6, label %branch1053
    i4 7, label %branch1055
    i4 -8, label %branch1057
    i4 -7, label %branch1059
    i4 -6, label %branch1061
    i4 -5, label %branch1063
  ]" [pool/pooling.cpp:28]   --->   Operation 942 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_6 : Operation 943 [1/1] (0.00ns)   --->   "%phi_ln28_11 = phi float [ %conv_1_out_1_load_5, %branch1041 ], [ %conv_1_out_3_load_5, %branch1043 ], [ %conv_1_out_5_load_5, %branch1045 ], [ %conv_1_out_7_load_5, %branch1047 ], [ %conv_1_out_9_load_5, %branch1049 ], [ %conv_1_out_11_load_5, %branch1051 ], [ %conv_1_out_13_load_5, %branch1053 ], [ %conv_1_out_15_load_5, %branch1055 ], [ %conv_1_out_17_load_5, %branch1057 ], [ %conv_1_out_19_load_5, %branch1059 ], [ %conv_1_out_21_load_5, %branch1061 ], [ %conv_1_out_23_load_5, %branch1063 ], [ %conv_1_out_25_load_5, %branch1065 ]" [pool/pooling.cpp:28]   --->   Operation 943 'phi' 'phi_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 944 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1038 [
    i4 0, label %branch1014
    i4 1, label %branch1016
    i4 2, label %branch1018
    i4 3, label %branch1020
    i4 4, label %branch1022
    i4 5, label %branch1024
    i4 6, label %branch1026
    i4 7, label %branch1028
    i4 -8, label %branch1030
    i4 -7, label %branch1032
    i4 -6, label %branch1034
    i4 -5, label %branch1036
  ]" [pool/pooling.cpp:28]   --->   Operation 944 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_6 : Operation 945 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_6 = load float* %conv_1_out_23_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 945 'load' 'conv_1_out_23_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 946 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 946 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_6 : Operation 947 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_6 = load float* %conv_1_out_21_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 947 'load' 'conv_1_out_21_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 948 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 948 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_6 : Operation 949 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_6 = load float* %conv_1_out_19_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 949 'load' 'conv_1_out_19_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 950 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 950 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_6 : Operation 951 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_6 = load float* %conv_1_out_17_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 951 'load' 'conv_1_out_17_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 952 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 952 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_6 : Operation 953 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_6 = load float* %conv_1_out_15_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 953 'load' 'conv_1_out_15_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 954 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 954 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_6 : Operation 955 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_6 = load float* %conv_1_out_13_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 955 'load' 'conv_1_out_13_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 956 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 956 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_6 : Operation 957 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_6 = load float* %conv_1_out_11_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 957 'load' 'conv_1_out_11_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 958 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 958 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_6 : Operation 959 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_6 = load float* %conv_1_out_9_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 959 'load' 'conv_1_out_9_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 960 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 960 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_6 : Operation 961 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_6 = load float* %conv_1_out_7_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 961 'load' 'conv_1_out_7_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 962 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 962 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_6 : Operation 963 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_6 = load float* %conv_1_out_5_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 963 'load' 'conv_1_out_5_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 964 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 964 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_6 : Operation 965 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_6 = load float* %conv_1_out_3_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 965 'load' 'conv_1_out_3_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 966 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 966 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_6 : Operation 967 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_6 = load float* %conv_1_out_1_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 967 'load' 'conv_1_out_1_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 968 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 968 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_6 : Operation 969 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_6 = load float* %conv_1_out_25_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 969 'load' 'conv_1_out_25_load_6' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 970 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 970 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_6 : Operation 971 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_7 = load float* %conv_1_out_23_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 971 'load' 'conv_1_out_23_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 972 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 972 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_6 : Operation 973 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_7 = load float* %conv_1_out_21_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 973 'load' 'conv_1_out_21_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 974 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 974 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_6 : Operation 975 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_7 = load float* %conv_1_out_19_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 975 'load' 'conv_1_out_19_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 976 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 976 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_6 : Operation 977 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_7 = load float* %conv_1_out_17_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 977 'load' 'conv_1_out_17_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 978 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 978 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_6 : Operation 979 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_7 = load float* %conv_1_out_15_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 979 'load' 'conv_1_out_15_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 980 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 980 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_6 : Operation 981 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_7 = load float* %conv_1_out_13_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 981 'load' 'conv_1_out_13_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 982 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 982 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_6 : Operation 983 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_7 = load float* %conv_1_out_11_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 983 'load' 'conv_1_out_11_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 984 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 984 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_6 : Operation 985 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_7 = load float* %conv_1_out_9_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 985 'load' 'conv_1_out_9_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 986 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 986 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_6 : Operation 987 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_7 = load float* %conv_1_out_7_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 987 'load' 'conv_1_out_7_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 988 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 988 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_6 : Operation 989 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_7 = load float* %conv_1_out_5_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 989 'load' 'conv_1_out_5_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 990 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 990 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_6 : Operation 991 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_7 = load float* %conv_1_out_3_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 991 'load' 'conv_1_out_3_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 992 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 992 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_6 : Operation 993 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_7 = load float* %conv_1_out_1_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 993 'load' 'conv_1_out_1_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 994 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 994 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_6 : Operation 995 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_7 = load float* %conv_1_out_25_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 995 'load' 'conv_1_out_25_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 996 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 996 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_6 : Operation 997 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_8 = load float* %conv_1_out_23_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 997 'load' 'conv_1_out_23_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 998 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_8 = load float* %conv_1_out_21_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 998 'load' 'conv_1_out_21_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 999 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_8 = load float* %conv_1_out_19_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 999 'load' 'conv_1_out_19_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1000 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_8 = load float* %conv_1_out_17_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1000 'load' 'conv_1_out_17_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1001 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_8 = load float* %conv_1_out_15_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1001 'load' 'conv_1_out_15_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1002 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_8 = load float* %conv_1_out_13_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1002 'load' 'conv_1_out_13_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1003 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_8 = load float* %conv_1_out_11_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1003 'load' 'conv_1_out_11_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1004 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_8 = load float* %conv_1_out_9_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1004 'load' 'conv_1_out_9_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1005 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_8 = load float* %conv_1_out_7_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1005 'load' 'conv_1_out_7_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1006 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_8 = load float* %conv_1_out_5_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1006 'load' 'conv_1_out_5_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1007 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_8 = load float* %conv_1_out_3_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1007 'load' 'conv_1_out_3_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1008 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_8 = load float* %conv_1_out_1_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1008 'load' 'conv_1_out_1_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1009 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_8 = load float* %conv_1_out_25_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1009 'load' 'conv_1_out_25_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1010 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_9 = load float* %conv_1_out_23_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1010 'load' 'conv_1_out_23_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1011 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_9 = load float* %conv_1_out_21_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1011 'load' 'conv_1_out_21_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1012 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_9 = load float* %conv_1_out_19_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1012 'load' 'conv_1_out_19_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1013 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_9 = load float* %conv_1_out_17_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1013 'load' 'conv_1_out_17_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1014 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_9 = load float* %conv_1_out_15_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1014 'load' 'conv_1_out_15_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1015 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_9 = load float* %conv_1_out_13_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1015 'load' 'conv_1_out_13_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1016 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_9 = load float* %conv_1_out_11_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1016 'load' 'conv_1_out_11_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1017 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_9 = load float* %conv_1_out_9_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1017 'load' 'conv_1_out_9_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1018 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_9 = load float* %conv_1_out_7_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1018 'load' 'conv_1_out_7_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1019 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_9 = load float* %conv_1_out_5_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1019 'load' 'conv_1_out_5_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1020 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_9 = load float* %conv_1_out_3_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1020 'load' 'conv_1_out_3_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1021 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_9 = load float* %conv_1_out_1_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1021 'load' 'conv_1_out_1_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1022 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_9 = load float* %conv_1_out_25_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1022 'load' 'conv_1_out_25_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1023 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_12 = load float* %conv_1_out_22_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1023 'load' 'conv_1_out_22_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1024 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 1024 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_6 : Operation 1025 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_12 = load float* %conv_1_out_20_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1025 'load' 'conv_1_out_20_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1026 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 1026 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_6 : Operation 1027 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_12 = load float* %conv_1_out_18_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1027 'load' 'conv_1_out_18_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1028 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 1028 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_6 : Operation 1029 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_12 = load float* %conv_1_out_16_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1029 'load' 'conv_1_out_16_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1030 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 1030 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_6 : Operation 1031 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_12 = load float* %conv_1_out_14_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1031 'load' 'conv_1_out_14_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1032 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 1032 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_6 : Operation 1033 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_12 = load float* %conv_1_out_12_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1033 'load' 'conv_1_out_12_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1034 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 1034 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_6 : Operation 1035 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_12 = load float* %conv_1_out_10_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1035 'load' 'conv_1_out_10_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1036 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 1036 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_6 : Operation 1037 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_12 = load float* %conv_1_out_8_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1037 'load' 'conv_1_out_8_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1038 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 1038 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_6 : Operation 1039 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_12 = load float* %conv_1_out_6_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1039 'load' 'conv_1_out_6_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1040 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 1040 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_6 : Operation 1041 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_12 = load float* %conv_1_out_4_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1041 'load' 'conv_1_out_4_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1042 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 1042 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_6 : Operation 1043 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_12 = load float* %conv_1_out_2_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1043 'load' 'conv_1_out_2_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1044 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 1044 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_6 : Operation 1045 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_12 = load float* %conv_1_out_0_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1045 'load' 'conv_1_out_0_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1046 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 1046 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_6 : Operation 1047 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_12 = load float* %conv_1_out_24_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1047 'load' 'conv_1_out_24_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1048 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 1048 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_6 : Operation 1049 [1/1] (0.00ns)   --->   "%phi_ln28_24 = phi float [ %conv_1_out_0_load_12, %branch702 ], [ %conv_1_out_2_load_12, %branch704 ], [ %conv_1_out_4_load_12, %branch706 ], [ %conv_1_out_6_load_12, %branch708 ], [ %conv_1_out_8_load_12, %branch710 ], [ %conv_1_out_10_load_12, %branch712 ], [ %conv_1_out_12_load_12, %branch714 ], [ %conv_1_out_14_load_12, %branch716 ], [ %conv_1_out_16_load_12, %branch718 ], [ %conv_1_out_18_load_12, %branch720 ], [ %conv_1_out_20_load_12, %branch722 ], [ %conv_1_out_22_load_12, %branch724 ], [ %conv_1_out_24_load_12, %branch726 ]" [pool/pooling.cpp:28]   --->   Operation 1049 'phi' 'phi_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 1050 [1/1] (0.00ns)   --->   "%bitcast_ln28_42 = bitcast float %phi_ln28_24 to i32" [pool/pooling.cpp:28]   --->   Operation 1050 'bitcast' 'bitcast_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 1051 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_42, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1051 'partselect' 'tmp_67' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 1052 [1/1] (0.00ns)   --->   "%trunc_ln28_42 = trunc i32 %bitcast_ln28_42 to i23" [pool/pooling.cpp:28]   --->   Operation 1052 'trunc' 'trunc_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 1053 [1/1] (1.55ns)   --->   "%icmp_ln28_84 = icmp ne i8 %tmp_67, -1" [pool/pooling.cpp:28]   --->   Operation 1053 'icmp' 'icmp_ln28_84' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1054 [1/1] (2.44ns)   --->   "%icmp_ln28_85 = icmp eq i23 %trunc_ln28_42, 0" [pool/pooling.cpp:28]   --->   Operation 1054 'icmp' 'icmp_ln28_85' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_24)   --->   "%or_ln28_42 = or i1 %icmp_ln28_85, %icmp_ln28_84" [pool/pooling.cpp:28]   --->   Operation 1055 'or' 'or_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1056 [1/1] (6.78ns)   --->   "%tmp_68 = fcmp ogt float %phi_ln28_24, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1056 'fcmp' 'tmp_68' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_24)   --->   "%and_ln28_42 = and i1 %or_ln28_42, %tmp_68" [pool/pooling.cpp:28]   --->   Operation 1057 'and' 'and_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1058 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_24 = select i1 %and_ln28_42, float %phi_ln28_24, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1058 'select' 'select_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1059 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch700 [
    i4 0, label %branch676
    i4 1, label %branch678
    i4 2, label %branch680
    i4 3, label %branch682
    i4 4, label %branch684
    i4 5, label %branch686
    i4 6, label %branch688
    i4 7, label %branch690
    i4 -8, label %branch692
    i4 -7, label %branch694
    i4 -6, label %branch696
    i4 -5, label %branch698
  ]" [pool/pooling.cpp:28]   --->   Operation 1059 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_6 : Operation 1060 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_14 = load float* %conv_1_out_22_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1060 'load' 'conv_1_out_22_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1061 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 1061 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_6 : Operation 1062 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_14 = load float* %conv_1_out_20_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1062 'load' 'conv_1_out_20_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1063 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 1063 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_6 : Operation 1064 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_14 = load float* %conv_1_out_18_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1064 'load' 'conv_1_out_18_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1065 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 1065 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_6 : Operation 1066 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_14 = load float* %conv_1_out_16_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1066 'load' 'conv_1_out_16_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1067 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 1067 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_6 : Operation 1068 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_14 = load float* %conv_1_out_14_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1068 'load' 'conv_1_out_14_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1069 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 1069 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_6 : Operation 1070 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_14 = load float* %conv_1_out_12_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1070 'load' 'conv_1_out_12_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1071 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 1071 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_6 : Operation 1072 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_14 = load float* %conv_1_out_10_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1072 'load' 'conv_1_out_10_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1073 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 1073 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_6 : Operation 1074 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_14 = load float* %conv_1_out_8_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1074 'load' 'conv_1_out_8_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1075 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 1075 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_6 : Operation 1076 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_14 = load float* %conv_1_out_6_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1076 'load' 'conv_1_out_6_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1077 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 1077 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_6 : Operation 1078 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_14 = load float* %conv_1_out_4_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1078 'load' 'conv_1_out_4_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1079 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 1079 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_6 : Operation 1080 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_14 = load float* %conv_1_out_2_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1080 'load' 'conv_1_out_2_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1081 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 1081 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_6 : Operation 1082 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_14 = load float* %conv_1_out_0_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1082 'load' 'conv_1_out_0_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1083 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 1083 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_6 : Operation 1084 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_14 = load float* %conv_1_out_24_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1084 'load' 'conv_1_out_24_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1085 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 1085 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_6 : Operation 1086 [1/1] (0.00ns)   --->   "%phi_ln28_28 = phi float [ %conv_1_out_0_load_14, %branch598 ], [ %conv_1_out_2_load_14, %branch600 ], [ %conv_1_out_4_load_14, %branch602 ], [ %conv_1_out_6_load_14, %branch604 ], [ %conv_1_out_8_load_14, %branch606 ], [ %conv_1_out_10_load_14, %branch608 ], [ %conv_1_out_12_load_14, %branch610 ], [ %conv_1_out_14_load_14, %branch612 ], [ %conv_1_out_16_load_14, %branch614 ], [ %conv_1_out_18_load_14, %branch616 ], [ %conv_1_out_20_load_14, %branch618 ], [ %conv_1_out_22_load_14, %branch620 ], [ %conv_1_out_24_load_14, %branch622 ]" [pool/pooling.cpp:28]   --->   Operation 1086 'phi' 'phi_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 1087 [1/1] (0.00ns)   --->   "%bitcast_ln28_49 = bitcast float %phi_ln28_28 to i32" [pool/pooling.cpp:28]   --->   Operation 1087 'bitcast' 'bitcast_ln28_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_49, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1088 'partselect' 'tmp_78' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 1089 [1/1] (0.00ns)   --->   "%trunc_ln28_49 = trunc i32 %bitcast_ln28_49 to i23" [pool/pooling.cpp:28]   --->   Operation 1089 'trunc' 'trunc_ln28_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 1090 [1/1] (1.55ns)   --->   "%icmp_ln28_98 = icmp ne i8 %tmp_78, -1" [pool/pooling.cpp:28]   --->   Operation 1090 'icmp' 'icmp_ln28_98' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1091 [1/1] (2.44ns)   --->   "%icmp_ln28_99 = icmp eq i23 %trunc_ln28_49, 0" [pool/pooling.cpp:28]   --->   Operation 1091 'icmp' 'icmp_ln28_99' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_28)   --->   "%or_ln28_49 = or i1 %icmp_ln28_99, %icmp_ln28_98" [pool/pooling.cpp:28]   --->   Operation 1092 'or' 'or_ln28_49' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1093 [1/1] (6.78ns)   --->   "%tmp_79 = fcmp ogt float %phi_ln28_28, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1093 'fcmp' 'tmp_79' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_28)   --->   "%and_ln28_49 = and i1 %or_ln28_49, %tmp_79" [pool/pooling.cpp:28]   --->   Operation 1094 'and' 'and_ln28_49' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1095 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_28 = select i1 %and_ln28_49, float %phi_ln28_28, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1095 'select' 'select_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1096 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch596 [
    i4 0, label %branch572
    i4 1, label %branch574
    i4 2, label %branch576
    i4 3, label %branch578
    i4 4, label %branch580
    i4 5, label %branch582
    i4 6, label %branch584
    i4 7, label %branch586
    i4 -8, label %branch588
    i4 -7, label %branch590
    i4 -6, label %branch592
    i4 -5, label %branch594
  ]" [pool/pooling.cpp:28]   --->   Operation 1096 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_6 : Operation 1097 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_16 = load float* %conv_1_out_22_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1097 'load' 'conv_1_out_22_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1098 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_16 = load float* %conv_1_out_20_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1098 'load' 'conv_1_out_20_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1099 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_16 = load float* %conv_1_out_18_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1099 'load' 'conv_1_out_18_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1100 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_16 = load float* %conv_1_out_16_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1100 'load' 'conv_1_out_16_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1101 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_16 = load float* %conv_1_out_14_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1101 'load' 'conv_1_out_14_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1102 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_16 = load float* %conv_1_out_12_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1102 'load' 'conv_1_out_12_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1103 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_16 = load float* %conv_1_out_10_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1103 'load' 'conv_1_out_10_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1104 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_16 = load float* %conv_1_out_8_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1104 'load' 'conv_1_out_8_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1105 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_16 = load float* %conv_1_out_6_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1105 'load' 'conv_1_out_6_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1106 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_16 = load float* %conv_1_out_4_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1106 'load' 'conv_1_out_4_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1107 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_16 = load float* %conv_1_out_2_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1107 'load' 'conv_1_out_2_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1108 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_16 = load float* %conv_1_out_0_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1108 'load' 'conv_1_out_0_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1109 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_16 = load float* %conv_1_out_24_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1109 'load' 'conv_1_out_24_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1110 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_18 = load float* %conv_1_out_22_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1110 'load' 'conv_1_out_22_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1111 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_18 = load float* %conv_1_out_20_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1111 'load' 'conv_1_out_20_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1112 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_18 = load float* %conv_1_out_18_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1112 'load' 'conv_1_out_18_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1113 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_18 = load float* %conv_1_out_16_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1113 'load' 'conv_1_out_16_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1114 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_18 = load float* %conv_1_out_14_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1114 'load' 'conv_1_out_14_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1115 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_18 = load float* %conv_1_out_12_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1115 'load' 'conv_1_out_12_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1116 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_18 = load float* %conv_1_out_10_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1116 'load' 'conv_1_out_10_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1117 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_18 = load float* %conv_1_out_8_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1117 'load' 'conv_1_out_8_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1118 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_18 = load float* %conv_1_out_6_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1118 'load' 'conv_1_out_6_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1119 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_18 = load float* %conv_1_out_4_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1119 'load' 'conv_1_out_4_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1120 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_18 = load float* %conv_1_out_2_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1120 'load' 'conv_1_out_2_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1121 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_18 = load float* %conv_1_out_0_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1121 'load' 'conv_1_out_0_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 1122 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_18 = load float* %conv_1_out_24_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1122 'load' 'conv_1_out_24_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 7 <SV = 6> <Delay = 13.1>
ST_7 : Operation 1123 [1/1] (0.00ns)   --->   "%tmp_144 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 11, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 1123 'bitconcatenate' 'tmp_144' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1124 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_3 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 1124 'getelementptr' 'conv_1_out_0_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp_145 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 10, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 1125 'bitconcatenate' 'tmp_145' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1126 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_5 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 1126 'getelementptr' 'conv_1_out_0_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1127 [1/1] (1.82ns)   --->   "%add_ln28_7 = add i9 %zext_ln28_4, -160" [pool/pooling.cpp:28]   --->   Operation 1127 'add' 'add_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1128 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i9 %add_ln28_7 to i64" [pool/pooling.cpp:28]   --->   Operation 1128 'zext' 'zext_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1129 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_14 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1129 'getelementptr' 'conv_1_out_1_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1130 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_15 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 1130 'getelementptr' 'conv_1_out_1_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1131 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_3 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 1131 'getelementptr' 'conv_1_out_2_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1132 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_5 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 1132 'getelementptr' 'conv_1_out_2_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1133 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_14 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1133 'getelementptr' 'conv_1_out_3_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1134 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_15 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 1134 'getelementptr' 'conv_1_out_3_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1135 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_3 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 1135 'getelementptr' 'conv_1_out_4_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1136 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_5 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 1136 'getelementptr' 'conv_1_out_4_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1137 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_14 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1137 'getelementptr' 'conv_1_out_5_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1138 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_15 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 1138 'getelementptr' 'conv_1_out_5_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1139 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_3 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 1139 'getelementptr' 'conv_1_out_6_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1140 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_5 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 1140 'getelementptr' 'conv_1_out_6_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1141 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_14 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1141 'getelementptr' 'conv_1_out_7_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1142 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_15 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 1142 'getelementptr' 'conv_1_out_7_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1143 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_3 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 1143 'getelementptr' 'conv_1_out_8_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1144 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_5 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 1144 'getelementptr' 'conv_1_out_8_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1145 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_14 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1145 'getelementptr' 'conv_1_out_9_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1146 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_15 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 1146 'getelementptr' 'conv_1_out_9_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1147 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_3 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 1147 'getelementptr' 'conv_1_out_10_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1148 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_5 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 1148 'getelementptr' 'conv_1_out_10_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1149 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_14 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1149 'getelementptr' 'conv_1_out_11_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1150 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_15 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 1150 'getelementptr' 'conv_1_out_11_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1151 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_3 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 1151 'getelementptr' 'conv_1_out_12_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1152 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_5 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 1152 'getelementptr' 'conv_1_out_12_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1153 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_14 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1153 'getelementptr' 'conv_1_out_13_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1154 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_15 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 1154 'getelementptr' 'conv_1_out_13_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1155 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_3 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 1155 'getelementptr' 'conv_1_out_14_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1156 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_5 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 1156 'getelementptr' 'conv_1_out_14_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1157 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_14 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1157 'getelementptr' 'conv_1_out_15_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1158 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_15 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 1158 'getelementptr' 'conv_1_out_15_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1159 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_3 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 1159 'getelementptr' 'conv_1_out_16_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1160 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_5 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 1160 'getelementptr' 'conv_1_out_16_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1161 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_14 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1161 'getelementptr' 'conv_1_out_17_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1162 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_15 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 1162 'getelementptr' 'conv_1_out_17_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1163 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_3 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 1163 'getelementptr' 'conv_1_out_18_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1164 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_5 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 1164 'getelementptr' 'conv_1_out_18_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1165 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_14 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1165 'getelementptr' 'conv_1_out_19_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1166 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_15 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 1166 'getelementptr' 'conv_1_out_19_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1167 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_3 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 1167 'getelementptr' 'conv_1_out_20_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1168 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_5 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 1168 'getelementptr' 'conv_1_out_20_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1169 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_14 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1169 'getelementptr' 'conv_1_out_21_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1170 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_15 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 1170 'getelementptr' 'conv_1_out_21_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1171 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_3 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 1171 'getelementptr' 'conv_1_out_22_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1172 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_5 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 1172 'getelementptr' 'conv_1_out_22_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1173 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_14 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1173 'getelementptr' 'conv_1_out_23_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1174 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_15 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 1174 'getelementptr' 'conv_1_out_23_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1175 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_3 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 1175 'getelementptr' 'conv_1_out_24_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1176 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_5 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 1176 'getelementptr' 'conv_1_out_24_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1177 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_14 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1177 'getelementptr' 'conv_1_out_25_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1178 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_15 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 1178 'getelementptr' 'conv_1_out_25_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1179 [1/1] (0.00ns)   --->   "%phi_ln28_14 = phi float [ %conv_1_out_1_load_6, %branch963 ], [ %conv_1_out_3_load_6, %branch965 ], [ %conv_1_out_5_load_6, %branch967 ], [ %conv_1_out_7_load_6, %branch969 ], [ %conv_1_out_9_load_6, %branch971 ], [ %conv_1_out_11_load_6, %branch973 ], [ %conv_1_out_13_load_6, %branch975 ], [ %conv_1_out_15_load_6, %branch977 ], [ %conv_1_out_17_load_6, %branch979 ], [ %conv_1_out_19_load_6, %branch981 ], [ %conv_1_out_21_load_6, %branch983 ], [ %conv_1_out_23_load_6, %branch985 ], [ %conv_1_out_25_load_6, %branch987 ]" [pool/pooling.cpp:28]   --->   Operation 1179 'phi' 'phi_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1180 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch961 [
    i4 0, label %branch937
    i4 1, label %branch939
    i4 2, label %branch941
    i4 3, label %branch943
    i4 4, label %branch945
    i4 5, label %branch947
    i4 6, label %branch949
    i4 7, label %branch951
    i4 -8, label %branch953
    i4 -7, label %branch955
    i4 -6, label %branch957
    i4 -5, label %branch959
  ]" [pool/pooling.cpp:28]   --->   Operation 1180 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_7 : Operation 1181 [1/1] (0.00ns)   --->   "%phi_ln28_15 = phi float [ %conv_1_out_1_load_7, %branch937 ], [ %conv_1_out_3_load_7, %branch939 ], [ %conv_1_out_5_load_7, %branch941 ], [ %conv_1_out_7_load_7, %branch943 ], [ %conv_1_out_9_load_7, %branch945 ], [ %conv_1_out_11_load_7, %branch947 ], [ %conv_1_out_13_load_7, %branch949 ], [ %conv_1_out_15_load_7, %branch951 ], [ %conv_1_out_17_load_7, %branch953 ], [ %conv_1_out_19_load_7, %branch955 ], [ %conv_1_out_21_load_7, %branch957 ], [ %conv_1_out_23_load_7, %branch959 ], [ %conv_1_out_25_load_7, %branch961 ]" [pool/pooling.cpp:28]   --->   Operation 1181 'phi' 'phi_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1182 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch934 [
    i4 0, label %branch910
    i4 1, label %branch912
    i4 2, label %branch914
    i4 3, label %branch916
    i4 4, label %branch918
    i4 5, label %branch920
    i4 6, label %branch922
    i4 7, label %branch924
    i4 -8, label %branch926
    i4 -7, label %branch928
    i4 -6, label %branch930
    i4 -5, label %branch932
  ]" [pool/pooling.cpp:28]   --->   Operation 1182 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_7 : Operation 1183 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_8 = load float* %conv_1_out_23_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1183 'load' 'conv_1_out_23_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1184 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 1184 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_7 : Operation 1185 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_8 = load float* %conv_1_out_21_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1185 'load' 'conv_1_out_21_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1186 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 1186 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_7 : Operation 1187 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_8 = load float* %conv_1_out_19_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1187 'load' 'conv_1_out_19_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1188 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 1188 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_7 : Operation 1189 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_8 = load float* %conv_1_out_17_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1189 'load' 'conv_1_out_17_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1190 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 1190 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_7 : Operation 1191 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_8 = load float* %conv_1_out_15_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1191 'load' 'conv_1_out_15_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1192 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 1192 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_7 : Operation 1193 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_8 = load float* %conv_1_out_13_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1193 'load' 'conv_1_out_13_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1194 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 1194 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_7 : Operation 1195 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_8 = load float* %conv_1_out_11_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1195 'load' 'conv_1_out_11_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1196 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 1196 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_7 : Operation 1197 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_8 = load float* %conv_1_out_9_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1197 'load' 'conv_1_out_9_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1198 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 1198 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_7 : Operation 1199 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_8 = load float* %conv_1_out_7_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1199 'load' 'conv_1_out_7_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1200 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 1200 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_7 : Operation 1201 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_8 = load float* %conv_1_out_5_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1201 'load' 'conv_1_out_5_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1202 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 1202 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_7 : Operation 1203 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_8 = load float* %conv_1_out_3_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1203 'load' 'conv_1_out_3_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1204 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 1204 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_7 : Operation 1205 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_8 = load float* %conv_1_out_1_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1205 'load' 'conv_1_out_1_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1206 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 1206 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_7 : Operation 1207 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_8 = load float* %conv_1_out_25_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1207 'load' 'conv_1_out_25_load_8' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1208 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 1208 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_7 : Operation 1209 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_9 = load float* %conv_1_out_23_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1209 'load' 'conv_1_out_23_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1210 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 1210 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_7 : Operation 1211 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_9 = load float* %conv_1_out_21_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1211 'load' 'conv_1_out_21_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1212 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 1212 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_7 : Operation 1213 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_9 = load float* %conv_1_out_19_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1213 'load' 'conv_1_out_19_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1214 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 1214 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_7 : Operation 1215 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_9 = load float* %conv_1_out_17_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1215 'load' 'conv_1_out_17_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1216 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 1216 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_7 : Operation 1217 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_9 = load float* %conv_1_out_15_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1217 'load' 'conv_1_out_15_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1218 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 1218 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_7 : Operation 1219 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_9 = load float* %conv_1_out_13_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1219 'load' 'conv_1_out_13_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1220 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 1220 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_7 : Operation 1221 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_9 = load float* %conv_1_out_11_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1221 'load' 'conv_1_out_11_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1222 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 1222 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_7 : Operation 1223 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_9 = load float* %conv_1_out_9_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1223 'load' 'conv_1_out_9_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1224 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 1224 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_7 : Operation 1225 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_9 = load float* %conv_1_out_7_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1225 'load' 'conv_1_out_7_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1226 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 1226 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_7 : Operation 1227 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_9 = load float* %conv_1_out_5_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1227 'load' 'conv_1_out_5_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1228 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 1228 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_7 : Operation 1229 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_9 = load float* %conv_1_out_3_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1229 'load' 'conv_1_out_3_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1230 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 1230 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_7 : Operation 1231 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_9 = load float* %conv_1_out_1_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1231 'load' 'conv_1_out_1_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1232 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 1232 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_7 : Operation 1233 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_9 = load float* %conv_1_out_25_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1233 'load' 'conv_1_out_25_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1234 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 1234 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_7 : Operation 1235 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_10 = load float* %conv_1_out_23_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1235 'load' 'conv_1_out_23_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1236 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_10 = load float* %conv_1_out_21_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1236 'load' 'conv_1_out_21_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1237 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_10 = load float* %conv_1_out_19_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1237 'load' 'conv_1_out_19_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1238 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_10 = load float* %conv_1_out_17_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1238 'load' 'conv_1_out_17_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1239 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_10 = load float* %conv_1_out_15_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1239 'load' 'conv_1_out_15_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1240 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_10 = load float* %conv_1_out_13_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1240 'load' 'conv_1_out_13_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1241 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_10 = load float* %conv_1_out_11_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1241 'load' 'conv_1_out_11_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1242 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_10 = load float* %conv_1_out_9_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1242 'load' 'conv_1_out_9_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1243 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_10 = load float* %conv_1_out_7_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1243 'load' 'conv_1_out_7_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1244 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_10 = load float* %conv_1_out_5_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1244 'load' 'conv_1_out_5_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1245 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_10 = load float* %conv_1_out_3_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1245 'load' 'conv_1_out_3_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1246 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_10 = load float* %conv_1_out_1_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1246 'load' 'conv_1_out_1_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1247 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_10 = load float* %conv_1_out_25_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1247 'load' 'conv_1_out_25_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1248 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_11 = load float* %conv_1_out_23_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1248 'load' 'conv_1_out_23_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1249 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_11 = load float* %conv_1_out_21_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1249 'load' 'conv_1_out_21_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1250 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_11 = load float* %conv_1_out_19_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1250 'load' 'conv_1_out_19_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1251 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_11 = load float* %conv_1_out_17_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1251 'load' 'conv_1_out_17_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1252 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_11 = load float* %conv_1_out_15_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1252 'load' 'conv_1_out_15_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1253 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_11 = load float* %conv_1_out_13_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1253 'load' 'conv_1_out_13_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1254 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_11 = load float* %conv_1_out_11_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1254 'load' 'conv_1_out_11_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1255 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_11 = load float* %conv_1_out_9_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1255 'load' 'conv_1_out_9_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1256 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_11 = load float* %conv_1_out_7_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1256 'load' 'conv_1_out_7_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1257 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_11 = load float* %conv_1_out_5_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1257 'load' 'conv_1_out_5_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1258 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_11 = load float* %conv_1_out_3_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1258 'load' 'conv_1_out_3_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1259 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_11 = load float* %conv_1_out_1_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1259 'load' 'conv_1_out_1_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1260 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_11 = load float* %conv_1_out_25_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1260 'load' 'conv_1_out_25_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1261 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_16 = load float* %conv_1_out_22_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1261 'load' 'conv_1_out_22_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1262 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 1262 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_7 : Operation 1263 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_16 = load float* %conv_1_out_20_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1263 'load' 'conv_1_out_20_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1264 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 1264 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_7 : Operation 1265 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_16 = load float* %conv_1_out_18_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1265 'load' 'conv_1_out_18_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1266 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 1266 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_7 : Operation 1267 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_16 = load float* %conv_1_out_16_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1267 'load' 'conv_1_out_16_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1268 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 1268 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_7 : Operation 1269 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_16 = load float* %conv_1_out_14_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1269 'load' 'conv_1_out_14_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1270 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 1270 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_7 : Operation 1271 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_16 = load float* %conv_1_out_12_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1271 'load' 'conv_1_out_12_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1272 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 1272 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_7 : Operation 1273 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_16 = load float* %conv_1_out_10_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1273 'load' 'conv_1_out_10_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1274 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 1274 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_7 : Operation 1275 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_16 = load float* %conv_1_out_8_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1275 'load' 'conv_1_out_8_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1276 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 1276 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_7 : Operation 1277 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_16 = load float* %conv_1_out_6_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1277 'load' 'conv_1_out_6_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1278 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 1278 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_7 : Operation 1279 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_16 = load float* %conv_1_out_4_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1279 'load' 'conv_1_out_4_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1280 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 1280 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_7 : Operation 1281 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_16 = load float* %conv_1_out_2_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1281 'load' 'conv_1_out_2_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1282 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 1282 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_7 : Operation 1283 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_16 = load float* %conv_1_out_0_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1283 'load' 'conv_1_out_0_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1284 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 1284 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_7 : Operation 1285 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_16 = load float* %conv_1_out_24_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1285 'load' 'conv_1_out_24_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1286 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 1286 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_7 : Operation 1287 [1/1] (0.00ns)   --->   "%phi_ln28_32 = phi float [ %conv_1_out_0_load_16, %branch494 ], [ %conv_1_out_2_load_16, %branch496 ], [ %conv_1_out_4_load_16, %branch498 ], [ %conv_1_out_6_load_16, %branch500 ], [ %conv_1_out_8_load_16, %branch502 ], [ %conv_1_out_10_load_16, %branch504 ], [ %conv_1_out_12_load_16, %branch506 ], [ %conv_1_out_14_load_16, %branch508 ], [ %conv_1_out_16_load_16, %branch510 ], [ %conv_1_out_18_load_16, %branch512 ], [ %conv_1_out_20_load_16, %branch514 ], [ %conv_1_out_22_load_16, %branch516 ], [ %conv_1_out_24_load_16, %branch518 ]" [pool/pooling.cpp:28]   --->   Operation 1287 'phi' 'phi_ln28_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1288 [1/1] (0.00ns)   --->   "%bitcast_ln28_56 = bitcast float %phi_ln28_32 to i32" [pool/pooling.cpp:28]   --->   Operation 1288 'bitcast' 'bitcast_ln28_56' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_56, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1289 'partselect' 'tmp_89' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1290 [1/1] (0.00ns)   --->   "%trunc_ln28_56 = trunc i32 %bitcast_ln28_56 to i23" [pool/pooling.cpp:28]   --->   Operation 1290 'trunc' 'trunc_ln28_56' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1291 [1/1] (1.55ns)   --->   "%icmp_ln28_112 = icmp ne i8 %tmp_89, -1" [pool/pooling.cpp:28]   --->   Operation 1291 'icmp' 'icmp_ln28_112' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1292 [1/1] (2.44ns)   --->   "%icmp_ln28_113 = icmp eq i23 %trunc_ln28_56, 0" [pool/pooling.cpp:28]   --->   Operation 1292 'icmp' 'icmp_ln28_113' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_32)   --->   "%or_ln28_56 = or i1 %icmp_ln28_113, %icmp_ln28_112" [pool/pooling.cpp:28]   --->   Operation 1293 'or' 'or_ln28_56' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1294 [1/1] (6.78ns)   --->   "%tmp_90 = fcmp ogt float %phi_ln28_32, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1294 'fcmp' 'tmp_90' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_32)   --->   "%and_ln28_56 = and i1 %or_ln28_56, %tmp_90" [pool/pooling.cpp:28]   --->   Operation 1295 'and' 'and_ln28_56' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1296 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_32 = select i1 %and_ln28_56, float %phi_ln28_32, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1296 'select' 'select_ln28_32' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1297 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch492 [
    i4 0, label %branch468
    i4 1, label %branch470
    i4 2, label %branch472
    i4 3, label %branch474
    i4 4, label %branch476
    i4 5, label %branch478
    i4 6, label %branch480
    i4 7, label %branch482
    i4 -8, label %branch484
    i4 -7, label %branch486
    i4 -6, label %branch488
    i4 -5, label %branch490
  ]" [pool/pooling.cpp:28]   --->   Operation 1297 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_7 : Operation 1298 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_18 = load float* %conv_1_out_22_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1298 'load' 'conv_1_out_22_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1299 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 1299 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_7 : Operation 1300 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_18 = load float* %conv_1_out_20_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1300 'load' 'conv_1_out_20_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1301 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 1301 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_7 : Operation 1302 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_18 = load float* %conv_1_out_18_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1302 'load' 'conv_1_out_18_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1303 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 1303 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_7 : Operation 1304 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_18 = load float* %conv_1_out_16_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1304 'load' 'conv_1_out_16_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1305 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 1305 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_7 : Operation 1306 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_18 = load float* %conv_1_out_14_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1306 'load' 'conv_1_out_14_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1307 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 1307 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_7 : Operation 1308 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_18 = load float* %conv_1_out_12_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1308 'load' 'conv_1_out_12_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1309 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 1309 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_7 : Operation 1310 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_18 = load float* %conv_1_out_10_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1310 'load' 'conv_1_out_10_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1311 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 1311 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_7 : Operation 1312 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_18 = load float* %conv_1_out_8_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1312 'load' 'conv_1_out_8_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1313 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 1313 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_7 : Operation 1314 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_18 = load float* %conv_1_out_6_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1314 'load' 'conv_1_out_6_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1315 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 1315 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_7 : Operation 1316 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_18 = load float* %conv_1_out_4_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1316 'load' 'conv_1_out_4_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1317 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 1317 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_7 : Operation 1318 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_18 = load float* %conv_1_out_2_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1318 'load' 'conv_1_out_2_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1319 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 1319 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_7 : Operation 1320 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_18 = load float* %conv_1_out_0_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1320 'load' 'conv_1_out_0_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1321 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 1321 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_7 : Operation 1322 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_18 = load float* %conv_1_out_24_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1322 'load' 'conv_1_out_24_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1323 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 1323 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_7 : Operation 1324 [1/1] (0.00ns)   --->   "%phi_ln28_36 = phi float [ %conv_1_out_0_load_18, %branch390 ], [ %conv_1_out_2_load_18, %branch392 ], [ %conv_1_out_4_load_18, %branch394 ], [ %conv_1_out_6_load_18, %branch396 ], [ %conv_1_out_8_load_18, %branch398 ], [ %conv_1_out_10_load_18, %branch400 ], [ %conv_1_out_12_load_18, %branch402 ], [ %conv_1_out_14_load_18, %branch404 ], [ %conv_1_out_16_load_18, %branch406 ], [ %conv_1_out_18_load_18, %branch408 ], [ %conv_1_out_20_load_18, %branch410 ], [ %conv_1_out_22_load_18, %branch412 ], [ %conv_1_out_24_load_18, %branch414 ]" [pool/pooling.cpp:28]   --->   Operation 1324 'phi' 'phi_ln28_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1325 [1/1] (0.00ns)   --->   "%bitcast_ln28_63 = bitcast float %phi_ln28_36 to i32" [pool/pooling.cpp:28]   --->   Operation 1325 'bitcast' 'bitcast_ln28_63' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_63, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1326 'partselect' 'tmp_100' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1327 [1/1] (0.00ns)   --->   "%trunc_ln28_63 = trunc i32 %bitcast_ln28_63 to i23" [pool/pooling.cpp:28]   --->   Operation 1327 'trunc' 'trunc_ln28_63' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 1328 [1/1] (1.55ns)   --->   "%icmp_ln28_126 = icmp ne i8 %tmp_100, -1" [pool/pooling.cpp:28]   --->   Operation 1328 'icmp' 'icmp_ln28_126' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1329 [1/1] (2.44ns)   --->   "%icmp_ln28_127 = icmp eq i23 %trunc_ln28_63, 0" [pool/pooling.cpp:28]   --->   Operation 1329 'icmp' 'icmp_ln28_127' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_36)   --->   "%or_ln28_63 = or i1 %icmp_ln28_127, %icmp_ln28_126" [pool/pooling.cpp:28]   --->   Operation 1330 'or' 'or_ln28_63' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1331 [1/1] (6.78ns)   --->   "%tmp_101 = fcmp ogt float %phi_ln28_36, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1331 'fcmp' 'tmp_101' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_36)   --->   "%and_ln28_63 = and i1 %or_ln28_63, %tmp_101" [pool/pooling.cpp:28]   --->   Operation 1332 'and' 'and_ln28_63' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1333 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_36 = select i1 %and_ln28_63, float %phi_ln28_36, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1333 'select' 'select_ln28_36' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1334 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch388 [
    i4 0, label %branch364
    i4 1, label %branch366
    i4 2, label %branch368
    i4 3, label %branch370
    i4 4, label %branch372
    i4 5, label %branch374
    i4 6, label %branch376
    i4 7, label %branch378
    i4 -8, label %branch380
    i4 -7, label %branch382
    i4 -6, label %branch384
    i4 -5, label %branch386
  ]" [pool/pooling.cpp:28]   --->   Operation 1334 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_7 : Operation 1335 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_20 = load float* %conv_1_out_22_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1335 'load' 'conv_1_out_22_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1336 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_20 = load float* %conv_1_out_20_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1336 'load' 'conv_1_out_20_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1337 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_20 = load float* %conv_1_out_18_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1337 'load' 'conv_1_out_18_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1338 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_20 = load float* %conv_1_out_16_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1338 'load' 'conv_1_out_16_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1339 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_20 = load float* %conv_1_out_14_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1339 'load' 'conv_1_out_14_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1340 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_20 = load float* %conv_1_out_12_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1340 'load' 'conv_1_out_12_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1341 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_20 = load float* %conv_1_out_10_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1341 'load' 'conv_1_out_10_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1342 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_20 = load float* %conv_1_out_8_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1342 'load' 'conv_1_out_8_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1343 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_20 = load float* %conv_1_out_6_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1343 'load' 'conv_1_out_6_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1344 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_20 = load float* %conv_1_out_4_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1344 'load' 'conv_1_out_4_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1345 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_20 = load float* %conv_1_out_2_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1345 'load' 'conv_1_out_2_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1346 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_20 = load float* %conv_1_out_0_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1346 'load' 'conv_1_out_0_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1347 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_20 = load float* %conv_1_out_24_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1347 'load' 'conv_1_out_24_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1348 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_22 = load float* %conv_1_out_22_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1348 'load' 'conv_1_out_22_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1349 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_22 = load float* %conv_1_out_20_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1349 'load' 'conv_1_out_20_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1350 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_22 = load float* %conv_1_out_18_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1350 'load' 'conv_1_out_18_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1351 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_22 = load float* %conv_1_out_16_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1351 'load' 'conv_1_out_16_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1352 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_22 = load float* %conv_1_out_14_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1352 'load' 'conv_1_out_14_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1353 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_22 = load float* %conv_1_out_12_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1353 'load' 'conv_1_out_12_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1354 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_22 = load float* %conv_1_out_10_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1354 'load' 'conv_1_out_10_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1355 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_22 = load float* %conv_1_out_8_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1355 'load' 'conv_1_out_8_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1356 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_22 = load float* %conv_1_out_6_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1356 'load' 'conv_1_out_6_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1357 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_22 = load float* %conv_1_out_4_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1357 'load' 'conv_1_out_4_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1358 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_22 = load float* %conv_1_out_2_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1358 'load' 'conv_1_out_2_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1359 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_22 = load float* %conv_1_out_0_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1359 'load' 'conv_1_out_0_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 1360 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_22 = load float* %conv_1_out_24_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1360 'load' 'conv_1_out_24_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 8 <SV = 7> <Delay = 13.1>
ST_8 : Operation 1361 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 12, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 1361 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1362 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_1 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 1362 'getelementptr' 'conv_1_out_0_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i8 %add_ln28_6 to i9" [pool/pooling.cpp:28]   --->   Operation 1363 'sext' 'sext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1364 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i9 %sext_ln28_1 to i64" [pool/pooling.cpp:28]   --->   Operation 1364 'zext' 'zext_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1365 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_24 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1365 'getelementptr' 'conv_1_out_0_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1366 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_12 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1366 'getelementptr' 'conv_1_out_1_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1367 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_13 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 1367 'getelementptr' 'conv_1_out_1_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1368 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_1 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 1368 'getelementptr' 'conv_1_out_2_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1369 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_24 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1369 'getelementptr' 'conv_1_out_2_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1370 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_12 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1370 'getelementptr' 'conv_1_out_3_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1371 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_13 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 1371 'getelementptr' 'conv_1_out_3_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1372 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_1 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 1372 'getelementptr' 'conv_1_out_4_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1373 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_24 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1373 'getelementptr' 'conv_1_out_4_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1374 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_12 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1374 'getelementptr' 'conv_1_out_5_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1375 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_13 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 1375 'getelementptr' 'conv_1_out_5_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1376 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_1 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 1376 'getelementptr' 'conv_1_out_6_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1377 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_24 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1377 'getelementptr' 'conv_1_out_6_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1378 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_12 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1378 'getelementptr' 'conv_1_out_7_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1379 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_13 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 1379 'getelementptr' 'conv_1_out_7_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1380 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_1 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 1380 'getelementptr' 'conv_1_out_8_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1381 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_24 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1381 'getelementptr' 'conv_1_out_8_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1382 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_12 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1382 'getelementptr' 'conv_1_out_9_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1383 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_13 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 1383 'getelementptr' 'conv_1_out_9_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1384 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_1 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 1384 'getelementptr' 'conv_1_out_10_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1385 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_24 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1385 'getelementptr' 'conv_1_out_10_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1386 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_12 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1386 'getelementptr' 'conv_1_out_11_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1387 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_13 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 1387 'getelementptr' 'conv_1_out_11_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1388 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_1 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 1388 'getelementptr' 'conv_1_out_12_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1389 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_24 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1389 'getelementptr' 'conv_1_out_12_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1390 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_12 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1390 'getelementptr' 'conv_1_out_13_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1391 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_13 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 1391 'getelementptr' 'conv_1_out_13_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1392 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_1 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 1392 'getelementptr' 'conv_1_out_14_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1393 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_24 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1393 'getelementptr' 'conv_1_out_14_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1394 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_12 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1394 'getelementptr' 'conv_1_out_15_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1395 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_13 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 1395 'getelementptr' 'conv_1_out_15_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1396 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_1 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 1396 'getelementptr' 'conv_1_out_16_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1397 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_24 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1397 'getelementptr' 'conv_1_out_16_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1398 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_12 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1398 'getelementptr' 'conv_1_out_17_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1399 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_13 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 1399 'getelementptr' 'conv_1_out_17_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1400 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_1 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 1400 'getelementptr' 'conv_1_out_18_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1401 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_24 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1401 'getelementptr' 'conv_1_out_18_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1402 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_12 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1402 'getelementptr' 'conv_1_out_19_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1403 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_13 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 1403 'getelementptr' 'conv_1_out_19_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1404 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_1 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 1404 'getelementptr' 'conv_1_out_20_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1405 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_24 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1405 'getelementptr' 'conv_1_out_20_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1406 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_12 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1406 'getelementptr' 'conv_1_out_21_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1407 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_13 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 1407 'getelementptr' 'conv_1_out_21_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1408 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_1 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 1408 'getelementptr' 'conv_1_out_22_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1409 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_24 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1409 'getelementptr' 'conv_1_out_22_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1410 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_12 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1410 'getelementptr' 'conv_1_out_23_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1411 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_13 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 1411 'getelementptr' 'conv_1_out_23_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1412 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_1 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 1412 'getelementptr' 'conv_1_out_24_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1413 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_24 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1413 'getelementptr' 'conv_1_out_24_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1414 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_12 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1414 'getelementptr' 'conv_1_out_25_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1415 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_13 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 1415 'getelementptr' 'conv_1_out_25_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1416 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_1 = load float* %conv_1_out_22_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1416 'load' 'conv_1_out_22_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1417 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_1 = load float* %conv_1_out_20_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1417 'load' 'conv_1_out_20_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1418 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_1 = load float* %conv_1_out_18_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1418 'load' 'conv_1_out_18_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1419 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_1 = load float* %conv_1_out_16_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1419 'load' 'conv_1_out_16_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1420 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_1 = load float* %conv_1_out_14_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1420 'load' 'conv_1_out_14_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1421 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_1 = load float* %conv_1_out_12_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1421 'load' 'conv_1_out_12_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1422 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_1 = load float* %conv_1_out_10_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1422 'load' 'conv_1_out_10_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1423 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_1 = load float* %conv_1_out_8_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1423 'load' 'conv_1_out_8_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1424 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_1 = load float* %conv_1_out_6_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1424 'load' 'conv_1_out_6_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1425 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_1 = load float* %conv_1_out_4_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1425 'load' 'conv_1_out_4_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1426 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_1 = load float* %conv_1_out_2_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1426 'load' 'conv_1_out_2_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1427 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1427 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1428 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_1 = load float* %conv_1_out_24_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1428 'load' 'conv_1_out_24_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1429 [1/1] (0.00ns)   --->   "%phi_ln28_18 = phi float [ %conv_1_out_1_load_8, %branch859 ], [ %conv_1_out_3_load_8, %branch861 ], [ %conv_1_out_5_load_8, %branch863 ], [ %conv_1_out_7_load_8, %branch865 ], [ %conv_1_out_9_load_8, %branch867 ], [ %conv_1_out_11_load_8, %branch869 ], [ %conv_1_out_13_load_8, %branch871 ], [ %conv_1_out_15_load_8, %branch873 ], [ %conv_1_out_17_load_8, %branch875 ], [ %conv_1_out_19_load_8, %branch877 ], [ %conv_1_out_21_load_8, %branch879 ], [ %conv_1_out_23_load_8, %branch881 ], [ %conv_1_out_25_load_8, %branch883 ]" [pool/pooling.cpp:28]   --->   Operation 1429 'phi' 'phi_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1430 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch857 [
    i4 0, label %branch833
    i4 1, label %branch835
    i4 2, label %branch837
    i4 3, label %branch839
    i4 4, label %branch841
    i4 5, label %branch843
    i4 6, label %branch845
    i4 7, label %branch847
    i4 -8, label %branch849
    i4 -7, label %branch851
    i4 -6, label %branch853
    i4 -5, label %branch855
  ]" [pool/pooling.cpp:28]   --->   Operation 1430 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_8 : Operation 1431 [1/1] (0.00ns)   --->   "%phi_ln28_19 = phi float [ %conv_1_out_1_load_9, %branch833 ], [ %conv_1_out_3_load_9, %branch835 ], [ %conv_1_out_5_load_9, %branch837 ], [ %conv_1_out_7_load_9, %branch839 ], [ %conv_1_out_9_load_9, %branch841 ], [ %conv_1_out_11_load_9, %branch843 ], [ %conv_1_out_13_load_9, %branch845 ], [ %conv_1_out_15_load_9, %branch847 ], [ %conv_1_out_17_load_9, %branch849 ], [ %conv_1_out_19_load_9, %branch851 ], [ %conv_1_out_21_load_9, %branch853 ], [ %conv_1_out_23_load_9, %branch855 ], [ %conv_1_out_25_load_9, %branch857 ]" [pool/pooling.cpp:28]   --->   Operation 1431 'phi' 'phi_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1432 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch830 [
    i4 0, label %branch806
    i4 1, label %branch808
    i4 2, label %branch810
    i4 3, label %branch812
    i4 4, label %branch814
    i4 5, label %branch816
    i4 6, label %branch818
    i4 7, label %branch820
    i4 -8, label %branch822
    i4 -7, label %branch824
    i4 -6, label %branch826
    i4 -5, label %branch828
  ]" [pool/pooling.cpp:28]   --->   Operation 1432 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_8 : Operation 1433 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_10 = load float* %conv_1_out_23_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1433 'load' 'conv_1_out_23_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1434 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 1434 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_8 : Operation 1435 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_10 = load float* %conv_1_out_21_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1435 'load' 'conv_1_out_21_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1436 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 1436 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_8 : Operation 1437 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_10 = load float* %conv_1_out_19_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1437 'load' 'conv_1_out_19_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1438 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 1438 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_8 : Operation 1439 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_10 = load float* %conv_1_out_17_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1439 'load' 'conv_1_out_17_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1440 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 1440 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_8 : Operation 1441 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_10 = load float* %conv_1_out_15_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1441 'load' 'conv_1_out_15_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1442 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 1442 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_8 : Operation 1443 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_10 = load float* %conv_1_out_13_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1443 'load' 'conv_1_out_13_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1444 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 1444 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_8 : Operation 1445 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_10 = load float* %conv_1_out_11_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1445 'load' 'conv_1_out_11_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1446 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 1446 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_8 : Operation 1447 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_10 = load float* %conv_1_out_9_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1447 'load' 'conv_1_out_9_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1448 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 1448 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_8 : Operation 1449 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_10 = load float* %conv_1_out_7_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1449 'load' 'conv_1_out_7_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1450 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 1450 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_8 : Operation 1451 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_10 = load float* %conv_1_out_5_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1451 'load' 'conv_1_out_5_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1452 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 1452 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_8 : Operation 1453 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_10 = load float* %conv_1_out_3_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1453 'load' 'conv_1_out_3_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1454 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 1454 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_8 : Operation 1455 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_10 = load float* %conv_1_out_1_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1455 'load' 'conv_1_out_1_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1456 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 1456 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_8 : Operation 1457 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_10 = load float* %conv_1_out_25_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1457 'load' 'conv_1_out_25_load_10' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1458 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 1458 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_8 : Operation 1459 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_11 = load float* %conv_1_out_23_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1459 'load' 'conv_1_out_23_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1460 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 1460 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_8 : Operation 1461 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_11 = load float* %conv_1_out_21_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1461 'load' 'conv_1_out_21_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1462 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 1462 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_8 : Operation 1463 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_11 = load float* %conv_1_out_19_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1463 'load' 'conv_1_out_19_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1464 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 1464 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_8 : Operation 1465 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_11 = load float* %conv_1_out_17_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1465 'load' 'conv_1_out_17_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1466 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 1466 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_8 : Operation 1467 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_11 = load float* %conv_1_out_15_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1467 'load' 'conv_1_out_15_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1468 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 1468 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_8 : Operation 1469 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_11 = load float* %conv_1_out_13_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1469 'load' 'conv_1_out_13_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1470 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 1470 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_8 : Operation 1471 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_11 = load float* %conv_1_out_11_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1471 'load' 'conv_1_out_11_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1472 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 1472 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_8 : Operation 1473 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_11 = load float* %conv_1_out_9_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1473 'load' 'conv_1_out_9_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1474 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 1474 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_8 : Operation 1475 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_11 = load float* %conv_1_out_7_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1475 'load' 'conv_1_out_7_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1476 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 1476 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_8 : Operation 1477 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_11 = load float* %conv_1_out_5_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1477 'load' 'conv_1_out_5_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1478 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 1478 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_8 : Operation 1479 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_11 = load float* %conv_1_out_3_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1479 'load' 'conv_1_out_3_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1480 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 1480 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_8 : Operation 1481 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_11 = load float* %conv_1_out_1_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1481 'load' 'conv_1_out_1_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1482 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 1482 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_8 : Operation 1483 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_11 = load float* %conv_1_out_25_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1483 'load' 'conv_1_out_25_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1484 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 1484 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_8 : Operation 1485 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_12 = load float* %conv_1_out_23_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1485 'load' 'conv_1_out_23_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1486 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_12 = load float* %conv_1_out_21_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1486 'load' 'conv_1_out_21_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1487 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_12 = load float* %conv_1_out_19_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1487 'load' 'conv_1_out_19_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1488 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_12 = load float* %conv_1_out_17_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1488 'load' 'conv_1_out_17_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1489 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_12 = load float* %conv_1_out_15_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1489 'load' 'conv_1_out_15_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1490 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_12 = load float* %conv_1_out_13_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1490 'load' 'conv_1_out_13_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1491 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_12 = load float* %conv_1_out_11_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1491 'load' 'conv_1_out_11_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1492 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_12 = load float* %conv_1_out_9_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1492 'load' 'conv_1_out_9_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1493 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_12 = load float* %conv_1_out_7_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1493 'load' 'conv_1_out_7_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1494 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_12 = load float* %conv_1_out_5_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1494 'load' 'conv_1_out_5_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1495 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_12 = load float* %conv_1_out_3_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1495 'load' 'conv_1_out_3_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1496 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_12 = load float* %conv_1_out_1_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1496 'load' 'conv_1_out_1_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1497 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_12 = load float* %conv_1_out_25_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1497 'load' 'conv_1_out_25_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1498 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_13 = load float* %conv_1_out_23_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1498 'load' 'conv_1_out_23_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1499 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_13 = load float* %conv_1_out_21_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1499 'load' 'conv_1_out_21_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1500 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_13 = load float* %conv_1_out_19_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1500 'load' 'conv_1_out_19_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1501 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_13 = load float* %conv_1_out_17_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1501 'load' 'conv_1_out_17_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1502 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_13 = load float* %conv_1_out_15_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1502 'load' 'conv_1_out_15_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1503 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_13 = load float* %conv_1_out_13_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1503 'load' 'conv_1_out_13_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1504 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_13 = load float* %conv_1_out_11_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1504 'load' 'conv_1_out_11_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1505 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_13 = load float* %conv_1_out_9_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1505 'load' 'conv_1_out_9_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1506 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_13 = load float* %conv_1_out_7_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1506 'load' 'conv_1_out_7_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1507 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_13 = load float* %conv_1_out_5_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1507 'load' 'conv_1_out_5_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1508 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_13 = load float* %conv_1_out_3_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1508 'load' 'conv_1_out_3_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1509 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_13 = load float* %conv_1_out_1_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1509 'load' 'conv_1_out_1_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1510 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_13 = load float* %conv_1_out_25_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1510 'load' 'conv_1_out_25_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1511 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_20 = load float* %conv_1_out_22_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1511 'load' 'conv_1_out_22_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1512 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 1512 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_8 : Operation 1513 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_20 = load float* %conv_1_out_20_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1513 'load' 'conv_1_out_20_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1514 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 1514 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_8 : Operation 1515 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_20 = load float* %conv_1_out_18_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1515 'load' 'conv_1_out_18_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1516 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 1516 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_8 : Operation 1517 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_20 = load float* %conv_1_out_16_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1517 'load' 'conv_1_out_16_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1518 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 1518 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_8 : Operation 1519 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_20 = load float* %conv_1_out_14_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1519 'load' 'conv_1_out_14_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1520 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 1520 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_8 : Operation 1521 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_20 = load float* %conv_1_out_12_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1521 'load' 'conv_1_out_12_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1522 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 1522 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_8 : Operation 1523 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_20 = load float* %conv_1_out_10_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1523 'load' 'conv_1_out_10_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1524 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 1524 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_8 : Operation 1525 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_20 = load float* %conv_1_out_8_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1525 'load' 'conv_1_out_8_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1526 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 1526 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_8 : Operation 1527 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_20 = load float* %conv_1_out_6_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1527 'load' 'conv_1_out_6_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1528 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 1528 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_8 : Operation 1529 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_20 = load float* %conv_1_out_4_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1529 'load' 'conv_1_out_4_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1530 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 1530 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_8 : Operation 1531 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_20 = load float* %conv_1_out_2_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1531 'load' 'conv_1_out_2_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1532 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 1532 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_8 : Operation 1533 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_20 = load float* %conv_1_out_0_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1533 'load' 'conv_1_out_0_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1534 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 1534 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_8 : Operation 1535 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_20 = load float* %conv_1_out_24_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 1535 'load' 'conv_1_out_24_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1536 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 1536 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_8 : Operation 1537 [1/1] (0.00ns)   --->   "%phi_ln28_40 = phi float [ %conv_1_out_0_load_20, %branch286 ], [ %conv_1_out_2_load_20, %branch288 ], [ %conv_1_out_4_load_20, %branch290 ], [ %conv_1_out_6_load_20, %branch292 ], [ %conv_1_out_8_load_20, %branch294 ], [ %conv_1_out_10_load_20, %branch296 ], [ %conv_1_out_12_load_20, %branch298 ], [ %conv_1_out_14_load_20, %branch300 ], [ %conv_1_out_16_load_20, %branch302 ], [ %conv_1_out_18_load_20, %branch304 ], [ %conv_1_out_20_load_20, %branch306 ], [ %conv_1_out_22_load_20, %branch308 ], [ %conv_1_out_24_load_20, %branch310 ]" [pool/pooling.cpp:28]   --->   Operation 1537 'phi' 'phi_ln28_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1538 [1/1] (0.00ns)   --->   "%bitcast_ln28_70 = bitcast float %phi_ln28_40 to i32" [pool/pooling.cpp:28]   --->   Operation 1538 'bitcast' 'bitcast_ln28_70' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1539 [1/1] (0.00ns)   --->   "%tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_70, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1539 'partselect' 'tmp_111' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1540 [1/1] (0.00ns)   --->   "%trunc_ln28_70 = trunc i32 %bitcast_ln28_70 to i23" [pool/pooling.cpp:28]   --->   Operation 1540 'trunc' 'trunc_ln28_70' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1541 [1/1] (1.55ns)   --->   "%icmp_ln28_140 = icmp ne i8 %tmp_111, -1" [pool/pooling.cpp:28]   --->   Operation 1541 'icmp' 'icmp_ln28_140' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1542 [1/1] (2.44ns)   --->   "%icmp_ln28_141 = icmp eq i23 %trunc_ln28_70, 0" [pool/pooling.cpp:28]   --->   Operation 1542 'icmp' 'icmp_ln28_141' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_40)   --->   "%or_ln28_70 = or i1 %icmp_ln28_141, %icmp_ln28_140" [pool/pooling.cpp:28]   --->   Operation 1543 'or' 'or_ln28_70' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1544 [1/1] (6.78ns)   --->   "%tmp_112 = fcmp ogt float %phi_ln28_40, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1544 'fcmp' 'tmp_112' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_40)   --->   "%and_ln28_70 = and i1 %or_ln28_70, %tmp_112" [pool/pooling.cpp:28]   --->   Operation 1545 'and' 'and_ln28_70' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1546 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_40 = select i1 %and_ln28_70, float %phi_ln28_40, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1546 'select' 'select_ln28_40' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1547 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch284 [
    i4 0, label %branch260
    i4 1, label %branch262
    i4 2, label %branch264
    i4 3, label %branch266
    i4 4, label %branch268
    i4 5, label %branch270
    i4 6, label %branch272
    i4 7, label %branch274
    i4 -8, label %branch276
    i4 -7, label %branch278
    i4 -6, label %branch280
    i4 -5, label %branch282
  ]" [pool/pooling.cpp:28]   --->   Operation 1547 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_8 : Operation 1548 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_22 = load float* %conv_1_out_22_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1548 'load' 'conv_1_out_22_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1549 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 1549 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_8 : Operation 1550 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_22 = load float* %conv_1_out_20_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1550 'load' 'conv_1_out_20_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1551 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 1551 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_8 : Operation 1552 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_22 = load float* %conv_1_out_18_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1552 'load' 'conv_1_out_18_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1553 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 1553 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_8 : Operation 1554 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_22 = load float* %conv_1_out_16_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1554 'load' 'conv_1_out_16_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1555 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 1555 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_8 : Operation 1556 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_22 = load float* %conv_1_out_14_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1556 'load' 'conv_1_out_14_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1557 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 1557 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_8 : Operation 1558 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_22 = load float* %conv_1_out_12_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1558 'load' 'conv_1_out_12_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1559 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 1559 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_8 : Operation 1560 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_22 = load float* %conv_1_out_10_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1560 'load' 'conv_1_out_10_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1561 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 1561 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_8 : Operation 1562 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_22 = load float* %conv_1_out_8_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1562 'load' 'conv_1_out_8_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1563 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 1563 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_8 : Operation 1564 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_22 = load float* %conv_1_out_6_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1564 'load' 'conv_1_out_6_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1565 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 1565 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_8 : Operation 1566 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_22 = load float* %conv_1_out_4_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1566 'load' 'conv_1_out_4_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1567 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 1567 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_8 : Operation 1568 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_22 = load float* %conv_1_out_2_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1568 'load' 'conv_1_out_2_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1569 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 1569 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_8 : Operation 1570 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_22 = load float* %conv_1_out_0_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1570 'load' 'conv_1_out_0_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1571 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 1571 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_8 : Operation 1572 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_22 = load float* %conv_1_out_24_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 1572 'load' 'conv_1_out_24_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1573 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 1573 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_8 : Operation 1574 [1/1] (0.00ns)   --->   "%phi_ln28_44 = phi float [ %conv_1_out_0_load_22, %branch182 ], [ %conv_1_out_2_load_22, %branch184 ], [ %conv_1_out_4_load_22, %branch186 ], [ %conv_1_out_6_load_22, %branch188 ], [ %conv_1_out_8_load_22, %branch190 ], [ %conv_1_out_10_load_22, %branch192 ], [ %conv_1_out_12_load_22, %branch194 ], [ %conv_1_out_14_load_22, %branch196 ], [ %conv_1_out_16_load_22, %branch198 ], [ %conv_1_out_18_load_22, %branch200 ], [ %conv_1_out_20_load_22, %branch202 ], [ %conv_1_out_22_load_22, %branch204 ], [ %conv_1_out_24_load_22, %branch206 ]" [pool/pooling.cpp:28]   --->   Operation 1574 'phi' 'phi_ln28_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1575 [1/1] (0.00ns)   --->   "%bitcast_ln28_77 = bitcast float %phi_ln28_44 to i32" [pool/pooling.cpp:28]   --->   Operation 1575 'bitcast' 'bitcast_ln28_77' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1576 [1/1] (0.00ns)   --->   "%tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_77, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1576 'partselect' 'tmp_122' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1577 [1/1] (0.00ns)   --->   "%trunc_ln28_77 = trunc i32 %bitcast_ln28_77 to i23" [pool/pooling.cpp:28]   --->   Operation 1577 'trunc' 'trunc_ln28_77' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 1578 [1/1] (1.55ns)   --->   "%icmp_ln28_154 = icmp ne i8 %tmp_122, -1" [pool/pooling.cpp:28]   --->   Operation 1578 'icmp' 'icmp_ln28_154' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1579 [1/1] (2.44ns)   --->   "%icmp_ln28_155 = icmp eq i23 %trunc_ln28_77, 0" [pool/pooling.cpp:28]   --->   Operation 1579 'icmp' 'icmp_ln28_155' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_44)   --->   "%or_ln28_77 = or i1 %icmp_ln28_155, %icmp_ln28_154" [pool/pooling.cpp:28]   --->   Operation 1580 'or' 'or_ln28_77' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1581 [1/1] (6.78ns)   --->   "%tmp_123 = fcmp ogt float %phi_ln28_44, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1581 'fcmp' 'tmp_123' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_44)   --->   "%and_ln28_77 = and i1 %or_ln28_77, %tmp_123" [pool/pooling.cpp:28]   --->   Operation 1582 'and' 'and_ln28_77' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1583 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_44 = select i1 %and_ln28_77, float %phi_ln28_44, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1583 'select' 'select_ln28_44' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1584 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch180 [
    i4 0, label %branch156
    i4 1, label %branch158
    i4 2, label %branch160
    i4 3, label %branch162
    i4 4, label %branch164
    i4 5, label %branch166
    i4 6, label %branch168
    i4 7, label %branch170
    i4 -8, label %branch172
    i4 -7, label %branch174
    i4 -6, label %branch176
    i4 -5, label %branch178
  ]" [pool/pooling.cpp:28]   --->   Operation 1584 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_8 : Operation 1585 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_24 = load float* %conv_1_out_22_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1585 'load' 'conv_1_out_22_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1586 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_24 = load float* %conv_1_out_20_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1586 'load' 'conv_1_out_20_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1587 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_24 = load float* %conv_1_out_18_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1587 'load' 'conv_1_out_18_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1588 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_24 = load float* %conv_1_out_16_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1588 'load' 'conv_1_out_16_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1589 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_24 = load float* %conv_1_out_14_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1589 'load' 'conv_1_out_14_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1590 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_24 = load float* %conv_1_out_12_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1590 'load' 'conv_1_out_12_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1591 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_24 = load float* %conv_1_out_10_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1591 'load' 'conv_1_out_10_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1592 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_24 = load float* %conv_1_out_8_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1592 'load' 'conv_1_out_8_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1593 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_24 = load float* %conv_1_out_6_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1593 'load' 'conv_1_out_6_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1594 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_24 = load float* %conv_1_out_4_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1594 'load' 'conv_1_out_4_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1595 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_24 = load float* %conv_1_out_2_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1595 'load' 'conv_1_out_2_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1596 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_24 = load float* %conv_1_out_0_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1596 'load' 'conv_1_out_0_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 1597 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_24 = load float* %conv_1_out_24_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1597 'load' 'conv_1_out_24_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 9 <SV = 8> <Delay = 34.0>
ST_9 : Operation 1598 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i6 %select_ln28_53 to i13" [pool/pooling.cpp:28]   --->   Operation 1598 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1599 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i6 %select_ln28_53 to i10" [pool/pooling.cpp:28]   --->   Operation 1599 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1600 [1/1] (1.73ns)   --->   "%add_ln28_5 = add i10 %zext_ln28_5, 480" [pool/pooling.cpp:28]   --->   Operation 1600 'add' 'add_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1601 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i10 %add_ln28_5 to i64" [pool/pooling.cpp:28]   --->   Operation 1601 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1602 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_20 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1602 'getelementptr' 'conv_1_out_0_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1603 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_22 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1603 'getelementptr' 'conv_1_out_0_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1604 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_10 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1604 'getelementptr' 'conv_1_out_1_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1605 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_11 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 1605 'getelementptr' 'conv_1_out_1_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1606 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_20 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1606 'getelementptr' 'conv_1_out_2_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1607 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_22 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1607 'getelementptr' 'conv_1_out_2_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1608 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_10 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1608 'getelementptr' 'conv_1_out_3_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1609 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_11 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 1609 'getelementptr' 'conv_1_out_3_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1610 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_20 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1610 'getelementptr' 'conv_1_out_4_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1611 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_22 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1611 'getelementptr' 'conv_1_out_4_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1612 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_10 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1612 'getelementptr' 'conv_1_out_5_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1613 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_11 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 1613 'getelementptr' 'conv_1_out_5_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1614 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_20 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1614 'getelementptr' 'conv_1_out_6_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1615 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_22 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1615 'getelementptr' 'conv_1_out_6_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1616 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_10 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1616 'getelementptr' 'conv_1_out_7_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1617 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_11 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 1617 'getelementptr' 'conv_1_out_7_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1618 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_20 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1618 'getelementptr' 'conv_1_out_8_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1619 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_22 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1619 'getelementptr' 'conv_1_out_8_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1620 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_10 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1620 'getelementptr' 'conv_1_out_9_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1621 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_11 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 1621 'getelementptr' 'conv_1_out_9_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1622 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_20 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1622 'getelementptr' 'conv_1_out_10_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1623 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_22 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1623 'getelementptr' 'conv_1_out_10_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1624 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_10 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1624 'getelementptr' 'conv_1_out_11_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1625 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_11 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 1625 'getelementptr' 'conv_1_out_11_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1626 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_20 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1626 'getelementptr' 'conv_1_out_12_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1627 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_22 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1627 'getelementptr' 'conv_1_out_12_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1628 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_10 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1628 'getelementptr' 'conv_1_out_13_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1629 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_11 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 1629 'getelementptr' 'conv_1_out_13_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1630 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_20 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1630 'getelementptr' 'conv_1_out_14_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1631 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_22 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1631 'getelementptr' 'conv_1_out_14_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1632 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_10 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1632 'getelementptr' 'conv_1_out_15_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1633 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_11 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 1633 'getelementptr' 'conv_1_out_15_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1634 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_20 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1634 'getelementptr' 'conv_1_out_16_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1635 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_22 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1635 'getelementptr' 'conv_1_out_16_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1636 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_10 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1636 'getelementptr' 'conv_1_out_17_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1637 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_11 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 1637 'getelementptr' 'conv_1_out_17_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1638 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_20 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1638 'getelementptr' 'conv_1_out_18_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1639 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_22 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1639 'getelementptr' 'conv_1_out_18_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1640 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_10 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1640 'getelementptr' 'conv_1_out_19_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1641 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_11 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 1641 'getelementptr' 'conv_1_out_19_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1642 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_20 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1642 'getelementptr' 'conv_1_out_20_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1643 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_22 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1643 'getelementptr' 'conv_1_out_20_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1644 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_10 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1644 'getelementptr' 'conv_1_out_21_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1645 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_11 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 1645 'getelementptr' 'conv_1_out_21_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1646 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_20 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1646 'getelementptr' 'conv_1_out_22_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1647 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_22 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1647 'getelementptr' 'conv_1_out_22_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1648 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_10 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1648 'getelementptr' 'conv_1_out_23_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1649 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_11 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 1649 'getelementptr' 'conv_1_out_23_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1650 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_20 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1650 'getelementptr' 'conv_1_out_24_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1651 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_22 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1651 'getelementptr' 'conv_1_out_24_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1652 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_10 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1652 'getelementptr' 'conv_1_out_25_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1653 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_11 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 1653 'getelementptr' 'conv_1_out_25_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1654 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %select_ln28_52 to i13" [pool/pooling.cpp:35]   --->   Operation 1654 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1655 [1/1] (4.52ns)   --->   "%mul_ln35 = mul i13 %zext_ln35, 416" [pool/pooling.cpp:35]   --->   Operation 1655 'mul' 'mul_ln35' <Predicate = (!icmp_ln10)> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1656 [1/1] (1.67ns)   --->   "%add_ln35 = add i13 %zext_ln28_1, %mul_ln35" [pool/pooling.cpp:35]   --->   Operation 1656 'add' 'add_ln35' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1657 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i13 %add_ln35 to i64" [pool/pooling.cpp:35]   --->   Operation 1657 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1658 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 1658 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1659 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_1 = load float* %conv_1_out_22_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1659 'load' 'conv_1_out_22_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1660 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 1660 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_9 : Operation 1661 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_1 = load float* %conv_1_out_20_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1661 'load' 'conv_1_out_20_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1662 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 1662 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_9 : Operation 1663 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_1 = load float* %conv_1_out_18_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1663 'load' 'conv_1_out_18_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1664 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 1664 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_9 : Operation 1665 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_1 = load float* %conv_1_out_16_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1665 'load' 'conv_1_out_16_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1666 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 1666 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_9 : Operation 1667 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_1 = load float* %conv_1_out_14_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1667 'load' 'conv_1_out_14_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1668 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 1668 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_9 : Operation 1669 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_1 = load float* %conv_1_out_12_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1669 'load' 'conv_1_out_12_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1670 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 1670 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_9 : Operation 1671 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_1 = load float* %conv_1_out_10_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1671 'load' 'conv_1_out_10_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1672 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 1672 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_9 : Operation 1673 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_1 = load float* %conv_1_out_8_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1673 'load' 'conv_1_out_8_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1674 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 1674 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_9 : Operation 1675 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_1 = load float* %conv_1_out_6_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1675 'load' 'conv_1_out_6_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1676 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 1676 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_9 : Operation 1677 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_1 = load float* %conv_1_out_4_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1677 'load' 'conv_1_out_4_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1678 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 1678 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_9 : Operation 1679 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_1 = load float* %conv_1_out_2_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1679 'load' 'conv_1_out_2_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1680 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 1680 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_9 : Operation 1681 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1681 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1682 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 1682 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_9 : Operation 1683 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_1 = load float* %conv_1_out_24_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 1683 'load' 'conv_1_out_24_load_1' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1684 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 1684 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_9 : Operation 1685 [1/1] (0.00ns)   --->   "%phi_ln28_1 = phi float [ %conv_1_out_0_load_1, %branch1300 ], [ %conv_1_out_2_load_1, %branch1302 ], [ %conv_1_out_4_load_1, %branch1304 ], [ %conv_1_out_6_load_1, %branch1306 ], [ %conv_1_out_8_load_1, %branch1308 ], [ %conv_1_out_10_load_1, %branch1310 ], [ %conv_1_out_12_load_1, %branch1312 ], [ %conv_1_out_14_load_1, %branch1314 ], [ %conv_1_out_16_load_1, %branch1316 ], [ %conv_1_out_18_load_1, %branch1318 ], [ %conv_1_out_20_load_1, %branch1320 ], [ %conv_1_out_22_load_1, %branch1322 ], [ %conv_1_out_24_load_1, %branch1324 ]" [pool/pooling.cpp:28]   --->   Operation 1685 'phi' 'phi_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1686 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %phi_ln28_1 to i32" [pool/pooling.cpp:28]   --->   Operation 1686 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1687 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1687 'partselect' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1688 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 1688 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1689 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 1689 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1690 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1690 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1691 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [pool/pooling.cpp:28]   --->   Operation 1691 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1692 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_4, -1" [pool/pooling.cpp:28]   --->   Operation 1692 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1693 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pool/pooling.cpp:28]   --->   Operation 1693 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 1694 'or' 'or_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1695 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_5, -1" [pool/pooling.cpp:28]   --->   Operation 1695 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1696 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0" [pool/pooling.cpp:28]   --->   Operation 1696 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1697 'or' 'or_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28_1 = and i1 %or_ln28_1, %or_ln28_2" [pool/pooling.cpp:28]   --->   Operation 1698 'and' 'and_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1699 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp ogt float %phi_ln28_1, %select_ln28" [pool/pooling.cpp:28]   --->   Operation 1699 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1700 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28_1, %tmp_6" [pool/pooling.cpp:28]   --->   Operation 1700 'and' 'and_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1701 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_2, float %phi_ln28_1, float %select_ln28" [pool/pooling.cpp:28]   --->   Operation 1701 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1702 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1299 [
    i4 0, label %branch1275
    i4 1, label %branch1277
    i4 2, label %branch1279
    i4 3, label %branch1281
    i4 4, label %branch1283
    i4 5, label %branch1285
    i4 6, label %branch1287
    i4 7, label %branch1289
    i4 -8, label %branch1291
    i4 -7, label %branch1293
    i4 -6, label %branch1295
    i4 -5, label %branch1297
  ]" [pool/pooling.cpp:28]   --->   Operation 1702 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_9 : Operation 1703 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %phi_ln28_2 to i32" [pool/pooling.cpp:28]   --->   Operation 1703 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1704 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1704 'partselect' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1705 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [pool/pooling.cpp:28]   --->   Operation 1705 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1706 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast float %select_ln28_1 to i32" [pool/pooling.cpp:28]   --->   Operation 1706 'bitcast' 'bitcast_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1707 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1707 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1708 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_4 to i23" [pool/pooling.cpp:28]   --->   Operation 1708 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1709 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_7, -1" [pool/pooling.cpp:28]   --->   Operation 1709 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1710 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0" [pool/pooling.cpp:28]   --->   Operation 1710 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1711 'or' 'or_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1712 [1/1] (1.55ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_8, -1" [pool/pooling.cpp:28]   --->   Operation 1712 'icmp' 'icmp_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1713 [1/1] (2.44ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_4, 0" [pool/pooling.cpp:28]   --->   Operation 1713 'icmp' 'icmp_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1714 'or' 'or_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%and_ln28_3 = and i1 %or_ln28_3, %or_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1715 'and' 'and_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1716 [1/1] (6.78ns)   --->   "%tmp_9 = fcmp ogt float %phi_ln28_2, %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 1716 'fcmp' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1717 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_4 = and i1 %and_ln28_3, %tmp_9" [pool/pooling.cpp:28]   --->   Operation 1717 'and' 'and_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1718 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_4, float %phi_ln28_2, float %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 1718 'select' 'select_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1719 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast float %phi_ln28_3 to i32" [pool/pooling.cpp:28]   --->   Operation 1719 'bitcast' 'bitcast_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1720 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1720 'partselect' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1721 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_5 to i23" [pool/pooling.cpp:28]   --->   Operation 1721 'trunc' 'trunc_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1722 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast float %select_ln28_2 to i32" [pool/pooling.cpp:28]   --->   Operation 1722 'bitcast' 'bitcast_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1723 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1723 'partselect' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1724 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i32 %bitcast_ln28_6 to i23" [pool/pooling.cpp:28]   --->   Operation 1724 'trunc' 'trunc_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1725 [1/1] (1.55ns)   --->   "%icmp_ln28_10 = icmp ne i8 %tmp_s, -1" [pool/pooling.cpp:28]   --->   Operation 1725 'icmp' 'icmp_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1726 [1/1] (2.44ns)   --->   "%icmp_ln28_11 = icmp eq i23 %trunc_ln28_5, 0" [pool/pooling.cpp:28]   --->   Operation 1726 'icmp' 'icmp_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1727 'or' 'or_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1728 [1/1] (1.55ns)   --->   "%icmp_ln28_12 = icmp ne i8 %tmp_10, -1" [pool/pooling.cpp:28]   --->   Operation 1728 'icmp' 'icmp_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1729 [1/1] (2.44ns)   --->   "%icmp_ln28_13 = icmp eq i23 %trunc_ln28_6, 0" [pool/pooling.cpp:28]   --->   Operation 1729 'icmp' 'icmp_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1730 'or' 'or_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%and_ln28_5 = and i1 %or_ln28_5, %or_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1731 'and' 'and_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1732 [1/1] (6.78ns)   --->   "%tmp_11 = fcmp ogt float %phi_ln28_3, %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 1732 'fcmp' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1733 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_6 = and i1 %and_ln28_5, %tmp_11" [pool/pooling.cpp:28]   --->   Operation 1733 'and' 'and_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1734 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_6, float %phi_ln28_3, float %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 1734 'select' 'select_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1735 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_addr, align 4" [pool/pooling.cpp:35]   --->   Operation 1735 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1736 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_3 = load float* %conv_1_out_22_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1736 'load' 'conv_1_out_22_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1737 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_3 = load float* %conv_1_out_20_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1737 'load' 'conv_1_out_20_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1738 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_3 = load float* %conv_1_out_18_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1738 'load' 'conv_1_out_18_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1739 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_3 = load float* %conv_1_out_16_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1739 'load' 'conv_1_out_16_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1740 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_3 = load float* %conv_1_out_14_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1740 'load' 'conv_1_out_14_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1741 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_3 = load float* %conv_1_out_12_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1741 'load' 'conv_1_out_12_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1742 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_3 = load float* %conv_1_out_10_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1742 'load' 'conv_1_out_10_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1743 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_3 = load float* %conv_1_out_8_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1743 'load' 'conv_1_out_8_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1744 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_3 = load float* %conv_1_out_6_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1744 'load' 'conv_1_out_6_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1745 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_3 = load float* %conv_1_out_4_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1745 'load' 'conv_1_out_4_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1746 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_3 = load float* %conv_1_out_2_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1746 'load' 'conv_1_out_2_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1747 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_3 = load float* %conv_1_out_0_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1747 'load' 'conv_1_out_0_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1748 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_3 = load float* %conv_1_out_24_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1748 'load' 'conv_1_out_24_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1749 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_5 = load float* %conv_1_out_22_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1749 'load' 'conv_1_out_22_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1750 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_5 = load float* %conv_1_out_20_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1750 'load' 'conv_1_out_20_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1751 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_5 = load float* %conv_1_out_18_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1751 'load' 'conv_1_out_18_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1752 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_5 = load float* %conv_1_out_16_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1752 'load' 'conv_1_out_16_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1753 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_5 = load float* %conv_1_out_14_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1753 'load' 'conv_1_out_14_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1754 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_5 = load float* %conv_1_out_12_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1754 'load' 'conv_1_out_12_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1755 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_5 = load float* %conv_1_out_10_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1755 'load' 'conv_1_out_10_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1756 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_5 = load float* %conv_1_out_8_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1756 'load' 'conv_1_out_8_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1757 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_5 = load float* %conv_1_out_6_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1757 'load' 'conv_1_out_6_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1758 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_5 = load float* %conv_1_out_4_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1758 'load' 'conv_1_out_4_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1759 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_5 = load float* %conv_1_out_2_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1759 'load' 'conv_1_out_2_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1760 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_5 = load float* %conv_1_out_0_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1760 'load' 'conv_1_out_0_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1761 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_5 = load float* %conv_1_out_24_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1761 'load' 'conv_1_out_24_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1762 [1/1] (0.00ns)   --->   "%phi_ln28_22 = phi float [ %conv_1_out_1_load_10, %branch755 ], [ %conv_1_out_3_load_10, %branch757 ], [ %conv_1_out_5_load_10, %branch759 ], [ %conv_1_out_7_load_10, %branch761 ], [ %conv_1_out_9_load_10, %branch763 ], [ %conv_1_out_11_load_10, %branch765 ], [ %conv_1_out_13_load_10, %branch767 ], [ %conv_1_out_15_load_10, %branch769 ], [ %conv_1_out_17_load_10, %branch771 ], [ %conv_1_out_19_load_10, %branch773 ], [ %conv_1_out_21_load_10, %branch775 ], [ %conv_1_out_23_load_10, %branch777 ], [ %conv_1_out_25_load_10, %branch779 ]" [pool/pooling.cpp:28]   --->   Operation 1762 'phi' 'phi_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1763 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch753 [
    i4 0, label %branch729
    i4 1, label %branch731
    i4 2, label %branch733
    i4 3, label %branch735
    i4 4, label %branch737
    i4 5, label %branch739
    i4 6, label %branch741
    i4 7, label %branch743
    i4 -8, label %branch745
    i4 -7, label %branch747
    i4 -6, label %branch749
    i4 -5, label %branch751
  ]" [pool/pooling.cpp:28]   --->   Operation 1763 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_9 : Operation 1764 [1/1] (0.00ns)   --->   "%phi_ln28_23 = phi float [ %conv_1_out_1_load_11, %branch729 ], [ %conv_1_out_3_load_11, %branch731 ], [ %conv_1_out_5_load_11, %branch733 ], [ %conv_1_out_7_load_11, %branch735 ], [ %conv_1_out_9_load_11, %branch737 ], [ %conv_1_out_11_load_11, %branch739 ], [ %conv_1_out_13_load_11, %branch741 ], [ %conv_1_out_15_load_11, %branch743 ], [ %conv_1_out_17_load_11, %branch745 ], [ %conv_1_out_19_load_11, %branch747 ], [ %conv_1_out_21_load_11, %branch749 ], [ %conv_1_out_23_load_11, %branch751 ], [ %conv_1_out_25_load_11, %branch753 ]" [pool/pooling.cpp:28]   --->   Operation 1764 'phi' 'phi_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1765 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch726 [
    i4 0, label %branch702
    i4 1, label %branch704
    i4 2, label %branch706
    i4 3, label %branch708
    i4 4, label %branch710
    i4 5, label %branch712
    i4 6, label %branch714
    i4 7, label %branch716
    i4 -8, label %branch718
    i4 -7, label %branch720
    i4 -6, label %branch722
    i4 -5, label %branch724
  ]" [pool/pooling.cpp:28]   --->   Operation 1765 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_9 : Operation 1766 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_12 = load float* %conv_1_out_23_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1766 'load' 'conv_1_out_23_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1767 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 1767 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_9 : Operation 1768 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_12 = load float* %conv_1_out_21_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1768 'load' 'conv_1_out_21_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1769 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 1769 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_9 : Operation 1770 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_12 = load float* %conv_1_out_19_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1770 'load' 'conv_1_out_19_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1771 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 1771 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_9 : Operation 1772 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_12 = load float* %conv_1_out_17_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1772 'load' 'conv_1_out_17_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1773 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 1773 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_9 : Operation 1774 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_12 = load float* %conv_1_out_15_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1774 'load' 'conv_1_out_15_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1775 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 1775 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_9 : Operation 1776 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_12 = load float* %conv_1_out_13_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1776 'load' 'conv_1_out_13_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1777 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 1777 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_9 : Operation 1778 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_12 = load float* %conv_1_out_11_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1778 'load' 'conv_1_out_11_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1779 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 1779 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_9 : Operation 1780 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_12 = load float* %conv_1_out_9_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1780 'load' 'conv_1_out_9_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1781 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 1781 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_9 : Operation 1782 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_12 = load float* %conv_1_out_7_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1782 'load' 'conv_1_out_7_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1783 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 1783 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_9 : Operation 1784 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_12 = load float* %conv_1_out_5_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1784 'load' 'conv_1_out_5_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1785 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 1785 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_9 : Operation 1786 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_12 = load float* %conv_1_out_3_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1786 'load' 'conv_1_out_3_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1787 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 1787 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_9 : Operation 1788 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_12 = load float* %conv_1_out_1_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1788 'load' 'conv_1_out_1_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1789 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 1789 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_9 : Operation 1790 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_12 = load float* %conv_1_out_25_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1790 'load' 'conv_1_out_25_load_12' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1791 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 1791 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_9 : Operation 1792 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_13 = load float* %conv_1_out_23_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1792 'load' 'conv_1_out_23_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1793 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 1793 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_9 : Operation 1794 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_13 = load float* %conv_1_out_21_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1794 'load' 'conv_1_out_21_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1795 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 1795 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_9 : Operation 1796 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_13 = load float* %conv_1_out_19_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1796 'load' 'conv_1_out_19_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1797 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 1797 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_9 : Operation 1798 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_13 = load float* %conv_1_out_17_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1798 'load' 'conv_1_out_17_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1799 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 1799 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_9 : Operation 1800 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_13 = load float* %conv_1_out_15_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1800 'load' 'conv_1_out_15_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1801 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 1801 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_9 : Operation 1802 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_13 = load float* %conv_1_out_13_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1802 'load' 'conv_1_out_13_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1803 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 1803 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_9 : Operation 1804 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_13 = load float* %conv_1_out_11_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1804 'load' 'conv_1_out_11_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1805 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 1805 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_9 : Operation 1806 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_13 = load float* %conv_1_out_9_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1806 'load' 'conv_1_out_9_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1807 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 1807 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_9 : Operation 1808 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_13 = load float* %conv_1_out_7_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1808 'load' 'conv_1_out_7_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1809 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 1809 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_9 : Operation 1810 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_13 = load float* %conv_1_out_5_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1810 'load' 'conv_1_out_5_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1811 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 1811 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_9 : Operation 1812 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_13 = load float* %conv_1_out_3_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1812 'load' 'conv_1_out_3_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1813 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 1813 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_9 : Operation 1814 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_13 = load float* %conv_1_out_1_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1814 'load' 'conv_1_out_1_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1815 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 1815 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_9 : Operation 1816 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_13 = load float* %conv_1_out_25_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1816 'load' 'conv_1_out_25_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1817 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 1817 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_9 : Operation 1818 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_14 = load float* %conv_1_out_23_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1818 'load' 'conv_1_out_23_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1819 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_14 = load float* %conv_1_out_21_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1819 'load' 'conv_1_out_21_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1820 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_14 = load float* %conv_1_out_19_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1820 'load' 'conv_1_out_19_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1821 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_14 = load float* %conv_1_out_17_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1821 'load' 'conv_1_out_17_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1822 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_14 = load float* %conv_1_out_15_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1822 'load' 'conv_1_out_15_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1823 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_14 = load float* %conv_1_out_13_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1823 'load' 'conv_1_out_13_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1824 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_14 = load float* %conv_1_out_11_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1824 'load' 'conv_1_out_11_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1825 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_14 = load float* %conv_1_out_9_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1825 'load' 'conv_1_out_9_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1826 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_14 = load float* %conv_1_out_7_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1826 'load' 'conv_1_out_7_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1827 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_14 = load float* %conv_1_out_5_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1827 'load' 'conv_1_out_5_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1828 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_14 = load float* %conv_1_out_3_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1828 'load' 'conv_1_out_3_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1829 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_14 = load float* %conv_1_out_1_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1829 'load' 'conv_1_out_1_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1830 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_14 = load float* %conv_1_out_25_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1830 'load' 'conv_1_out_25_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1831 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_15 = load float* %conv_1_out_23_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1831 'load' 'conv_1_out_23_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1832 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_15 = load float* %conv_1_out_21_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1832 'load' 'conv_1_out_21_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1833 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_15 = load float* %conv_1_out_19_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1833 'load' 'conv_1_out_19_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1834 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_15 = load float* %conv_1_out_17_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1834 'load' 'conv_1_out_17_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1835 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_15 = load float* %conv_1_out_15_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1835 'load' 'conv_1_out_15_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1836 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_15 = load float* %conv_1_out_13_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1836 'load' 'conv_1_out_13_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1837 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_15 = load float* %conv_1_out_11_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1837 'load' 'conv_1_out_11_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1838 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_15 = load float* %conv_1_out_9_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1838 'load' 'conv_1_out_9_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1839 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_15 = load float* %conv_1_out_7_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1839 'load' 'conv_1_out_7_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1840 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_15 = load float* %conv_1_out_5_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1840 'load' 'conv_1_out_5_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1841 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_15 = load float* %conv_1_out_3_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1841 'load' 'conv_1_out_3_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1842 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_15 = load float* %conv_1_out_1_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1842 'load' 'conv_1_out_1_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1843 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_15 = load float* %conv_1_out_25_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1843 'load' 'conv_1_out_25_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1844 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_24 = load float* %conv_1_out_22_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1844 'load' 'conv_1_out_22_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1845 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 1845 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_9 : Operation 1846 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_24 = load float* %conv_1_out_20_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1846 'load' 'conv_1_out_20_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1847 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 1847 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_9 : Operation 1848 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_24 = load float* %conv_1_out_18_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1848 'load' 'conv_1_out_18_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1849 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 1849 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_9 : Operation 1850 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_24 = load float* %conv_1_out_16_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1850 'load' 'conv_1_out_16_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1851 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 1851 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_9 : Operation 1852 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_24 = load float* %conv_1_out_14_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1852 'load' 'conv_1_out_14_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1853 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 1853 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_9 : Operation 1854 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_24 = load float* %conv_1_out_12_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1854 'load' 'conv_1_out_12_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1855 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 1855 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_9 : Operation 1856 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_24 = load float* %conv_1_out_10_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1856 'load' 'conv_1_out_10_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1857 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 1857 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_9 : Operation 1858 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_24 = load float* %conv_1_out_8_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1858 'load' 'conv_1_out_8_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1859 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 1859 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_9 : Operation 1860 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_24 = load float* %conv_1_out_6_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1860 'load' 'conv_1_out_6_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1861 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 1861 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_9 : Operation 1862 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_24 = load float* %conv_1_out_4_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1862 'load' 'conv_1_out_4_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1863 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 1863 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_9 : Operation 1864 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_24 = load float* %conv_1_out_2_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1864 'load' 'conv_1_out_2_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1865 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 1865 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_9 : Operation 1866 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_24 = load float* %conv_1_out_0_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1866 'load' 'conv_1_out_0_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1867 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 1867 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_9 : Operation 1868 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_24 = load float* %conv_1_out_24_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 1868 'load' 'conv_1_out_24_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 1869 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 1869 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_9 : Operation 1870 [1/1] (0.00ns)   --->   "%phi_ln28_48 = phi float [ %conv_1_out_0_load_24, %branch78 ], [ %conv_1_out_2_load_24, %branch80 ], [ %conv_1_out_4_load_24, %branch82 ], [ %conv_1_out_6_load_24, %branch84 ], [ %conv_1_out_8_load_24, %branch86 ], [ %conv_1_out_10_load_24, %branch88 ], [ %conv_1_out_12_load_24, %branch90 ], [ %conv_1_out_14_load_24, %branch92 ], [ %conv_1_out_16_load_24, %branch94 ], [ %conv_1_out_18_load_24, %branch96 ], [ %conv_1_out_20_load_24, %branch98 ], [ %conv_1_out_22_load_24, %branch100 ], [ %conv_1_out_24_load_24, %branch102 ]" [pool/pooling.cpp:28]   --->   Operation 1870 'phi' 'phi_ln28_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1871 [1/1] (0.00ns)   --->   "%bitcast_ln28_84 = bitcast float %phi_ln28_48 to i32" [pool/pooling.cpp:28]   --->   Operation 1871 'bitcast' 'bitcast_ln28_84' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1872 [1/1] (0.00ns)   --->   "%tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_84, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1872 'partselect' 'tmp_133' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1873 [1/1] (0.00ns)   --->   "%trunc_ln28_84 = trunc i32 %bitcast_ln28_84 to i23" [pool/pooling.cpp:28]   --->   Operation 1873 'trunc' 'trunc_ln28_84' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 1874 [1/1] (1.55ns)   --->   "%icmp_ln28_168 = icmp ne i8 %tmp_133, -1" [pool/pooling.cpp:28]   --->   Operation 1874 'icmp' 'icmp_ln28_168' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1875 [1/1] (2.44ns)   --->   "%icmp_ln28_169 = icmp eq i23 %trunc_ln28_84, 0" [pool/pooling.cpp:28]   --->   Operation 1875 'icmp' 'icmp_ln28_169' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_48)   --->   "%or_ln28_84 = or i1 %icmp_ln28_169, %icmp_ln28_168" [pool/pooling.cpp:28]   --->   Operation 1876 'or' 'or_ln28_84' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1877 [1/1] (6.78ns)   --->   "%tmp_134 = fcmp ogt float %phi_ln28_48, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1877 'fcmp' 'tmp_134' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_48)   --->   "%and_ln28_84 = and i1 %or_ln28_84, %tmp_134" [pool/pooling.cpp:28]   --->   Operation 1878 'and' 'and_ln28_84' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1879 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_48 = select i1 %and_ln28_84, float %phi_ln28_48, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1879 'select' 'select_ln28_48' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1880 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch76 [
    i4 0, label %branch52
    i4 1, label %branch54
    i4 2, label %branch56
    i4 3, label %branch58
    i4 4, label %branch60
    i4 5, label %branch62
    i4 6, label %branch64
    i4 7, label %branch66
    i4 -8, label %branch68
    i4 -7, label %branch70
    i4 -6, label %branch72
    i4 -5, label %branch74
  ]" [pool/pooling.cpp:28]   --->   Operation 1880 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>

State 10 <SV = 9> <Delay = 22.3>
ST_10 : Operation 1881 [1/1] (1.73ns)   --->   "%add_ln28_4 = add i10 %zext_ln28_5, -480" [pool/pooling.cpp:28]   --->   Operation 1881 'add' 'add_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i10 %add_ln28_4 to i64" [pool/pooling.cpp:28]   --->   Operation 1882 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1883 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_16 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1883 'getelementptr' 'conv_1_out_0_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1884 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_18 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1884 'getelementptr' 'conv_1_out_0_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1885 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_8 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1885 'getelementptr' 'conv_1_out_1_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1886 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_9 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 1886 'getelementptr' 'conv_1_out_1_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1887 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_16 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1887 'getelementptr' 'conv_1_out_2_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1888 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_18 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1888 'getelementptr' 'conv_1_out_2_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1889 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_8 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1889 'getelementptr' 'conv_1_out_3_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1890 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_9 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 1890 'getelementptr' 'conv_1_out_3_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1891 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_16 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1891 'getelementptr' 'conv_1_out_4_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1892 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_18 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1892 'getelementptr' 'conv_1_out_4_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1893 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_8 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1893 'getelementptr' 'conv_1_out_5_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1894 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_9 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 1894 'getelementptr' 'conv_1_out_5_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1895 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_16 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1895 'getelementptr' 'conv_1_out_6_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1896 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_18 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1896 'getelementptr' 'conv_1_out_6_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1897 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_8 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1897 'getelementptr' 'conv_1_out_7_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1898 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_9 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 1898 'getelementptr' 'conv_1_out_7_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1899 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_16 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1899 'getelementptr' 'conv_1_out_8_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1900 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_18 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1900 'getelementptr' 'conv_1_out_8_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1901 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_8 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1901 'getelementptr' 'conv_1_out_9_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1902 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_9 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 1902 'getelementptr' 'conv_1_out_9_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1903 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_16 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1903 'getelementptr' 'conv_1_out_10_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1904 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_18 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1904 'getelementptr' 'conv_1_out_10_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1905 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_8 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1905 'getelementptr' 'conv_1_out_11_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1906 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_9 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 1906 'getelementptr' 'conv_1_out_11_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1907 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_16 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1907 'getelementptr' 'conv_1_out_12_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1908 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_18 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1908 'getelementptr' 'conv_1_out_12_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1909 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_8 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1909 'getelementptr' 'conv_1_out_13_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1910 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_9 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 1910 'getelementptr' 'conv_1_out_13_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1911 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_16 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1911 'getelementptr' 'conv_1_out_14_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1912 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_18 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1912 'getelementptr' 'conv_1_out_14_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1913 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_8 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1913 'getelementptr' 'conv_1_out_15_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1914 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_9 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 1914 'getelementptr' 'conv_1_out_15_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1915 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_16 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1915 'getelementptr' 'conv_1_out_16_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1916 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_18 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1916 'getelementptr' 'conv_1_out_16_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1917 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_8 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1917 'getelementptr' 'conv_1_out_17_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1918 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_9 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 1918 'getelementptr' 'conv_1_out_17_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1919 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_16 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1919 'getelementptr' 'conv_1_out_18_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1920 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_18 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1920 'getelementptr' 'conv_1_out_18_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1921 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_8 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1921 'getelementptr' 'conv_1_out_19_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1922 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_9 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 1922 'getelementptr' 'conv_1_out_19_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1923 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_16 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1923 'getelementptr' 'conv_1_out_20_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1924 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_18 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1924 'getelementptr' 'conv_1_out_20_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1925 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_8 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1925 'getelementptr' 'conv_1_out_21_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1926 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_9 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 1926 'getelementptr' 'conv_1_out_21_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1927 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_16 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1927 'getelementptr' 'conv_1_out_22_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1928 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_18 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1928 'getelementptr' 'conv_1_out_22_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1929 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_8 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1929 'getelementptr' 'conv_1_out_23_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1930 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_9 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 1930 'getelementptr' 'conv_1_out_23_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1931 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_16 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1931 'getelementptr' 'conv_1_out_24_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1932 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_18 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1932 'getelementptr' 'conv_1_out_24_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1933 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_8 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1933 'getelementptr' 'conv_1_out_25_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1934 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_9 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %tmp_147" [pool/pooling.cpp:28]   --->   Operation 1934 'getelementptr' 'conv_1_out_25_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1935 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_3 = load float* %conv_1_out_22_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1935 'load' 'conv_1_out_22_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 1936 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 1936 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_10 : Operation 1937 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_3 = load float* %conv_1_out_20_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1937 'load' 'conv_1_out_20_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 1938 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 1938 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_10 : Operation 1939 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_3 = load float* %conv_1_out_18_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1939 'load' 'conv_1_out_18_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 1940 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 1940 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_10 : Operation 1941 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_3 = load float* %conv_1_out_16_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1941 'load' 'conv_1_out_16_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 1942 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 1942 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_10 : Operation 1943 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_3 = load float* %conv_1_out_14_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1943 'load' 'conv_1_out_14_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 1944 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 1944 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_10 : Operation 1945 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_3 = load float* %conv_1_out_12_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1945 'load' 'conv_1_out_12_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 1946 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 1946 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_10 : Operation 1947 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_3 = load float* %conv_1_out_10_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1947 'load' 'conv_1_out_10_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 1948 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 1948 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_10 : Operation 1949 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_3 = load float* %conv_1_out_8_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1949 'load' 'conv_1_out_8_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 1950 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 1950 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_10 : Operation 1951 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_3 = load float* %conv_1_out_6_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1951 'load' 'conv_1_out_6_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 1952 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 1952 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_10 : Operation 1953 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_3 = load float* %conv_1_out_4_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1953 'load' 'conv_1_out_4_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 1954 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 1954 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_10 : Operation 1955 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_3 = load float* %conv_1_out_2_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1955 'load' 'conv_1_out_2_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 1956 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 1956 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_10 : Operation 1957 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_3 = load float* %conv_1_out_0_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1957 'load' 'conv_1_out_0_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 1958 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 1958 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_10 : Operation 1959 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_3 = load float* %conv_1_out_24_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1959 'load' 'conv_1_out_24_load_3' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 1960 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 1960 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_10 : Operation 1961 [1/1] (0.00ns)   --->   "%phi_ln28_5 = phi float [ %conv_1_out_0_load_3, %branch1196 ], [ %conv_1_out_2_load_3, %branch1198 ], [ %conv_1_out_4_load_3, %branch1200 ], [ %conv_1_out_6_load_3, %branch1202 ], [ %conv_1_out_8_load_3, %branch1204 ], [ %conv_1_out_10_load_3, %branch1206 ], [ %conv_1_out_12_load_3, %branch1208 ], [ %conv_1_out_14_load_3, %branch1210 ], [ %conv_1_out_16_load_3, %branch1212 ], [ %conv_1_out_18_load_3, %branch1214 ], [ %conv_1_out_20_load_3, %branch1216 ], [ %conv_1_out_22_load_3, %branch1218 ], [ %conv_1_out_24_load_3, %branch1220 ]" [pool/pooling.cpp:28]   --->   Operation 1961 'phi' 'phi_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1962 [1/1] (0.00ns)   --->   "%bitcast_ln28_8 = bitcast float %phi_ln28_5 to i32" [pool/pooling.cpp:28]   --->   Operation 1962 'bitcast' 'bitcast_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1963 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_8, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1963 'partselect' 'tmp_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1964 [1/1] (0.00ns)   --->   "%trunc_ln28_8 = trunc i32 %bitcast_ln28_8 to i23" [pool/pooling.cpp:28]   --->   Operation 1964 'trunc' 'trunc_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1965 [1/1] (0.00ns)   --->   "%bitcast_ln28_9 = bitcast float %select_ln28_4 to i32" [pool/pooling.cpp:28]   --->   Operation 1965 'bitcast' 'bitcast_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1966 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_9, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1966 'partselect' 'tmp_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1967 [1/1] (0.00ns)   --->   "%trunc_ln28_9 = trunc i32 %bitcast_ln28_9 to i23" [pool/pooling.cpp:28]   --->   Operation 1967 'trunc' 'trunc_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1968 [1/1] (1.55ns)   --->   "%icmp_ln28_16 = icmp ne i8 %tmp_14, -1" [pool/pooling.cpp:28]   --->   Operation 1968 'icmp' 'icmp_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1969 [1/1] (2.44ns)   --->   "%icmp_ln28_17 = icmp eq i23 %trunc_ln28_8, 0" [pool/pooling.cpp:28]   --->   Operation 1969 'icmp' 'icmp_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%or_ln28_8 = or i1 %icmp_ln28_17, %icmp_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1970 'or' 'or_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1971 [1/1] (1.55ns)   --->   "%icmp_ln28_18 = icmp ne i8 %tmp_15, -1" [pool/pooling.cpp:28]   --->   Operation 1971 'icmp' 'icmp_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1972 [1/1] (2.44ns)   --->   "%icmp_ln28_19 = icmp eq i23 %trunc_ln28_9, 0" [pool/pooling.cpp:28]   --->   Operation 1972 'icmp' 'icmp_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%or_ln28_9 = or i1 %icmp_ln28_19, %icmp_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1973 'or' 'or_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%and_ln28_8 = and i1 %or_ln28_8, %or_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1974 'and' 'and_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1975 [1/1] (6.78ns)   --->   "%tmp_16 = fcmp ogt float %phi_ln28_5, %select_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1975 'fcmp' 'tmp_16' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1976 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_9 = and i1 %and_ln28_8, %tmp_16" [pool/pooling.cpp:28]   --->   Operation 1976 'and' 'and_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1977 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_5 = select i1 %and_ln28_9, float %phi_ln28_5, float %select_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1977 'select' 'select_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1978 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1195 [
    i4 0, label %branch1171
    i4 1, label %branch1173
    i4 2, label %branch1175
    i4 3, label %branch1177
    i4 4, label %branch1179
    i4 5, label %branch1181
    i4 6, label %branch1183
    i4 7, label %branch1185
    i4 -8, label %branch1187
    i4 -7, label %branch1189
    i4 -6, label %branch1191
    i4 -5, label %branch1193
  ]" [pool/pooling.cpp:28]   --->   Operation 1978 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_10 : Operation 1979 [1/1] (0.00ns)   --->   "%bitcast_ln28_10 = bitcast float %phi_ln28_6 to i32" [pool/pooling.cpp:28]   --->   Operation 1979 'bitcast' 'bitcast_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1980 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_10, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1980 'partselect' 'tmp_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1981 [1/1] (0.00ns)   --->   "%trunc_ln28_10 = trunc i32 %bitcast_ln28_10 to i23" [pool/pooling.cpp:28]   --->   Operation 1981 'trunc' 'trunc_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1982 [1/1] (0.00ns)   --->   "%bitcast_ln28_11 = bitcast float %select_ln28_5 to i32" [pool/pooling.cpp:28]   --->   Operation 1982 'bitcast' 'bitcast_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1983 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_11, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1983 'partselect' 'tmp_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1984 [1/1] (0.00ns)   --->   "%trunc_ln28_11 = trunc i32 %bitcast_ln28_11 to i23" [pool/pooling.cpp:28]   --->   Operation 1984 'trunc' 'trunc_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1985 [1/1] (1.55ns)   --->   "%icmp_ln28_20 = icmp ne i8 %tmp_17, -1" [pool/pooling.cpp:28]   --->   Operation 1985 'icmp' 'icmp_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1986 [1/1] (2.44ns)   --->   "%icmp_ln28_21 = icmp eq i23 %trunc_ln28_10, 0" [pool/pooling.cpp:28]   --->   Operation 1986 'icmp' 'icmp_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%or_ln28_10 = or i1 %icmp_ln28_21, %icmp_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1987 'or' 'or_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1988 [1/1] (1.55ns)   --->   "%icmp_ln28_22 = icmp ne i8 %tmp_18, -1" [pool/pooling.cpp:28]   --->   Operation 1988 'icmp' 'icmp_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1989 [1/1] (2.44ns)   --->   "%icmp_ln28_23 = icmp eq i23 %trunc_ln28_11, 0" [pool/pooling.cpp:28]   --->   Operation 1989 'icmp' 'icmp_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%or_ln28_11 = or i1 %icmp_ln28_23, %icmp_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1990 'or' 'or_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%and_ln28_10 = and i1 %or_ln28_10, %or_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1991 'and' 'and_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1992 [1/1] (6.78ns)   --->   "%tmp_19 = fcmp ogt float %phi_ln28_6, %select_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1992 'fcmp' 'tmp_19' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1993 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_11 = and i1 %and_ln28_10, %tmp_19" [pool/pooling.cpp:28]   --->   Operation 1993 'and' 'and_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1994 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_6 = select i1 %and_ln28_11, float %phi_ln28_6, float %select_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1994 'select' 'select_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1995 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_5 = load float* %conv_1_out_22_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1995 'load' 'conv_1_out_22_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 1996 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 1996 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_10 : Operation 1997 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_5 = load float* %conv_1_out_20_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1997 'load' 'conv_1_out_20_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 1998 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 1998 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_10 : Operation 1999 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_5 = load float* %conv_1_out_18_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1999 'load' 'conv_1_out_18_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2000 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2000 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_10 : Operation 2001 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_5 = load float* %conv_1_out_16_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 2001 'load' 'conv_1_out_16_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2002 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2002 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_10 : Operation 2003 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_5 = load float* %conv_1_out_14_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 2003 'load' 'conv_1_out_14_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2004 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2004 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_10 : Operation 2005 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_5 = load float* %conv_1_out_12_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 2005 'load' 'conv_1_out_12_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2006 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2006 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_10 : Operation 2007 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_5 = load float* %conv_1_out_10_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 2007 'load' 'conv_1_out_10_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2008 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2008 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_10 : Operation 2009 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_5 = load float* %conv_1_out_8_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 2009 'load' 'conv_1_out_8_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2010 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2010 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_10 : Operation 2011 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_5 = load float* %conv_1_out_6_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 2011 'load' 'conv_1_out_6_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2012 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2012 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_10 : Operation 2013 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_5 = load float* %conv_1_out_4_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 2013 'load' 'conv_1_out_4_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2014 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2014 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_10 : Operation 2015 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_5 = load float* %conv_1_out_2_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 2015 'load' 'conv_1_out_2_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2016 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2016 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_10 : Operation 2017 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_5 = load float* %conv_1_out_0_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 2017 'load' 'conv_1_out_0_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2018 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2018 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_10 : Operation 2019 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_5 = load float* %conv_1_out_24_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 2019 'load' 'conv_1_out_24_load_5' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2020 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2020 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_10 : Operation 2021 [1/1] (0.00ns)   --->   "%phi_ln28_9 = phi float [ %conv_1_out_0_load_5, %branch1092 ], [ %conv_1_out_2_load_5, %branch1094 ], [ %conv_1_out_4_load_5, %branch1096 ], [ %conv_1_out_6_load_5, %branch1098 ], [ %conv_1_out_8_load_5, %branch1100 ], [ %conv_1_out_10_load_5, %branch1102 ], [ %conv_1_out_12_load_5, %branch1104 ], [ %conv_1_out_14_load_5, %branch1106 ], [ %conv_1_out_16_load_5, %branch1108 ], [ %conv_1_out_18_load_5, %branch1110 ], [ %conv_1_out_20_load_5, %branch1112 ], [ %conv_1_out_22_load_5, %branch1114 ], [ %conv_1_out_24_load_5, %branch1116 ]" [pool/pooling.cpp:28]   --->   Operation 2021 'phi' 'phi_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 2022 [1/1] (0.00ns)   --->   "%bitcast_ln28_15 = bitcast float %phi_ln28_9 to i32" [pool/pooling.cpp:28]   --->   Operation 2022 'bitcast' 'bitcast_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 2023 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_15, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2023 'partselect' 'tmp_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 2024 [1/1] (0.00ns)   --->   "%trunc_ln28_15 = trunc i32 %bitcast_ln28_15 to i23" [pool/pooling.cpp:28]   --->   Operation 2024 'trunc' 'trunc_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 2025 [1/1] (0.00ns)   --->   "%bitcast_ln28_16 = bitcast float %select_ln28_8 to i32" [pool/pooling.cpp:28]   --->   Operation 2025 'bitcast' 'bitcast_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 2026 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_16, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2026 'partselect' 'tmp_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 2027 [1/1] (0.00ns)   --->   "%trunc_ln28_16 = trunc i32 %bitcast_ln28_16 to i23" [pool/pooling.cpp:28]   --->   Operation 2027 'trunc' 'trunc_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 2028 [1/1] (1.55ns)   --->   "%icmp_ln28_30 = icmp ne i8 %tmp_25, -1" [pool/pooling.cpp:28]   --->   Operation 2028 'icmp' 'icmp_ln28_30' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2029 [1/1] (2.44ns)   --->   "%icmp_ln28_31 = icmp eq i23 %trunc_ln28_15, 0" [pool/pooling.cpp:28]   --->   Operation 2029 'icmp' 'icmp_ln28_31' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%or_ln28_15 = or i1 %icmp_ln28_31, %icmp_ln28_30" [pool/pooling.cpp:28]   --->   Operation 2030 'or' 'or_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2031 [1/1] (1.55ns)   --->   "%icmp_ln28_32 = icmp ne i8 %tmp_26, -1" [pool/pooling.cpp:28]   --->   Operation 2031 'icmp' 'icmp_ln28_32' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2032 [1/1] (2.44ns)   --->   "%icmp_ln28_33 = icmp eq i23 %trunc_ln28_16, 0" [pool/pooling.cpp:28]   --->   Operation 2032 'icmp' 'icmp_ln28_33' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%or_ln28_16 = or i1 %icmp_ln28_33, %icmp_ln28_32" [pool/pooling.cpp:28]   --->   Operation 2033 'or' 'or_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%and_ln28_15 = and i1 %or_ln28_15, %or_ln28_16" [pool/pooling.cpp:28]   --->   Operation 2034 'and' 'and_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2035 [1/1] (6.78ns)   --->   "%tmp_27 = fcmp ogt float %phi_ln28_9, %select_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2035 'fcmp' 'tmp_27' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2036 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_16 = and i1 %and_ln28_15, %tmp_27" [pool/pooling.cpp:28]   --->   Operation 2036 'and' 'and_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2037 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_9 = select i1 %and_ln28_16, float %phi_ln28_9, float %select_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2037 'select' 'select_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2038 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1091 [
    i4 0, label %branch1067
    i4 1, label %branch1069
    i4 2, label %branch1071
    i4 3, label %branch1073
    i4 4, label %branch1075
    i4 5, label %branch1077
    i4 6, label %branch1079
    i4 7, label %branch1081
    i4 -8, label %branch1083
    i4 -7, label %branch1085
    i4 -6, label %branch1087
    i4 -5, label %branch1089
  ]" [pool/pooling.cpp:28]   --->   Operation 2038 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_10 : Operation 2039 [1/1] (0.00ns)   --->   "%bitcast_ln28_17 = bitcast float %phi_ln28_10 to i32" [pool/pooling.cpp:28]   --->   Operation 2039 'bitcast' 'bitcast_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 2040 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_17, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2040 'partselect' 'tmp_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 2041 [1/1] (0.00ns)   --->   "%trunc_ln28_17 = trunc i32 %bitcast_ln28_17 to i23" [pool/pooling.cpp:28]   --->   Operation 2041 'trunc' 'trunc_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 2042 [1/1] (0.00ns)   --->   "%bitcast_ln28_18 = bitcast float %select_ln28_9 to i32" [pool/pooling.cpp:28]   --->   Operation 2042 'bitcast' 'bitcast_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 2043 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_18, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2043 'partselect' 'tmp_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 2044 [1/1] (0.00ns)   --->   "%trunc_ln28_18 = trunc i32 %bitcast_ln28_18 to i23" [pool/pooling.cpp:28]   --->   Operation 2044 'trunc' 'trunc_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 2045 [1/1] (1.55ns)   --->   "%icmp_ln28_34 = icmp ne i8 %tmp_28, -1" [pool/pooling.cpp:28]   --->   Operation 2045 'icmp' 'icmp_ln28_34' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2046 [1/1] (2.44ns)   --->   "%icmp_ln28_35 = icmp eq i23 %trunc_ln28_17, 0" [pool/pooling.cpp:28]   --->   Operation 2046 'icmp' 'icmp_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%or_ln28_17 = or i1 %icmp_ln28_35, %icmp_ln28_34" [pool/pooling.cpp:28]   --->   Operation 2047 'or' 'or_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2048 [1/1] (1.55ns)   --->   "%icmp_ln28_36 = icmp ne i8 %tmp_29, -1" [pool/pooling.cpp:28]   --->   Operation 2048 'icmp' 'icmp_ln28_36' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2049 [1/1] (2.44ns)   --->   "%icmp_ln28_37 = icmp eq i23 %trunc_ln28_18, 0" [pool/pooling.cpp:28]   --->   Operation 2049 'icmp' 'icmp_ln28_37' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%or_ln28_18 = or i1 %icmp_ln28_37, %icmp_ln28_36" [pool/pooling.cpp:28]   --->   Operation 2050 'or' 'or_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%and_ln28_17 = and i1 %or_ln28_17, %or_ln28_18" [pool/pooling.cpp:28]   --->   Operation 2051 'and' 'and_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2052 [1/1] (6.78ns)   --->   "%tmp_30 = fcmp ogt float %phi_ln28_10, %select_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2052 'fcmp' 'tmp_30' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2053 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_18 = and i1 %and_ln28_17, %tmp_30" [pool/pooling.cpp:28]   --->   Operation 2053 'and' 'and_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2054 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_10 = select i1 %and_ln28_18, float %phi_ln28_10, float %select_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2054 'select' 'select_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2055 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_7 = load float* %conv_1_out_22_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2055 'load' 'conv_1_out_22_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2056 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_7 = load float* %conv_1_out_20_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2056 'load' 'conv_1_out_20_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2057 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_7 = load float* %conv_1_out_18_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2057 'load' 'conv_1_out_18_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2058 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_7 = load float* %conv_1_out_16_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2058 'load' 'conv_1_out_16_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2059 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_7 = load float* %conv_1_out_14_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2059 'load' 'conv_1_out_14_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2060 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_7 = load float* %conv_1_out_12_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2060 'load' 'conv_1_out_12_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2061 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_7 = load float* %conv_1_out_10_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2061 'load' 'conv_1_out_10_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2062 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_7 = load float* %conv_1_out_8_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2062 'load' 'conv_1_out_8_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2063 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_7 = load float* %conv_1_out_6_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2063 'load' 'conv_1_out_6_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2064 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_7 = load float* %conv_1_out_4_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2064 'load' 'conv_1_out_4_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2065 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_7 = load float* %conv_1_out_2_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2065 'load' 'conv_1_out_2_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2066 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_7 = load float* %conv_1_out_0_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2066 'load' 'conv_1_out_0_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2067 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_7 = load float* %conv_1_out_24_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2067 'load' 'conv_1_out_24_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2068 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_9 = load float* %conv_1_out_22_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2068 'load' 'conv_1_out_22_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2069 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_9 = load float* %conv_1_out_20_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2069 'load' 'conv_1_out_20_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2070 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_9 = load float* %conv_1_out_18_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2070 'load' 'conv_1_out_18_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2071 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_9 = load float* %conv_1_out_16_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2071 'load' 'conv_1_out_16_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2072 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_9 = load float* %conv_1_out_14_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2072 'load' 'conv_1_out_14_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2073 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_9 = load float* %conv_1_out_12_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2073 'load' 'conv_1_out_12_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2074 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_9 = load float* %conv_1_out_10_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2074 'load' 'conv_1_out_10_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2075 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_9 = load float* %conv_1_out_8_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2075 'load' 'conv_1_out_8_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2076 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_9 = load float* %conv_1_out_6_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2076 'load' 'conv_1_out_6_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2077 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_9 = load float* %conv_1_out_4_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2077 'load' 'conv_1_out_4_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2078 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_9 = load float* %conv_1_out_2_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2078 'load' 'conv_1_out_2_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2079 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_9 = load float* %conv_1_out_0_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2079 'load' 'conv_1_out_0_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2080 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_9 = load float* %conv_1_out_24_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2080 'load' 'conv_1_out_24_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2081 [1/1] (0.00ns)   --->   "%phi_ln28_26 = phi float [ %conv_1_out_1_load_12, %branch651 ], [ %conv_1_out_3_load_12, %branch653 ], [ %conv_1_out_5_load_12, %branch655 ], [ %conv_1_out_7_load_12, %branch657 ], [ %conv_1_out_9_load_12, %branch659 ], [ %conv_1_out_11_load_12, %branch661 ], [ %conv_1_out_13_load_12, %branch663 ], [ %conv_1_out_15_load_12, %branch665 ], [ %conv_1_out_17_load_12, %branch667 ], [ %conv_1_out_19_load_12, %branch669 ], [ %conv_1_out_21_load_12, %branch671 ], [ %conv_1_out_23_load_12, %branch673 ], [ %conv_1_out_25_load_12, %branch675 ]" [pool/pooling.cpp:28]   --->   Operation 2081 'phi' 'phi_ln28_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 2082 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch649 [
    i4 0, label %branch625
    i4 1, label %branch627
    i4 2, label %branch629
    i4 3, label %branch631
    i4 4, label %branch633
    i4 5, label %branch635
    i4 6, label %branch637
    i4 7, label %branch639
    i4 -8, label %branch641
    i4 -7, label %branch643
    i4 -6, label %branch645
    i4 -5, label %branch647
  ]" [pool/pooling.cpp:28]   --->   Operation 2082 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_10 : Operation 2083 [1/1] (0.00ns)   --->   "%phi_ln28_27 = phi float [ %conv_1_out_1_load_13, %branch625 ], [ %conv_1_out_3_load_13, %branch627 ], [ %conv_1_out_5_load_13, %branch629 ], [ %conv_1_out_7_load_13, %branch631 ], [ %conv_1_out_9_load_13, %branch633 ], [ %conv_1_out_11_load_13, %branch635 ], [ %conv_1_out_13_load_13, %branch637 ], [ %conv_1_out_15_load_13, %branch639 ], [ %conv_1_out_17_load_13, %branch641 ], [ %conv_1_out_19_load_13, %branch643 ], [ %conv_1_out_21_load_13, %branch645 ], [ %conv_1_out_23_load_13, %branch647 ], [ %conv_1_out_25_load_13, %branch649 ]" [pool/pooling.cpp:28]   --->   Operation 2083 'phi' 'phi_ln28_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 2084 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch622 [
    i4 0, label %branch598
    i4 1, label %branch600
    i4 2, label %branch602
    i4 3, label %branch604
    i4 4, label %branch606
    i4 5, label %branch608
    i4 6, label %branch610
    i4 7, label %branch612
    i4 -8, label %branch614
    i4 -7, label %branch616
    i4 -6, label %branch618
    i4 -5, label %branch620
  ]" [pool/pooling.cpp:28]   --->   Operation 2084 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_10 : Operation 2085 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_14 = load float* %conv_1_out_23_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 2085 'load' 'conv_1_out_23_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2086 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2086 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_10 : Operation 2087 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_14 = load float* %conv_1_out_21_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 2087 'load' 'conv_1_out_21_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2088 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2088 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_10 : Operation 2089 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_14 = load float* %conv_1_out_19_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 2089 'load' 'conv_1_out_19_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2090 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2090 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_10 : Operation 2091 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_14 = load float* %conv_1_out_17_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 2091 'load' 'conv_1_out_17_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2092 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2092 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_10 : Operation 2093 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_14 = load float* %conv_1_out_15_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 2093 'load' 'conv_1_out_15_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2094 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2094 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_10 : Operation 2095 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_14 = load float* %conv_1_out_13_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 2095 'load' 'conv_1_out_13_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2096 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2096 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_10 : Operation 2097 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_14 = load float* %conv_1_out_11_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 2097 'load' 'conv_1_out_11_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2098 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2098 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_10 : Operation 2099 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_14 = load float* %conv_1_out_9_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 2099 'load' 'conv_1_out_9_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2100 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2100 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_10 : Operation 2101 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_14 = load float* %conv_1_out_7_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 2101 'load' 'conv_1_out_7_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2102 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2102 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_10 : Operation 2103 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_14 = load float* %conv_1_out_5_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 2103 'load' 'conv_1_out_5_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2104 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2104 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_10 : Operation 2105 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_14 = load float* %conv_1_out_3_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 2105 'load' 'conv_1_out_3_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2106 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2106 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_10 : Operation 2107 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_14 = load float* %conv_1_out_1_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 2107 'load' 'conv_1_out_1_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2108 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2108 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_10 : Operation 2109 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_14 = load float* %conv_1_out_25_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 2109 'load' 'conv_1_out_25_load_14' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2110 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2110 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_10 : Operation 2111 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_15 = load float* %conv_1_out_23_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2111 'load' 'conv_1_out_23_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2112 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2112 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_10 : Operation 2113 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_15 = load float* %conv_1_out_21_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2113 'load' 'conv_1_out_21_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2114 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2114 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_10 : Operation 2115 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_15 = load float* %conv_1_out_19_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2115 'load' 'conv_1_out_19_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2116 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2116 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_10 : Operation 2117 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_15 = load float* %conv_1_out_17_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2117 'load' 'conv_1_out_17_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2118 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2118 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_10 : Operation 2119 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_15 = load float* %conv_1_out_15_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2119 'load' 'conv_1_out_15_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2120 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2120 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_10 : Operation 2121 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_15 = load float* %conv_1_out_13_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2121 'load' 'conv_1_out_13_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2122 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2122 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_10 : Operation 2123 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_15 = load float* %conv_1_out_11_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2123 'load' 'conv_1_out_11_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2124 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2124 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_10 : Operation 2125 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_15 = load float* %conv_1_out_9_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2125 'load' 'conv_1_out_9_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2126 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2126 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_10 : Operation 2127 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_15 = load float* %conv_1_out_7_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2127 'load' 'conv_1_out_7_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2128 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2128 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_10 : Operation 2129 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_15 = load float* %conv_1_out_5_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2129 'load' 'conv_1_out_5_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2130 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2130 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_10 : Operation 2131 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_15 = load float* %conv_1_out_3_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2131 'load' 'conv_1_out_3_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2132 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2132 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_10 : Operation 2133 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_15 = load float* %conv_1_out_1_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2133 'load' 'conv_1_out_1_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2134 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2134 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_10 : Operation 2135 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_15 = load float* %conv_1_out_25_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2135 'load' 'conv_1_out_25_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2136 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2136 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_10 : Operation 2137 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_16 = load float* %conv_1_out_23_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2137 'load' 'conv_1_out_23_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2138 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_16 = load float* %conv_1_out_21_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2138 'load' 'conv_1_out_21_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2139 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_16 = load float* %conv_1_out_19_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2139 'load' 'conv_1_out_19_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2140 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_16 = load float* %conv_1_out_17_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2140 'load' 'conv_1_out_17_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2141 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_16 = load float* %conv_1_out_15_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2141 'load' 'conv_1_out_15_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2142 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_16 = load float* %conv_1_out_13_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2142 'load' 'conv_1_out_13_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2143 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_16 = load float* %conv_1_out_11_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2143 'load' 'conv_1_out_11_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2144 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_16 = load float* %conv_1_out_9_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2144 'load' 'conv_1_out_9_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2145 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_16 = load float* %conv_1_out_7_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2145 'load' 'conv_1_out_7_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2146 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_16 = load float* %conv_1_out_5_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2146 'load' 'conv_1_out_5_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2147 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_16 = load float* %conv_1_out_3_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2147 'load' 'conv_1_out_3_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2148 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_16 = load float* %conv_1_out_1_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2148 'load' 'conv_1_out_1_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2149 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_16 = load float* %conv_1_out_25_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2149 'load' 'conv_1_out_25_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2150 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_17 = load float* %conv_1_out_23_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2150 'load' 'conv_1_out_23_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2151 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_17 = load float* %conv_1_out_21_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2151 'load' 'conv_1_out_21_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2152 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_17 = load float* %conv_1_out_19_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2152 'load' 'conv_1_out_19_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2153 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_17 = load float* %conv_1_out_17_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2153 'load' 'conv_1_out_17_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2154 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_17 = load float* %conv_1_out_15_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2154 'load' 'conv_1_out_15_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2155 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_17 = load float* %conv_1_out_13_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2155 'load' 'conv_1_out_13_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2156 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_17 = load float* %conv_1_out_11_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2156 'load' 'conv_1_out_11_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2157 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_17 = load float* %conv_1_out_9_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2157 'load' 'conv_1_out_9_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2158 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_17 = load float* %conv_1_out_7_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2158 'load' 'conv_1_out_7_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2159 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_17 = load float* %conv_1_out_5_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2159 'load' 'conv_1_out_5_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2160 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_17 = load float* %conv_1_out_3_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2160 'load' 'conv_1_out_3_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2161 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_17 = load float* %conv_1_out_1_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2161 'load' 'conv_1_out_1_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 2162 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_17 = load float* %conv_1_out_25_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2162 'load' 'conv_1_out_25_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 11 <SV = 10> <Delay = 22.3>
ST_11 : Operation 2163 [1/1] (1.73ns)   --->   "%add_ln28_3 = add i10 %zext_ln28_5, -416" [pool/pooling.cpp:28]   --->   Operation 2163 'add' 'add_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2164 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i10 %add_ln28_3 to i64" [pool/pooling.cpp:28]   --->   Operation 2164 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2165 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_12 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2165 'getelementptr' 'conv_1_out_0_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2166 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_14 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2166 'getelementptr' 'conv_1_out_0_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2167 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_6 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2167 'getelementptr' 'conv_1_out_1_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2168 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_7 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 2168 'getelementptr' 'conv_1_out_1_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2169 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_12 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2169 'getelementptr' 'conv_1_out_2_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2170 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_14 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2170 'getelementptr' 'conv_1_out_2_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2171 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_6 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2171 'getelementptr' 'conv_1_out_3_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2172 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_7 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 2172 'getelementptr' 'conv_1_out_3_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2173 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_12 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2173 'getelementptr' 'conv_1_out_4_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2174 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_14 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2174 'getelementptr' 'conv_1_out_4_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2175 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_6 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2175 'getelementptr' 'conv_1_out_5_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2176 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_7 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 2176 'getelementptr' 'conv_1_out_5_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2177 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_12 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2177 'getelementptr' 'conv_1_out_6_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2178 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_14 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2178 'getelementptr' 'conv_1_out_6_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2179 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_6 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2179 'getelementptr' 'conv_1_out_7_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2180 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_7 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 2180 'getelementptr' 'conv_1_out_7_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2181 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_12 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2181 'getelementptr' 'conv_1_out_8_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2182 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_14 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2182 'getelementptr' 'conv_1_out_8_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2183 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_6 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2183 'getelementptr' 'conv_1_out_9_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2184 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_7 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 2184 'getelementptr' 'conv_1_out_9_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2185 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_12 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2185 'getelementptr' 'conv_1_out_10_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2186 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_14 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2186 'getelementptr' 'conv_1_out_10_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2187 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_6 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2187 'getelementptr' 'conv_1_out_11_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2188 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_7 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 2188 'getelementptr' 'conv_1_out_11_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2189 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_12 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2189 'getelementptr' 'conv_1_out_12_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2190 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_14 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2190 'getelementptr' 'conv_1_out_12_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2191 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_6 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2191 'getelementptr' 'conv_1_out_13_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2192 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_7 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 2192 'getelementptr' 'conv_1_out_13_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2193 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_12 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2193 'getelementptr' 'conv_1_out_14_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2194 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_14 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2194 'getelementptr' 'conv_1_out_14_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2195 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_6 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2195 'getelementptr' 'conv_1_out_15_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2196 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_7 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 2196 'getelementptr' 'conv_1_out_15_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2197 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_12 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2197 'getelementptr' 'conv_1_out_16_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2198 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_14 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2198 'getelementptr' 'conv_1_out_16_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2199 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_6 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2199 'getelementptr' 'conv_1_out_17_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2200 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_7 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 2200 'getelementptr' 'conv_1_out_17_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2201 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_12 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2201 'getelementptr' 'conv_1_out_18_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2202 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_14 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2202 'getelementptr' 'conv_1_out_18_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2203 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_6 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2203 'getelementptr' 'conv_1_out_19_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2204 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_7 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 2204 'getelementptr' 'conv_1_out_19_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2205 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_12 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2205 'getelementptr' 'conv_1_out_20_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2206 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_14 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2206 'getelementptr' 'conv_1_out_20_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2207 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_6 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2207 'getelementptr' 'conv_1_out_21_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2208 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_7 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 2208 'getelementptr' 'conv_1_out_21_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2209 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_12 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2209 'getelementptr' 'conv_1_out_22_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2210 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_14 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2210 'getelementptr' 'conv_1_out_22_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2211 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_6 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2211 'getelementptr' 'conv_1_out_23_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2212 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_7 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 2212 'getelementptr' 'conv_1_out_23_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2213 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_12 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2213 'getelementptr' 'conv_1_out_24_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2214 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_14 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2214 'getelementptr' 'conv_1_out_24_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2215 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_6 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2215 'getelementptr' 'conv_1_out_25_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2216 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_7 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %tmp_146" [pool/pooling.cpp:28]   --->   Operation 2216 'getelementptr' 'conv_1_out_25_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2217 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_7 = load float* %conv_1_out_22_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2217 'load' 'conv_1_out_22_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2218 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2218 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_11 : Operation 2219 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_7 = load float* %conv_1_out_20_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2219 'load' 'conv_1_out_20_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2220 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2220 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_11 : Operation 2221 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_7 = load float* %conv_1_out_18_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2221 'load' 'conv_1_out_18_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2222 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2222 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_11 : Operation 2223 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_7 = load float* %conv_1_out_16_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2223 'load' 'conv_1_out_16_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2224 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2224 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_11 : Operation 2225 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_7 = load float* %conv_1_out_14_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2225 'load' 'conv_1_out_14_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2226 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2226 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_11 : Operation 2227 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_7 = load float* %conv_1_out_12_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2227 'load' 'conv_1_out_12_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2228 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2228 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_11 : Operation 2229 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_7 = load float* %conv_1_out_10_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2229 'load' 'conv_1_out_10_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2230 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2230 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_11 : Operation 2231 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_7 = load float* %conv_1_out_8_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2231 'load' 'conv_1_out_8_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2232 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2232 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_11 : Operation 2233 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_7 = load float* %conv_1_out_6_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2233 'load' 'conv_1_out_6_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2234 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2234 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_11 : Operation 2235 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_7 = load float* %conv_1_out_4_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2235 'load' 'conv_1_out_4_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2236 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2236 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_11 : Operation 2237 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_7 = load float* %conv_1_out_2_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2237 'load' 'conv_1_out_2_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2238 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2238 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_11 : Operation 2239 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_7 = load float* %conv_1_out_0_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2239 'load' 'conv_1_out_0_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2240 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2240 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_11 : Operation 2241 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_7 = load float* %conv_1_out_24_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 2241 'load' 'conv_1_out_24_load_7' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2242 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2242 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_11 : Operation 2243 [1/1] (0.00ns)   --->   "%phi_ln28_13 = phi float [ %conv_1_out_0_load_7, %branch988 ], [ %conv_1_out_2_load_7, %branch990 ], [ %conv_1_out_4_load_7, %branch992 ], [ %conv_1_out_6_load_7, %branch994 ], [ %conv_1_out_8_load_7, %branch996 ], [ %conv_1_out_10_load_7, %branch998 ], [ %conv_1_out_12_load_7, %branch1000 ], [ %conv_1_out_14_load_7, %branch1002 ], [ %conv_1_out_16_load_7, %branch1004 ], [ %conv_1_out_18_load_7, %branch1006 ], [ %conv_1_out_20_load_7, %branch1008 ], [ %conv_1_out_22_load_7, %branch1010 ], [ %conv_1_out_24_load_7, %branch1012 ]" [pool/pooling.cpp:28]   --->   Operation 2243 'phi' 'phi_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2244 [1/1] (0.00ns)   --->   "%bitcast_ln28_22 = bitcast float %phi_ln28_13 to i32" [pool/pooling.cpp:28]   --->   Operation 2244 'bitcast' 'bitcast_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2245 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_22, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2245 'partselect' 'tmp_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2246 [1/1] (0.00ns)   --->   "%trunc_ln28_22 = trunc i32 %bitcast_ln28_22 to i23" [pool/pooling.cpp:28]   --->   Operation 2246 'trunc' 'trunc_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2247 [1/1] (0.00ns)   --->   "%bitcast_ln28_23 = bitcast float %select_ln28_12 to i32" [pool/pooling.cpp:28]   --->   Operation 2247 'bitcast' 'bitcast_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2248 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_23, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2248 'partselect' 'tmp_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2249 [1/1] (0.00ns)   --->   "%trunc_ln28_23 = trunc i32 %bitcast_ln28_23 to i23" [pool/pooling.cpp:28]   --->   Operation 2249 'trunc' 'trunc_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2250 [1/1] (1.55ns)   --->   "%icmp_ln28_44 = icmp ne i8 %tmp_36, -1" [pool/pooling.cpp:28]   --->   Operation 2250 'icmp' 'icmp_ln28_44' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2251 [1/1] (2.44ns)   --->   "%icmp_ln28_45 = icmp eq i23 %trunc_ln28_22, 0" [pool/pooling.cpp:28]   --->   Operation 2251 'icmp' 'icmp_ln28_45' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%or_ln28_22 = or i1 %icmp_ln28_45, %icmp_ln28_44" [pool/pooling.cpp:28]   --->   Operation 2252 'or' 'or_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2253 [1/1] (1.55ns)   --->   "%icmp_ln28_46 = icmp ne i8 %tmp_37, -1" [pool/pooling.cpp:28]   --->   Operation 2253 'icmp' 'icmp_ln28_46' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2254 [1/1] (2.44ns)   --->   "%icmp_ln28_47 = icmp eq i23 %trunc_ln28_23, 0" [pool/pooling.cpp:28]   --->   Operation 2254 'icmp' 'icmp_ln28_47' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%or_ln28_23 = or i1 %icmp_ln28_47, %icmp_ln28_46" [pool/pooling.cpp:28]   --->   Operation 2255 'or' 'or_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%and_ln28_22 = and i1 %or_ln28_22, %or_ln28_23" [pool/pooling.cpp:28]   --->   Operation 2256 'and' 'and_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2257 [1/1] (6.78ns)   --->   "%tmp_38 = fcmp ogt float %phi_ln28_13, %select_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2257 'fcmp' 'tmp_38' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2258 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_23 = and i1 %and_ln28_22, %tmp_38" [pool/pooling.cpp:28]   --->   Operation 2258 'and' 'and_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2259 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_13 = select i1 %and_ln28_23, float %phi_ln28_13, float %select_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2259 'select' 'select_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2260 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch987 [
    i4 0, label %branch963
    i4 1, label %branch965
    i4 2, label %branch967
    i4 3, label %branch969
    i4 4, label %branch971
    i4 5, label %branch973
    i4 6, label %branch975
    i4 7, label %branch977
    i4 -8, label %branch979
    i4 -7, label %branch981
    i4 -6, label %branch983
    i4 -5, label %branch985
  ]" [pool/pooling.cpp:28]   --->   Operation 2260 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_11 : Operation 2261 [1/1] (0.00ns)   --->   "%bitcast_ln28_24 = bitcast float %phi_ln28_14 to i32" [pool/pooling.cpp:28]   --->   Operation 2261 'bitcast' 'bitcast_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2262 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_24, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2262 'partselect' 'tmp_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2263 [1/1] (0.00ns)   --->   "%trunc_ln28_24 = trunc i32 %bitcast_ln28_24 to i23" [pool/pooling.cpp:28]   --->   Operation 2263 'trunc' 'trunc_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2264 [1/1] (0.00ns)   --->   "%bitcast_ln28_25 = bitcast float %select_ln28_13 to i32" [pool/pooling.cpp:28]   --->   Operation 2264 'bitcast' 'bitcast_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2265 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_25, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2265 'partselect' 'tmp_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2266 [1/1] (0.00ns)   --->   "%trunc_ln28_25 = trunc i32 %bitcast_ln28_25 to i23" [pool/pooling.cpp:28]   --->   Operation 2266 'trunc' 'trunc_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2267 [1/1] (1.55ns)   --->   "%icmp_ln28_48 = icmp ne i8 %tmp_39, -1" [pool/pooling.cpp:28]   --->   Operation 2267 'icmp' 'icmp_ln28_48' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2268 [1/1] (2.44ns)   --->   "%icmp_ln28_49 = icmp eq i23 %trunc_ln28_24, 0" [pool/pooling.cpp:28]   --->   Operation 2268 'icmp' 'icmp_ln28_49' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%or_ln28_24 = or i1 %icmp_ln28_49, %icmp_ln28_48" [pool/pooling.cpp:28]   --->   Operation 2269 'or' 'or_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2270 [1/1] (1.55ns)   --->   "%icmp_ln28_50 = icmp ne i8 %tmp_40, -1" [pool/pooling.cpp:28]   --->   Operation 2270 'icmp' 'icmp_ln28_50' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2271 [1/1] (2.44ns)   --->   "%icmp_ln28_51 = icmp eq i23 %trunc_ln28_25, 0" [pool/pooling.cpp:28]   --->   Operation 2271 'icmp' 'icmp_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%or_ln28_25 = or i1 %icmp_ln28_51, %icmp_ln28_50" [pool/pooling.cpp:28]   --->   Operation 2272 'or' 'or_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%and_ln28_24 = and i1 %or_ln28_24, %or_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2273 'and' 'and_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2274 [1/1] (6.78ns)   --->   "%tmp_41 = fcmp ogt float %phi_ln28_14, %select_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2274 'fcmp' 'tmp_41' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2275 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_25 = and i1 %and_ln28_24, %tmp_41" [pool/pooling.cpp:28]   --->   Operation 2275 'and' 'and_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2276 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_14 = select i1 %and_ln28_25, float %phi_ln28_14, float %select_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2276 'select' 'select_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2277 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_9 = load float* %conv_1_out_22_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2277 'load' 'conv_1_out_22_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2278 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2278 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_11 : Operation 2279 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_9 = load float* %conv_1_out_20_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2279 'load' 'conv_1_out_20_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2280 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2280 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_11 : Operation 2281 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_9 = load float* %conv_1_out_18_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2281 'load' 'conv_1_out_18_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2282 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2282 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_11 : Operation 2283 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_9 = load float* %conv_1_out_16_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2283 'load' 'conv_1_out_16_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2284 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2284 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_11 : Operation 2285 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_9 = load float* %conv_1_out_14_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2285 'load' 'conv_1_out_14_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2286 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2286 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_11 : Operation 2287 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_9 = load float* %conv_1_out_12_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2287 'load' 'conv_1_out_12_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2288 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2288 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_11 : Operation 2289 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_9 = load float* %conv_1_out_10_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2289 'load' 'conv_1_out_10_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2290 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2290 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_11 : Operation 2291 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_9 = load float* %conv_1_out_8_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2291 'load' 'conv_1_out_8_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2292 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2292 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_11 : Operation 2293 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_9 = load float* %conv_1_out_6_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2293 'load' 'conv_1_out_6_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2294 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2294 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_11 : Operation 2295 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_9 = load float* %conv_1_out_4_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2295 'load' 'conv_1_out_4_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2296 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2296 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_11 : Operation 2297 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_9 = load float* %conv_1_out_2_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2297 'load' 'conv_1_out_2_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2298 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2298 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_11 : Operation 2299 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_9 = load float* %conv_1_out_0_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2299 'load' 'conv_1_out_0_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2300 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2300 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_11 : Operation 2301 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_9 = load float* %conv_1_out_24_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 2301 'load' 'conv_1_out_24_load_9' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2302 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2302 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_11 : Operation 2303 [1/1] (0.00ns)   --->   "%phi_ln28_17 = phi float [ %conv_1_out_0_load_9, %branch884 ], [ %conv_1_out_2_load_9, %branch886 ], [ %conv_1_out_4_load_9, %branch888 ], [ %conv_1_out_6_load_9, %branch890 ], [ %conv_1_out_8_load_9, %branch892 ], [ %conv_1_out_10_load_9, %branch894 ], [ %conv_1_out_12_load_9, %branch896 ], [ %conv_1_out_14_load_9, %branch898 ], [ %conv_1_out_16_load_9, %branch900 ], [ %conv_1_out_18_load_9, %branch902 ], [ %conv_1_out_20_load_9, %branch904 ], [ %conv_1_out_22_load_9, %branch906 ], [ %conv_1_out_24_load_9, %branch908 ]" [pool/pooling.cpp:28]   --->   Operation 2303 'phi' 'phi_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2304 [1/1] (0.00ns)   --->   "%bitcast_ln28_29 = bitcast float %phi_ln28_17 to i32" [pool/pooling.cpp:28]   --->   Operation 2304 'bitcast' 'bitcast_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2305 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_29, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2305 'partselect' 'tmp_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2306 [1/1] (0.00ns)   --->   "%trunc_ln28_29 = trunc i32 %bitcast_ln28_29 to i23" [pool/pooling.cpp:28]   --->   Operation 2306 'trunc' 'trunc_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2307 [1/1] (0.00ns)   --->   "%bitcast_ln28_30 = bitcast float %select_ln28_16 to i32" [pool/pooling.cpp:28]   --->   Operation 2307 'bitcast' 'bitcast_ln28_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2308 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_30, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2308 'partselect' 'tmp_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2309 [1/1] (0.00ns)   --->   "%trunc_ln28_30 = trunc i32 %bitcast_ln28_30 to i23" [pool/pooling.cpp:28]   --->   Operation 2309 'trunc' 'trunc_ln28_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2310 [1/1] (1.55ns)   --->   "%icmp_ln28_58 = icmp ne i8 %tmp_47, -1" [pool/pooling.cpp:28]   --->   Operation 2310 'icmp' 'icmp_ln28_58' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2311 [1/1] (2.44ns)   --->   "%icmp_ln28_59 = icmp eq i23 %trunc_ln28_29, 0" [pool/pooling.cpp:28]   --->   Operation 2311 'icmp' 'icmp_ln28_59' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%or_ln28_29 = or i1 %icmp_ln28_59, %icmp_ln28_58" [pool/pooling.cpp:28]   --->   Operation 2312 'or' 'or_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2313 [1/1] (1.55ns)   --->   "%icmp_ln28_60 = icmp ne i8 %tmp_48, -1" [pool/pooling.cpp:28]   --->   Operation 2313 'icmp' 'icmp_ln28_60' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2314 [1/1] (2.44ns)   --->   "%icmp_ln28_61 = icmp eq i23 %trunc_ln28_30, 0" [pool/pooling.cpp:28]   --->   Operation 2314 'icmp' 'icmp_ln28_61' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%or_ln28_30 = or i1 %icmp_ln28_61, %icmp_ln28_60" [pool/pooling.cpp:28]   --->   Operation 2315 'or' 'or_ln28_30' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%and_ln28_29 = and i1 %or_ln28_29, %or_ln28_30" [pool/pooling.cpp:28]   --->   Operation 2316 'and' 'and_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2317 [1/1] (6.78ns)   --->   "%tmp_49 = fcmp ogt float %phi_ln28_17, %select_ln28_16" [pool/pooling.cpp:28]   --->   Operation 2317 'fcmp' 'tmp_49' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2318 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_30 = and i1 %and_ln28_29, %tmp_49" [pool/pooling.cpp:28]   --->   Operation 2318 'and' 'and_ln28_30' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2319 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_17 = select i1 %and_ln28_30, float %phi_ln28_17, float %select_ln28_16" [pool/pooling.cpp:28]   --->   Operation 2319 'select' 'select_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2320 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch883 [
    i4 0, label %branch859
    i4 1, label %branch861
    i4 2, label %branch863
    i4 3, label %branch865
    i4 4, label %branch867
    i4 5, label %branch869
    i4 6, label %branch871
    i4 7, label %branch873
    i4 -8, label %branch875
    i4 -7, label %branch877
    i4 -6, label %branch879
    i4 -5, label %branch881
  ]" [pool/pooling.cpp:28]   --->   Operation 2320 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_11 : Operation 2321 [1/1] (0.00ns)   --->   "%bitcast_ln28_31 = bitcast float %phi_ln28_18 to i32" [pool/pooling.cpp:28]   --->   Operation 2321 'bitcast' 'bitcast_ln28_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2322 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_31, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2322 'partselect' 'tmp_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2323 [1/1] (0.00ns)   --->   "%trunc_ln28_31 = trunc i32 %bitcast_ln28_31 to i23" [pool/pooling.cpp:28]   --->   Operation 2323 'trunc' 'trunc_ln28_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2324 [1/1] (0.00ns)   --->   "%bitcast_ln28_32 = bitcast float %select_ln28_17 to i32" [pool/pooling.cpp:28]   --->   Operation 2324 'bitcast' 'bitcast_ln28_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2325 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_32, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2325 'partselect' 'tmp_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2326 [1/1] (0.00ns)   --->   "%trunc_ln28_32 = trunc i32 %bitcast_ln28_32 to i23" [pool/pooling.cpp:28]   --->   Operation 2326 'trunc' 'trunc_ln28_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2327 [1/1] (1.55ns)   --->   "%icmp_ln28_62 = icmp ne i8 %tmp_50, -1" [pool/pooling.cpp:28]   --->   Operation 2327 'icmp' 'icmp_ln28_62' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2328 [1/1] (2.44ns)   --->   "%icmp_ln28_63 = icmp eq i23 %trunc_ln28_31, 0" [pool/pooling.cpp:28]   --->   Operation 2328 'icmp' 'icmp_ln28_63' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%or_ln28_31 = or i1 %icmp_ln28_63, %icmp_ln28_62" [pool/pooling.cpp:28]   --->   Operation 2329 'or' 'or_ln28_31' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2330 [1/1] (1.55ns)   --->   "%icmp_ln28_64 = icmp ne i8 %tmp_51, -1" [pool/pooling.cpp:28]   --->   Operation 2330 'icmp' 'icmp_ln28_64' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2331 [1/1] (2.44ns)   --->   "%icmp_ln28_65 = icmp eq i23 %trunc_ln28_32, 0" [pool/pooling.cpp:28]   --->   Operation 2331 'icmp' 'icmp_ln28_65' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%or_ln28_32 = or i1 %icmp_ln28_65, %icmp_ln28_64" [pool/pooling.cpp:28]   --->   Operation 2332 'or' 'or_ln28_32' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%and_ln28_31 = and i1 %or_ln28_31, %or_ln28_32" [pool/pooling.cpp:28]   --->   Operation 2333 'and' 'and_ln28_31' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2334 [1/1] (6.78ns)   --->   "%tmp_52 = fcmp ogt float %phi_ln28_18, %select_ln28_17" [pool/pooling.cpp:28]   --->   Operation 2334 'fcmp' 'tmp_52' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2335 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_32 = and i1 %and_ln28_31, %tmp_52" [pool/pooling.cpp:28]   --->   Operation 2335 'and' 'and_ln28_32' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2336 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_18 = select i1 %and_ln28_32, float %phi_ln28_18, float %select_ln28_17" [pool/pooling.cpp:28]   --->   Operation 2336 'select' 'select_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2337 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_11 = load float* %conv_1_out_22_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2337 'load' 'conv_1_out_22_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2338 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_11 = load float* %conv_1_out_20_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2338 'load' 'conv_1_out_20_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2339 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_11 = load float* %conv_1_out_18_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2339 'load' 'conv_1_out_18_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2340 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_11 = load float* %conv_1_out_16_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2340 'load' 'conv_1_out_16_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2341 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_11 = load float* %conv_1_out_14_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2341 'load' 'conv_1_out_14_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2342 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_11 = load float* %conv_1_out_12_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2342 'load' 'conv_1_out_12_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2343 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_11 = load float* %conv_1_out_10_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2343 'load' 'conv_1_out_10_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2344 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_11 = load float* %conv_1_out_8_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2344 'load' 'conv_1_out_8_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2345 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_11 = load float* %conv_1_out_6_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2345 'load' 'conv_1_out_6_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2346 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_11 = load float* %conv_1_out_4_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2346 'load' 'conv_1_out_4_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2347 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_11 = load float* %conv_1_out_2_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2347 'load' 'conv_1_out_2_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2348 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_11 = load float* %conv_1_out_0_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2348 'load' 'conv_1_out_0_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2349 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_11 = load float* %conv_1_out_24_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2349 'load' 'conv_1_out_24_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2350 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_13 = load float* %conv_1_out_22_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2350 'load' 'conv_1_out_22_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2351 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_13 = load float* %conv_1_out_20_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2351 'load' 'conv_1_out_20_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2352 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_13 = load float* %conv_1_out_18_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2352 'load' 'conv_1_out_18_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2353 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_13 = load float* %conv_1_out_16_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2353 'load' 'conv_1_out_16_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2354 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_13 = load float* %conv_1_out_14_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2354 'load' 'conv_1_out_14_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2355 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_13 = load float* %conv_1_out_12_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2355 'load' 'conv_1_out_12_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2356 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_13 = load float* %conv_1_out_10_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2356 'load' 'conv_1_out_10_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2357 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_13 = load float* %conv_1_out_8_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2357 'load' 'conv_1_out_8_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2358 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_13 = load float* %conv_1_out_6_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2358 'load' 'conv_1_out_6_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2359 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_13 = load float* %conv_1_out_4_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2359 'load' 'conv_1_out_4_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2360 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_13 = load float* %conv_1_out_2_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2360 'load' 'conv_1_out_2_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2361 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_13 = load float* %conv_1_out_0_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2361 'load' 'conv_1_out_0_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2362 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_13 = load float* %conv_1_out_24_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2362 'load' 'conv_1_out_24_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2363 [1/1] (0.00ns)   --->   "%phi_ln28_30 = phi float [ %conv_1_out_1_load_14, %branch547 ], [ %conv_1_out_3_load_14, %branch549 ], [ %conv_1_out_5_load_14, %branch551 ], [ %conv_1_out_7_load_14, %branch553 ], [ %conv_1_out_9_load_14, %branch555 ], [ %conv_1_out_11_load_14, %branch557 ], [ %conv_1_out_13_load_14, %branch559 ], [ %conv_1_out_15_load_14, %branch561 ], [ %conv_1_out_17_load_14, %branch563 ], [ %conv_1_out_19_load_14, %branch565 ], [ %conv_1_out_21_load_14, %branch567 ], [ %conv_1_out_23_load_14, %branch569 ], [ %conv_1_out_25_load_14, %branch571 ]" [pool/pooling.cpp:28]   --->   Operation 2363 'phi' 'phi_ln28_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2364 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch545 [
    i4 0, label %branch521
    i4 1, label %branch523
    i4 2, label %branch525
    i4 3, label %branch527
    i4 4, label %branch529
    i4 5, label %branch531
    i4 6, label %branch533
    i4 7, label %branch535
    i4 -8, label %branch537
    i4 -7, label %branch539
    i4 -6, label %branch541
    i4 -5, label %branch543
  ]" [pool/pooling.cpp:28]   --->   Operation 2364 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_11 : Operation 2365 [1/1] (0.00ns)   --->   "%phi_ln28_31 = phi float [ %conv_1_out_1_load_15, %branch521 ], [ %conv_1_out_3_load_15, %branch523 ], [ %conv_1_out_5_load_15, %branch525 ], [ %conv_1_out_7_load_15, %branch527 ], [ %conv_1_out_9_load_15, %branch529 ], [ %conv_1_out_11_load_15, %branch531 ], [ %conv_1_out_13_load_15, %branch533 ], [ %conv_1_out_15_load_15, %branch535 ], [ %conv_1_out_17_load_15, %branch537 ], [ %conv_1_out_19_load_15, %branch539 ], [ %conv_1_out_21_load_15, %branch541 ], [ %conv_1_out_23_load_15, %branch543 ], [ %conv_1_out_25_load_15, %branch545 ]" [pool/pooling.cpp:28]   --->   Operation 2365 'phi' 'phi_ln28_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 2366 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch518 [
    i4 0, label %branch494
    i4 1, label %branch496
    i4 2, label %branch498
    i4 3, label %branch500
    i4 4, label %branch502
    i4 5, label %branch504
    i4 6, label %branch506
    i4 7, label %branch508
    i4 -8, label %branch510
    i4 -7, label %branch512
    i4 -6, label %branch514
    i4 -5, label %branch516
  ]" [pool/pooling.cpp:28]   --->   Operation 2366 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_11 : Operation 2367 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_16 = load float* %conv_1_out_23_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2367 'load' 'conv_1_out_23_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2368 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 2368 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_11 : Operation 2369 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_16 = load float* %conv_1_out_21_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2369 'load' 'conv_1_out_21_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2370 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 2370 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_11 : Operation 2371 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_16 = load float* %conv_1_out_19_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2371 'load' 'conv_1_out_19_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2372 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 2372 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_11 : Operation 2373 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_16 = load float* %conv_1_out_17_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2373 'load' 'conv_1_out_17_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2374 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 2374 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_11 : Operation 2375 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_16 = load float* %conv_1_out_15_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2375 'load' 'conv_1_out_15_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2376 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 2376 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_11 : Operation 2377 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_16 = load float* %conv_1_out_13_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2377 'load' 'conv_1_out_13_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2378 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 2378 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_11 : Operation 2379 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_16 = load float* %conv_1_out_11_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2379 'load' 'conv_1_out_11_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2380 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 2380 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_11 : Operation 2381 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_16 = load float* %conv_1_out_9_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2381 'load' 'conv_1_out_9_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2382 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 2382 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_11 : Operation 2383 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_16 = load float* %conv_1_out_7_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2383 'load' 'conv_1_out_7_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2384 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 2384 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_11 : Operation 2385 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_16 = load float* %conv_1_out_5_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2385 'load' 'conv_1_out_5_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2386 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 2386 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_11 : Operation 2387 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_16 = load float* %conv_1_out_3_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2387 'load' 'conv_1_out_3_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2388 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 2388 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_11 : Operation 2389 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_16 = load float* %conv_1_out_1_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2389 'load' 'conv_1_out_1_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2390 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 2390 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_11 : Operation 2391 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_16 = load float* %conv_1_out_25_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 2391 'load' 'conv_1_out_25_load_16' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2392 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 2392 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_11 : Operation 2393 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_17 = load float* %conv_1_out_23_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2393 'load' 'conv_1_out_23_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2394 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 2394 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_11 : Operation 2395 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_17 = load float* %conv_1_out_21_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2395 'load' 'conv_1_out_21_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2396 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 2396 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_11 : Operation 2397 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_17 = load float* %conv_1_out_19_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2397 'load' 'conv_1_out_19_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2398 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 2398 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_11 : Operation 2399 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_17 = load float* %conv_1_out_17_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2399 'load' 'conv_1_out_17_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2400 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 2400 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_11 : Operation 2401 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_17 = load float* %conv_1_out_15_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2401 'load' 'conv_1_out_15_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2402 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 2402 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_11 : Operation 2403 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_17 = load float* %conv_1_out_13_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2403 'load' 'conv_1_out_13_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2404 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 2404 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_11 : Operation 2405 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_17 = load float* %conv_1_out_11_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2405 'load' 'conv_1_out_11_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2406 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 2406 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_11 : Operation 2407 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_17 = load float* %conv_1_out_9_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2407 'load' 'conv_1_out_9_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2408 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 2408 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_11 : Operation 2409 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_17 = load float* %conv_1_out_7_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2409 'load' 'conv_1_out_7_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2410 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 2410 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_11 : Operation 2411 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_17 = load float* %conv_1_out_5_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2411 'load' 'conv_1_out_5_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2412 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 2412 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_11 : Operation 2413 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_17 = load float* %conv_1_out_3_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2413 'load' 'conv_1_out_3_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2414 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 2414 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_11 : Operation 2415 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_17 = load float* %conv_1_out_1_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2415 'load' 'conv_1_out_1_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2416 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 2416 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_11 : Operation 2417 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_17 = load float* %conv_1_out_25_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2417 'load' 'conv_1_out_25_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2418 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 2418 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_11 : Operation 2419 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_18 = load float* %conv_1_out_23_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2419 'load' 'conv_1_out_23_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2420 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_18 = load float* %conv_1_out_21_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2420 'load' 'conv_1_out_21_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2421 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_18 = load float* %conv_1_out_19_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2421 'load' 'conv_1_out_19_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2422 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_18 = load float* %conv_1_out_17_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2422 'load' 'conv_1_out_17_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2423 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_18 = load float* %conv_1_out_15_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2423 'load' 'conv_1_out_15_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2424 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_18 = load float* %conv_1_out_13_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2424 'load' 'conv_1_out_13_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2425 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_18 = load float* %conv_1_out_11_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2425 'load' 'conv_1_out_11_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2426 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_18 = load float* %conv_1_out_9_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2426 'load' 'conv_1_out_9_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2427 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_18 = load float* %conv_1_out_7_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2427 'load' 'conv_1_out_7_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2428 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_18 = load float* %conv_1_out_5_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2428 'load' 'conv_1_out_5_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2429 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_18 = load float* %conv_1_out_3_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2429 'load' 'conv_1_out_3_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2430 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_18 = load float* %conv_1_out_1_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2430 'load' 'conv_1_out_1_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2431 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_18 = load float* %conv_1_out_25_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2431 'load' 'conv_1_out_25_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2432 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_19 = load float* %conv_1_out_23_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2432 'load' 'conv_1_out_23_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2433 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_19 = load float* %conv_1_out_21_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2433 'load' 'conv_1_out_21_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2434 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_19 = load float* %conv_1_out_19_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2434 'load' 'conv_1_out_19_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2435 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_19 = load float* %conv_1_out_17_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2435 'load' 'conv_1_out_17_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2436 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_19 = load float* %conv_1_out_15_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2436 'load' 'conv_1_out_15_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2437 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_19 = load float* %conv_1_out_13_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2437 'load' 'conv_1_out_13_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2438 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_19 = load float* %conv_1_out_11_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2438 'load' 'conv_1_out_11_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2439 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_19 = load float* %conv_1_out_9_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2439 'load' 'conv_1_out_9_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2440 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_19 = load float* %conv_1_out_7_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2440 'load' 'conv_1_out_7_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2441 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_19 = load float* %conv_1_out_5_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2441 'load' 'conv_1_out_5_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2442 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_19 = load float* %conv_1_out_3_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2442 'load' 'conv_1_out_3_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2443 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_19 = load float* %conv_1_out_1_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2443 'load' 'conv_1_out_1_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 2444 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_19 = load float* %conv_1_out_25_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2444 'load' 'conv_1_out_25_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 12 <SV = 11> <Delay = 22.3>
ST_12 : Operation 2445 [1/1] (1.73ns)   --->   "%add_ln28_2 = add i10 %zext_ln28_5, -352" [pool/pooling.cpp:28]   --->   Operation 2445 'add' 'add_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2446 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i10 %add_ln28_2 to i64" [pool/pooling.cpp:28]   --->   Operation 2446 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2447 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_8 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2447 'getelementptr' 'conv_1_out_0_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2448 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_10 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2448 'getelementptr' 'conv_1_out_0_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2449 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_4 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2449 'getelementptr' 'conv_1_out_1_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2450 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_5 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 2450 'getelementptr' 'conv_1_out_1_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2451 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_8 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2451 'getelementptr' 'conv_1_out_2_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2452 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_10 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2452 'getelementptr' 'conv_1_out_2_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2453 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_4 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2453 'getelementptr' 'conv_1_out_3_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2454 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_5 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 2454 'getelementptr' 'conv_1_out_3_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2455 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_8 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2455 'getelementptr' 'conv_1_out_4_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2456 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_10 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2456 'getelementptr' 'conv_1_out_4_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2457 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_4 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2457 'getelementptr' 'conv_1_out_5_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2458 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_5 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 2458 'getelementptr' 'conv_1_out_5_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2459 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_8 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2459 'getelementptr' 'conv_1_out_6_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2460 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_10 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2460 'getelementptr' 'conv_1_out_6_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2461 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_4 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2461 'getelementptr' 'conv_1_out_7_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2462 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_5 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 2462 'getelementptr' 'conv_1_out_7_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2463 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_8 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2463 'getelementptr' 'conv_1_out_8_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2464 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_10 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2464 'getelementptr' 'conv_1_out_8_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2465 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_4 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2465 'getelementptr' 'conv_1_out_9_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2466 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_5 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 2466 'getelementptr' 'conv_1_out_9_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2467 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_8 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2467 'getelementptr' 'conv_1_out_10_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2468 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_10 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2468 'getelementptr' 'conv_1_out_10_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2469 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_4 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2469 'getelementptr' 'conv_1_out_11_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2470 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_5 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 2470 'getelementptr' 'conv_1_out_11_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2471 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_8 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2471 'getelementptr' 'conv_1_out_12_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2472 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_10 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2472 'getelementptr' 'conv_1_out_12_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2473 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_4 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2473 'getelementptr' 'conv_1_out_13_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2474 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_5 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 2474 'getelementptr' 'conv_1_out_13_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2475 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_8 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2475 'getelementptr' 'conv_1_out_14_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2476 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_10 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2476 'getelementptr' 'conv_1_out_14_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2477 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_4 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2477 'getelementptr' 'conv_1_out_15_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2478 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_5 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 2478 'getelementptr' 'conv_1_out_15_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2479 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_8 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2479 'getelementptr' 'conv_1_out_16_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2480 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_10 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2480 'getelementptr' 'conv_1_out_16_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2481 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_4 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2481 'getelementptr' 'conv_1_out_17_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2482 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_5 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 2482 'getelementptr' 'conv_1_out_17_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2483 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_8 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2483 'getelementptr' 'conv_1_out_18_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2484 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_10 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2484 'getelementptr' 'conv_1_out_18_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2485 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_4 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2485 'getelementptr' 'conv_1_out_19_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2486 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_5 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 2486 'getelementptr' 'conv_1_out_19_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2487 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_8 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2487 'getelementptr' 'conv_1_out_20_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2488 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_10 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2488 'getelementptr' 'conv_1_out_20_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2489 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_4 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2489 'getelementptr' 'conv_1_out_21_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2490 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_5 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 2490 'getelementptr' 'conv_1_out_21_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2491 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_8 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2491 'getelementptr' 'conv_1_out_22_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2492 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_10 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2492 'getelementptr' 'conv_1_out_22_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2493 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_4 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2493 'getelementptr' 'conv_1_out_23_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2494 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_5 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 2494 'getelementptr' 'conv_1_out_23_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2495 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_8 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2495 'getelementptr' 'conv_1_out_24_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2496 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_10 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2496 'getelementptr' 'conv_1_out_24_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2497 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_4 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2497 'getelementptr' 'conv_1_out_25_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2498 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_5 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %tmp_145" [pool/pooling.cpp:28]   --->   Operation 2498 'getelementptr' 'conv_1_out_25_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2499 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_11 = load float* %conv_1_out_22_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2499 'load' 'conv_1_out_22_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2500 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2500 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_12 : Operation 2501 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_11 = load float* %conv_1_out_20_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2501 'load' 'conv_1_out_20_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2502 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2502 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_12 : Operation 2503 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_11 = load float* %conv_1_out_18_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2503 'load' 'conv_1_out_18_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2504 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2504 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_12 : Operation 2505 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_11 = load float* %conv_1_out_16_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2505 'load' 'conv_1_out_16_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2506 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2506 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_12 : Operation 2507 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_11 = load float* %conv_1_out_14_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2507 'load' 'conv_1_out_14_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2508 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2508 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_12 : Operation 2509 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_11 = load float* %conv_1_out_12_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2509 'load' 'conv_1_out_12_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2510 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2510 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_12 : Operation 2511 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_11 = load float* %conv_1_out_10_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2511 'load' 'conv_1_out_10_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2512 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2512 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_12 : Operation 2513 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_11 = load float* %conv_1_out_8_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2513 'load' 'conv_1_out_8_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2514 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2514 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_12 : Operation 2515 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_11 = load float* %conv_1_out_6_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2515 'load' 'conv_1_out_6_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2516 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2516 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_12 : Operation 2517 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_11 = load float* %conv_1_out_4_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2517 'load' 'conv_1_out_4_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2518 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2518 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_12 : Operation 2519 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_11 = load float* %conv_1_out_2_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2519 'load' 'conv_1_out_2_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2520 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2520 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_12 : Operation 2521 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_11 = load float* %conv_1_out_0_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2521 'load' 'conv_1_out_0_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2522 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2522 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_12 : Operation 2523 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_11 = load float* %conv_1_out_24_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 2523 'load' 'conv_1_out_24_load_11' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2524 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2524 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_12 : Operation 2525 [1/1] (0.00ns)   --->   "%phi_ln28_21 = phi float [ %conv_1_out_0_load_11, %branch780 ], [ %conv_1_out_2_load_11, %branch782 ], [ %conv_1_out_4_load_11, %branch784 ], [ %conv_1_out_6_load_11, %branch786 ], [ %conv_1_out_8_load_11, %branch788 ], [ %conv_1_out_10_load_11, %branch790 ], [ %conv_1_out_12_load_11, %branch792 ], [ %conv_1_out_14_load_11, %branch794 ], [ %conv_1_out_16_load_11, %branch796 ], [ %conv_1_out_18_load_11, %branch798 ], [ %conv_1_out_20_load_11, %branch800 ], [ %conv_1_out_22_load_11, %branch802 ], [ %conv_1_out_24_load_11, %branch804 ]" [pool/pooling.cpp:28]   --->   Operation 2525 'phi' 'phi_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2526 [1/1] (0.00ns)   --->   "%bitcast_ln28_36 = bitcast float %phi_ln28_21 to i32" [pool/pooling.cpp:28]   --->   Operation 2526 'bitcast' 'bitcast_ln28_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2527 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_36, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2527 'partselect' 'tmp_58' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2528 [1/1] (0.00ns)   --->   "%trunc_ln28_36 = trunc i32 %bitcast_ln28_36 to i23" [pool/pooling.cpp:28]   --->   Operation 2528 'trunc' 'trunc_ln28_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2529 [1/1] (0.00ns)   --->   "%bitcast_ln28_37 = bitcast float %select_ln28_20 to i32" [pool/pooling.cpp:28]   --->   Operation 2529 'bitcast' 'bitcast_ln28_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2530 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_37, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2530 'partselect' 'tmp_59' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2531 [1/1] (0.00ns)   --->   "%trunc_ln28_37 = trunc i32 %bitcast_ln28_37 to i23" [pool/pooling.cpp:28]   --->   Operation 2531 'trunc' 'trunc_ln28_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2532 [1/1] (1.55ns)   --->   "%icmp_ln28_72 = icmp ne i8 %tmp_58, -1" [pool/pooling.cpp:28]   --->   Operation 2532 'icmp' 'icmp_ln28_72' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2533 [1/1] (2.44ns)   --->   "%icmp_ln28_73 = icmp eq i23 %trunc_ln28_36, 0" [pool/pooling.cpp:28]   --->   Operation 2533 'icmp' 'icmp_ln28_73' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%or_ln28_36 = or i1 %icmp_ln28_73, %icmp_ln28_72" [pool/pooling.cpp:28]   --->   Operation 2534 'or' 'or_ln28_36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2535 [1/1] (1.55ns)   --->   "%icmp_ln28_74 = icmp ne i8 %tmp_59, -1" [pool/pooling.cpp:28]   --->   Operation 2535 'icmp' 'icmp_ln28_74' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2536 [1/1] (2.44ns)   --->   "%icmp_ln28_75 = icmp eq i23 %trunc_ln28_37, 0" [pool/pooling.cpp:28]   --->   Operation 2536 'icmp' 'icmp_ln28_75' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%or_ln28_37 = or i1 %icmp_ln28_75, %icmp_ln28_74" [pool/pooling.cpp:28]   --->   Operation 2537 'or' 'or_ln28_37' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%and_ln28_36 = and i1 %or_ln28_36, %or_ln28_37" [pool/pooling.cpp:28]   --->   Operation 2538 'and' 'and_ln28_36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2539 [1/1] (6.78ns)   --->   "%tmp_60 = fcmp ogt float %phi_ln28_21, %select_ln28_20" [pool/pooling.cpp:28]   --->   Operation 2539 'fcmp' 'tmp_60' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2540 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_37 = and i1 %and_ln28_36, %tmp_60" [pool/pooling.cpp:28]   --->   Operation 2540 'and' 'and_ln28_37' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2541 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_21 = select i1 %and_ln28_37, float %phi_ln28_21, float %select_ln28_20" [pool/pooling.cpp:28]   --->   Operation 2541 'select' 'select_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 2542 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch779 [
    i4 0, label %branch755
    i4 1, label %branch757
    i4 2, label %branch759
    i4 3, label %branch761
    i4 4, label %branch763
    i4 5, label %branch765
    i4 6, label %branch767
    i4 7, label %branch769
    i4 -8, label %branch771
    i4 -7, label %branch773
    i4 -6, label %branch775
    i4 -5, label %branch777
  ]" [pool/pooling.cpp:28]   --->   Operation 2542 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_12 : Operation 2543 [1/1] (0.00ns)   --->   "%bitcast_ln28_38 = bitcast float %phi_ln28_22 to i32" [pool/pooling.cpp:28]   --->   Operation 2543 'bitcast' 'bitcast_ln28_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2544 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_38, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2544 'partselect' 'tmp_61' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2545 [1/1] (0.00ns)   --->   "%trunc_ln28_38 = trunc i32 %bitcast_ln28_38 to i23" [pool/pooling.cpp:28]   --->   Operation 2545 'trunc' 'trunc_ln28_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2546 [1/1] (0.00ns)   --->   "%bitcast_ln28_39 = bitcast float %select_ln28_21 to i32" [pool/pooling.cpp:28]   --->   Operation 2546 'bitcast' 'bitcast_ln28_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2547 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_39, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2547 'partselect' 'tmp_62' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2548 [1/1] (0.00ns)   --->   "%trunc_ln28_39 = trunc i32 %bitcast_ln28_39 to i23" [pool/pooling.cpp:28]   --->   Operation 2548 'trunc' 'trunc_ln28_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2549 [1/1] (1.55ns)   --->   "%icmp_ln28_76 = icmp ne i8 %tmp_61, -1" [pool/pooling.cpp:28]   --->   Operation 2549 'icmp' 'icmp_ln28_76' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2550 [1/1] (2.44ns)   --->   "%icmp_ln28_77 = icmp eq i23 %trunc_ln28_38, 0" [pool/pooling.cpp:28]   --->   Operation 2550 'icmp' 'icmp_ln28_77' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%or_ln28_38 = or i1 %icmp_ln28_77, %icmp_ln28_76" [pool/pooling.cpp:28]   --->   Operation 2551 'or' 'or_ln28_38' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2552 [1/1] (1.55ns)   --->   "%icmp_ln28_78 = icmp ne i8 %tmp_62, -1" [pool/pooling.cpp:28]   --->   Operation 2552 'icmp' 'icmp_ln28_78' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2553 [1/1] (2.44ns)   --->   "%icmp_ln28_79 = icmp eq i23 %trunc_ln28_39, 0" [pool/pooling.cpp:28]   --->   Operation 2553 'icmp' 'icmp_ln28_79' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%or_ln28_39 = or i1 %icmp_ln28_79, %icmp_ln28_78" [pool/pooling.cpp:28]   --->   Operation 2554 'or' 'or_ln28_39' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%and_ln28_38 = and i1 %or_ln28_38, %or_ln28_39" [pool/pooling.cpp:28]   --->   Operation 2555 'and' 'and_ln28_38' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2556 [1/1] (6.78ns)   --->   "%tmp_63 = fcmp ogt float %phi_ln28_22, %select_ln28_21" [pool/pooling.cpp:28]   --->   Operation 2556 'fcmp' 'tmp_63' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2557 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_39 = and i1 %and_ln28_38, %tmp_63" [pool/pooling.cpp:28]   --->   Operation 2557 'and' 'and_ln28_39' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2558 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_22 = select i1 %and_ln28_39, float %phi_ln28_22, float %select_ln28_21" [pool/pooling.cpp:28]   --->   Operation 2558 'select' 'select_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 2559 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_13 = load float* %conv_1_out_22_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2559 'load' 'conv_1_out_22_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2560 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2560 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_12 : Operation 2561 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_13 = load float* %conv_1_out_20_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2561 'load' 'conv_1_out_20_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2562 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2562 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_12 : Operation 2563 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_13 = load float* %conv_1_out_18_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2563 'load' 'conv_1_out_18_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2564 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2564 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_12 : Operation 2565 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_13 = load float* %conv_1_out_16_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2565 'load' 'conv_1_out_16_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2566 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2566 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_12 : Operation 2567 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_13 = load float* %conv_1_out_14_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2567 'load' 'conv_1_out_14_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2568 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2568 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_12 : Operation 2569 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_13 = load float* %conv_1_out_12_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2569 'load' 'conv_1_out_12_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2570 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2570 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_12 : Operation 2571 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_13 = load float* %conv_1_out_10_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2571 'load' 'conv_1_out_10_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2572 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2572 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_12 : Operation 2573 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_13 = load float* %conv_1_out_8_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2573 'load' 'conv_1_out_8_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2574 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2574 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_12 : Operation 2575 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_13 = load float* %conv_1_out_6_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2575 'load' 'conv_1_out_6_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2576 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2576 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_12 : Operation 2577 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_13 = load float* %conv_1_out_4_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2577 'load' 'conv_1_out_4_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2578 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2578 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_12 : Operation 2579 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_13 = load float* %conv_1_out_2_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2579 'load' 'conv_1_out_2_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2580 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2580 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_12 : Operation 2581 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_13 = load float* %conv_1_out_0_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2581 'load' 'conv_1_out_0_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2582 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2582 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_12 : Operation 2583 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_13 = load float* %conv_1_out_24_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 2583 'load' 'conv_1_out_24_load_13' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2584 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2584 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_12 : Operation 2585 [1/1] (0.00ns)   --->   "%phi_ln28_25 = phi float [ %conv_1_out_0_load_13, %branch676 ], [ %conv_1_out_2_load_13, %branch678 ], [ %conv_1_out_4_load_13, %branch680 ], [ %conv_1_out_6_load_13, %branch682 ], [ %conv_1_out_8_load_13, %branch684 ], [ %conv_1_out_10_load_13, %branch686 ], [ %conv_1_out_12_load_13, %branch688 ], [ %conv_1_out_14_load_13, %branch690 ], [ %conv_1_out_16_load_13, %branch692 ], [ %conv_1_out_18_load_13, %branch694 ], [ %conv_1_out_20_load_13, %branch696 ], [ %conv_1_out_22_load_13, %branch698 ], [ %conv_1_out_24_load_13, %branch700 ]" [pool/pooling.cpp:28]   --->   Operation 2585 'phi' 'phi_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2586 [1/1] (0.00ns)   --->   "%bitcast_ln28_43 = bitcast float %phi_ln28_25 to i32" [pool/pooling.cpp:28]   --->   Operation 2586 'bitcast' 'bitcast_ln28_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2587 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_43, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2587 'partselect' 'tmp_69' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2588 [1/1] (0.00ns)   --->   "%trunc_ln28_43 = trunc i32 %bitcast_ln28_43 to i23" [pool/pooling.cpp:28]   --->   Operation 2588 'trunc' 'trunc_ln28_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2589 [1/1] (0.00ns)   --->   "%bitcast_ln28_44 = bitcast float %select_ln28_24 to i32" [pool/pooling.cpp:28]   --->   Operation 2589 'bitcast' 'bitcast_ln28_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2590 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_44, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2590 'partselect' 'tmp_70' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2591 [1/1] (0.00ns)   --->   "%trunc_ln28_44 = trunc i32 %bitcast_ln28_44 to i23" [pool/pooling.cpp:28]   --->   Operation 2591 'trunc' 'trunc_ln28_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2592 [1/1] (1.55ns)   --->   "%icmp_ln28_86 = icmp ne i8 %tmp_69, -1" [pool/pooling.cpp:28]   --->   Operation 2592 'icmp' 'icmp_ln28_86' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2593 [1/1] (2.44ns)   --->   "%icmp_ln28_87 = icmp eq i23 %trunc_ln28_43, 0" [pool/pooling.cpp:28]   --->   Operation 2593 'icmp' 'icmp_ln28_87' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2594 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%or_ln28_43 = or i1 %icmp_ln28_87, %icmp_ln28_86" [pool/pooling.cpp:28]   --->   Operation 2594 'or' 'or_ln28_43' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2595 [1/1] (1.55ns)   --->   "%icmp_ln28_88 = icmp ne i8 %tmp_70, -1" [pool/pooling.cpp:28]   --->   Operation 2595 'icmp' 'icmp_ln28_88' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2596 [1/1] (2.44ns)   --->   "%icmp_ln28_89 = icmp eq i23 %trunc_ln28_44, 0" [pool/pooling.cpp:28]   --->   Operation 2596 'icmp' 'icmp_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%or_ln28_44 = or i1 %icmp_ln28_89, %icmp_ln28_88" [pool/pooling.cpp:28]   --->   Operation 2597 'or' 'or_ln28_44' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%and_ln28_43 = and i1 %or_ln28_43, %or_ln28_44" [pool/pooling.cpp:28]   --->   Operation 2598 'and' 'and_ln28_43' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2599 [1/1] (6.78ns)   --->   "%tmp_71 = fcmp ogt float %phi_ln28_25, %select_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2599 'fcmp' 'tmp_71' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2600 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_44 = and i1 %and_ln28_43, %tmp_71" [pool/pooling.cpp:28]   --->   Operation 2600 'and' 'and_ln28_44' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2601 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_25 = select i1 %and_ln28_44, float %phi_ln28_25, float %select_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2601 'select' 'select_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 2602 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch675 [
    i4 0, label %branch651
    i4 1, label %branch653
    i4 2, label %branch655
    i4 3, label %branch657
    i4 4, label %branch659
    i4 5, label %branch661
    i4 6, label %branch663
    i4 7, label %branch665
    i4 -8, label %branch667
    i4 -7, label %branch669
    i4 -6, label %branch671
    i4 -5, label %branch673
  ]" [pool/pooling.cpp:28]   --->   Operation 2602 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_12 : Operation 2603 [1/1] (0.00ns)   --->   "%bitcast_ln28_45 = bitcast float %phi_ln28_26 to i32" [pool/pooling.cpp:28]   --->   Operation 2603 'bitcast' 'bitcast_ln28_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2604 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_45, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2604 'partselect' 'tmp_72' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2605 [1/1] (0.00ns)   --->   "%trunc_ln28_45 = trunc i32 %bitcast_ln28_45 to i23" [pool/pooling.cpp:28]   --->   Operation 2605 'trunc' 'trunc_ln28_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2606 [1/1] (0.00ns)   --->   "%bitcast_ln28_46 = bitcast float %select_ln28_25 to i32" [pool/pooling.cpp:28]   --->   Operation 2606 'bitcast' 'bitcast_ln28_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2607 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_46, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2607 'partselect' 'tmp_73' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2608 [1/1] (0.00ns)   --->   "%trunc_ln28_46 = trunc i32 %bitcast_ln28_46 to i23" [pool/pooling.cpp:28]   --->   Operation 2608 'trunc' 'trunc_ln28_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2609 [1/1] (1.55ns)   --->   "%icmp_ln28_90 = icmp ne i8 %tmp_72, -1" [pool/pooling.cpp:28]   --->   Operation 2609 'icmp' 'icmp_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2610 [1/1] (2.44ns)   --->   "%icmp_ln28_91 = icmp eq i23 %trunc_ln28_45, 0" [pool/pooling.cpp:28]   --->   Operation 2610 'icmp' 'icmp_ln28_91' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%or_ln28_45 = or i1 %icmp_ln28_91, %icmp_ln28_90" [pool/pooling.cpp:28]   --->   Operation 2611 'or' 'or_ln28_45' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2612 [1/1] (1.55ns)   --->   "%icmp_ln28_92 = icmp ne i8 %tmp_73, -1" [pool/pooling.cpp:28]   --->   Operation 2612 'icmp' 'icmp_ln28_92' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2613 [1/1] (2.44ns)   --->   "%icmp_ln28_93 = icmp eq i23 %trunc_ln28_46, 0" [pool/pooling.cpp:28]   --->   Operation 2613 'icmp' 'icmp_ln28_93' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%or_ln28_46 = or i1 %icmp_ln28_93, %icmp_ln28_92" [pool/pooling.cpp:28]   --->   Operation 2614 'or' 'or_ln28_46' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%and_ln28_45 = and i1 %or_ln28_45, %or_ln28_46" [pool/pooling.cpp:28]   --->   Operation 2615 'and' 'and_ln28_45' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2616 [1/1] (6.78ns)   --->   "%tmp_74 = fcmp ogt float %phi_ln28_26, %select_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2616 'fcmp' 'tmp_74' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2617 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_46 = and i1 %and_ln28_45, %tmp_74" [pool/pooling.cpp:28]   --->   Operation 2617 'and' 'and_ln28_46' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2618 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_26 = select i1 %and_ln28_46, float %phi_ln28_26, float %select_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2618 'select' 'select_ln28_26' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 2619 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_15 = load float* %conv_1_out_22_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2619 'load' 'conv_1_out_22_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2620 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_15 = load float* %conv_1_out_20_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2620 'load' 'conv_1_out_20_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2621 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_15 = load float* %conv_1_out_18_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2621 'load' 'conv_1_out_18_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2622 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_15 = load float* %conv_1_out_16_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2622 'load' 'conv_1_out_16_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2623 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_15 = load float* %conv_1_out_14_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2623 'load' 'conv_1_out_14_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2624 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_15 = load float* %conv_1_out_12_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2624 'load' 'conv_1_out_12_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2625 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_15 = load float* %conv_1_out_10_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2625 'load' 'conv_1_out_10_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2626 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_15 = load float* %conv_1_out_8_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2626 'load' 'conv_1_out_8_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2627 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_15 = load float* %conv_1_out_6_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2627 'load' 'conv_1_out_6_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2628 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_15 = load float* %conv_1_out_4_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2628 'load' 'conv_1_out_4_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2629 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_15 = load float* %conv_1_out_2_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2629 'load' 'conv_1_out_2_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2630 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_15 = load float* %conv_1_out_0_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2630 'load' 'conv_1_out_0_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2631 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_15 = load float* %conv_1_out_24_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2631 'load' 'conv_1_out_24_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2632 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_17 = load float* %conv_1_out_22_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2632 'load' 'conv_1_out_22_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2633 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_17 = load float* %conv_1_out_20_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2633 'load' 'conv_1_out_20_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2634 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_17 = load float* %conv_1_out_18_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2634 'load' 'conv_1_out_18_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2635 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_17 = load float* %conv_1_out_16_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2635 'load' 'conv_1_out_16_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2636 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_17 = load float* %conv_1_out_14_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2636 'load' 'conv_1_out_14_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2637 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_17 = load float* %conv_1_out_12_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2637 'load' 'conv_1_out_12_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2638 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_17 = load float* %conv_1_out_10_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2638 'load' 'conv_1_out_10_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2639 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_17 = load float* %conv_1_out_8_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2639 'load' 'conv_1_out_8_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2640 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_17 = load float* %conv_1_out_6_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2640 'load' 'conv_1_out_6_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2641 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_17 = load float* %conv_1_out_4_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2641 'load' 'conv_1_out_4_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2642 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_17 = load float* %conv_1_out_2_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2642 'load' 'conv_1_out_2_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2643 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_17 = load float* %conv_1_out_0_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2643 'load' 'conv_1_out_0_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2644 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_17 = load float* %conv_1_out_24_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2644 'load' 'conv_1_out_24_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2645 [1/1] (0.00ns)   --->   "%phi_ln28_34 = phi float [ %conv_1_out_1_load_16, %branch443 ], [ %conv_1_out_3_load_16, %branch445 ], [ %conv_1_out_5_load_16, %branch447 ], [ %conv_1_out_7_load_16, %branch449 ], [ %conv_1_out_9_load_16, %branch451 ], [ %conv_1_out_11_load_16, %branch453 ], [ %conv_1_out_13_load_16, %branch455 ], [ %conv_1_out_15_load_16, %branch457 ], [ %conv_1_out_17_load_16, %branch459 ], [ %conv_1_out_19_load_16, %branch461 ], [ %conv_1_out_21_load_16, %branch463 ], [ %conv_1_out_23_load_16, %branch465 ], [ %conv_1_out_25_load_16, %branch467 ]" [pool/pooling.cpp:28]   --->   Operation 2645 'phi' 'phi_ln28_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2646 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch441 [
    i4 0, label %branch417
    i4 1, label %branch419
    i4 2, label %branch421
    i4 3, label %branch423
    i4 4, label %branch425
    i4 5, label %branch427
    i4 6, label %branch429
    i4 7, label %branch431
    i4 -8, label %branch433
    i4 -7, label %branch435
    i4 -6, label %branch437
    i4 -5, label %branch439
  ]" [pool/pooling.cpp:28]   --->   Operation 2646 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_12 : Operation 2647 [1/1] (0.00ns)   --->   "%phi_ln28_35 = phi float [ %conv_1_out_1_load_17, %branch417 ], [ %conv_1_out_3_load_17, %branch419 ], [ %conv_1_out_5_load_17, %branch421 ], [ %conv_1_out_7_load_17, %branch423 ], [ %conv_1_out_9_load_17, %branch425 ], [ %conv_1_out_11_load_17, %branch427 ], [ %conv_1_out_13_load_17, %branch429 ], [ %conv_1_out_15_load_17, %branch431 ], [ %conv_1_out_17_load_17, %branch433 ], [ %conv_1_out_19_load_17, %branch435 ], [ %conv_1_out_21_load_17, %branch437 ], [ %conv_1_out_23_load_17, %branch439 ], [ %conv_1_out_25_load_17, %branch441 ]" [pool/pooling.cpp:28]   --->   Operation 2647 'phi' 'phi_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 2648 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch414 [
    i4 0, label %branch390
    i4 1, label %branch392
    i4 2, label %branch394
    i4 3, label %branch396
    i4 4, label %branch398
    i4 5, label %branch400
    i4 6, label %branch402
    i4 7, label %branch404
    i4 -8, label %branch406
    i4 -7, label %branch408
    i4 -6, label %branch410
    i4 -5, label %branch412
  ]" [pool/pooling.cpp:28]   --->   Operation 2648 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_12 : Operation 2649 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_18 = load float* %conv_1_out_23_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2649 'load' 'conv_1_out_23_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2650 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 2650 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_12 : Operation 2651 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_18 = load float* %conv_1_out_21_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2651 'load' 'conv_1_out_21_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2652 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 2652 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_12 : Operation 2653 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_18 = load float* %conv_1_out_19_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2653 'load' 'conv_1_out_19_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2654 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 2654 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_12 : Operation 2655 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_18 = load float* %conv_1_out_17_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2655 'load' 'conv_1_out_17_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2656 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 2656 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_12 : Operation 2657 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_18 = load float* %conv_1_out_15_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2657 'load' 'conv_1_out_15_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2658 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 2658 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_12 : Operation 2659 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_18 = load float* %conv_1_out_13_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2659 'load' 'conv_1_out_13_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2660 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 2660 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_12 : Operation 2661 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_18 = load float* %conv_1_out_11_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2661 'load' 'conv_1_out_11_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2662 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 2662 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_12 : Operation 2663 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_18 = load float* %conv_1_out_9_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2663 'load' 'conv_1_out_9_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2664 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 2664 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_12 : Operation 2665 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_18 = load float* %conv_1_out_7_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2665 'load' 'conv_1_out_7_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2666 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 2666 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_12 : Operation 2667 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_18 = load float* %conv_1_out_5_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2667 'load' 'conv_1_out_5_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2668 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 2668 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_12 : Operation 2669 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_18 = load float* %conv_1_out_3_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2669 'load' 'conv_1_out_3_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2670 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 2670 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_12 : Operation 2671 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_18 = load float* %conv_1_out_1_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2671 'load' 'conv_1_out_1_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2672 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 2672 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_12 : Operation 2673 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_18 = load float* %conv_1_out_25_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 2673 'load' 'conv_1_out_25_load_18' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2674 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 2674 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_12 : Operation 2675 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_19 = load float* %conv_1_out_23_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2675 'load' 'conv_1_out_23_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2676 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 2676 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_12 : Operation 2677 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_19 = load float* %conv_1_out_21_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2677 'load' 'conv_1_out_21_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2678 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 2678 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_12 : Operation 2679 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_19 = load float* %conv_1_out_19_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2679 'load' 'conv_1_out_19_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2680 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 2680 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_12 : Operation 2681 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_19 = load float* %conv_1_out_17_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2681 'load' 'conv_1_out_17_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2682 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 2682 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_12 : Operation 2683 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_19 = load float* %conv_1_out_15_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2683 'load' 'conv_1_out_15_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2684 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 2684 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_12 : Operation 2685 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_19 = load float* %conv_1_out_13_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2685 'load' 'conv_1_out_13_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2686 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 2686 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_12 : Operation 2687 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_19 = load float* %conv_1_out_11_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2687 'load' 'conv_1_out_11_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2688 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 2688 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_12 : Operation 2689 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_19 = load float* %conv_1_out_9_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2689 'load' 'conv_1_out_9_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2690 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 2690 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_12 : Operation 2691 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_19 = load float* %conv_1_out_7_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2691 'load' 'conv_1_out_7_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2692 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 2692 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_12 : Operation 2693 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_19 = load float* %conv_1_out_5_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2693 'load' 'conv_1_out_5_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2694 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 2694 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_12 : Operation 2695 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_19 = load float* %conv_1_out_3_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2695 'load' 'conv_1_out_3_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2696 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 2696 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_12 : Operation 2697 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_19 = load float* %conv_1_out_1_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2697 'load' 'conv_1_out_1_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2698 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 2698 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_12 : Operation 2699 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_19 = load float* %conv_1_out_25_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2699 'load' 'conv_1_out_25_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2700 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 2700 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_12 : Operation 2701 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_20 = load float* %conv_1_out_23_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2701 'load' 'conv_1_out_23_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2702 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_20 = load float* %conv_1_out_21_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2702 'load' 'conv_1_out_21_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2703 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_20 = load float* %conv_1_out_19_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2703 'load' 'conv_1_out_19_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2704 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_20 = load float* %conv_1_out_17_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2704 'load' 'conv_1_out_17_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2705 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_20 = load float* %conv_1_out_15_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2705 'load' 'conv_1_out_15_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2706 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_20 = load float* %conv_1_out_13_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2706 'load' 'conv_1_out_13_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2707 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_20 = load float* %conv_1_out_11_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2707 'load' 'conv_1_out_11_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2708 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_20 = load float* %conv_1_out_9_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2708 'load' 'conv_1_out_9_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2709 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_20 = load float* %conv_1_out_7_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2709 'load' 'conv_1_out_7_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2710 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_20 = load float* %conv_1_out_5_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2710 'load' 'conv_1_out_5_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2711 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_20 = load float* %conv_1_out_3_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2711 'load' 'conv_1_out_3_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2712 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_20 = load float* %conv_1_out_1_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2712 'load' 'conv_1_out_1_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2713 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_20 = load float* %conv_1_out_25_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2713 'load' 'conv_1_out_25_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2714 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_21 = load float* %conv_1_out_23_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2714 'load' 'conv_1_out_23_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2715 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_21 = load float* %conv_1_out_21_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2715 'load' 'conv_1_out_21_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2716 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_21 = load float* %conv_1_out_19_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2716 'load' 'conv_1_out_19_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2717 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_21 = load float* %conv_1_out_17_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2717 'load' 'conv_1_out_17_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2718 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_21 = load float* %conv_1_out_15_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2718 'load' 'conv_1_out_15_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2719 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_21 = load float* %conv_1_out_13_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2719 'load' 'conv_1_out_13_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2720 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_21 = load float* %conv_1_out_11_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2720 'load' 'conv_1_out_11_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2721 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_21 = load float* %conv_1_out_9_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2721 'load' 'conv_1_out_9_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2722 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_21 = load float* %conv_1_out_7_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2722 'load' 'conv_1_out_7_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2723 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_21 = load float* %conv_1_out_5_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2723 'load' 'conv_1_out_5_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2724 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_21 = load float* %conv_1_out_3_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2724 'load' 'conv_1_out_3_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2725 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_21 = load float* %conv_1_out_1_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2725 'load' 'conv_1_out_1_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 2726 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_21 = load float* %conv_1_out_25_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2726 'load' 'conv_1_out_25_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 13 <SV = 12> <Delay = 22.3>
ST_13 : Operation 2727 [1/1] (1.73ns)   --->   "%add_ln28_1 = add i10 %zext_ln28_5, -288" [pool/pooling.cpp:28]   --->   Operation 2727 'add' 'add_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2728 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i10 %add_ln28_1 to i64" [pool/pooling.cpp:28]   --->   Operation 2728 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2729 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_4 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2729 'getelementptr' 'conv_1_out_0_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2730 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_6 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2730 'getelementptr' 'conv_1_out_0_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2731 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_2 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 2731 'getelementptr' 'conv_1_out_1_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2732 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_3 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 2732 'getelementptr' 'conv_1_out_1_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2733 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_4 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2733 'getelementptr' 'conv_1_out_2_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2734 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_6 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2734 'getelementptr' 'conv_1_out_2_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2735 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_2 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 2735 'getelementptr' 'conv_1_out_3_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2736 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_3 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 2736 'getelementptr' 'conv_1_out_3_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2737 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_4 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2737 'getelementptr' 'conv_1_out_4_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2738 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_6 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2738 'getelementptr' 'conv_1_out_4_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2739 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_2 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 2739 'getelementptr' 'conv_1_out_5_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2740 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_3 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 2740 'getelementptr' 'conv_1_out_5_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2741 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_4 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2741 'getelementptr' 'conv_1_out_6_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2742 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_6 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2742 'getelementptr' 'conv_1_out_6_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2743 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_2 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 2743 'getelementptr' 'conv_1_out_7_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2744 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_3 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 2744 'getelementptr' 'conv_1_out_7_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2745 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_4 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2745 'getelementptr' 'conv_1_out_8_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2746 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_6 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2746 'getelementptr' 'conv_1_out_8_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2747 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_2 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 2747 'getelementptr' 'conv_1_out_9_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2748 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_3 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 2748 'getelementptr' 'conv_1_out_9_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2749 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_4 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2749 'getelementptr' 'conv_1_out_10_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2750 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_6 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2750 'getelementptr' 'conv_1_out_10_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2751 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_2 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 2751 'getelementptr' 'conv_1_out_11_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2752 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_3 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 2752 'getelementptr' 'conv_1_out_11_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2753 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_4 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2753 'getelementptr' 'conv_1_out_12_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2754 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_6 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2754 'getelementptr' 'conv_1_out_12_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2755 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_2 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 2755 'getelementptr' 'conv_1_out_13_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2756 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_3 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 2756 'getelementptr' 'conv_1_out_13_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2757 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_4 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2757 'getelementptr' 'conv_1_out_14_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2758 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_6 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2758 'getelementptr' 'conv_1_out_14_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2759 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_2 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 2759 'getelementptr' 'conv_1_out_15_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2760 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_3 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 2760 'getelementptr' 'conv_1_out_15_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2761 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_4 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2761 'getelementptr' 'conv_1_out_16_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2762 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_6 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2762 'getelementptr' 'conv_1_out_16_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2763 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_2 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 2763 'getelementptr' 'conv_1_out_17_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2764 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_3 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 2764 'getelementptr' 'conv_1_out_17_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2765 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_4 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2765 'getelementptr' 'conv_1_out_18_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2766 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_6 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2766 'getelementptr' 'conv_1_out_18_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2767 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_2 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 2767 'getelementptr' 'conv_1_out_19_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2768 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_3 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 2768 'getelementptr' 'conv_1_out_19_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2769 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_4 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2769 'getelementptr' 'conv_1_out_20_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2770 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_6 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2770 'getelementptr' 'conv_1_out_20_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2771 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_2 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 2771 'getelementptr' 'conv_1_out_21_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2772 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_3 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 2772 'getelementptr' 'conv_1_out_21_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2773 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_4 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2773 'getelementptr' 'conv_1_out_22_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2774 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_6 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2774 'getelementptr' 'conv_1_out_22_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2775 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_2 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 2775 'getelementptr' 'conv_1_out_23_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2776 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_3 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 2776 'getelementptr' 'conv_1_out_23_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2777 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_4 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 2777 'getelementptr' 'conv_1_out_24_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2778 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_6 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 2778 'getelementptr' 'conv_1_out_24_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2779 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_2 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 2779 'getelementptr' 'conv_1_out_25_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2780 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_3 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %tmp_144" [pool/pooling.cpp:28]   --->   Operation 2780 'getelementptr' 'conv_1_out_25_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2781 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_15 = load float* %conv_1_out_22_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2781 'load' 'conv_1_out_22_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2782 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2782 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_13 : Operation 2783 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_15 = load float* %conv_1_out_20_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2783 'load' 'conv_1_out_20_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2784 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2784 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_13 : Operation 2785 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_15 = load float* %conv_1_out_18_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2785 'load' 'conv_1_out_18_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2786 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2786 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_13 : Operation 2787 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_15 = load float* %conv_1_out_16_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2787 'load' 'conv_1_out_16_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2788 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2788 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_13 : Operation 2789 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_15 = load float* %conv_1_out_14_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2789 'load' 'conv_1_out_14_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2790 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2790 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_13 : Operation 2791 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_15 = load float* %conv_1_out_12_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2791 'load' 'conv_1_out_12_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2792 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2792 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_13 : Operation 2793 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_15 = load float* %conv_1_out_10_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2793 'load' 'conv_1_out_10_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2794 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2794 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_13 : Operation 2795 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_15 = load float* %conv_1_out_8_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2795 'load' 'conv_1_out_8_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2796 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2796 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_13 : Operation 2797 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_15 = load float* %conv_1_out_6_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2797 'load' 'conv_1_out_6_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2798 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2798 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_13 : Operation 2799 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_15 = load float* %conv_1_out_4_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2799 'load' 'conv_1_out_4_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2800 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2800 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_13 : Operation 2801 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_15 = load float* %conv_1_out_2_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2801 'load' 'conv_1_out_2_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2802 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2802 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_13 : Operation 2803 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_15 = load float* %conv_1_out_0_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2803 'load' 'conv_1_out_0_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2804 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2804 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_13 : Operation 2805 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_15 = load float* %conv_1_out_24_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 2805 'load' 'conv_1_out_24_load_15' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2806 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2806 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_13 : Operation 2807 [1/1] (0.00ns)   --->   "%phi_ln28_29 = phi float [ %conv_1_out_0_load_15, %branch572 ], [ %conv_1_out_2_load_15, %branch574 ], [ %conv_1_out_4_load_15, %branch576 ], [ %conv_1_out_6_load_15, %branch578 ], [ %conv_1_out_8_load_15, %branch580 ], [ %conv_1_out_10_load_15, %branch582 ], [ %conv_1_out_12_load_15, %branch584 ], [ %conv_1_out_14_load_15, %branch586 ], [ %conv_1_out_16_load_15, %branch588 ], [ %conv_1_out_18_load_15, %branch590 ], [ %conv_1_out_20_load_15, %branch592 ], [ %conv_1_out_22_load_15, %branch594 ], [ %conv_1_out_24_load_15, %branch596 ]" [pool/pooling.cpp:28]   --->   Operation 2807 'phi' 'phi_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2808 [1/1] (0.00ns)   --->   "%bitcast_ln28_50 = bitcast float %phi_ln28_29 to i32" [pool/pooling.cpp:28]   --->   Operation 2808 'bitcast' 'bitcast_ln28_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2809 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_50, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2809 'partselect' 'tmp_80' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2810 [1/1] (0.00ns)   --->   "%trunc_ln28_50 = trunc i32 %bitcast_ln28_50 to i23" [pool/pooling.cpp:28]   --->   Operation 2810 'trunc' 'trunc_ln28_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2811 [1/1] (0.00ns)   --->   "%bitcast_ln28_51 = bitcast float %select_ln28_28 to i32" [pool/pooling.cpp:28]   --->   Operation 2811 'bitcast' 'bitcast_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2812 [1/1] (0.00ns)   --->   "%tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_51, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2812 'partselect' 'tmp_81' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2813 [1/1] (0.00ns)   --->   "%trunc_ln28_51 = trunc i32 %bitcast_ln28_51 to i23" [pool/pooling.cpp:28]   --->   Operation 2813 'trunc' 'trunc_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2814 [1/1] (1.55ns)   --->   "%icmp_ln28_100 = icmp ne i8 %tmp_80, -1" [pool/pooling.cpp:28]   --->   Operation 2814 'icmp' 'icmp_ln28_100' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2815 [1/1] (2.44ns)   --->   "%icmp_ln28_101 = icmp eq i23 %trunc_ln28_50, 0" [pool/pooling.cpp:28]   --->   Operation 2815 'icmp' 'icmp_ln28_101' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2816 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%or_ln28_50 = or i1 %icmp_ln28_101, %icmp_ln28_100" [pool/pooling.cpp:28]   --->   Operation 2816 'or' 'or_ln28_50' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2817 [1/1] (1.55ns)   --->   "%icmp_ln28_102 = icmp ne i8 %tmp_81, -1" [pool/pooling.cpp:28]   --->   Operation 2817 'icmp' 'icmp_ln28_102' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2818 [1/1] (2.44ns)   --->   "%icmp_ln28_103 = icmp eq i23 %trunc_ln28_51, 0" [pool/pooling.cpp:28]   --->   Operation 2818 'icmp' 'icmp_ln28_103' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%or_ln28_51 = or i1 %icmp_ln28_103, %icmp_ln28_102" [pool/pooling.cpp:28]   --->   Operation 2819 'or' 'or_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%and_ln28_50 = and i1 %or_ln28_50, %or_ln28_51" [pool/pooling.cpp:28]   --->   Operation 2820 'and' 'and_ln28_50' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2821 [1/1] (6.78ns)   --->   "%tmp_82 = fcmp ogt float %phi_ln28_29, %select_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2821 'fcmp' 'tmp_82' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2822 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_51 = and i1 %and_ln28_50, %tmp_82" [pool/pooling.cpp:28]   --->   Operation 2822 'and' 'and_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2823 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_29 = select i1 %and_ln28_51, float %phi_ln28_29, float %select_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2823 'select' 'select_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2824 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch571 [
    i4 0, label %branch547
    i4 1, label %branch549
    i4 2, label %branch551
    i4 3, label %branch553
    i4 4, label %branch555
    i4 5, label %branch557
    i4 6, label %branch559
    i4 7, label %branch561
    i4 -8, label %branch563
    i4 -7, label %branch565
    i4 -6, label %branch567
    i4 -5, label %branch569
  ]" [pool/pooling.cpp:28]   --->   Operation 2824 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_13 : Operation 2825 [1/1] (0.00ns)   --->   "%bitcast_ln28_52 = bitcast float %phi_ln28_30 to i32" [pool/pooling.cpp:28]   --->   Operation 2825 'bitcast' 'bitcast_ln28_52' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2826 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_52, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2826 'partselect' 'tmp_83' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2827 [1/1] (0.00ns)   --->   "%trunc_ln28_52 = trunc i32 %bitcast_ln28_52 to i23" [pool/pooling.cpp:28]   --->   Operation 2827 'trunc' 'trunc_ln28_52' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2828 [1/1] (0.00ns)   --->   "%bitcast_ln28_53 = bitcast float %select_ln28_29 to i32" [pool/pooling.cpp:28]   --->   Operation 2828 'bitcast' 'bitcast_ln28_53' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2829 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_53, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2829 'partselect' 'tmp_84' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2830 [1/1] (0.00ns)   --->   "%trunc_ln28_53 = trunc i32 %bitcast_ln28_53 to i23" [pool/pooling.cpp:28]   --->   Operation 2830 'trunc' 'trunc_ln28_53' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2831 [1/1] (1.55ns)   --->   "%icmp_ln28_104 = icmp ne i8 %tmp_83, -1" [pool/pooling.cpp:28]   --->   Operation 2831 'icmp' 'icmp_ln28_104' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2832 [1/1] (2.44ns)   --->   "%icmp_ln28_105 = icmp eq i23 %trunc_ln28_52, 0" [pool/pooling.cpp:28]   --->   Operation 2832 'icmp' 'icmp_ln28_105' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2833 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%or_ln28_52 = or i1 %icmp_ln28_105, %icmp_ln28_104" [pool/pooling.cpp:28]   --->   Operation 2833 'or' 'or_ln28_52' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2834 [1/1] (1.55ns)   --->   "%icmp_ln28_106 = icmp ne i8 %tmp_84, -1" [pool/pooling.cpp:28]   --->   Operation 2834 'icmp' 'icmp_ln28_106' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2835 [1/1] (2.44ns)   --->   "%icmp_ln28_107 = icmp eq i23 %trunc_ln28_53, 0" [pool/pooling.cpp:28]   --->   Operation 2835 'icmp' 'icmp_ln28_107' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%or_ln28_53 = or i1 %icmp_ln28_107, %icmp_ln28_106" [pool/pooling.cpp:28]   --->   Operation 2836 'or' 'or_ln28_53' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%and_ln28_52 = and i1 %or_ln28_52, %or_ln28_53" [pool/pooling.cpp:28]   --->   Operation 2837 'and' 'and_ln28_52' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2838 [1/1] (6.78ns)   --->   "%tmp_85 = fcmp ogt float %phi_ln28_30, %select_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2838 'fcmp' 'tmp_85' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2839 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_53 = and i1 %and_ln28_52, %tmp_85" [pool/pooling.cpp:28]   --->   Operation 2839 'and' 'and_ln28_53' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2840 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_30 = select i1 %and_ln28_53, float %phi_ln28_30, float %select_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2840 'select' 'select_ln28_30' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2841 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_17 = load float* %conv_1_out_22_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2841 'load' 'conv_1_out_22_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2842 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 2842 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_13 : Operation 2843 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_17 = load float* %conv_1_out_20_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2843 'load' 'conv_1_out_20_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2844 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 2844 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_13 : Operation 2845 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_17 = load float* %conv_1_out_18_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2845 'load' 'conv_1_out_18_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2846 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 2846 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_13 : Operation 2847 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_17 = load float* %conv_1_out_16_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2847 'load' 'conv_1_out_16_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2848 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 2848 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_13 : Operation 2849 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_17 = load float* %conv_1_out_14_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2849 'load' 'conv_1_out_14_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2850 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 2850 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_13 : Operation 2851 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_17 = load float* %conv_1_out_12_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2851 'load' 'conv_1_out_12_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2852 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 2852 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_13 : Operation 2853 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_17 = load float* %conv_1_out_10_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2853 'load' 'conv_1_out_10_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2854 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 2854 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_13 : Operation 2855 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_17 = load float* %conv_1_out_8_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2855 'load' 'conv_1_out_8_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2856 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 2856 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_13 : Operation 2857 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_17 = load float* %conv_1_out_6_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2857 'load' 'conv_1_out_6_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2858 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 2858 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_13 : Operation 2859 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_17 = load float* %conv_1_out_4_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2859 'load' 'conv_1_out_4_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2860 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 2860 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_13 : Operation 2861 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_17 = load float* %conv_1_out_2_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2861 'load' 'conv_1_out_2_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2862 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 2862 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_13 : Operation 2863 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_17 = load float* %conv_1_out_0_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2863 'load' 'conv_1_out_0_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2864 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 2864 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_13 : Operation 2865 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_17 = load float* %conv_1_out_24_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 2865 'load' 'conv_1_out_24_load_17' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2866 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 2866 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_13 : Operation 2867 [1/1] (0.00ns)   --->   "%phi_ln28_33 = phi float [ %conv_1_out_0_load_17, %branch468 ], [ %conv_1_out_2_load_17, %branch470 ], [ %conv_1_out_4_load_17, %branch472 ], [ %conv_1_out_6_load_17, %branch474 ], [ %conv_1_out_8_load_17, %branch476 ], [ %conv_1_out_10_load_17, %branch478 ], [ %conv_1_out_12_load_17, %branch480 ], [ %conv_1_out_14_load_17, %branch482 ], [ %conv_1_out_16_load_17, %branch484 ], [ %conv_1_out_18_load_17, %branch486 ], [ %conv_1_out_20_load_17, %branch488 ], [ %conv_1_out_22_load_17, %branch490 ], [ %conv_1_out_24_load_17, %branch492 ]" [pool/pooling.cpp:28]   --->   Operation 2867 'phi' 'phi_ln28_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2868 [1/1] (0.00ns)   --->   "%bitcast_ln28_57 = bitcast float %phi_ln28_33 to i32" [pool/pooling.cpp:28]   --->   Operation 2868 'bitcast' 'bitcast_ln28_57' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2869 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_57, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2869 'partselect' 'tmp_91' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2870 [1/1] (0.00ns)   --->   "%trunc_ln28_57 = trunc i32 %bitcast_ln28_57 to i23" [pool/pooling.cpp:28]   --->   Operation 2870 'trunc' 'trunc_ln28_57' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2871 [1/1] (0.00ns)   --->   "%bitcast_ln28_58 = bitcast float %select_ln28_32 to i32" [pool/pooling.cpp:28]   --->   Operation 2871 'bitcast' 'bitcast_ln28_58' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2872 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_58, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2872 'partselect' 'tmp_92' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2873 [1/1] (0.00ns)   --->   "%trunc_ln28_58 = trunc i32 %bitcast_ln28_58 to i23" [pool/pooling.cpp:28]   --->   Operation 2873 'trunc' 'trunc_ln28_58' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2874 [1/1] (1.55ns)   --->   "%icmp_ln28_114 = icmp ne i8 %tmp_91, -1" [pool/pooling.cpp:28]   --->   Operation 2874 'icmp' 'icmp_ln28_114' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2875 [1/1] (2.44ns)   --->   "%icmp_ln28_115 = icmp eq i23 %trunc_ln28_57, 0" [pool/pooling.cpp:28]   --->   Operation 2875 'icmp' 'icmp_ln28_115' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%or_ln28_57 = or i1 %icmp_ln28_115, %icmp_ln28_114" [pool/pooling.cpp:28]   --->   Operation 2876 'or' 'or_ln28_57' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2877 [1/1] (1.55ns)   --->   "%icmp_ln28_116 = icmp ne i8 %tmp_92, -1" [pool/pooling.cpp:28]   --->   Operation 2877 'icmp' 'icmp_ln28_116' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2878 [1/1] (2.44ns)   --->   "%icmp_ln28_117 = icmp eq i23 %trunc_ln28_58, 0" [pool/pooling.cpp:28]   --->   Operation 2878 'icmp' 'icmp_ln28_117' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%or_ln28_58 = or i1 %icmp_ln28_117, %icmp_ln28_116" [pool/pooling.cpp:28]   --->   Operation 2879 'or' 'or_ln28_58' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%and_ln28_57 = and i1 %or_ln28_57, %or_ln28_58" [pool/pooling.cpp:28]   --->   Operation 2880 'and' 'and_ln28_57' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2881 [1/1] (6.78ns)   --->   "%tmp_93 = fcmp ogt float %phi_ln28_33, %select_ln28_32" [pool/pooling.cpp:28]   --->   Operation 2881 'fcmp' 'tmp_93' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2882 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_58 = and i1 %and_ln28_57, %tmp_93" [pool/pooling.cpp:28]   --->   Operation 2882 'and' 'and_ln28_58' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2883 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_33 = select i1 %and_ln28_58, float %phi_ln28_33, float %select_ln28_32" [pool/pooling.cpp:28]   --->   Operation 2883 'select' 'select_ln28_33' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2884 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch467 [
    i4 0, label %branch443
    i4 1, label %branch445
    i4 2, label %branch447
    i4 3, label %branch449
    i4 4, label %branch451
    i4 5, label %branch453
    i4 6, label %branch455
    i4 7, label %branch457
    i4 -8, label %branch459
    i4 -7, label %branch461
    i4 -6, label %branch463
    i4 -5, label %branch465
  ]" [pool/pooling.cpp:28]   --->   Operation 2884 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_13 : Operation 2885 [1/1] (0.00ns)   --->   "%bitcast_ln28_59 = bitcast float %phi_ln28_34 to i32" [pool/pooling.cpp:28]   --->   Operation 2885 'bitcast' 'bitcast_ln28_59' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2886 [1/1] (0.00ns)   --->   "%tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_59, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2886 'partselect' 'tmp_94' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2887 [1/1] (0.00ns)   --->   "%trunc_ln28_59 = trunc i32 %bitcast_ln28_59 to i23" [pool/pooling.cpp:28]   --->   Operation 2887 'trunc' 'trunc_ln28_59' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2888 [1/1] (0.00ns)   --->   "%bitcast_ln28_60 = bitcast float %select_ln28_33 to i32" [pool/pooling.cpp:28]   --->   Operation 2888 'bitcast' 'bitcast_ln28_60' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2889 [1/1] (0.00ns)   --->   "%tmp_95 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_60, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2889 'partselect' 'tmp_95' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2890 [1/1] (0.00ns)   --->   "%trunc_ln28_60 = trunc i32 %bitcast_ln28_60 to i23" [pool/pooling.cpp:28]   --->   Operation 2890 'trunc' 'trunc_ln28_60' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2891 [1/1] (1.55ns)   --->   "%icmp_ln28_118 = icmp ne i8 %tmp_94, -1" [pool/pooling.cpp:28]   --->   Operation 2891 'icmp' 'icmp_ln28_118' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2892 [1/1] (2.44ns)   --->   "%icmp_ln28_119 = icmp eq i23 %trunc_ln28_59, 0" [pool/pooling.cpp:28]   --->   Operation 2892 'icmp' 'icmp_ln28_119' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%or_ln28_59 = or i1 %icmp_ln28_119, %icmp_ln28_118" [pool/pooling.cpp:28]   --->   Operation 2893 'or' 'or_ln28_59' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2894 [1/1] (1.55ns)   --->   "%icmp_ln28_120 = icmp ne i8 %tmp_95, -1" [pool/pooling.cpp:28]   --->   Operation 2894 'icmp' 'icmp_ln28_120' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2895 [1/1] (2.44ns)   --->   "%icmp_ln28_121 = icmp eq i23 %trunc_ln28_60, 0" [pool/pooling.cpp:28]   --->   Operation 2895 'icmp' 'icmp_ln28_121' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2896 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%or_ln28_60 = or i1 %icmp_ln28_121, %icmp_ln28_120" [pool/pooling.cpp:28]   --->   Operation 2896 'or' 'or_ln28_60' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%and_ln28_59 = and i1 %or_ln28_59, %or_ln28_60" [pool/pooling.cpp:28]   --->   Operation 2897 'and' 'and_ln28_59' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2898 [1/1] (6.78ns)   --->   "%tmp_96 = fcmp ogt float %phi_ln28_34, %select_ln28_33" [pool/pooling.cpp:28]   --->   Operation 2898 'fcmp' 'tmp_96' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2899 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_60 = and i1 %and_ln28_59, %tmp_96" [pool/pooling.cpp:28]   --->   Operation 2899 'and' 'and_ln28_60' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2900 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_34 = select i1 %and_ln28_60, float %phi_ln28_34, float %select_ln28_33" [pool/pooling.cpp:28]   --->   Operation 2900 'select' 'select_ln28_34' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2901 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_19 = load float* %conv_1_out_22_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2901 'load' 'conv_1_out_22_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2902 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_19 = load float* %conv_1_out_20_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2902 'load' 'conv_1_out_20_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2903 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_19 = load float* %conv_1_out_18_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2903 'load' 'conv_1_out_18_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2904 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_19 = load float* %conv_1_out_16_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2904 'load' 'conv_1_out_16_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2905 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_19 = load float* %conv_1_out_14_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2905 'load' 'conv_1_out_14_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2906 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_19 = load float* %conv_1_out_12_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2906 'load' 'conv_1_out_12_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2907 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_19 = load float* %conv_1_out_10_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2907 'load' 'conv_1_out_10_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2908 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_19 = load float* %conv_1_out_8_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2908 'load' 'conv_1_out_8_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2909 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_19 = load float* %conv_1_out_6_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2909 'load' 'conv_1_out_6_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2910 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_19 = load float* %conv_1_out_4_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2910 'load' 'conv_1_out_4_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2911 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_19 = load float* %conv_1_out_2_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2911 'load' 'conv_1_out_2_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2912 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_19 = load float* %conv_1_out_0_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2912 'load' 'conv_1_out_0_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2913 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_19 = load float* %conv_1_out_24_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 2913 'load' 'conv_1_out_24_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2914 [1/1] (0.00ns)   --->   "%phi_ln28_38 = phi float [ %conv_1_out_1_load_18, %branch339 ], [ %conv_1_out_3_load_18, %branch341 ], [ %conv_1_out_5_load_18, %branch343 ], [ %conv_1_out_7_load_18, %branch345 ], [ %conv_1_out_9_load_18, %branch347 ], [ %conv_1_out_11_load_18, %branch349 ], [ %conv_1_out_13_load_18, %branch351 ], [ %conv_1_out_15_load_18, %branch353 ], [ %conv_1_out_17_load_18, %branch355 ], [ %conv_1_out_19_load_18, %branch357 ], [ %conv_1_out_21_load_18, %branch359 ], [ %conv_1_out_23_load_18, %branch361 ], [ %conv_1_out_25_load_18, %branch363 ]" [pool/pooling.cpp:28]   --->   Operation 2914 'phi' 'phi_ln28_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2915 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch337 [
    i4 0, label %branch313
    i4 1, label %branch315
    i4 2, label %branch317
    i4 3, label %branch319
    i4 4, label %branch321
    i4 5, label %branch323
    i4 6, label %branch325
    i4 7, label %branch327
    i4 -8, label %branch329
    i4 -7, label %branch331
    i4 -6, label %branch333
    i4 -5, label %branch335
  ]" [pool/pooling.cpp:28]   --->   Operation 2915 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_13 : Operation 2916 [1/1] (0.00ns)   --->   "%phi_ln28_39 = phi float [ %conv_1_out_1_load_19, %branch313 ], [ %conv_1_out_3_load_19, %branch315 ], [ %conv_1_out_5_load_19, %branch317 ], [ %conv_1_out_7_load_19, %branch319 ], [ %conv_1_out_9_load_19, %branch321 ], [ %conv_1_out_11_load_19, %branch323 ], [ %conv_1_out_13_load_19, %branch325 ], [ %conv_1_out_15_load_19, %branch327 ], [ %conv_1_out_17_load_19, %branch329 ], [ %conv_1_out_19_load_19, %branch331 ], [ %conv_1_out_21_load_19, %branch333 ], [ %conv_1_out_23_load_19, %branch335 ], [ %conv_1_out_25_load_19, %branch337 ]" [pool/pooling.cpp:28]   --->   Operation 2916 'phi' 'phi_ln28_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 2917 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch310 [
    i4 0, label %branch286
    i4 1, label %branch288
    i4 2, label %branch290
    i4 3, label %branch292
    i4 4, label %branch294
    i4 5, label %branch296
    i4 6, label %branch298
    i4 7, label %branch300
    i4 -8, label %branch302
    i4 -7, label %branch304
    i4 -6, label %branch306
    i4 -5, label %branch308
  ]" [pool/pooling.cpp:28]   --->   Operation 2917 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_13 : Operation 2918 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_21 = load float* %conv_1_out_22_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2918 'load' 'conv_1_out_22_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2919 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_21 = load float* %conv_1_out_20_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2919 'load' 'conv_1_out_20_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2920 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_21 = load float* %conv_1_out_18_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2920 'load' 'conv_1_out_18_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2921 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_21 = load float* %conv_1_out_16_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2921 'load' 'conv_1_out_16_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2922 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_21 = load float* %conv_1_out_14_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2922 'load' 'conv_1_out_14_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2923 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_21 = load float* %conv_1_out_12_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2923 'load' 'conv_1_out_12_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2924 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_21 = load float* %conv_1_out_10_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2924 'load' 'conv_1_out_10_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2925 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_21 = load float* %conv_1_out_8_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2925 'load' 'conv_1_out_8_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2926 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_21 = load float* %conv_1_out_6_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2926 'load' 'conv_1_out_6_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2927 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_21 = load float* %conv_1_out_4_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2927 'load' 'conv_1_out_4_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2928 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_21 = load float* %conv_1_out_2_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2928 'load' 'conv_1_out_2_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2929 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_21 = load float* %conv_1_out_0_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2929 'load' 'conv_1_out_0_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2930 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_21 = load float* %conv_1_out_24_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2930 'load' 'conv_1_out_24_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2931 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_20 = load float* %conv_1_out_23_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2931 'load' 'conv_1_out_23_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2932 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 2932 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_13 : Operation 2933 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_20 = load float* %conv_1_out_21_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2933 'load' 'conv_1_out_21_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2934 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 2934 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_13 : Operation 2935 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_20 = load float* %conv_1_out_19_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2935 'load' 'conv_1_out_19_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2936 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 2936 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_13 : Operation 2937 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_20 = load float* %conv_1_out_17_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2937 'load' 'conv_1_out_17_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2938 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 2938 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_13 : Operation 2939 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_20 = load float* %conv_1_out_15_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2939 'load' 'conv_1_out_15_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2940 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 2940 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_13 : Operation 2941 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_20 = load float* %conv_1_out_13_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2941 'load' 'conv_1_out_13_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2942 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 2942 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_13 : Operation 2943 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_20 = load float* %conv_1_out_11_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2943 'load' 'conv_1_out_11_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2944 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 2944 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_13 : Operation 2945 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_20 = load float* %conv_1_out_9_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2945 'load' 'conv_1_out_9_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2946 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 2946 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_13 : Operation 2947 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_20 = load float* %conv_1_out_7_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2947 'load' 'conv_1_out_7_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2948 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 2948 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_13 : Operation 2949 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_20 = load float* %conv_1_out_5_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2949 'load' 'conv_1_out_5_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2950 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 2950 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_13 : Operation 2951 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_20 = load float* %conv_1_out_3_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2951 'load' 'conv_1_out_3_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2952 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 2952 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_13 : Operation 2953 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_20 = load float* %conv_1_out_1_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2953 'load' 'conv_1_out_1_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2954 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 2954 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_13 : Operation 2955 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_20 = load float* %conv_1_out_25_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 2955 'load' 'conv_1_out_25_load_20' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2956 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 2956 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_13 : Operation 2957 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_21 = load float* %conv_1_out_23_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2957 'load' 'conv_1_out_23_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2958 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 2958 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_13 : Operation 2959 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_21 = load float* %conv_1_out_21_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2959 'load' 'conv_1_out_21_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2960 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 2960 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_13 : Operation 2961 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_21 = load float* %conv_1_out_19_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2961 'load' 'conv_1_out_19_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2962 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 2962 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_13 : Operation 2963 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_21 = load float* %conv_1_out_17_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2963 'load' 'conv_1_out_17_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2964 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 2964 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_13 : Operation 2965 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_21 = load float* %conv_1_out_15_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2965 'load' 'conv_1_out_15_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2966 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 2966 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_13 : Operation 2967 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_21 = load float* %conv_1_out_13_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2967 'load' 'conv_1_out_13_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2968 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 2968 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_13 : Operation 2969 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_21 = load float* %conv_1_out_11_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2969 'load' 'conv_1_out_11_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2970 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 2970 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_13 : Operation 2971 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_21 = load float* %conv_1_out_9_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2971 'load' 'conv_1_out_9_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2972 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 2972 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_13 : Operation 2973 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_21 = load float* %conv_1_out_7_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2973 'load' 'conv_1_out_7_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2974 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 2974 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_13 : Operation 2975 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_21 = load float* %conv_1_out_5_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2975 'load' 'conv_1_out_5_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2976 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 2976 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_13 : Operation 2977 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_21 = load float* %conv_1_out_3_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2977 'load' 'conv_1_out_3_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2978 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 2978 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_13 : Operation 2979 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_21 = load float* %conv_1_out_1_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2979 'load' 'conv_1_out_1_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2980 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 2980 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_13 : Operation 2981 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_21 = load float* %conv_1_out_25_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 2981 'load' 'conv_1_out_25_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2982 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 2982 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_13 : Operation 2983 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_22 = load float* %conv_1_out_23_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 2983 'load' 'conv_1_out_23_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2984 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_22 = load float* %conv_1_out_21_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 2984 'load' 'conv_1_out_21_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2985 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_22 = load float* %conv_1_out_19_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 2985 'load' 'conv_1_out_19_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2986 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_22 = load float* %conv_1_out_17_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 2986 'load' 'conv_1_out_17_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2987 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_22 = load float* %conv_1_out_15_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 2987 'load' 'conv_1_out_15_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2988 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_22 = load float* %conv_1_out_13_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 2988 'load' 'conv_1_out_13_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2989 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_22 = load float* %conv_1_out_11_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 2989 'load' 'conv_1_out_11_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2990 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_22 = load float* %conv_1_out_9_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 2990 'load' 'conv_1_out_9_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2991 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_22 = load float* %conv_1_out_7_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 2991 'load' 'conv_1_out_7_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2992 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_22 = load float* %conv_1_out_5_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 2992 'load' 'conv_1_out_5_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2993 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_22 = load float* %conv_1_out_3_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 2993 'load' 'conv_1_out_3_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2994 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_22 = load float* %conv_1_out_1_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 2994 'load' 'conv_1_out_1_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2995 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_22 = load float* %conv_1_out_25_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 2995 'load' 'conv_1_out_25_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2996 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_23 = load float* %conv_1_out_23_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 2996 'load' 'conv_1_out_23_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2997 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_23 = load float* %conv_1_out_21_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 2997 'load' 'conv_1_out_21_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2998 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_23 = load float* %conv_1_out_19_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 2998 'load' 'conv_1_out_19_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 2999 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_23 = load float* %conv_1_out_17_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 2999 'load' 'conv_1_out_17_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 3000 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_23 = load float* %conv_1_out_15_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3000 'load' 'conv_1_out_15_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 3001 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_23 = load float* %conv_1_out_13_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3001 'load' 'conv_1_out_13_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 3002 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_23 = load float* %conv_1_out_11_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3002 'load' 'conv_1_out_11_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 3003 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_23 = load float* %conv_1_out_9_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3003 'load' 'conv_1_out_9_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 3004 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_23 = load float* %conv_1_out_7_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3004 'load' 'conv_1_out_7_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 3005 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_23 = load float* %conv_1_out_5_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3005 'load' 'conv_1_out_5_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 3006 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_23 = load float* %conv_1_out_3_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3006 'load' 'conv_1_out_3_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 3007 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_23 = load float* %conv_1_out_1_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3007 'load' 'conv_1_out_1_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 3008 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_23 = load float* %conv_1_out_25_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3008 'load' 'conv_1_out_25_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 14 <SV = 13> <Delay = 22.3>
ST_14 : Operation 3009 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i9 %add_ln28 to i10" [pool/pooling.cpp:28]   --->   Operation 3009 'sext' 'sext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3010 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i10 %sext_ln28 to i64" [pool/pooling.cpp:28]   --->   Operation 3010 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3011 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3011 'getelementptr' 'conv_1_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3012 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_2 = getelementptr [832 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 3012 'getelementptr' 'conv_1_out_0_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3013 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3013 'getelementptr' 'conv_1_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3014 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_1 = getelementptr [832 x float]* %conv_1_out_1, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 3014 'getelementptr' 'conv_1_out_1_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3015 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3015 'getelementptr' 'conv_1_out_2_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3016 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_2 = getelementptr [832 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 3016 'getelementptr' 'conv_1_out_2_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3017 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3017 'getelementptr' 'conv_1_out_3_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3018 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_1 = getelementptr [832 x float]* %conv_1_out_3, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 3018 'getelementptr' 'conv_1_out_3_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3019 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3019 'getelementptr' 'conv_1_out_4_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3020 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_2 = getelementptr [832 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 3020 'getelementptr' 'conv_1_out_4_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3021 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3021 'getelementptr' 'conv_1_out_5_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3022 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_1 = getelementptr [832 x float]* %conv_1_out_5, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 3022 'getelementptr' 'conv_1_out_5_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3023 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3023 'getelementptr' 'conv_1_out_6_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3024 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_2 = getelementptr [832 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 3024 'getelementptr' 'conv_1_out_6_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3025 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3025 'getelementptr' 'conv_1_out_7_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3026 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_1 = getelementptr [832 x float]* %conv_1_out_7, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 3026 'getelementptr' 'conv_1_out_7_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3027 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3027 'getelementptr' 'conv_1_out_8_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3028 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_2 = getelementptr [832 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 3028 'getelementptr' 'conv_1_out_8_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3029 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3029 'getelementptr' 'conv_1_out_9_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3030 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_1 = getelementptr [832 x float]* %conv_1_out_9, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 3030 'getelementptr' 'conv_1_out_9_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3031 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3031 'getelementptr' 'conv_1_out_10_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3032 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_2 = getelementptr [832 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 3032 'getelementptr' 'conv_1_out_10_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3033 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3033 'getelementptr' 'conv_1_out_11_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3034 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_1 = getelementptr [832 x float]* %conv_1_out_11, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 3034 'getelementptr' 'conv_1_out_11_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3035 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3035 'getelementptr' 'conv_1_out_12_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3036 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_2 = getelementptr [832 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 3036 'getelementptr' 'conv_1_out_12_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3037 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3037 'getelementptr' 'conv_1_out_13_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3038 [1/1] (0.00ns)   --->   "%conv_1_out_13_addr_1 = getelementptr [832 x float]* %conv_1_out_13, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 3038 'getelementptr' 'conv_1_out_13_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3039 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3039 'getelementptr' 'conv_1_out_14_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3040 [1/1] (0.00ns)   --->   "%conv_1_out_14_addr_2 = getelementptr [832 x float]* %conv_1_out_14, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 3040 'getelementptr' 'conv_1_out_14_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3041 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3041 'getelementptr' 'conv_1_out_15_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3042 [1/1] (0.00ns)   --->   "%conv_1_out_15_addr_1 = getelementptr [832 x float]* %conv_1_out_15, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 3042 'getelementptr' 'conv_1_out_15_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3043 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3043 'getelementptr' 'conv_1_out_16_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3044 [1/1] (0.00ns)   --->   "%conv_1_out_16_addr_2 = getelementptr [832 x float]* %conv_1_out_16, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 3044 'getelementptr' 'conv_1_out_16_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3045 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3045 'getelementptr' 'conv_1_out_17_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3046 [1/1] (0.00ns)   --->   "%conv_1_out_17_addr_1 = getelementptr [832 x float]* %conv_1_out_17, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 3046 'getelementptr' 'conv_1_out_17_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3047 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3047 'getelementptr' 'conv_1_out_18_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3048 [1/1] (0.00ns)   --->   "%conv_1_out_18_addr_2 = getelementptr [832 x float]* %conv_1_out_18, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 3048 'getelementptr' 'conv_1_out_18_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3049 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3049 'getelementptr' 'conv_1_out_19_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3050 [1/1] (0.00ns)   --->   "%conv_1_out_19_addr_1 = getelementptr [832 x float]* %conv_1_out_19, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 3050 'getelementptr' 'conv_1_out_19_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3051 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3051 'getelementptr' 'conv_1_out_20_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3052 [1/1] (0.00ns)   --->   "%conv_1_out_20_addr_2 = getelementptr [832 x float]* %conv_1_out_20, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 3052 'getelementptr' 'conv_1_out_20_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3053 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3053 'getelementptr' 'conv_1_out_21_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3054 [1/1] (0.00ns)   --->   "%conv_1_out_21_addr_1 = getelementptr [832 x float]* %conv_1_out_21, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 3054 'getelementptr' 'conv_1_out_21_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3055 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3055 'getelementptr' 'conv_1_out_22_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3056 [1/1] (0.00ns)   --->   "%conv_1_out_22_addr_2 = getelementptr [832 x float]* %conv_1_out_22, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 3056 'getelementptr' 'conv_1_out_22_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3057 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3057 'getelementptr' 'conv_1_out_23_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3058 [1/1] (0.00ns)   --->   "%conv_1_out_23_addr_1 = getelementptr [832 x float]* %conv_1_out_23, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 3058 'getelementptr' 'conv_1_out_23_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3059 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3059 'getelementptr' 'conv_1_out_24_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3060 [1/1] (0.00ns)   --->   "%conv_1_out_24_addr_2 = getelementptr [832 x float]* %conv_1_out_24, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 3060 'getelementptr' 'conv_1_out_24_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3061 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3061 'getelementptr' 'conv_1_out_25_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3062 [1/1] (0.00ns)   --->   "%conv_1_out_25_addr_1 = getelementptr [832 x float]* %conv_1_out_25, i64 0, i64 %tmp" [pool/pooling.cpp:28]   --->   Operation 3062 'getelementptr' 'conv_1_out_25_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3063 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_19 = load float* %conv_1_out_22_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 3063 'load' 'conv_1_out_22_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3064 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3064 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_14 : Operation 3065 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_19 = load float* %conv_1_out_20_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 3065 'load' 'conv_1_out_20_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3066 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3066 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_14 : Operation 3067 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_19 = load float* %conv_1_out_18_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 3067 'load' 'conv_1_out_18_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3068 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3068 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_14 : Operation 3069 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_19 = load float* %conv_1_out_16_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 3069 'load' 'conv_1_out_16_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3070 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3070 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_14 : Operation 3071 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_19 = load float* %conv_1_out_14_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 3071 'load' 'conv_1_out_14_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3072 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3072 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_14 : Operation 3073 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_19 = load float* %conv_1_out_12_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 3073 'load' 'conv_1_out_12_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3074 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3074 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_14 : Operation 3075 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_19 = load float* %conv_1_out_10_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 3075 'load' 'conv_1_out_10_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3076 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3076 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_14 : Operation 3077 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_19 = load float* %conv_1_out_8_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 3077 'load' 'conv_1_out_8_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3078 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3078 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_14 : Operation 3079 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_19 = load float* %conv_1_out_6_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 3079 'load' 'conv_1_out_6_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3080 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3080 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_14 : Operation 3081 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_19 = load float* %conv_1_out_4_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 3081 'load' 'conv_1_out_4_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3082 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3082 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_14 : Operation 3083 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_19 = load float* %conv_1_out_2_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 3083 'load' 'conv_1_out_2_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3084 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3084 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_14 : Operation 3085 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_19 = load float* %conv_1_out_0_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 3085 'load' 'conv_1_out_0_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3086 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3086 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_14 : Operation 3087 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_19 = load float* %conv_1_out_24_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 3087 'load' 'conv_1_out_24_load_19' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3088 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3088 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_14 : Operation 3089 [1/1] (0.00ns)   --->   "%phi_ln28_37 = phi float [ %conv_1_out_0_load_19, %branch364 ], [ %conv_1_out_2_load_19, %branch366 ], [ %conv_1_out_4_load_19, %branch368 ], [ %conv_1_out_6_load_19, %branch370 ], [ %conv_1_out_8_load_19, %branch372 ], [ %conv_1_out_10_load_19, %branch374 ], [ %conv_1_out_12_load_19, %branch376 ], [ %conv_1_out_14_load_19, %branch378 ], [ %conv_1_out_16_load_19, %branch380 ], [ %conv_1_out_18_load_19, %branch382 ], [ %conv_1_out_20_load_19, %branch384 ], [ %conv_1_out_22_load_19, %branch386 ], [ %conv_1_out_24_load_19, %branch388 ]" [pool/pooling.cpp:28]   --->   Operation 3089 'phi' 'phi_ln28_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3090 [1/1] (0.00ns)   --->   "%bitcast_ln28_64 = bitcast float %phi_ln28_37 to i32" [pool/pooling.cpp:28]   --->   Operation 3090 'bitcast' 'bitcast_ln28_64' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3091 [1/1] (0.00ns)   --->   "%tmp_102 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_64, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3091 'partselect' 'tmp_102' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3092 [1/1] (0.00ns)   --->   "%trunc_ln28_64 = trunc i32 %bitcast_ln28_64 to i23" [pool/pooling.cpp:28]   --->   Operation 3092 'trunc' 'trunc_ln28_64' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3093 [1/1] (0.00ns)   --->   "%bitcast_ln28_65 = bitcast float %select_ln28_36 to i32" [pool/pooling.cpp:28]   --->   Operation 3093 'bitcast' 'bitcast_ln28_65' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3094 [1/1] (0.00ns)   --->   "%tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_65, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3094 'partselect' 'tmp_103' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3095 [1/1] (0.00ns)   --->   "%trunc_ln28_65 = trunc i32 %bitcast_ln28_65 to i23" [pool/pooling.cpp:28]   --->   Operation 3095 'trunc' 'trunc_ln28_65' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3096 [1/1] (1.55ns)   --->   "%icmp_ln28_128 = icmp ne i8 %tmp_102, -1" [pool/pooling.cpp:28]   --->   Operation 3096 'icmp' 'icmp_ln28_128' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3097 [1/1] (2.44ns)   --->   "%icmp_ln28_129 = icmp eq i23 %trunc_ln28_64, 0" [pool/pooling.cpp:28]   --->   Operation 3097 'icmp' 'icmp_ln28_129' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3098 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%or_ln28_64 = or i1 %icmp_ln28_129, %icmp_ln28_128" [pool/pooling.cpp:28]   --->   Operation 3098 'or' 'or_ln28_64' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3099 [1/1] (1.55ns)   --->   "%icmp_ln28_130 = icmp ne i8 %tmp_103, -1" [pool/pooling.cpp:28]   --->   Operation 3099 'icmp' 'icmp_ln28_130' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3100 [1/1] (2.44ns)   --->   "%icmp_ln28_131 = icmp eq i23 %trunc_ln28_65, 0" [pool/pooling.cpp:28]   --->   Operation 3100 'icmp' 'icmp_ln28_131' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3101 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%or_ln28_65 = or i1 %icmp_ln28_131, %icmp_ln28_130" [pool/pooling.cpp:28]   --->   Operation 3101 'or' 'or_ln28_65' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3102 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%and_ln28_64 = and i1 %or_ln28_64, %or_ln28_65" [pool/pooling.cpp:28]   --->   Operation 3102 'and' 'and_ln28_64' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3103 [1/1] (6.78ns)   --->   "%tmp_104 = fcmp ogt float %phi_ln28_37, %select_ln28_36" [pool/pooling.cpp:28]   --->   Operation 3103 'fcmp' 'tmp_104' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3104 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_65 = and i1 %and_ln28_64, %tmp_104" [pool/pooling.cpp:28]   --->   Operation 3104 'and' 'and_ln28_65' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3105 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_37 = select i1 %and_ln28_65, float %phi_ln28_37, float %select_ln28_36" [pool/pooling.cpp:28]   --->   Operation 3105 'select' 'select_ln28_37' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 3106 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch363 [
    i4 0, label %branch339
    i4 1, label %branch341
    i4 2, label %branch343
    i4 3, label %branch345
    i4 4, label %branch347
    i4 5, label %branch349
    i4 6, label %branch351
    i4 7, label %branch353
    i4 -8, label %branch355
    i4 -7, label %branch357
    i4 -6, label %branch359
    i4 -5, label %branch361
  ]" [pool/pooling.cpp:28]   --->   Operation 3106 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_14 : Operation 3107 [1/1] (0.00ns)   --->   "%bitcast_ln28_66 = bitcast float %phi_ln28_38 to i32" [pool/pooling.cpp:28]   --->   Operation 3107 'bitcast' 'bitcast_ln28_66' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3108 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_66, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3108 'partselect' 'tmp_105' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3109 [1/1] (0.00ns)   --->   "%trunc_ln28_66 = trunc i32 %bitcast_ln28_66 to i23" [pool/pooling.cpp:28]   --->   Operation 3109 'trunc' 'trunc_ln28_66' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3110 [1/1] (0.00ns)   --->   "%bitcast_ln28_67 = bitcast float %select_ln28_37 to i32" [pool/pooling.cpp:28]   --->   Operation 3110 'bitcast' 'bitcast_ln28_67' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3111 [1/1] (0.00ns)   --->   "%tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_67, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3111 'partselect' 'tmp_106' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3112 [1/1] (0.00ns)   --->   "%trunc_ln28_67 = trunc i32 %bitcast_ln28_67 to i23" [pool/pooling.cpp:28]   --->   Operation 3112 'trunc' 'trunc_ln28_67' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3113 [1/1] (1.55ns)   --->   "%icmp_ln28_132 = icmp ne i8 %tmp_105, -1" [pool/pooling.cpp:28]   --->   Operation 3113 'icmp' 'icmp_ln28_132' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3114 [1/1] (2.44ns)   --->   "%icmp_ln28_133 = icmp eq i23 %trunc_ln28_66, 0" [pool/pooling.cpp:28]   --->   Operation 3114 'icmp' 'icmp_ln28_133' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%or_ln28_66 = or i1 %icmp_ln28_133, %icmp_ln28_132" [pool/pooling.cpp:28]   --->   Operation 3115 'or' 'or_ln28_66' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3116 [1/1] (1.55ns)   --->   "%icmp_ln28_134 = icmp ne i8 %tmp_106, -1" [pool/pooling.cpp:28]   --->   Operation 3116 'icmp' 'icmp_ln28_134' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3117 [1/1] (2.44ns)   --->   "%icmp_ln28_135 = icmp eq i23 %trunc_ln28_67, 0" [pool/pooling.cpp:28]   --->   Operation 3117 'icmp' 'icmp_ln28_135' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%or_ln28_67 = or i1 %icmp_ln28_135, %icmp_ln28_134" [pool/pooling.cpp:28]   --->   Operation 3118 'or' 'or_ln28_67' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3119 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%and_ln28_66 = and i1 %or_ln28_66, %or_ln28_67" [pool/pooling.cpp:28]   --->   Operation 3119 'and' 'and_ln28_66' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3120 [1/1] (6.78ns)   --->   "%tmp_107 = fcmp ogt float %phi_ln28_38, %select_ln28_37" [pool/pooling.cpp:28]   --->   Operation 3120 'fcmp' 'tmp_107' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3121 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_67 = and i1 %and_ln28_66, %tmp_107" [pool/pooling.cpp:28]   --->   Operation 3121 'and' 'and_ln28_67' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3122 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_38 = select i1 %and_ln28_67, float %phi_ln28_38, float %select_ln28_37" [pool/pooling.cpp:28]   --->   Operation 3122 'select' 'select_ln28_38' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 3123 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_21 = load float* %conv_1_out_22_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 3123 'load' 'conv_1_out_22_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3124 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3124 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_14 : Operation 3125 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_21 = load float* %conv_1_out_20_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 3125 'load' 'conv_1_out_20_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3126 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3126 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_14 : Operation 3127 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_21 = load float* %conv_1_out_18_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 3127 'load' 'conv_1_out_18_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3128 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3128 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_14 : Operation 3129 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_21 = load float* %conv_1_out_16_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 3129 'load' 'conv_1_out_16_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3130 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3130 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_14 : Operation 3131 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_21 = load float* %conv_1_out_14_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 3131 'load' 'conv_1_out_14_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3132 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3132 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_14 : Operation 3133 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_21 = load float* %conv_1_out_12_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 3133 'load' 'conv_1_out_12_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3134 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3134 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_14 : Operation 3135 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_21 = load float* %conv_1_out_10_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 3135 'load' 'conv_1_out_10_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3136 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3136 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_14 : Operation 3137 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_21 = load float* %conv_1_out_8_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 3137 'load' 'conv_1_out_8_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3138 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3138 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_14 : Operation 3139 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_21 = load float* %conv_1_out_6_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 3139 'load' 'conv_1_out_6_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3140 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3140 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_14 : Operation 3141 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_21 = load float* %conv_1_out_4_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 3141 'load' 'conv_1_out_4_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3142 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3142 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_14 : Operation 3143 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_21 = load float* %conv_1_out_2_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 3143 'load' 'conv_1_out_2_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3144 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3144 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_14 : Operation 3145 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_21 = load float* %conv_1_out_0_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 3145 'load' 'conv_1_out_0_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3146 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3146 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_14 : Operation 3147 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_21 = load float* %conv_1_out_24_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 3147 'load' 'conv_1_out_24_load_21' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3148 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3148 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_14 : Operation 3149 [1/1] (0.00ns)   --->   "%phi_ln28_41 = phi float [ %conv_1_out_0_load_21, %branch260 ], [ %conv_1_out_2_load_21, %branch262 ], [ %conv_1_out_4_load_21, %branch264 ], [ %conv_1_out_6_load_21, %branch266 ], [ %conv_1_out_8_load_21, %branch268 ], [ %conv_1_out_10_load_21, %branch270 ], [ %conv_1_out_12_load_21, %branch272 ], [ %conv_1_out_14_load_21, %branch274 ], [ %conv_1_out_16_load_21, %branch276 ], [ %conv_1_out_18_load_21, %branch278 ], [ %conv_1_out_20_load_21, %branch280 ], [ %conv_1_out_22_load_21, %branch282 ], [ %conv_1_out_24_load_21, %branch284 ]" [pool/pooling.cpp:28]   --->   Operation 3149 'phi' 'phi_ln28_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3150 [1/1] (0.00ns)   --->   "%bitcast_ln28_71 = bitcast float %phi_ln28_41 to i32" [pool/pooling.cpp:28]   --->   Operation 3150 'bitcast' 'bitcast_ln28_71' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3151 [1/1] (0.00ns)   --->   "%tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_71, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3151 'partselect' 'tmp_113' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3152 [1/1] (0.00ns)   --->   "%trunc_ln28_71 = trunc i32 %bitcast_ln28_71 to i23" [pool/pooling.cpp:28]   --->   Operation 3152 'trunc' 'trunc_ln28_71' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3153 [1/1] (0.00ns)   --->   "%bitcast_ln28_72 = bitcast float %select_ln28_40 to i32" [pool/pooling.cpp:28]   --->   Operation 3153 'bitcast' 'bitcast_ln28_72' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3154 [1/1] (0.00ns)   --->   "%tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_72, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3154 'partselect' 'tmp_114' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3155 [1/1] (0.00ns)   --->   "%trunc_ln28_72 = trunc i32 %bitcast_ln28_72 to i23" [pool/pooling.cpp:28]   --->   Operation 3155 'trunc' 'trunc_ln28_72' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3156 [1/1] (1.55ns)   --->   "%icmp_ln28_142 = icmp ne i8 %tmp_113, -1" [pool/pooling.cpp:28]   --->   Operation 3156 'icmp' 'icmp_ln28_142' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3157 [1/1] (2.44ns)   --->   "%icmp_ln28_143 = icmp eq i23 %trunc_ln28_71, 0" [pool/pooling.cpp:28]   --->   Operation 3157 'icmp' 'icmp_ln28_143' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%or_ln28_71 = or i1 %icmp_ln28_143, %icmp_ln28_142" [pool/pooling.cpp:28]   --->   Operation 3158 'or' 'or_ln28_71' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3159 [1/1] (1.55ns)   --->   "%icmp_ln28_144 = icmp ne i8 %tmp_114, -1" [pool/pooling.cpp:28]   --->   Operation 3159 'icmp' 'icmp_ln28_144' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3160 [1/1] (2.44ns)   --->   "%icmp_ln28_145 = icmp eq i23 %trunc_ln28_72, 0" [pool/pooling.cpp:28]   --->   Operation 3160 'icmp' 'icmp_ln28_145' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3161 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%or_ln28_72 = or i1 %icmp_ln28_145, %icmp_ln28_144" [pool/pooling.cpp:28]   --->   Operation 3161 'or' 'or_ln28_72' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3162 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%and_ln28_71 = and i1 %or_ln28_71, %or_ln28_72" [pool/pooling.cpp:28]   --->   Operation 3162 'and' 'and_ln28_71' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3163 [1/1] (6.78ns)   --->   "%tmp_115 = fcmp ogt float %phi_ln28_41, %select_ln28_40" [pool/pooling.cpp:28]   --->   Operation 3163 'fcmp' 'tmp_115' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3164 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_72 = and i1 %and_ln28_71, %tmp_115" [pool/pooling.cpp:28]   --->   Operation 3164 'and' 'and_ln28_72' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3165 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_41 = select i1 %and_ln28_72, float %phi_ln28_41, float %select_ln28_40" [pool/pooling.cpp:28]   --->   Operation 3165 'select' 'select_ln28_41' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 3166 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch259 [
    i4 0, label %branch235
    i4 1, label %branch237
    i4 2, label %branch239
    i4 3, label %branch241
    i4 4, label %branch243
    i4 5, label %branch245
    i4 6, label %branch247
    i4 7, label %branch249
    i4 -8, label %branch251
    i4 -7, label %branch253
    i4 -6, label %branch255
    i4 -5, label %branch257
  ]" [pool/pooling.cpp:28]   --->   Operation 3166 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_14 : Operation 3167 [1/1] (0.00ns)   --->   "%phi_ln28_42 = phi float [ %conv_1_out_1_load_20, %branch235 ], [ %conv_1_out_3_load_20, %branch237 ], [ %conv_1_out_5_load_20, %branch239 ], [ %conv_1_out_7_load_20, %branch241 ], [ %conv_1_out_9_load_20, %branch243 ], [ %conv_1_out_11_load_20, %branch245 ], [ %conv_1_out_13_load_20, %branch247 ], [ %conv_1_out_15_load_20, %branch249 ], [ %conv_1_out_17_load_20, %branch251 ], [ %conv_1_out_19_load_20, %branch253 ], [ %conv_1_out_21_load_20, %branch255 ], [ %conv_1_out_23_load_20, %branch257 ], [ %conv_1_out_25_load_20, %branch259 ]" [pool/pooling.cpp:28]   --->   Operation 3167 'phi' 'phi_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3168 [1/1] (0.00ns)   --->   "%bitcast_ln28_73 = bitcast float %phi_ln28_42 to i32" [pool/pooling.cpp:28]   --->   Operation 3168 'bitcast' 'bitcast_ln28_73' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3169 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_73, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3169 'partselect' 'tmp_116' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3170 [1/1] (0.00ns)   --->   "%trunc_ln28_73 = trunc i32 %bitcast_ln28_73 to i23" [pool/pooling.cpp:28]   --->   Operation 3170 'trunc' 'trunc_ln28_73' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3171 [1/1] (0.00ns)   --->   "%bitcast_ln28_74 = bitcast float %select_ln28_41 to i32" [pool/pooling.cpp:28]   --->   Operation 3171 'bitcast' 'bitcast_ln28_74' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3172 [1/1] (0.00ns)   --->   "%tmp_117 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_74, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3172 'partselect' 'tmp_117' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3173 [1/1] (0.00ns)   --->   "%trunc_ln28_74 = trunc i32 %bitcast_ln28_74 to i23" [pool/pooling.cpp:28]   --->   Operation 3173 'trunc' 'trunc_ln28_74' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3174 [1/1] (1.55ns)   --->   "%icmp_ln28_146 = icmp ne i8 %tmp_116, -1" [pool/pooling.cpp:28]   --->   Operation 3174 'icmp' 'icmp_ln28_146' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3175 [1/1] (2.44ns)   --->   "%icmp_ln28_147 = icmp eq i23 %trunc_ln28_73, 0" [pool/pooling.cpp:28]   --->   Operation 3175 'icmp' 'icmp_ln28_147' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%or_ln28_73 = or i1 %icmp_ln28_147, %icmp_ln28_146" [pool/pooling.cpp:28]   --->   Operation 3176 'or' 'or_ln28_73' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3177 [1/1] (1.55ns)   --->   "%icmp_ln28_148 = icmp ne i8 %tmp_117, -1" [pool/pooling.cpp:28]   --->   Operation 3177 'icmp' 'icmp_ln28_148' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3178 [1/1] (2.44ns)   --->   "%icmp_ln28_149 = icmp eq i23 %trunc_ln28_74, 0" [pool/pooling.cpp:28]   --->   Operation 3178 'icmp' 'icmp_ln28_149' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%or_ln28_74 = or i1 %icmp_ln28_149, %icmp_ln28_148" [pool/pooling.cpp:28]   --->   Operation 3179 'or' 'or_ln28_74' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3180 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%and_ln28_73 = and i1 %or_ln28_73, %or_ln28_74" [pool/pooling.cpp:28]   --->   Operation 3180 'and' 'and_ln28_73' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3181 [1/1] (6.78ns)   --->   "%tmp_118 = fcmp ogt float %phi_ln28_42, %select_ln28_41" [pool/pooling.cpp:28]   --->   Operation 3181 'fcmp' 'tmp_118' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3182 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_74 = and i1 %and_ln28_73, %tmp_118" [pool/pooling.cpp:28]   --->   Operation 3182 'and' 'and_ln28_74' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3183 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_42 = select i1 %and_ln28_74, float %phi_ln28_42, float %select_ln28_41" [pool/pooling.cpp:28]   --->   Operation 3183 'select' 'select_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 3184 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch233 [
    i4 0, label %branch209
    i4 1, label %branch211
    i4 2, label %branch213
    i4 3, label %branch215
    i4 4, label %branch217
    i4 5, label %branch219
    i4 6, label %branch221
    i4 7, label %branch223
    i4 -8, label %branch225
    i4 -7, label %branch227
    i4 -6, label %branch229
    i4 -5, label %branch231
  ]" [pool/pooling.cpp:28]   --->   Operation 3184 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_14 : Operation 3185 [1/1] (0.00ns)   --->   "%phi_ln28_43 = phi float [ %conv_1_out_1_load_21, %branch209 ], [ %conv_1_out_3_load_21, %branch211 ], [ %conv_1_out_5_load_21, %branch213 ], [ %conv_1_out_7_load_21, %branch215 ], [ %conv_1_out_9_load_21, %branch217 ], [ %conv_1_out_11_load_21, %branch219 ], [ %conv_1_out_13_load_21, %branch221 ], [ %conv_1_out_15_load_21, %branch223 ], [ %conv_1_out_17_load_21, %branch225 ], [ %conv_1_out_19_load_21, %branch227 ], [ %conv_1_out_21_load_21, %branch229 ], [ %conv_1_out_23_load_21, %branch231 ], [ %conv_1_out_25_load_21, %branch233 ]" [pool/pooling.cpp:28]   --->   Operation 3185 'phi' 'phi_ln28_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 3186 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch206 [
    i4 0, label %branch182
    i4 1, label %branch184
    i4 2, label %branch186
    i4 3, label %branch188
    i4 4, label %branch190
    i4 5, label %branch192
    i4 6, label %branch194
    i4 7, label %branch196
    i4 -8, label %branch198
    i4 -7, label %branch200
    i4 -6, label %branch202
    i4 -5, label %branch204
  ]" [pool/pooling.cpp:28]   --->   Operation 3186 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_14 : Operation 3187 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_23 = load float* %conv_1_out_22_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3187 'load' 'conv_1_out_22_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3188 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_23 = load float* %conv_1_out_20_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3188 'load' 'conv_1_out_20_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3189 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_23 = load float* %conv_1_out_18_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3189 'load' 'conv_1_out_18_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3190 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_23 = load float* %conv_1_out_16_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3190 'load' 'conv_1_out_16_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3191 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_23 = load float* %conv_1_out_14_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3191 'load' 'conv_1_out_14_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3192 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_23 = load float* %conv_1_out_12_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3192 'load' 'conv_1_out_12_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3193 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_23 = load float* %conv_1_out_10_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3193 'load' 'conv_1_out_10_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3194 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_23 = load float* %conv_1_out_8_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3194 'load' 'conv_1_out_8_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3195 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_23 = load float* %conv_1_out_6_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3195 'load' 'conv_1_out_6_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3196 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_23 = load float* %conv_1_out_4_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3196 'load' 'conv_1_out_4_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3197 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_23 = load float* %conv_1_out_2_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3197 'load' 'conv_1_out_2_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3198 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_23 = load float* %conv_1_out_0_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3198 'load' 'conv_1_out_0_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3199 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_23 = load float* %conv_1_out_24_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3199 'load' 'conv_1_out_24_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3200 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_22 = load float* %conv_1_out_23_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 3200 'load' 'conv_1_out_23_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3201 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3201 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_14 : Operation 3202 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_22 = load float* %conv_1_out_21_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 3202 'load' 'conv_1_out_21_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3203 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3203 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_14 : Operation 3204 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_22 = load float* %conv_1_out_19_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 3204 'load' 'conv_1_out_19_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3205 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3205 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_14 : Operation 3206 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_22 = load float* %conv_1_out_17_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 3206 'load' 'conv_1_out_17_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3207 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3207 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_14 : Operation 3208 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_22 = load float* %conv_1_out_15_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 3208 'load' 'conv_1_out_15_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3209 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3209 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_14 : Operation 3210 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_22 = load float* %conv_1_out_13_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 3210 'load' 'conv_1_out_13_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3211 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3211 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_14 : Operation 3212 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_22 = load float* %conv_1_out_11_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 3212 'load' 'conv_1_out_11_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3213 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3213 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_14 : Operation 3214 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_22 = load float* %conv_1_out_9_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 3214 'load' 'conv_1_out_9_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3215 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3215 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_14 : Operation 3216 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_22 = load float* %conv_1_out_7_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 3216 'load' 'conv_1_out_7_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3217 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3217 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_14 : Operation 3218 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_22 = load float* %conv_1_out_5_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 3218 'load' 'conv_1_out_5_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3219 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3219 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_14 : Operation 3220 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_22 = load float* %conv_1_out_3_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 3220 'load' 'conv_1_out_3_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3221 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3221 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_14 : Operation 3222 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_22 = load float* %conv_1_out_1_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 3222 'load' 'conv_1_out_1_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3223 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3223 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_14 : Operation 3224 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_22 = load float* %conv_1_out_25_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 3224 'load' 'conv_1_out_25_load_22' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3225 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3225 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_14 : Operation 3226 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_23 = load float* %conv_1_out_23_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3226 'load' 'conv_1_out_23_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3227 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3227 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_14 : Operation 3228 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_23 = load float* %conv_1_out_21_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3228 'load' 'conv_1_out_21_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3229 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3229 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_14 : Operation 3230 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_23 = load float* %conv_1_out_19_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3230 'load' 'conv_1_out_19_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3231 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3231 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_14 : Operation 3232 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_23 = load float* %conv_1_out_17_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3232 'load' 'conv_1_out_17_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3233 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3233 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_14 : Operation 3234 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_23 = load float* %conv_1_out_15_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3234 'load' 'conv_1_out_15_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3235 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3235 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_14 : Operation 3236 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_23 = load float* %conv_1_out_13_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3236 'load' 'conv_1_out_13_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3237 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3237 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_14 : Operation 3238 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_23 = load float* %conv_1_out_11_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3238 'load' 'conv_1_out_11_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3239 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3239 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_14 : Operation 3240 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_23 = load float* %conv_1_out_9_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3240 'load' 'conv_1_out_9_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3241 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3241 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_14 : Operation 3242 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_23 = load float* %conv_1_out_7_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3242 'load' 'conv_1_out_7_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3243 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3243 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_14 : Operation 3244 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_23 = load float* %conv_1_out_5_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3244 'load' 'conv_1_out_5_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3245 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3245 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_14 : Operation 3246 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_23 = load float* %conv_1_out_3_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3246 'load' 'conv_1_out_3_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3247 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3247 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_14 : Operation 3248 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_23 = load float* %conv_1_out_1_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3248 'load' 'conv_1_out_1_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3249 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3249 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_14 : Operation 3250 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_23 = load float* %conv_1_out_25_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3250 'load' 'conv_1_out_25_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3251 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3251 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_14 : Operation 3252 [2/2] (3.25ns)   --->   "%conv_1_out_22_load_25 = load float* %conv_1_out_22_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3252 'load' 'conv_1_out_22_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3253 [2/2] (3.25ns)   --->   "%conv_1_out_20_load_25 = load float* %conv_1_out_20_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3253 'load' 'conv_1_out_20_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3254 [2/2] (3.25ns)   --->   "%conv_1_out_18_load_25 = load float* %conv_1_out_18_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3254 'load' 'conv_1_out_18_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3255 [2/2] (3.25ns)   --->   "%conv_1_out_16_load_25 = load float* %conv_1_out_16_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3255 'load' 'conv_1_out_16_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3256 [2/2] (3.25ns)   --->   "%conv_1_out_14_load_25 = load float* %conv_1_out_14_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3256 'load' 'conv_1_out_14_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3257 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_25 = load float* %conv_1_out_12_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3257 'load' 'conv_1_out_12_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3258 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_25 = load float* %conv_1_out_10_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3258 'load' 'conv_1_out_10_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3259 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_25 = load float* %conv_1_out_8_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3259 'load' 'conv_1_out_8_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3260 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_25 = load float* %conv_1_out_6_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3260 'load' 'conv_1_out_6_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3261 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_25 = load float* %conv_1_out_4_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3261 'load' 'conv_1_out_4_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3262 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_25 = load float* %conv_1_out_2_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3262 'load' 'conv_1_out_2_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3263 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_25 = load float* %conv_1_out_0_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3263 'load' 'conv_1_out_0_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3264 [2/2] (3.25ns)   --->   "%conv_1_out_24_load_25 = load float* %conv_1_out_24_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3264 'load' 'conv_1_out_24_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3265 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_24 = load float* %conv_1_out_23_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3265 'load' 'conv_1_out_23_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3266 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_24 = load float* %conv_1_out_21_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3266 'load' 'conv_1_out_21_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3267 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_24 = load float* %conv_1_out_19_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3267 'load' 'conv_1_out_19_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3268 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_24 = load float* %conv_1_out_17_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3268 'load' 'conv_1_out_17_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3269 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_24 = load float* %conv_1_out_15_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3269 'load' 'conv_1_out_15_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3270 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_24 = load float* %conv_1_out_13_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3270 'load' 'conv_1_out_13_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3271 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_24 = load float* %conv_1_out_11_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3271 'load' 'conv_1_out_11_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3272 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_24 = load float* %conv_1_out_9_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3272 'load' 'conv_1_out_9_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3273 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_24 = load float* %conv_1_out_7_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3273 'load' 'conv_1_out_7_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3274 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_24 = load float* %conv_1_out_5_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3274 'load' 'conv_1_out_5_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3275 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_24 = load float* %conv_1_out_3_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3275 'load' 'conv_1_out_3_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3276 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_24 = load float* %conv_1_out_1_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3276 'load' 'conv_1_out_1_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3277 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_24 = load float* %conv_1_out_25_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3277 'load' 'conv_1_out_25_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3278 [2/2] (3.25ns)   --->   "%conv_1_out_23_load_25 = load float* %conv_1_out_23_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3278 'load' 'conv_1_out_23_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3279 [2/2] (3.25ns)   --->   "%conv_1_out_21_load_25 = load float* %conv_1_out_21_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3279 'load' 'conv_1_out_21_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3280 [2/2] (3.25ns)   --->   "%conv_1_out_19_load_25 = load float* %conv_1_out_19_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3280 'load' 'conv_1_out_19_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3281 [2/2] (3.25ns)   --->   "%conv_1_out_17_load_25 = load float* %conv_1_out_17_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3281 'load' 'conv_1_out_17_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3282 [2/2] (3.25ns)   --->   "%conv_1_out_15_load_25 = load float* %conv_1_out_15_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3282 'load' 'conv_1_out_15_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3283 [2/2] (3.25ns)   --->   "%conv_1_out_13_load_25 = load float* %conv_1_out_13_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3283 'load' 'conv_1_out_13_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3284 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_25 = load float* %conv_1_out_11_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3284 'load' 'conv_1_out_11_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3285 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_25 = load float* %conv_1_out_9_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3285 'load' 'conv_1_out_9_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3286 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_25 = load float* %conv_1_out_7_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3286 'load' 'conv_1_out_7_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3287 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_25 = load float* %conv_1_out_5_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3287 'load' 'conv_1_out_5_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3288 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_25 = load float* %conv_1_out_3_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3288 'load' 'conv_1_out_3_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3289 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_25 = load float* %conv_1_out_1_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3289 'load' 'conv_1_out_1_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3290 [2/2] (3.25ns)   --->   "%conv_1_out_25_load_25 = load float* %conv_1_out_25_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3290 'load' 'conv_1_out_25_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 3291 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln28_52" [pool/pooling.cpp:13]   --->   Operation 3291 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 22.3>
ST_15 : Operation 3292 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_23 = load float* %conv_1_out_22_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3292 'load' 'conv_1_out_22_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3293 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3293 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_15 : Operation 3294 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_23 = load float* %conv_1_out_20_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3294 'load' 'conv_1_out_20_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3295 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3295 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_15 : Operation 3296 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_23 = load float* %conv_1_out_18_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3296 'load' 'conv_1_out_18_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3297 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3297 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_15 : Operation 3298 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_23 = load float* %conv_1_out_16_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3298 'load' 'conv_1_out_16_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3299 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3299 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_15 : Operation 3300 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_23 = load float* %conv_1_out_14_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3300 'load' 'conv_1_out_14_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3301 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3301 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_15 : Operation 3302 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_23 = load float* %conv_1_out_12_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3302 'load' 'conv_1_out_12_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3303 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3303 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_15 : Operation 3304 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_23 = load float* %conv_1_out_10_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3304 'load' 'conv_1_out_10_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3305 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3305 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_15 : Operation 3306 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_23 = load float* %conv_1_out_8_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3306 'load' 'conv_1_out_8_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3307 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3307 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_15 : Operation 3308 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_23 = load float* %conv_1_out_6_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3308 'load' 'conv_1_out_6_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3309 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3309 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_15 : Operation 3310 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_23 = load float* %conv_1_out_4_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3310 'load' 'conv_1_out_4_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3311 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3311 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_15 : Operation 3312 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_23 = load float* %conv_1_out_2_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3312 'load' 'conv_1_out_2_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3313 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3313 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_15 : Operation 3314 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_23 = load float* %conv_1_out_0_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3314 'load' 'conv_1_out_0_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3315 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3315 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_15 : Operation 3316 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_23 = load float* %conv_1_out_24_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 3316 'load' 'conv_1_out_24_load_23' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3317 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3317 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_15 : Operation 3318 [1/1] (0.00ns)   --->   "%phi_ln28_45 = phi float [ %conv_1_out_0_load_23, %branch156 ], [ %conv_1_out_2_load_23, %branch158 ], [ %conv_1_out_4_load_23, %branch160 ], [ %conv_1_out_6_load_23, %branch162 ], [ %conv_1_out_8_load_23, %branch164 ], [ %conv_1_out_10_load_23, %branch166 ], [ %conv_1_out_12_load_23, %branch168 ], [ %conv_1_out_14_load_23, %branch170 ], [ %conv_1_out_16_load_23, %branch172 ], [ %conv_1_out_18_load_23, %branch174 ], [ %conv_1_out_20_load_23, %branch176 ], [ %conv_1_out_22_load_23, %branch178 ], [ %conv_1_out_24_load_23, %branch180 ]" [pool/pooling.cpp:28]   --->   Operation 3318 'phi' 'phi_ln28_45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3319 [1/1] (0.00ns)   --->   "%bitcast_ln28_78 = bitcast float %phi_ln28_45 to i32" [pool/pooling.cpp:28]   --->   Operation 3319 'bitcast' 'bitcast_ln28_78' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3320 [1/1] (0.00ns)   --->   "%tmp_124 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_78, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3320 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3321 [1/1] (0.00ns)   --->   "%trunc_ln28_78 = trunc i32 %bitcast_ln28_78 to i23" [pool/pooling.cpp:28]   --->   Operation 3321 'trunc' 'trunc_ln28_78' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3322 [1/1] (0.00ns)   --->   "%bitcast_ln28_79 = bitcast float %select_ln28_44 to i32" [pool/pooling.cpp:28]   --->   Operation 3322 'bitcast' 'bitcast_ln28_79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3323 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_79, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3323 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3324 [1/1] (0.00ns)   --->   "%trunc_ln28_79 = trunc i32 %bitcast_ln28_79 to i23" [pool/pooling.cpp:28]   --->   Operation 3324 'trunc' 'trunc_ln28_79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3325 [1/1] (1.55ns)   --->   "%icmp_ln28_156 = icmp ne i8 %tmp_124, -1" [pool/pooling.cpp:28]   --->   Operation 3325 'icmp' 'icmp_ln28_156' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3326 [1/1] (2.44ns)   --->   "%icmp_ln28_157 = icmp eq i23 %trunc_ln28_78, 0" [pool/pooling.cpp:28]   --->   Operation 3326 'icmp' 'icmp_ln28_157' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%or_ln28_78 = or i1 %icmp_ln28_157, %icmp_ln28_156" [pool/pooling.cpp:28]   --->   Operation 3327 'or' 'or_ln28_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3328 [1/1] (1.55ns)   --->   "%icmp_ln28_158 = icmp ne i8 %tmp_125, -1" [pool/pooling.cpp:28]   --->   Operation 3328 'icmp' 'icmp_ln28_158' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3329 [1/1] (2.44ns)   --->   "%icmp_ln28_159 = icmp eq i23 %trunc_ln28_79, 0" [pool/pooling.cpp:28]   --->   Operation 3329 'icmp' 'icmp_ln28_159' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3330 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%or_ln28_79 = or i1 %icmp_ln28_159, %icmp_ln28_158" [pool/pooling.cpp:28]   --->   Operation 3330 'or' 'or_ln28_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3331 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%and_ln28_78 = and i1 %or_ln28_78, %or_ln28_79" [pool/pooling.cpp:28]   --->   Operation 3331 'and' 'and_ln28_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3332 [1/1] (6.78ns)   --->   "%tmp_126 = fcmp ogt float %phi_ln28_45, %select_ln28_44" [pool/pooling.cpp:28]   --->   Operation 3332 'fcmp' 'tmp_126' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3333 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_79 = and i1 %and_ln28_78, %tmp_126" [pool/pooling.cpp:28]   --->   Operation 3333 'and' 'and_ln28_79' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3334 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_45 = select i1 %and_ln28_79, float %phi_ln28_45, float %select_ln28_44" [pool/pooling.cpp:28]   --->   Operation 3334 'select' 'select_ln28_45' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 3335 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch155 [
    i4 0, label %branch131
    i4 1, label %branch133
    i4 2, label %branch135
    i4 3, label %branch137
    i4 4, label %branch139
    i4 5, label %branch141
    i4 6, label %branch143
    i4 7, label %branch145
    i4 -8, label %branch147
    i4 -7, label %branch149
    i4 -6, label %branch151
    i4 -5, label %branch153
  ]" [pool/pooling.cpp:28]   --->   Operation 3335 'switch' <Predicate = true> <Delay = 1.36>
ST_15 : Operation 3336 [1/1] (0.00ns)   --->   "%phi_ln28_46 = phi float [ %conv_1_out_1_load_22, %branch131 ], [ %conv_1_out_3_load_22, %branch133 ], [ %conv_1_out_5_load_22, %branch135 ], [ %conv_1_out_7_load_22, %branch137 ], [ %conv_1_out_9_load_22, %branch139 ], [ %conv_1_out_11_load_22, %branch141 ], [ %conv_1_out_13_load_22, %branch143 ], [ %conv_1_out_15_load_22, %branch145 ], [ %conv_1_out_17_load_22, %branch147 ], [ %conv_1_out_19_load_22, %branch149 ], [ %conv_1_out_21_load_22, %branch151 ], [ %conv_1_out_23_load_22, %branch153 ], [ %conv_1_out_25_load_22, %branch155 ]" [pool/pooling.cpp:28]   --->   Operation 3336 'phi' 'phi_ln28_46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3337 [1/1] (0.00ns)   --->   "%bitcast_ln28_80 = bitcast float %phi_ln28_46 to i32" [pool/pooling.cpp:28]   --->   Operation 3337 'bitcast' 'bitcast_ln28_80' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3338 [1/1] (0.00ns)   --->   "%tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_80, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3338 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3339 [1/1] (0.00ns)   --->   "%trunc_ln28_80 = trunc i32 %bitcast_ln28_80 to i23" [pool/pooling.cpp:28]   --->   Operation 3339 'trunc' 'trunc_ln28_80' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3340 [1/1] (0.00ns)   --->   "%bitcast_ln28_81 = bitcast float %select_ln28_45 to i32" [pool/pooling.cpp:28]   --->   Operation 3340 'bitcast' 'bitcast_ln28_81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3341 [1/1] (0.00ns)   --->   "%tmp_128 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_81, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3341 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3342 [1/1] (0.00ns)   --->   "%trunc_ln28_81 = trunc i32 %bitcast_ln28_81 to i23" [pool/pooling.cpp:28]   --->   Operation 3342 'trunc' 'trunc_ln28_81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3343 [1/1] (1.55ns)   --->   "%icmp_ln28_160 = icmp ne i8 %tmp_127, -1" [pool/pooling.cpp:28]   --->   Operation 3343 'icmp' 'icmp_ln28_160' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3344 [1/1] (2.44ns)   --->   "%icmp_ln28_161 = icmp eq i23 %trunc_ln28_80, 0" [pool/pooling.cpp:28]   --->   Operation 3344 'icmp' 'icmp_ln28_161' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3345 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%or_ln28_80 = or i1 %icmp_ln28_161, %icmp_ln28_160" [pool/pooling.cpp:28]   --->   Operation 3345 'or' 'or_ln28_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3346 [1/1] (1.55ns)   --->   "%icmp_ln28_162 = icmp ne i8 %tmp_128, -1" [pool/pooling.cpp:28]   --->   Operation 3346 'icmp' 'icmp_ln28_162' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3347 [1/1] (2.44ns)   --->   "%icmp_ln28_163 = icmp eq i23 %trunc_ln28_81, 0" [pool/pooling.cpp:28]   --->   Operation 3347 'icmp' 'icmp_ln28_163' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3348 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%or_ln28_81 = or i1 %icmp_ln28_163, %icmp_ln28_162" [pool/pooling.cpp:28]   --->   Operation 3348 'or' 'or_ln28_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3349 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%and_ln28_80 = and i1 %or_ln28_80, %or_ln28_81" [pool/pooling.cpp:28]   --->   Operation 3349 'and' 'and_ln28_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3350 [1/1] (6.78ns)   --->   "%tmp_129 = fcmp ogt float %phi_ln28_46, %select_ln28_45" [pool/pooling.cpp:28]   --->   Operation 3350 'fcmp' 'tmp_129' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3351 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_81 = and i1 %and_ln28_80, %tmp_129" [pool/pooling.cpp:28]   --->   Operation 3351 'and' 'and_ln28_81' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3352 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_46 = select i1 %and_ln28_81, float %phi_ln28_46, float %select_ln28_45" [pool/pooling.cpp:28]   --->   Operation 3352 'select' 'select_ln28_46' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 3353 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch129 [
    i4 0, label %branch105
    i4 1, label %branch107
    i4 2, label %branch109
    i4 3, label %branch111
    i4 4, label %branch113
    i4 5, label %branch115
    i4 6, label %branch117
    i4 7, label %branch119
    i4 -8, label %branch121
    i4 -7, label %branch123
    i4 -6, label %branch125
    i4 -5, label %branch127
  ]" [pool/pooling.cpp:28]   --->   Operation 3353 'switch' <Predicate = true> <Delay = 1.36>
ST_15 : Operation 3354 [1/1] (0.00ns)   --->   "%phi_ln28_47 = phi float [ %conv_1_out_1_load_23, %branch105 ], [ %conv_1_out_3_load_23, %branch107 ], [ %conv_1_out_5_load_23, %branch109 ], [ %conv_1_out_7_load_23, %branch111 ], [ %conv_1_out_9_load_23, %branch113 ], [ %conv_1_out_11_load_23, %branch115 ], [ %conv_1_out_13_load_23, %branch117 ], [ %conv_1_out_15_load_23, %branch119 ], [ %conv_1_out_17_load_23, %branch121 ], [ %conv_1_out_19_load_23, %branch123 ], [ %conv_1_out_21_load_23, %branch125 ], [ %conv_1_out_23_load_23, %branch127 ], [ %conv_1_out_25_load_23, %branch129 ]" [pool/pooling.cpp:28]   --->   Operation 3354 'phi' 'phi_ln28_47' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3355 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch102 [
    i4 0, label %branch78
    i4 1, label %branch80
    i4 2, label %branch82
    i4 3, label %branch84
    i4 4, label %branch86
    i4 5, label %branch88
    i4 6, label %branch90
    i4 7, label %branch92
    i4 -8, label %branch94
    i4 -7, label %branch96
    i4 -6, label %branch98
    i4 -5, label %branch100
  ]" [pool/pooling.cpp:28]   --->   Operation 3355 'switch' <Predicate = true> <Delay = 1.36>
ST_15 : Operation 3356 [1/2] (3.25ns)   --->   "%conv_1_out_22_load_25 = load float* %conv_1_out_22_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3356 'load' 'conv_1_out_22_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3357 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3357 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_15 : Operation 3358 [1/2] (3.25ns)   --->   "%conv_1_out_20_load_25 = load float* %conv_1_out_20_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3358 'load' 'conv_1_out_20_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3359 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3359 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_15 : Operation 3360 [1/2] (3.25ns)   --->   "%conv_1_out_18_load_25 = load float* %conv_1_out_18_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3360 'load' 'conv_1_out_18_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3361 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3361 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_15 : Operation 3362 [1/2] (3.25ns)   --->   "%conv_1_out_16_load_25 = load float* %conv_1_out_16_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3362 'load' 'conv_1_out_16_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3363 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3363 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_15 : Operation 3364 [1/2] (3.25ns)   --->   "%conv_1_out_14_load_25 = load float* %conv_1_out_14_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3364 'load' 'conv_1_out_14_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3365 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3365 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_15 : Operation 3366 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_25 = load float* %conv_1_out_12_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3366 'load' 'conv_1_out_12_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3367 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3367 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_15 : Operation 3368 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_25 = load float* %conv_1_out_10_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3368 'load' 'conv_1_out_10_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3369 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3369 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_15 : Operation 3370 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_25 = load float* %conv_1_out_8_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3370 'load' 'conv_1_out_8_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3371 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3371 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_15 : Operation 3372 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_25 = load float* %conv_1_out_6_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3372 'load' 'conv_1_out_6_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3373 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3373 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_15 : Operation 3374 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_25 = load float* %conv_1_out_4_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3374 'load' 'conv_1_out_4_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3375 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3375 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_15 : Operation 3376 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_25 = load float* %conv_1_out_2_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3376 'load' 'conv_1_out_2_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3377 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3377 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_15 : Operation 3378 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_25 = load float* %conv_1_out_0_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3378 'load' 'conv_1_out_0_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3379 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3379 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_15 : Operation 3380 [1/2] (3.25ns)   --->   "%conv_1_out_24_load_25 = load float* %conv_1_out_24_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3380 'load' 'conv_1_out_24_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3381 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3381 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_15 : Operation 3382 [1/1] (0.00ns)   --->   "%phi_ln28_49 = phi float [ %conv_1_out_0_load_25, %branch52 ], [ %conv_1_out_2_load_25, %branch54 ], [ %conv_1_out_4_load_25, %branch56 ], [ %conv_1_out_6_load_25, %branch58 ], [ %conv_1_out_8_load_25, %branch60 ], [ %conv_1_out_10_load_25, %branch62 ], [ %conv_1_out_12_load_25, %branch64 ], [ %conv_1_out_14_load_25, %branch66 ], [ %conv_1_out_16_load_25, %branch68 ], [ %conv_1_out_18_load_25, %branch70 ], [ %conv_1_out_20_load_25, %branch72 ], [ %conv_1_out_22_load_25, %branch74 ], [ %conv_1_out_24_load_25, %branch76 ]" [pool/pooling.cpp:28]   --->   Operation 3382 'phi' 'phi_ln28_49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3383 [1/1] (0.00ns)   --->   "%bitcast_ln28_85 = bitcast float %phi_ln28_49 to i32" [pool/pooling.cpp:28]   --->   Operation 3383 'bitcast' 'bitcast_ln28_85' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3384 [1/1] (0.00ns)   --->   "%tmp_135 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_85, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3384 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3385 [1/1] (0.00ns)   --->   "%trunc_ln28_85 = trunc i32 %bitcast_ln28_85 to i23" [pool/pooling.cpp:28]   --->   Operation 3385 'trunc' 'trunc_ln28_85' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3386 [1/1] (0.00ns)   --->   "%bitcast_ln28_86 = bitcast float %select_ln28_48 to i32" [pool/pooling.cpp:28]   --->   Operation 3386 'bitcast' 'bitcast_ln28_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3387 [1/1] (0.00ns)   --->   "%tmp_136 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_86, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3387 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3388 [1/1] (0.00ns)   --->   "%trunc_ln28_86 = trunc i32 %bitcast_ln28_86 to i23" [pool/pooling.cpp:28]   --->   Operation 3388 'trunc' 'trunc_ln28_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3389 [1/1] (1.55ns)   --->   "%icmp_ln28_170 = icmp ne i8 %tmp_135, -1" [pool/pooling.cpp:28]   --->   Operation 3389 'icmp' 'icmp_ln28_170' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3390 [1/1] (2.44ns)   --->   "%icmp_ln28_171 = icmp eq i23 %trunc_ln28_85, 0" [pool/pooling.cpp:28]   --->   Operation 3390 'icmp' 'icmp_ln28_171' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%or_ln28_85 = or i1 %icmp_ln28_171, %icmp_ln28_170" [pool/pooling.cpp:28]   --->   Operation 3391 'or' 'or_ln28_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3392 [1/1] (1.55ns)   --->   "%icmp_ln28_172 = icmp ne i8 %tmp_136, -1" [pool/pooling.cpp:28]   --->   Operation 3392 'icmp' 'icmp_ln28_172' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3393 [1/1] (2.44ns)   --->   "%icmp_ln28_173 = icmp eq i23 %trunc_ln28_86, 0" [pool/pooling.cpp:28]   --->   Operation 3393 'icmp' 'icmp_ln28_173' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3394 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%or_ln28_86 = or i1 %icmp_ln28_173, %icmp_ln28_172" [pool/pooling.cpp:28]   --->   Operation 3394 'or' 'or_ln28_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3395 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%and_ln28_85 = and i1 %or_ln28_85, %or_ln28_86" [pool/pooling.cpp:28]   --->   Operation 3395 'and' 'and_ln28_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3396 [1/1] (6.78ns)   --->   "%tmp_137 = fcmp ogt float %phi_ln28_49, %select_ln28_48" [pool/pooling.cpp:28]   --->   Operation 3396 'fcmp' 'tmp_137' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3397 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_86 = and i1 %and_ln28_85, %tmp_137" [pool/pooling.cpp:28]   --->   Operation 3397 'and' 'and_ln28_86' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3398 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_49 = select i1 %and_ln28_86, float %phi_ln28_49, float %select_ln28_48" [pool/pooling.cpp:28]   --->   Operation 3398 'select' 'select_ln28_49' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 3399 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch51 [
    i4 0, label %branch27
    i4 1, label %branch29
    i4 2, label %branch31
    i4 3, label %branch33
    i4 4, label %branch35
    i4 5, label %branch37
    i4 6, label %branch39
    i4 7, label %branch41
    i4 -8, label %branch43
    i4 -7, label %branch45
    i4 -6, label %branch47
    i4 -5, label %branch49
  ]" [pool/pooling.cpp:28]   --->   Operation 3399 'switch' <Predicate = true> <Delay = 1.36>
ST_15 : Operation 3400 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_24 = load float* %conv_1_out_23_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3400 'load' 'conv_1_out_23_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3401 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3401 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_15 : Operation 3402 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_24 = load float* %conv_1_out_21_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3402 'load' 'conv_1_out_21_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3403 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3403 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_15 : Operation 3404 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_24 = load float* %conv_1_out_19_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3404 'load' 'conv_1_out_19_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3405 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3405 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_15 : Operation 3406 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_24 = load float* %conv_1_out_17_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3406 'load' 'conv_1_out_17_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3407 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3407 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_15 : Operation 3408 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_24 = load float* %conv_1_out_15_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3408 'load' 'conv_1_out_15_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3409 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3409 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_15 : Operation 3410 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_24 = load float* %conv_1_out_13_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3410 'load' 'conv_1_out_13_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3411 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3411 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_15 : Operation 3412 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_24 = load float* %conv_1_out_11_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3412 'load' 'conv_1_out_11_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3413 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3413 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_15 : Operation 3414 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_24 = load float* %conv_1_out_9_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3414 'load' 'conv_1_out_9_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3415 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3415 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_15 : Operation 3416 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_24 = load float* %conv_1_out_7_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3416 'load' 'conv_1_out_7_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3417 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3417 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_15 : Operation 3418 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_24 = load float* %conv_1_out_5_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3418 'load' 'conv_1_out_5_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3419 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3419 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_15 : Operation 3420 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_24 = load float* %conv_1_out_3_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3420 'load' 'conv_1_out_3_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3421 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3421 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_15 : Operation 3422 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_24 = load float* %conv_1_out_1_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3422 'load' 'conv_1_out_1_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3423 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3423 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_15 : Operation 3424 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_24 = load float* %conv_1_out_25_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 3424 'load' 'conv_1_out_25_load_24' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3425 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3425 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_15 : Operation 3426 [1/1] (0.00ns)   --->   "%phi_ln28_50 = phi float [ %conv_1_out_1_load_24, %branch27 ], [ %conv_1_out_3_load_24, %branch29 ], [ %conv_1_out_5_load_24, %branch31 ], [ %conv_1_out_7_load_24, %branch33 ], [ %conv_1_out_9_load_24, %branch35 ], [ %conv_1_out_11_load_24, %branch37 ], [ %conv_1_out_13_load_24, %branch39 ], [ %conv_1_out_15_load_24, %branch41 ], [ %conv_1_out_17_load_24, %branch43 ], [ %conv_1_out_19_load_24, %branch45 ], [ %conv_1_out_21_load_24, %branch47 ], [ %conv_1_out_23_load_24, %branch49 ], [ %conv_1_out_25_load_24, %branch51 ]" [pool/pooling.cpp:28]   --->   Operation 3426 'phi' 'phi_ln28_50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3427 [1/1] (0.00ns)   --->   "%bitcast_ln28_87 = bitcast float %phi_ln28_50 to i32" [pool/pooling.cpp:28]   --->   Operation 3427 'bitcast' 'bitcast_ln28_87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3428 [1/1] (0.00ns)   --->   "%tmp_138 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_87, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3428 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3429 [1/1] (0.00ns)   --->   "%trunc_ln28_87 = trunc i32 %bitcast_ln28_87 to i23" [pool/pooling.cpp:28]   --->   Operation 3429 'trunc' 'trunc_ln28_87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3430 [1/1] (0.00ns)   --->   "%bitcast_ln28_88 = bitcast float %select_ln28_49 to i32" [pool/pooling.cpp:28]   --->   Operation 3430 'bitcast' 'bitcast_ln28_88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3431 [1/1] (0.00ns)   --->   "%tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_88, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3431 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3432 [1/1] (0.00ns)   --->   "%trunc_ln28_88 = trunc i32 %bitcast_ln28_88 to i23" [pool/pooling.cpp:28]   --->   Operation 3432 'trunc' 'trunc_ln28_88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3433 [1/1] (1.55ns)   --->   "%icmp_ln28_174 = icmp ne i8 %tmp_138, -1" [pool/pooling.cpp:28]   --->   Operation 3433 'icmp' 'icmp_ln28_174' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3434 [1/1] (2.44ns)   --->   "%icmp_ln28_175 = icmp eq i23 %trunc_ln28_87, 0" [pool/pooling.cpp:28]   --->   Operation 3434 'icmp' 'icmp_ln28_175' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3435 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%or_ln28_87 = or i1 %icmp_ln28_175, %icmp_ln28_174" [pool/pooling.cpp:28]   --->   Operation 3435 'or' 'or_ln28_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3436 [1/1] (1.55ns)   --->   "%icmp_ln28_176 = icmp ne i8 %tmp_139, -1" [pool/pooling.cpp:28]   --->   Operation 3436 'icmp' 'icmp_ln28_176' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3437 [1/1] (2.44ns)   --->   "%icmp_ln28_177 = icmp eq i23 %trunc_ln28_88, 0" [pool/pooling.cpp:28]   --->   Operation 3437 'icmp' 'icmp_ln28_177' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3438 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%or_ln28_88 = or i1 %icmp_ln28_177, %icmp_ln28_176" [pool/pooling.cpp:28]   --->   Operation 3438 'or' 'or_ln28_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3439 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%and_ln28_87 = and i1 %or_ln28_87, %or_ln28_88" [pool/pooling.cpp:28]   --->   Operation 3439 'and' 'and_ln28_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3440 [1/1] (6.78ns)   --->   "%tmp_140 = fcmp ogt float %phi_ln28_50, %select_ln28_49" [pool/pooling.cpp:28]   --->   Operation 3440 'fcmp' 'tmp_140' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3441 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_88 = and i1 %and_ln28_87, %tmp_140" [pool/pooling.cpp:28]   --->   Operation 3441 'and' 'and_ln28_88' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3442 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_50 = select i1 %and_ln28_88, float %phi_ln28_50, float %select_ln28_49" [pool/pooling.cpp:28]   --->   Operation 3442 'select' 'select_ln28_50' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 3443 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch25 [
    i4 0, label %branch1
    i4 1, label %branch3
    i4 2, label %branch5
    i4 3, label %branch7
    i4 4, label %branch9
    i4 5, label %branch11
    i4 6, label %branch13
    i4 7, label %branch15
    i4 -8, label %branch17
    i4 -7, label %branch19
    i4 -6, label %branch21
    i4 -5, label %branch23
  ]" [pool/pooling.cpp:28]   --->   Operation 3443 'switch' <Predicate = true> <Delay = 1.36>
ST_15 : Operation 3444 [1/2] (3.25ns)   --->   "%conv_1_out_23_load_25 = load float* %conv_1_out_23_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3444 'load' 'conv_1_out_23_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3445 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3445 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_15 : Operation 3446 [1/2] (3.25ns)   --->   "%conv_1_out_21_load_25 = load float* %conv_1_out_21_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3446 'load' 'conv_1_out_21_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3447 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3447 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_15 : Operation 3448 [1/2] (3.25ns)   --->   "%conv_1_out_19_load_25 = load float* %conv_1_out_19_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3448 'load' 'conv_1_out_19_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3449 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3449 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_15 : Operation 3450 [1/2] (3.25ns)   --->   "%conv_1_out_17_load_25 = load float* %conv_1_out_17_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3450 'load' 'conv_1_out_17_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3451 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3451 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_15 : Operation 3452 [1/2] (3.25ns)   --->   "%conv_1_out_15_load_25 = load float* %conv_1_out_15_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3452 'load' 'conv_1_out_15_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3453 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3453 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_15 : Operation 3454 [1/2] (3.25ns)   --->   "%conv_1_out_13_load_25 = load float* %conv_1_out_13_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3454 'load' 'conv_1_out_13_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3455 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3455 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_15 : Operation 3456 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_25 = load float* %conv_1_out_11_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3456 'load' 'conv_1_out_11_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3457 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3457 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_15 : Operation 3458 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_25 = load float* %conv_1_out_9_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3458 'load' 'conv_1_out_9_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3459 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3459 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_15 : Operation 3460 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_25 = load float* %conv_1_out_7_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3460 'load' 'conv_1_out_7_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3461 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3461 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_15 : Operation 3462 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_25 = load float* %conv_1_out_5_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3462 'load' 'conv_1_out_5_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3463 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3463 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_15 : Operation 3464 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_25 = load float* %conv_1_out_3_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3464 'load' 'conv_1_out_3_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3465 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3465 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_15 : Operation 3466 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_25 = load float* %conv_1_out_1_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3466 'load' 'conv_1_out_1_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3467 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3467 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_15 : Operation 3468 [1/2] (3.25ns)   --->   "%conv_1_out_25_load_25 = load float* %conv_1_out_25_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 3468 'load' 'conv_1_out_25_load_25' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 3469 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3469 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>

State 16 <SV = 15> <Delay = 11.7>
ST_16 : Operation 3470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_1 = add i13 %mul_ln35, 32" [pool/pooling.cpp:35]   --->   Operation 3470 'add' 'add_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3471 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i13 %zext_ln28_1, %add_ln35_1" [pool/pooling.cpp:35]   --->   Operation 3471 'add' 'add_ln35_2' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3472 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i13 %add_ln35_2 to i64" [pool/pooling.cpp:35]   --->   Operation 3472 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 3473 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_1 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_2" [pool/pooling.cpp:35]   --->   Operation 3473 'getelementptr' 'max_pool_1_out_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 3474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_3 = add i13 %mul_ln35, 64" [pool/pooling.cpp:35]   --->   Operation 3474 'add' 'add_ln35_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3475 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_4 = add i13 %zext_ln28_1, %add_ln35_3" [pool/pooling.cpp:35]   --->   Operation 3475 'add' 'add_ln35_4' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3476 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i13 %add_ln35_4 to i64" [pool/pooling.cpp:35]   --->   Operation 3476 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 3477 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_2 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_3" [pool/pooling.cpp:35]   --->   Operation 3477 'getelementptr' 'max_pool_1_out_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 3478 [1/1] (0.00ns)   --->   "%bitcast_ln28_12 = bitcast float %phi_ln28_7 to i32" [pool/pooling.cpp:28]   --->   Operation 3478 'bitcast' 'bitcast_ln28_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3479 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_12, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3479 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3480 [1/1] (0.00ns)   --->   "%trunc_ln28_12 = trunc i32 %bitcast_ln28_12 to i23" [pool/pooling.cpp:28]   --->   Operation 3480 'trunc' 'trunc_ln28_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3481 [1/1] (0.00ns)   --->   "%bitcast_ln28_13 = bitcast float %select_ln28_6 to i32" [pool/pooling.cpp:28]   --->   Operation 3481 'bitcast' 'bitcast_ln28_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3482 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_13, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3482 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3483 [1/1] (0.00ns)   --->   "%trunc_ln28_13 = trunc i32 %bitcast_ln28_13 to i23" [pool/pooling.cpp:28]   --->   Operation 3483 'trunc' 'trunc_ln28_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3484 [1/1] (1.55ns)   --->   "%icmp_ln28_24 = icmp ne i8 %tmp_20, -1" [pool/pooling.cpp:28]   --->   Operation 3484 'icmp' 'icmp_ln28_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3485 [1/1] (2.44ns)   --->   "%icmp_ln28_25 = icmp eq i23 %trunc_ln28_12, 0" [pool/pooling.cpp:28]   --->   Operation 3485 'icmp' 'icmp_ln28_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3486 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%or_ln28_12 = or i1 %icmp_ln28_25, %icmp_ln28_24" [pool/pooling.cpp:28]   --->   Operation 3486 'or' 'or_ln28_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3487 [1/1] (1.55ns)   --->   "%icmp_ln28_26 = icmp ne i8 %tmp_21, -1" [pool/pooling.cpp:28]   --->   Operation 3487 'icmp' 'icmp_ln28_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3488 [1/1] (2.44ns)   --->   "%icmp_ln28_27 = icmp eq i23 %trunc_ln28_13, 0" [pool/pooling.cpp:28]   --->   Operation 3488 'icmp' 'icmp_ln28_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3489 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%or_ln28_13 = or i1 %icmp_ln28_27, %icmp_ln28_26" [pool/pooling.cpp:28]   --->   Operation 3489 'or' 'or_ln28_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3490 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%and_ln28_12 = and i1 %or_ln28_12, %or_ln28_13" [pool/pooling.cpp:28]   --->   Operation 3490 'and' 'and_ln28_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3491 [1/1] (6.78ns)   --->   "%tmp_22 = fcmp ogt float %phi_ln28_7, %select_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3491 'fcmp' 'tmp_22' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3492 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_13 = and i1 %and_ln28_12, %tmp_22" [pool/pooling.cpp:28]   --->   Operation 3492 'and' 'and_ln28_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3493 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_7 = select i1 %and_ln28_13, float %phi_ln28_7, float %select_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3493 'select' 'select_ln28_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 3494 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_addr_1, align 4" [pool/pooling.cpp:35]   --->   Operation 3494 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_16 : Operation 3495 [1/1] (0.00ns)   --->   "%bitcast_ln28_19 = bitcast float %phi_ln28_11 to i32" [pool/pooling.cpp:28]   --->   Operation 3495 'bitcast' 'bitcast_ln28_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3496 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_19, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3496 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3497 [1/1] (0.00ns)   --->   "%trunc_ln28_19 = trunc i32 %bitcast_ln28_19 to i23" [pool/pooling.cpp:28]   --->   Operation 3497 'trunc' 'trunc_ln28_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3498 [1/1] (0.00ns)   --->   "%bitcast_ln28_20 = bitcast float %select_ln28_10 to i32" [pool/pooling.cpp:28]   --->   Operation 3498 'bitcast' 'bitcast_ln28_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3499 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_20, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3499 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3500 [1/1] (0.00ns)   --->   "%trunc_ln28_20 = trunc i32 %bitcast_ln28_20 to i23" [pool/pooling.cpp:28]   --->   Operation 3500 'trunc' 'trunc_ln28_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3501 [1/1] (1.55ns)   --->   "%icmp_ln28_38 = icmp ne i8 %tmp_31, -1" [pool/pooling.cpp:28]   --->   Operation 3501 'icmp' 'icmp_ln28_38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3502 [1/1] (2.44ns)   --->   "%icmp_ln28_39 = icmp eq i23 %trunc_ln28_19, 0" [pool/pooling.cpp:28]   --->   Operation 3502 'icmp' 'icmp_ln28_39' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3503 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%or_ln28_19 = or i1 %icmp_ln28_39, %icmp_ln28_38" [pool/pooling.cpp:28]   --->   Operation 3503 'or' 'or_ln28_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3504 [1/1] (1.55ns)   --->   "%icmp_ln28_40 = icmp ne i8 %tmp_32, -1" [pool/pooling.cpp:28]   --->   Operation 3504 'icmp' 'icmp_ln28_40' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3505 [1/1] (2.44ns)   --->   "%icmp_ln28_41 = icmp eq i23 %trunc_ln28_20, 0" [pool/pooling.cpp:28]   --->   Operation 3505 'icmp' 'icmp_ln28_41' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3506 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%or_ln28_20 = or i1 %icmp_ln28_41, %icmp_ln28_40" [pool/pooling.cpp:28]   --->   Operation 3506 'or' 'or_ln28_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3507 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%and_ln28_19 = and i1 %or_ln28_19, %or_ln28_20" [pool/pooling.cpp:28]   --->   Operation 3507 'and' 'and_ln28_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3508 [1/1] (6.78ns)   --->   "%tmp_33 = fcmp ogt float %phi_ln28_11, %select_ln28_10" [pool/pooling.cpp:28]   --->   Operation 3508 'fcmp' 'tmp_33' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3509 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_20 = and i1 %and_ln28_19, %tmp_33" [pool/pooling.cpp:28]   --->   Operation 3509 'and' 'and_ln28_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3510 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_11 = select i1 %and_ln28_20, float %phi_ln28_11, float %select_ln28_10" [pool/pooling.cpp:28]   --->   Operation 3510 'select' 'select_ln28_11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 3511 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_addr_2, align 4" [pool/pooling.cpp:35]   --->   Operation 3511 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_16 : Operation 3512 [1/1] (0.00ns)   --->   "%phi_ln28_51 = phi float [ %conv_1_out_1_load_25, %branch1 ], [ %conv_1_out_3_load_25, %branch3 ], [ %conv_1_out_5_load_25, %branch5 ], [ %conv_1_out_7_load_25, %branch7 ], [ %conv_1_out_9_load_25, %branch9 ], [ %conv_1_out_11_load_25, %branch11 ], [ %conv_1_out_13_load_25, %branch13 ], [ %conv_1_out_15_load_25, %branch15 ], [ %conv_1_out_17_load_25, %branch17 ], [ %conv_1_out_19_load_25, %branch19 ], [ %conv_1_out_21_load_25, %branch21 ], [ %conv_1_out_23_load_25, %branch23 ], [ %conv_1_out_25_load_25, %branch25 ]" [pool/pooling.cpp:28]   --->   Operation 3512 'phi' 'phi_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 11.7>
ST_17 : Operation 3513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_5 = add i13 %mul_ln35, 96" [pool/pooling.cpp:35]   --->   Operation 3513 'add' 'add_ln35_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3514 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_6 = add i13 %zext_ln28_1, %add_ln35_5" [pool/pooling.cpp:35]   --->   Operation 3514 'add' 'add_ln35_6' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3515 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i13 %add_ln35_6 to i64" [pool/pooling.cpp:35]   --->   Operation 3515 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 3516 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_3 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 3516 'getelementptr' 'max_pool_1_out_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 3517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_7 = add i13 %mul_ln35, 128" [pool/pooling.cpp:35]   --->   Operation 3517 'add' 'add_ln35_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3518 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_8 = add i13 %zext_ln28_1, %add_ln35_7" [pool/pooling.cpp:35]   --->   Operation 3518 'add' 'add_ln35_8' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3519 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i13 %add_ln35_8 to i64" [pool/pooling.cpp:35]   --->   Operation 3519 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 3520 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_4 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 3520 'getelementptr' 'max_pool_1_out_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 3521 [1/1] (0.00ns)   --->   "%bitcast_ln28_26 = bitcast float %phi_ln28_15 to i32" [pool/pooling.cpp:28]   --->   Operation 3521 'bitcast' 'bitcast_ln28_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 3522 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_26, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3522 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 3523 [1/1] (0.00ns)   --->   "%trunc_ln28_26 = trunc i32 %bitcast_ln28_26 to i23" [pool/pooling.cpp:28]   --->   Operation 3523 'trunc' 'trunc_ln28_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 3524 [1/1] (0.00ns)   --->   "%bitcast_ln28_27 = bitcast float %select_ln28_14 to i32" [pool/pooling.cpp:28]   --->   Operation 3524 'bitcast' 'bitcast_ln28_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 3525 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_27, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3525 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 3526 [1/1] (0.00ns)   --->   "%trunc_ln28_27 = trunc i32 %bitcast_ln28_27 to i23" [pool/pooling.cpp:28]   --->   Operation 3526 'trunc' 'trunc_ln28_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 3527 [1/1] (1.55ns)   --->   "%icmp_ln28_52 = icmp ne i8 %tmp_42, -1" [pool/pooling.cpp:28]   --->   Operation 3527 'icmp' 'icmp_ln28_52' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3528 [1/1] (2.44ns)   --->   "%icmp_ln28_53 = icmp eq i23 %trunc_ln28_26, 0" [pool/pooling.cpp:28]   --->   Operation 3528 'icmp' 'icmp_ln28_53' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3529 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%or_ln28_26 = or i1 %icmp_ln28_53, %icmp_ln28_52" [pool/pooling.cpp:28]   --->   Operation 3529 'or' 'or_ln28_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3530 [1/1] (1.55ns)   --->   "%icmp_ln28_54 = icmp ne i8 %tmp_43, -1" [pool/pooling.cpp:28]   --->   Operation 3530 'icmp' 'icmp_ln28_54' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3531 [1/1] (2.44ns)   --->   "%icmp_ln28_55 = icmp eq i23 %trunc_ln28_27, 0" [pool/pooling.cpp:28]   --->   Operation 3531 'icmp' 'icmp_ln28_55' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3532 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%or_ln28_27 = or i1 %icmp_ln28_55, %icmp_ln28_54" [pool/pooling.cpp:28]   --->   Operation 3532 'or' 'or_ln28_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3533 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%and_ln28_26 = and i1 %or_ln28_26, %or_ln28_27" [pool/pooling.cpp:28]   --->   Operation 3533 'and' 'and_ln28_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3534 [1/1] (6.78ns)   --->   "%tmp_44 = fcmp ogt float %phi_ln28_15, %select_ln28_14" [pool/pooling.cpp:28]   --->   Operation 3534 'fcmp' 'tmp_44' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3535 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_27 = and i1 %and_ln28_26, %tmp_44" [pool/pooling.cpp:28]   --->   Operation 3535 'and' 'and_ln28_27' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3536 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_15 = select i1 %and_ln28_27, float %phi_ln28_15, float %select_ln28_14" [pool/pooling.cpp:28]   --->   Operation 3536 'select' 'select_ln28_15' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 3537 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_addr_3, align 4" [pool/pooling.cpp:35]   --->   Operation 3537 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_17 : Operation 3538 [1/1] (0.00ns)   --->   "%bitcast_ln28_33 = bitcast float %phi_ln28_19 to i32" [pool/pooling.cpp:28]   --->   Operation 3538 'bitcast' 'bitcast_ln28_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 3539 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_33, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3539 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 3540 [1/1] (0.00ns)   --->   "%trunc_ln28_33 = trunc i32 %bitcast_ln28_33 to i23" [pool/pooling.cpp:28]   --->   Operation 3540 'trunc' 'trunc_ln28_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 3541 [1/1] (0.00ns)   --->   "%bitcast_ln28_34 = bitcast float %select_ln28_18 to i32" [pool/pooling.cpp:28]   --->   Operation 3541 'bitcast' 'bitcast_ln28_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 3542 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_34, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3542 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 3543 [1/1] (0.00ns)   --->   "%trunc_ln28_34 = trunc i32 %bitcast_ln28_34 to i23" [pool/pooling.cpp:28]   --->   Operation 3543 'trunc' 'trunc_ln28_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 3544 [1/1] (1.55ns)   --->   "%icmp_ln28_66 = icmp ne i8 %tmp_53, -1" [pool/pooling.cpp:28]   --->   Operation 3544 'icmp' 'icmp_ln28_66' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3545 [1/1] (2.44ns)   --->   "%icmp_ln28_67 = icmp eq i23 %trunc_ln28_33, 0" [pool/pooling.cpp:28]   --->   Operation 3545 'icmp' 'icmp_ln28_67' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3546 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%or_ln28_33 = or i1 %icmp_ln28_67, %icmp_ln28_66" [pool/pooling.cpp:28]   --->   Operation 3546 'or' 'or_ln28_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3547 [1/1] (1.55ns)   --->   "%icmp_ln28_68 = icmp ne i8 %tmp_54, -1" [pool/pooling.cpp:28]   --->   Operation 3547 'icmp' 'icmp_ln28_68' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3548 [1/1] (2.44ns)   --->   "%icmp_ln28_69 = icmp eq i23 %trunc_ln28_34, 0" [pool/pooling.cpp:28]   --->   Operation 3548 'icmp' 'icmp_ln28_69' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3549 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%or_ln28_34 = or i1 %icmp_ln28_69, %icmp_ln28_68" [pool/pooling.cpp:28]   --->   Operation 3549 'or' 'or_ln28_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%and_ln28_33 = and i1 %or_ln28_33, %or_ln28_34" [pool/pooling.cpp:28]   --->   Operation 3550 'and' 'and_ln28_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3551 [1/1] (6.78ns)   --->   "%tmp_55 = fcmp ogt float %phi_ln28_19, %select_ln28_18" [pool/pooling.cpp:28]   --->   Operation 3551 'fcmp' 'tmp_55' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3552 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_34 = and i1 %and_ln28_33, %tmp_55" [pool/pooling.cpp:28]   --->   Operation 3552 'and' 'and_ln28_34' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3553 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_19 = select i1 %and_ln28_34, float %phi_ln28_19, float %select_ln28_18" [pool/pooling.cpp:28]   --->   Operation 3553 'select' 'select_ln28_19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 3554 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_addr_4, align 4" [pool/pooling.cpp:35]   --->   Operation 3554 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 18 <SV = 17> <Delay = 11.7>
ST_18 : Operation 3555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_9 = add i13 %mul_ln35, 160" [pool/pooling.cpp:35]   --->   Operation 3555 'add' 'add_ln35_9' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3556 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_10 = add i13 %zext_ln28_1, %add_ln35_9" [pool/pooling.cpp:35]   --->   Operation 3556 'add' 'add_ln35_10' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3557 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i13 %add_ln35_10 to i64" [pool/pooling.cpp:35]   --->   Operation 3557 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 3558 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_5 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_6" [pool/pooling.cpp:35]   --->   Operation 3558 'getelementptr' 'max_pool_1_out_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 3559 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_11 = add i13 %mul_ln35, 192" [pool/pooling.cpp:35]   --->   Operation 3559 'add' 'add_ln35_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3560 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_12 = add i13 %zext_ln28_1, %add_ln35_11" [pool/pooling.cpp:35]   --->   Operation 3560 'add' 'add_ln35_12' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3561 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i13 %add_ln35_12 to i64" [pool/pooling.cpp:35]   --->   Operation 3561 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 3562 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_6 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_7" [pool/pooling.cpp:35]   --->   Operation 3562 'getelementptr' 'max_pool_1_out_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 3563 [1/1] (0.00ns)   --->   "%bitcast_ln28_40 = bitcast float %phi_ln28_23 to i32" [pool/pooling.cpp:28]   --->   Operation 3563 'bitcast' 'bitcast_ln28_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 3564 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_40, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3564 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 3565 [1/1] (0.00ns)   --->   "%trunc_ln28_40 = trunc i32 %bitcast_ln28_40 to i23" [pool/pooling.cpp:28]   --->   Operation 3565 'trunc' 'trunc_ln28_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 3566 [1/1] (0.00ns)   --->   "%bitcast_ln28_41 = bitcast float %select_ln28_22 to i32" [pool/pooling.cpp:28]   --->   Operation 3566 'bitcast' 'bitcast_ln28_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 3567 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_41, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3567 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 3568 [1/1] (0.00ns)   --->   "%trunc_ln28_41 = trunc i32 %bitcast_ln28_41 to i23" [pool/pooling.cpp:28]   --->   Operation 3568 'trunc' 'trunc_ln28_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 3569 [1/1] (1.55ns)   --->   "%icmp_ln28_80 = icmp ne i8 %tmp_64, -1" [pool/pooling.cpp:28]   --->   Operation 3569 'icmp' 'icmp_ln28_80' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3570 [1/1] (2.44ns)   --->   "%icmp_ln28_81 = icmp eq i23 %trunc_ln28_40, 0" [pool/pooling.cpp:28]   --->   Operation 3570 'icmp' 'icmp_ln28_81' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%or_ln28_40 = or i1 %icmp_ln28_81, %icmp_ln28_80" [pool/pooling.cpp:28]   --->   Operation 3571 'or' 'or_ln28_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3572 [1/1] (1.55ns)   --->   "%icmp_ln28_82 = icmp ne i8 %tmp_65, -1" [pool/pooling.cpp:28]   --->   Operation 3572 'icmp' 'icmp_ln28_82' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3573 [1/1] (2.44ns)   --->   "%icmp_ln28_83 = icmp eq i23 %trunc_ln28_41, 0" [pool/pooling.cpp:28]   --->   Operation 3573 'icmp' 'icmp_ln28_83' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3574 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%or_ln28_41 = or i1 %icmp_ln28_83, %icmp_ln28_82" [pool/pooling.cpp:28]   --->   Operation 3574 'or' 'or_ln28_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3575 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%and_ln28_40 = and i1 %or_ln28_40, %or_ln28_41" [pool/pooling.cpp:28]   --->   Operation 3575 'and' 'and_ln28_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3576 [1/1] (6.78ns)   --->   "%tmp_66 = fcmp ogt float %phi_ln28_23, %select_ln28_22" [pool/pooling.cpp:28]   --->   Operation 3576 'fcmp' 'tmp_66' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3577 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_41 = and i1 %and_ln28_40, %tmp_66" [pool/pooling.cpp:28]   --->   Operation 3577 'and' 'and_ln28_41' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3578 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_23 = select i1 %and_ln28_41, float %phi_ln28_23, float %select_ln28_22" [pool/pooling.cpp:28]   --->   Operation 3578 'select' 'select_ln28_23' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 3579 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_addr_5, align 4" [pool/pooling.cpp:35]   --->   Operation 3579 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_18 : Operation 3580 [1/1] (0.00ns)   --->   "%bitcast_ln28_47 = bitcast float %phi_ln28_27 to i32" [pool/pooling.cpp:28]   --->   Operation 3580 'bitcast' 'bitcast_ln28_47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 3581 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_47, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3581 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 3582 [1/1] (0.00ns)   --->   "%trunc_ln28_47 = trunc i32 %bitcast_ln28_47 to i23" [pool/pooling.cpp:28]   --->   Operation 3582 'trunc' 'trunc_ln28_47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 3583 [1/1] (0.00ns)   --->   "%bitcast_ln28_48 = bitcast float %select_ln28_26 to i32" [pool/pooling.cpp:28]   --->   Operation 3583 'bitcast' 'bitcast_ln28_48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 3584 [1/1] (0.00ns)   --->   "%tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_48, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3584 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 3585 [1/1] (0.00ns)   --->   "%trunc_ln28_48 = trunc i32 %bitcast_ln28_48 to i23" [pool/pooling.cpp:28]   --->   Operation 3585 'trunc' 'trunc_ln28_48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 3586 [1/1] (1.55ns)   --->   "%icmp_ln28_94 = icmp ne i8 %tmp_75, -1" [pool/pooling.cpp:28]   --->   Operation 3586 'icmp' 'icmp_ln28_94' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3587 [1/1] (2.44ns)   --->   "%icmp_ln28_95 = icmp eq i23 %trunc_ln28_47, 0" [pool/pooling.cpp:28]   --->   Operation 3587 'icmp' 'icmp_ln28_95' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3588 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%or_ln28_47 = or i1 %icmp_ln28_95, %icmp_ln28_94" [pool/pooling.cpp:28]   --->   Operation 3588 'or' 'or_ln28_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3589 [1/1] (1.55ns)   --->   "%icmp_ln28_96 = icmp ne i8 %tmp_76, -1" [pool/pooling.cpp:28]   --->   Operation 3589 'icmp' 'icmp_ln28_96' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3590 [1/1] (2.44ns)   --->   "%icmp_ln28_97 = icmp eq i23 %trunc_ln28_48, 0" [pool/pooling.cpp:28]   --->   Operation 3590 'icmp' 'icmp_ln28_97' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3591 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%or_ln28_48 = or i1 %icmp_ln28_97, %icmp_ln28_96" [pool/pooling.cpp:28]   --->   Operation 3591 'or' 'or_ln28_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%and_ln28_47 = and i1 %or_ln28_47, %or_ln28_48" [pool/pooling.cpp:28]   --->   Operation 3592 'and' 'and_ln28_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3593 [1/1] (6.78ns)   --->   "%tmp_77 = fcmp ogt float %phi_ln28_27, %select_ln28_26" [pool/pooling.cpp:28]   --->   Operation 3593 'fcmp' 'tmp_77' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3594 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_48 = and i1 %and_ln28_47, %tmp_77" [pool/pooling.cpp:28]   --->   Operation 3594 'and' 'and_ln28_48' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3595 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_27 = select i1 %and_ln28_48, float %phi_ln28_27, float %select_ln28_26" [pool/pooling.cpp:28]   --->   Operation 3595 'select' 'select_ln28_27' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 3596 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_addr_6, align 4" [pool/pooling.cpp:35]   --->   Operation 3596 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 19 <SV = 18> <Delay = 11.7>
ST_19 : Operation 3597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_13 = add i13 %mul_ln35, 224" [pool/pooling.cpp:35]   --->   Operation 3597 'add' 'add_ln35_13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3598 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_14 = add i13 %zext_ln28_1, %add_ln35_13" [pool/pooling.cpp:35]   --->   Operation 3598 'add' 'add_ln35_14' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3599 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i13 %add_ln35_14 to i64" [pool/pooling.cpp:35]   --->   Operation 3599 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 3600 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_7 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 3600 'getelementptr' 'max_pool_1_out_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 3601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_15 = add i13 %mul_ln35, 256" [pool/pooling.cpp:35]   --->   Operation 3601 'add' 'add_ln35_15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3602 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_16 = add i13 %zext_ln28_1, %add_ln35_15" [pool/pooling.cpp:35]   --->   Operation 3602 'add' 'add_ln35_16' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3603 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i13 %add_ln35_16 to i64" [pool/pooling.cpp:35]   --->   Operation 3603 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 3604 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_8 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 3604 'getelementptr' 'max_pool_1_out_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 3605 [1/1] (0.00ns)   --->   "%bitcast_ln28_54 = bitcast float %phi_ln28_31 to i32" [pool/pooling.cpp:28]   --->   Operation 3605 'bitcast' 'bitcast_ln28_54' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3606 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_54, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3606 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3607 [1/1] (0.00ns)   --->   "%trunc_ln28_54 = trunc i32 %bitcast_ln28_54 to i23" [pool/pooling.cpp:28]   --->   Operation 3607 'trunc' 'trunc_ln28_54' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3608 [1/1] (0.00ns)   --->   "%bitcast_ln28_55 = bitcast float %select_ln28_30 to i32" [pool/pooling.cpp:28]   --->   Operation 3608 'bitcast' 'bitcast_ln28_55' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3609 [1/1] (0.00ns)   --->   "%tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_55, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3609 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3610 [1/1] (0.00ns)   --->   "%trunc_ln28_55 = trunc i32 %bitcast_ln28_55 to i23" [pool/pooling.cpp:28]   --->   Operation 3610 'trunc' 'trunc_ln28_55' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3611 [1/1] (1.55ns)   --->   "%icmp_ln28_108 = icmp ne i8 %tmp_86, -1" [pool/pooling.cpp:28]   --->   Operation 3611 'icmp' 'icmp_ln28_108' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3612 [1/1] (2.44ns)   --->   "%icmp_ln28_109 = icmp eq i23 %trunc_ln28_54, 0" [pool/pooling.cpp:28]   --->   Operation 3612 'icmp' 'icmp_ln28_109' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3613 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%or_ln28_54 = or i1 %icmp_ln28_109, %icmp_ln28_108" [pool/pooling.cpp:28]   --->   Operation 3613 'or' 'or_ln28_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3614 [1/1] (1.55ns)   --->   "%icmp_ln28_110 = icmp ne i8 %tmp_87, -1" [pool/pooling.cpp:28]   --->   Operation 3614 'icmp' 'icmp_ln28_110' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3615 [1/1] (2.44ns)   --->   "%icmp_ln28_111 = icmp eq i23 %trunc_ln28_55, 0" [pool/pooling.cpp:28]   --->   Operation 3615 'icmp' 'icmp_ln28_111' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3616 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%or_ln28_55 = or i1 %icmp_ln28_111, %icmp_ln28_110" [pool/pooling.cpp:28]   --->   Operation 3616 'or' 'or_ln28_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3617 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%and_ln28_54 = and i1 %or_ln28_54, %or_ln28_55" [pool/pooling.cpp:28]   --->   Operation 3617 'and' 'and_ln28_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3618 [1/1] (6.78ns)   --->   "%tmp_88 = fcmp ogt float %phi_ln28_31, %select_ln28_30" [pool/pooling.cpp:28]   --->   Operation 3618 'fcmp' 'tmp_88' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3619 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_55 = and i1 %and_ln28_54, %tmp_88" [pool/pooling.cpp:28]   --->   Operation 3619 'and' 'and_ln28_55' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3620 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_31 = select i1 %and_ln28_55, float %phi_ln28_31, float %select_ln28_30" [pool/pooling.cpp:28]   --->   Operation 3620 'select' 'select_ln28_31' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 3621 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_addr_7, align 4" [pool/pooling.cpp:35]   --->   Operation 3621 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_19 : Operation 3622 [1/1] (0.00ns)   --->   "%bitcast_ln28_61 = bitcast float %phi_ln28_35 to i32" [pool/pooling.cpp:28]   --->   Operation 3622 'bitcast' 'bitcast_ln28_61' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3623 [1/1] (0.00ns)   --->   "%tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_61, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3623 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3624 [1/1] (0.00ns)   --->   "%trunc_ln28_61 = trunc i32 %bitcast_ln28_61 to i23" [pool/pooling.cpp:28]   --->   Operation 3624 'trunc' 'trunc_ln28_61' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3625 [1/1] (0.00ns)   --->   "%bitcast_ln28_62 = bitcast float %select_ln28_34 to i32" [pool/pooling.cpp:28]   --->   Operation 3625 'bitcast' 'bitcast_ln28_62' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3626 [1/1] (0.00ns)   --->   "%tmp_98 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_62, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3626 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3627 [1/1] (0.00ns)   --->   "%trunc_ln28_62 = trunc i32 %bitcast_ln28_62 to i23" [pool/pooling.cpp:28]   --->   Operation 3627 'trunc' 'trunc_ln28_62' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3628 [1/1] (1.55ns)   --->   "%icmp_ln28_122 = icmp ne i8 %tmp_97, -1" [pool/pooling.cpp:28]   --->   Operation 3628 'icmp' 'icmp_ln28_122' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3629 [1/1] (2.44ns)   --->   "%icmp_ln28_123 = icmp eq i23 %trunc_ln28_61, 0" [pool/pooling.cpp:28]   --->   Operation 3629 'icmp' 'icmp_ln28_123' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3630 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%or_ln28_61 = or i1 %icmp_ln28_123, %icmp_ln28_122" [pool/pooling.cpp:28]   --->   Operation 3630 'or' 'or_ln28_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3631 [1/1] (1.55ns)   --->   "%icmp_ln28_124 = icmp ne i8 %tmp_98, -1" [pool/pooling.cpp:28]   --->   Operation 3631 'icmp' 'icmp_ln28_124' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3632 [1/1] (2.44ns)   --->   "%icmp_ln28_125 = icmp eq i23 %trunc_ln28_62, 0" [pool/pooling.cpp:28]   --->   Operation 3632 'icmp' 'icmp_ln28_125' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3633 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%or_ln28_62 = or i1 %icmp_ln28_125, %icmp_ln28_124" [pool/pooling.cpp:28]   --->   Operation 3633 'or' 'or_ln28_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3634 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%and_ln28_61 = and i1 %or_ln28_61, %or_ln28_62" [pool/pooling.cpp:28]   --->   Operation 3634 'and' 'and_ln28_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3635 [1/1] (6.78ns)   --->   "%tmp_99 = fcmp ogt float %phi_ln28_35, %select_ln28_34" [pool/pooling.cpp:28]   --->   Operation 3635 'fcmp' 'tmp_99' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3636 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_62 = and i1 %and_ln28_61, %tmp_99" [pool/pooling.cpp:28]   --->   Operation 3636 'and' 'and_ln28_62' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3637 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_35 = select i1 %and_ln28_62, float %phi_ln28_35, float %select_ln28_34" [pool/pooling.cpp:28]   --->   Operation 3637 'select' 'select_ln28_35' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 3638 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_addr_8, align 4" [pool/pooling.cpp:35]   --->   Operation 3638 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 20 <SV = 19> <Delay = 11.7>
ST_20 : Operation 3639 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 3639 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 3640 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 416, i64 416, i64 416)"   --->   Operation 3640 'speclooptripcount' 'empty_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 3641 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:14]   --->   Operation 3641 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 3642 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pool/pooling.cpp:15]   --->   Operation 3642 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 3643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_17 = add i13 %mul_ln35, 288" [pool/pooling.cpp:35]   --->   Operation 3643 'add' 'add_ln35_17' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3644 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_18 = add i13 %zext_ln28_1, %add_ln35_17" [pool/pooling.cpp:35]   --->   Operation 3644 'add' 'add_ln35_18' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3645 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i13 %add_ln35_18 to i64" [pool/pooling.cpp:35]   --->   Operation 3645 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 3646 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_9 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_10" [pool/pooling.cpp:35]   --->   Operation 3646 'getelementptr' 'max_pool_1_out_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 3647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_19 = add i13 %mul_ln35, 320" [pool/pooling.cpp:35]   --->   Operation 3647 'add' 'add_ln35_19' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3648 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_20 = add i13 %zext_ln28_1, %add_ln35_19" [pool/pooling.cpp:35]   --->   Operation 3648 'add' 'add_ln35_20' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3649 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i13 %add_ln35_20 to i64" [pool/pooling.cpp:35]   --->   Operation 3649 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 3650 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_10 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_11" [pool/pooling.cpp:35]   --->   Operation 3650 'getelementptr' 'max_pool_1_out_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 3651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_21 = add i13 %mul_ln35, 352" [pool/pooling.cpp:35]   --->   Operation 3651 'add' 'add_ln35_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3652 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_22 = add i13 %zext_ln28_1, %add_ln35_21" [pool/pooling.cpp:35]   --->   Operation 3652 'add' 'add_ln35_22' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3653 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i13 %add_ln35_22 to i64" [pool/pooling.cpp:35]   --->   Operation 3653 'zext' 'zext_ln35_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 3654 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_11 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_12" [pool/pooling.cpp:35]   --->   Operation 3654 'getelementptr' 'max_pool_1_out_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 3655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_23 = add i13 %mul_ln35, 384" [pool/pooling.cpp:35]   --->   Operation 3655 'add' 'add_ln35_23' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3656 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_24 = add i13 %zext_ln28_1, %add_ln35_23" [pool/pooling.cpp:35]   --->   Operation 3656 'add' 'add_ln35_24' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3657 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i13 %add_ln35_24 to i64" [pool/pooling.cpp:35]   --->   Operation 3657 'zext' 'zext_ln35_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 3658 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_12 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_13" [pool/pooling.cpp:35]   --->   Operation 3658 'getelementptr' 'max_pool_1_out_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 3659 [1/1] (0.00ns)   --->   "%bitcast_ln28_68 = bitcast float %phi_ln28_39 to i32" [pool/pooling.cpp:28]   --->   Operation 3659 'bitcast' 'bitcast_ln28_68' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3660 [1/1] (0.00ns)   --->   "%tmp_108 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_68, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3660 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3661 [1/1] (0.00ns)   --->   "%trunc_ln28_68 = trunc i32 %bitcast_ln28_68 to i23" [pool/pooling.cpp:28]   --->   Operation 3661 'trunc' 'trunc_ln28_68' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3662 [1/1] (0.00ns)   --->   "%bitcast_ln28_69 = bitcast float %select_ln28_38 to i32" [pool/pooling.cpp:28]   --->   Operation 3662 'bitcast' 'bitcast_ln28_69' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3663 [1/1] (0.00ns)   --->   "%tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_69, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3663 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3664 [1/1] (0.00ns)   --->   "%trunc_ln28_69 = trunc i32 %bitcast_ln28_69 to i23" [pool/pooling.cpp:28]   --->   Operation 3664 'trunc' 'trunc_ln28_69' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3665 [1/1] (1.55ns)   --->   "%icmp_ln28_136 = icmp ne i8 %tmp_108, -1" [pool/pooling.cpp:28]   --->   Operation 3665 'icmp' 'icmp_ln28_136' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3666 [1/1] (2.44ns)   --->   "%icmp_ln28_137 = icmp eq i23 %trunc_ln28_68, 0" [pool/pooling.cpp:28]   --->   Operation 3666 'icmp' 'icmp_ln28_137' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3667 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%or_ln28_68 = or i1 %icmp_ln28_137, %icmp_ln28_136" [pool/pooling.cpp:28]   --->   Operation 3667 'or' 'or_ln28_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3668 [1/1] (1.55ns)   --->   "%icmp_ln28_138 = icmp ne i8 %tmp_109, -1" [pool/pooling.cpp:28]   --->   Operation 3668 'icmp' 'icmp_ln28_138' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3669 [1/1] (2.44ns)   --->   "%icmp_ln28_139 = icmp eq i23 %trunc_ln28_69, 0" [pool/pooling.cpp:28]   --->   Operation 3669 'icmp' 'icmp_ln28_139' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3670 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%or_ln28_69 = or i1 %icmp_ln28_139, %icmp_ln28_138" [pool/pooling.cpp:28]   --->   Operation 3670 'or' 'or_ln28_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3671 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%and_ln28_68 = and i1 %or_ln28_68, %or_ln28_69" [pool/pooling.cpp:28]   --->   Operation 3671 'and' 'and_ln28_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3672 [1/1] (6.78ns)   --->   "%tmp_110 = fcmp ogt float %phi_ln28_39, %select_ln28_38" [pool/pooling.cpp:28]   --->   Operation 3672 'fcmp' 'tmp_110' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3673 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_69 = and i1 %and_ln28_68, %tmp_110" [pool/pooling.cpp:28]   --->   Operation 3673 'and' 'and_ln28_69' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3674 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_39 = select i1 %and_ln28_69, float %phi_ln28_39, float %select_ln28_38" [pool/pooling.cpp:28]   --->   Operation 3674 'select' 'select_ln28_39' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3675 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_addr_9, align 4" [pool/pooling.cpp:35]   --->   Operation 3675 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_20 : Operation 3676 [1/1] (0.00ns)   --->   "%bitcast_ln28_75 = bitcast float %phi_ln28_43 to i32" [pool/pooling.cpp:28]   --->   Operation 3676 'bitcast' 'bitcast_ln28_75' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3677 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_75, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3677 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3678 [1/1] (0.00ns)   --->   "%trunc_ln28_75 = trunc i32 %bitcast_ln28_75 to i23" [pool/pooling.cpp:28]   --->   Operation 3678 'trunc' 'trunc_ln28_75' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3679 [1/1] (0.00ns)   --->   "%bitcast_ln28_76 = bitcast float %select_ln28_42 to i32" [pool/pooling.cpp:28]   --->   Operation 3679 'bitcast' 'bitcast_ln28_76' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3680 [1/1] (0.00ns)   --->   "%tmp_120 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_76, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3680 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3681 [1/1] (0.00ns)   --->   "%trunc_ln28_76 = trunc i32 %bitcast_ln28_76 to i23" [pool/pooling.cpp:28]   --->   Operation 3681 'trunc' 'trunc_ln28_76' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3682 [1/1] (1.55ns)   --->   "%icmp_ln28_150 = icmp ne i8 %tmp_119, -1" [pool/pooling.cpp:28]   --->   Operation 3682 'icmp' 'icmp_ln28_150' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3683 [1/1] (2.44ns)   --->   "%icmp_ln28_151 = icmp eq i23 %trunc_ln28_75, 0" [pool/pooling.cpp:28]   --->   Operation 3683 'icmp' 'icmp_ln28_151' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3684 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%or_ln28_75 = or i1 %icmp_ln28_151, %icmp_ln28_150" [pool/pooling.cpp:28]   --->   Operation 3684 'or' 'or_ln28_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3685 [1/1] (1.55ns)   --->   "%icmp_ln28_152 = icmp ne i8 %tmp_120, -1" [pool/pooling.cpp:28]   --->   Operation 3685 'icmp' 'icmp_ln28_152' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3686 [1/1] (2.44ns)   --->   "%icmp_ln28_153 = icmp eq i23 %trunc_ln28_76, 0" [pool/pooling.cpp:28]   --->   Operation 3686 'icmp' 'icmp_ln28_153' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3687 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%or_ln28_76 = or i1 %icmp_ln28_153, %icmp_ln28_152" [pool/pooling.cpp:28]   --->   Operation 3687 'or' 'or_ln28_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3688 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%and_ln28_75 = and i1 %or_ln28_75, %or_ln28_76" [pool/pooling.cpp:28]   --->   Operation 3688 'and' 'and_ln28_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3689 [1/1] (6.78ns)   --->   "%tmp_121 = fcmp ogt float %phi_ln28_43, %select_ln28_42" [pool/pooling.cpp:28]   --->   Operation 3689 'fcmp' 'tmp_121' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3690 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_76 = and i1 %and_ln28_75, %tmp_121" [pool/pooling.cpp:28]   --->   Operation 3690 'and' 'and_ln28_76' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3691 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_43 = select i1 %and_ln28_76, float %phi_ln28_43, float %select_ln28_42" [pool/pooling.cpp:28]   --->   Operation 3691 'select' 'select_ln28_43' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3692 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_addr_10, align 4" [pool/pooling.cpp:35]   --->   Operation 3692 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 21 <SV = 20> <Delay = 11.7>
ST_21 : Operation 3693 [1/1] (0.00ns)   --->   "%bitcast_ln28_82 = bitcast float %phi_ln28_47 to i32" [pool/pooling.cpp:28]   --->   Operation 3693 'bitcast' 'bitcast_ln28_82' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3694 [1/1] (0.00ns)   --->   "%tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_82, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3694 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3695 [1/1] (0.00ns)   --->   "%trunc_ln28_82 = trunc i32 %bitcast_ln28_82 to i23" [pool/pooling.cpp:28]   --->   Operation 3695 'trunc' 'trunc_ln28_82' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3696 [1/1] (0.00ns)   --->   "%bitcast_ln28_83 = bitcast float %select_ln28_46 to i32" [pool/pooling.cpp:28]   --->   Operation 3696 'bitcast' 'bitcast_ln28_83' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3697 [1/1] (0.00ns)   --->   "%tmp_131 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_83, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3697 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3698 [1/1] (0.00ns)   --->   "%trunc_ln28_83 = trunc i32 %bitcast_ln28_83 to i23" [pool/pooling.cpp:28]   --->   Operation 3698 'trunc' 'trunc_ln28_83' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3699 [1/1] (1.55ns)   --->   "%icmp_ln28_164 = icmp ne i8 %tmp_130, -1" [pool/pooling.cpp:28]   --->   Operation 3699 'icmp' 'icmp_ln28_164' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3700 [1/1] (2.44ns)   --->   "%icmp_ln28_165 = icmp eq i23 %trunc_ln28_82, 0" [pool/pooling.cpp:28]   --->   Operation 3700 'icmp' 'icmp_ln28_165' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3701 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%or_ln28_82 = or i1 %icmp_ln28_165, %icmp_ln28_164" [pool/pooling.cpp:28]   --->   Operation 3701 'or' 'or_ln28_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3702 [1/1] (1.55ns)   --->   "%icmp_ln28_166 = icmp ne i8 %tmp_131, -1" [pool/pooling.cpp:28]   --->   Operation 3702 'icmp' 'icmp_ln28_166' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3703 [1/1] (2.44ns)   --->   "%icmp_ln28_167 = icmp eq i23 %trunc_ln28_83, 0" [pool/pooling.cpp:28]   --->   Operation 3703 'icmp' 'icmp_ln28_167' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3704 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%or_ln28_83 = or i1 %icmp_ln28_167, %icmp_ln28_166" [pool/pooling.cpp:28]   --->   Operation 3704 'or' 'or_ln28_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3705 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%and_ln28_82 = and i1 %or_ln28_82, %or_ln28_83" [pool/pooling.cpp:28]   --->   Operation 3705 'and' 'and_ln28_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3706 [1/1] (6.78ns)   --->   "%tmp_132 = fcmp ogt float %phi_ln28_47, %select_ln28_46" [pool/pooling.cpp:28]   --->   Operation 3706 'fcmp' 'tmp_132' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3707 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_83 = and i1 %and_ln28_82, %tmp_132" [pool/pooling.cpp:28]   --->   Operation 3707 'and' 'and_ln28_83' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3708 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_47 = select i1 %and_ln28_83, float %phi_ln28_47, float %select_ln28_46" [pool/pooling.cpp:28]   --->   Operation 3708 'select' 'select_ln28_47' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3709 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_addr_11, align 4" [pool/pooling.cpp:35]   --->   Operation 3709 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_21 : Operation 3710 [1/1] (0.00ns)   --->   "%bitcast_ln28_89 = bitcast float %phi_ln28_51 to i32" [pool/pooling.cpp:28]   --->   Operation 3710 'bitcast' 'bitcast_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 3711 [1/1] (0.00ns)   --->   "%tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_89, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3711 'partselect' 'tmp_141' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 3712 [1/1] (0.00ns)   --->   "%trunc_ln28_89 = trunc i32 %bitcast_ln28_89 to i23" [pool/pooling.cpp:28]   --->   Operation 3712 'trunc' 'trunc_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 3713 [1/1] (0.00ns)   --->   "%bitcast_ln28_90 = bitcast float %select_ln28_50 to i32" [pool/pooling.cpp:28]   --->   Operation 3713 'bitcast' 'bitcast_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 3714 [1/1] (0.00ns)   --->   "%tmp_142 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_90, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3714 'partselect' 'tmp_142' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 3715 [1/1] (0.00ns)   --->   "%trunc_ln28_90 = trunc i32 %bitcast_ln28_90 to i23" [pool/pooling.cpp:28]   --->   Operation 3715 'trunc' 'trunc_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 3716 [1/1] (1.55ns)   --->   "%icmp_ln28_178 = icmp ne i8 %tmp_141, -1" [pool/pooling.cpp:28]   --->   Operation 3716 'icmp' 'icmp_ln28_178' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3717 [1/1] (2.44ns)   --->   "%icmp_ln28_179 = icmp eq i23 %trunc_ln28_89, 0" [pool/pooling.cpp:28]   --->   Operation 3717 'icmp' 'icmp_ln28_179' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3718 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%or_ln28_89 = or i1 %icmp_ln28_179, %icmp_ln28_178" [pool/pooling.cpp:28]   --->   Operation 3718 'or' 'or_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3719 [1/1] (1.55ns)   --->   "%icmp_ln28_180 = icmp ne i8 %tmp_142, -1" [pool/pooling.cpp:28]   --->   Operation 3719 'icmp' 'icmp_ln28_180' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3720 [1/1] (2.44ns)   --->   "%icmp_ln28_181 = icmp eq i23 %trunc_ln28_90, 0" [pool/pooling.cpp:28]   --->   Operation 3720 'icmp' 'icmp_ln28_181' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3721 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%or_ln28_90 = or i1 %icmp_ln28_181, %icmp_ln28_180" [pool/pooling.cpp:28]   --->   Operation 3721 'or' 'or_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3722 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%and_ln28_89 = and i1 %or_ln28_89, %or_ln28_90" [pool/pooling.cpp:28]   --->   Operation 3722 'and' 'and_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3723 [1/1] (6.78ns)   --->   "%tmp_143 = fcmp ogt float %phi_ln28_51, %select_ln28_50" [pool/pooling.cpp:28]   --->   Operation 3723 'fcmp' 'tmp_143' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3724 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_90 = and i1 %and_ln28_89, %tmp_143" [pool/pooling.cpp:28]   --->   Operation 3724 'and' 'and_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3725 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_51 = select i1 %and_ln28_90, float %phi_ln28_51, float %select_ln28_50" [pool/pooling.cpp:28]   --->   Operation 3725 'select' 'select_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3726 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_addr_12, align 4" [pool/pooling.cpp:35]   --->   Operation 3726 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_21 : Operation 3727 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_1) nounwind" [pool/pooling.cpp:37]   --->   Operation 3727 'specregionend' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 3728 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 3728 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 22 <SV = 2> <Delay = 0.00>
ST_22 : Operation 3729 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 3729 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', pool/pooling.cpp:10) with incoming values : ('add_ln10', pool/pooling.cpp:10) [58]  (1.77 ns)

 <State 2>: 8.14ns
The critical path consists of the following:
	'phi' operation ('f_0', pool/pooling.cpp:28) with incoming values : ('select_ln28_53', pool/pooling.cpp:28) [59]  (0 ns)
	'add' operation ('f', pool/pooling.cpp:10) [65]  (1.83 ns)
	'select' operation ('select_ln28_53', pool/pooling.cpp:28) [70]  (1.19 ns)
	'add' operation ('add_ln28_10', pool/pooling.cpp:28) [137]  (1.87 ns)
	'getelementptr' operation ('conv_1_out_25_addr_24', pool/pooling.cpp:28) [789]  (0 ns)
	'load' operation ('conv_1_out_25_load_1', pool/pooling.cpp:28) on array 'conv_1_out_25' [1052]  (3.25 ns)

 <State 3>: 13.1ns
The critical path consists of the following:
	'load' operation ('conv_1_out_22_load', pool/pooling.cpp:28) on array 'conv_1_out_22' [849]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load', pool/pooling.cpp:28) ('conv_1_out_20_load', pool/pooling.cpp:28) ('conv_1_out_18_load', pool/pooling.cpp:28) ('conv_1_out_16_load', pool/pooling.cpp:28) ('conv_1_out_14_load', pool/pooling.cpp:28) ('conv_1_out_12_load', pool/pooling.cpp:28) ('conv_1_out_10_load', pool/pooling.cpp:28) ('conv_1_out_8_load', pool/pooling.cpp:28) ('conv_1_out_6_load', pool/pooling.cpp:28) ('conv_1_out_4_load', pool/pooling.cpp:28) ('conv_1_out_2_load', pool/pooling.cpp:28) ('conv_1_out_0_load', pool/pooling.cpp:28) ('conv_1_out_24_load', pool/pooling.cpp:28) [888]  (2.12 ns)
	'phi' operation ('phi_ln28', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load', pool/pooling.cpp:28) ('conv_1_out_20_load', pool/pooling.cpp:28) ('conv_1_out_18_load', pool/pooling.cpp:28) ('conv_1_out_16_load', pool/pooling.cpp:28) ('conv_1_out_14_load', pool/pooling.cpp:28) ('conv_1_out_12_load', pool/pooling.cpp:28) ('conv_1_out_10_load', pool/pooling.cpp:28) ('conv_1_out_8_load', pool/pooling.cpp:28) ('conv_1_out_6_load', pool/pooling.cpp:28) ('conv_1_out_4_load', pool/pooling.cpp:28) ('conv_1_out_2_load', pool/pooling.cpp:28) ('conv_1_out_0_load', pool/pooling.cpp:28) ('conv_1_out_24_load', pool/pooling.cpp:28) [888]  (0 ns)
	'fcmp' operation ('tmp_3', pool/pooling.cpp:28) [895]  (6.79 ns)
	'and' operation ('and_ln28', pool/pooling.cpp:28) [896]  (0 ns)
	'select' operation ('select_ln28', pool/pooling.cpp:28) [897]  (0.978 ns)

 <State 4>: 13.1ns
The critical path consists of the following:
	'load' operation ('conv_1_out_22_load_4', pool/pooling.cpp:28) on array 'conv_1_out_22' [1301]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_8', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_4', pool/pooling.cpp:28) ('conv_1_out_20_load_4', pool/pooling.cpp:28) ('conv_1_out_18_load_4', pool/pooling.cpp:28) ('conv_1_out_16_load_4', pool/pooling.cpp:28) ('conv_1_out_14_load_4', pool/pooling.cpp:28) ('conv_1_out_12_load_4', pool/pooling.cpp:28) ('conv_1_out_10_load_4', pool/pooling.cpp:28) ('conv_1_out_8_load_4', pool/pooling.cpp:28) ('conv_1_out_6_load_4', pool/pooling.cpp:28) ('conv_1_out_4_load_4', pool/pooling.cpp:28) ('conv_1_out_2_load_4', pool/pooling.cpp:28) ('conv_1_out_0_load_4', pool/pooling.cpp:28) ('conv_1_out_24_load_4', pool/pooling.cpp:28) [1340]  (2.12 ns)
	'phi' operation ('phi_ln28_8', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_4', pool/pooling.cpp:28) ('conv_1_out_20_load_4', pool/pooling.cpp:28) ('conv_1_out_18_load_4', pool/pooling.cpp:28) ('conv_1_out_16_load_4', pool/pooling.cpp:28) ('conv_1_out_14_load_4', pool/pooling.cpp:28) ('conv_1_out_12_load_4', pool/pooling.cpp:28) ('conv_1_out_10_load_4', pool/pooling.cpp:28) ('conv_1_out_8_load_4', pool/pooling.cpp:28) ('conv_1_out_6_load_4', pool/pooling.cpp:28) ('conv_1_out_4_load_4', pool/pooling.cpp:28) ('conv_1_out_2_load_4', pool/pooling.cpp:28) ('conv_1_out_0_load_4', pool/pooling.cpp:28) ('conv_1_out_24_load_4', pool/pooling.cpp:28) [1340]  (0 ns)
	'fcmp' operation ('tmp_24', pool/pooling.cpp:28) [1347]  (6.79 ns)
	'and' operation ('and_ln28_14', pool/pooling.cpp:28) [1348]  (0 ns)
	'select' operation ('select_ln28_8', pool/pooling.cpp:28) [1349]  (0.978 ns)

 <State 5>: 13.1ns
The critical path consists of the following:
	'load' operation ('conv_1_out_22_load_8', pool/pooling.cpp:28) on array 'conv_1_out_22' [1753]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_16', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_8', pool/pooling.cpp:28) ('conv_1_out_20_load_8', pool/pooling.cpp:28) ('conv_1_out_18_load_8', pool/pooling.cpp:28) ('conv_1_out_16_load_8', pool/pooling.cpp:28) ('conv_1_out_14_load_8', pool/pooling.cpp:28) ('conv_1_out_12_load_8', pool/pooling.cpp:28) ('conv_1_out_10_load_8', pool/pooling.cpp:28) ('conv_1_out_8_load_8', pool/pooling.cpp:28) ('conv_1_out_6_load_8', pool/pooling.cpp:28) ('conv_1_out_4_load_8', pool/pooling.cpp:28) ('conv_1_out_2_load_8', pool/pooling.cpp:28) ('conv_1_out_0_load_8', pool/pooling.cpp:28) ('conv_1_out_24_load_8', pool/pooling.cpp:28) [1792]  (2.12 ns)
	'phi' operation ('phi_ln28_16', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_8', pool/pooling.cpp:28) ('conv_1_out_20_load_8', pool/pooling.cpp:28) ('conv_1_out_18_load_8', pool/pooling.cpp:28) ('conv_1_out_16_load_8', pool/pooling.cpp:28) ('conv_1_out_14_load_8', pool/pooling.cpp:28) ('conv_1_out_12_load_8', pool/pooling.cpp:28) ('conv_1_out_10_load_8', pool/pooling.cpp:28) ('conv_1_out_8_load_8', pool/pooling.cpp:28) ('conv_1_out_6_load_8', pool/pooling.cpp:28) ('conv_1_out_4_load_8', pool/pooling.cpp:28) ('conv_1_out_2_load_8', pool/pooling.cpp:28) ('conv_1_out_0_load_8', pool/pooling.cpp:28) ('conv_1_out_24_load_8', pool/pooling.cpp:28) [1792]  (0 ns)
	'fcmp' operation ('tmp_46', pool/pooling.cpp:28) [1799]  (6.79 ns)
	'and' operation ('and_ln28_28', pool/pooling.cpp:28) [1800]  (0 ns)
	'select' operation ('select_ln28_16', pool/pooling.cpp:28) [1801]  (0.978 ns)

 <State 6>: 13.1ns
The critical path consists of the following:
	'load' operation ('conv_1_out_22_load_12', pool/pooling.cpp:28) on array 'conv_1_out_22' [2205]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_24', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_12', pool/pooling.cpp:28) ('conv_1_out_20_load_12', pool/pooling.cpp:28) ('conv_1_out_18_load_12', pool/pooling.cpp:28) ('conv_1_out_16_load_12', pool/pooling.cpp:28) ('conv_1_out_14_load_12', pool/pooling.cpp:28) ('conv_1_out_12_load_12', pool/pooling.cpp:28) ('conv_1_out_10_load_12', pool/pooling.cpp:28) ('conv_1_out_8_load_12', pool/pooling.cpp:28) ('conv_1_out_6_load_12', pool/pooling.cpp:28) ('conv_1_out_4_load_12', pool/pooling.cpp:28) ('conv_1_out_2_load_12', pool/pooling.cpp:28) ('conv_1_out_0_load_12', pool/pooling.cpp:28) ('conv_1_out_24_load_12', pool/pooling.cpp:28) [2244]  (2.12 ns)
	'phi' operation ('phi_ln28_24', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_12', pool/pooling.cpp:28) ('conv_1_out_20_load_12', pool/pooling.cpp:28) ('conv_1_out_18_load_12', pool/pooling.cpp:28) ('conv_1_out_16_load_12', pool/pooling.cpp:28) ('conv_1_out_14_load_12', pool/pooling.cpp:28) ('conv_1_out_12_load_12', pool/pooling.cpp:28) ('conv_1_out_10_load_12', pool/pooling.cpp:28) ('conv_1_out_8_load_12', pool/pooling.cpp:28) ('conv_1_out_6_load_12', pool/pooling.cpp:28) ('conv_1_out_4_load_12', pool/pooling.cpp:28) ('conv_1_out_2_load_12', pool/pooling.cpp:28) ('conv_1_out_0_load_12', pool/pooling.cpp:28) ('conv_1_out_24_load_12', pool/pooling.cpp:28) [2244]  (0 ns)
	'fcmp' operation ('tmp_68', pool/pooling.cpp:28) [2251]  (6.79 ns)
	'and' operation ('and_ln28_42', pool/pooling.cpp:28) [2252]  (0 ns)
	'select' operation ('select_ln28_24', pool/pooling.cpp:28) [2253]  (0.978 ns)

 <State 7>: 13.1ns
The critical path consists of the following:
	'load' operation ('conv_1_out_22_load_16', pool/pooling.cpp:28) on array 'conv_1_out_22' [2657]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_32', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_16', pool/pooling.cpp:28) ('conv_1_out_20_load_16', pool/pooling.cpp:28) ('conv_1_out_18_load_16', pool/pooling.cpp:28) ('conv_1_out_16_load_16', pool/pooling.cpp:28) ('conv_1_out_14_load_16', pool/pooling.cpp:28) ('conv_1_out_12_load_16', pool/pooling.cpp:28) ('conv_1_out_10_load_16', pool/pooling.cpp:28) ('conv_1_out_8_load_16', pool/pooling.cpp:28) ('conv_1_out_6_load_16', pool/pooling.cpp:28) ('conv_1_out_4_load_16', pool/pooling.cpp:28) ('conv_1_out_2_load_16', pool/pooling.cpp:28) ('conv_1_out_0_load_16', pool/pooling.cpp:28) ('conv_1_out_24_load_16', pool/pooling.cpp:28) [2696]  (2.12 ns)
	'phi' operation ('phi_ln28_32', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_16', pool/pooling.cpp:28) ('conv_1_out_20_load_16', pool/pooling.cpp:28) ('conv_1_out_18_load_16', pool/pooling.cpp:28) ('conv_1_out_16_load_16', pool/pooling.cpp:28) ('conv_1_out_14_load_16', pool/pooling.cpp:28) ('conv_1_out_12_load_16', pool/pooling.cpp:28) ('conv_1_out_10_load_16', pool/pooling.cpp:28) ('conv_1_out_8_load_16', pool/pooling.cpp:28) ('conv_1_out_6_load_16', pool/pooling.cpp:28) ('conv_1_out_4_load_16', pool/pooling.cpp:28) ('conv_1_out_2_load_16', pool/pooling.cpp:28) ('conv_1_out_0_load_16', pool/pooling.cpp:28) ('conv_1_out_24_load_16', pool/pooling.cpp:28) [2696]  (0 ns)
	'fcmp' operation ('tmp_90', pool/pooling.cpp:28) [2703]  (6.79 ns)
	'and' operation ('and_ln28_56', pool/pooling.cpp:28) [2704]  (0 ns)
	'select' operation ('select_ln28_32', pool/pooling.cpp:28) [2705]  (0.978 ns)

 <State 8>: 13.1ns
The critical path consists of the following:
	'load' operation ('conv_1_out_22_load_20', pool/pooling.cpp:28) on array 'conv_1_out_22' [3109]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_40', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_20', pool/pooling.cpp:28) ('conv_1_out_20_load_20', pool/pooling.cpp:28) ('conv_1_out_18_load_20', pool/pooling.cpp:28) ('conv_1_out_16_load_20', pool/pooling.cpp:28) ('conv_1_out_14_load_20', pool/pooling.cpp:28) ('conv_1_out_12_load_20', pool/pooling.cpp:28) ('conv_1_out_10_load_20', pool/pooling.cpp:28) ('conv_1_out_8_load_20', pool/pooling.cpp:28) ('conv_1_out_6_load_20', pool/pooling.cpp:28) ('conv_1_out_4_load_20', pool/pooling.cpp:28) ('conv_1_out_2_load_20', pool/pooling.cpp:28) ('conv_1_out_0_load_20', pool/pooling.cpp:28) ('conv_1_out_24_load_20', pool/pooling.cpp:28) [3148]  (2.12 ns)
	'phi' operation ('phi_ln28_40', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_20', pool/pooling.cpp:28) ('conv_1_out_20_load_20', pool/pooling.cpp:28) ('conv_1_out_18_load_20', pool/pooling.cpp:28) ('conv_1_out_16_load_20', pool/pooling.cpp:28) ('conv_1_out_14_load_20', pool/pooling.cpp:28) ('conv_1_out_12_load_20', pool/pooling.cpp:28) ('conv_1_out_10_load_20', pool/pooling.cpp:28) ('conv_1_out_8_load_20', pool/pooling.cpp:28) ('conv_1_out_6_load_20', pool/pooling.cpp:28) ('conv_1_out_4_load_20', pool/pooling.cpp:28) ('conv_1_out_2_load_20', pool/pooling.cpp:28) ('conv_1_out_0_load_20', pool/pooling.cpp:28) ('conv_1_out_24_load_20', pool/pooling.cpp:28) [3148]  (0 ns)
	'fcmp' operation ('tmp_112', pool/pooling.cpp:28) [3155]  (6.79 ns)
	'and' operation ('and_ln28_70', pool/pooling.cpp:28) [3156]  (0 ns)
	'select' operation ('select_ln28_40', pool/pooling.cpp:28) [3157]  (0.978 ns)

 <State 9>: 34ns
The critical path consists of the following:
	'load' operation ('conv_1_out_22_load_1', pool/pooling.cpp:28) on array 'conv_1_out_22' [900]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_1', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_1', pool/pooling.cpp:28) ('conv_1_out_20_load_1', pool/pooling.cpp:28) ('conv_1_out_18_load_1', pool/pooling.cpp:28) ('conv_1_out_16_load_1', pool/pooling.cpp:28) ('conv_1_out_14_load_1', pool/pooling.cpp:28) ('conv_1_out_12_load_1', pool/pooling.cpp:28) ('conv_1_out_10_load_1', pool/pooling.cpp:28) ('conv_1_out_8_load_1', pool/pooling.cpp:28) ('conv_1_out_6_load_1', pool/pooling.cpp:28) ('conv_1_out_4_load_1', pool/pooling.cpp:28) ('conv_1_out_2_load_1', pool/pooling.cpp:28) ('conv_1_out_0_load_1', pool/pooling.cpp:28) ('conv_1_out_24_load_1', pool/pooling.cpp:28) [939]  (2.12 ns)
	'phi' operation ('phi_ln28_1', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_1', pool/pooling.cpp:28) ('conv_1_out_20_load_1', pool/pooling.cpp:28) ('conv_1_out_18_load_1', pool/pooling.cpp:28) ('conv_1_out_16_load_1', pool/pooling.cpp:28) ('conv_1_out_14_load_1', pool/pooling.cpp:28) ('conv_1_out_12_load_1', pool/pooling.cpp:28) ('conv_1_out_10_load_1', pool/pooling.cpp:28) ('conv_1_out_8_load_1', pool/pooling.cpp:28) ('conv_1_out_6_load_1', pool/pooling.cpp:28) ('conv_1_out_4_load_1', pool/pooling.cpp:28) ('conv_1_out_2_load_1', pool/pooling.cpp:28) ('conv_1_out_0_load_1', pool/pooling.cpp:28) ('conv_1_out_24_load_1', pool/pooling.cpp:28) [939]  (0 ns)
	'fcmp' operation ('tmp_6', pool/pooling.cpp:28) [953]  (6.79 ns)
	'and' operation ('and_ln28_2', pool/pooling.cpp:28) [954]  (0.978 ns)
	'select' operation ('select_ln28_1', pool/pooling.cpp:28) [955]  (0.698 ns)
	'fcmp' operation ('tmp_9', pool/pooling.cpp:28) [1011]  (6.79 ns)
	'and' operation ('and_ln28_4', pool/pooling.cpp:28) [1012]  (0.978 ns)
	'select' operation ('select_ln28_2', pool/pooling.cpp:28) [1013]  (0.698 ns)
	'fcmp' operation ('tmp_11', pool/pooling.cpp:28) [1069]  (6.79 ns)
	'and' operation ('and_ln28_6', pool/pooling.cpp:28) [1070]  (0.978 ns)
	'select' operation ('select_ln28_3', pool/pooling.cpp:28) [1071]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_3', pool/pooling.cpp:28 on array 'max_pool_1_out' [1072]  (3.25 ns)

 <State 10>: 22.3ns
The critical path consists of the following:
	'load' operation ('conv_1_out_22_load_3', pool/pooling.cpp:28) on array 'conv_1_out_22' [1126]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_5', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_3', pool/pooling.cpp:28) ('conv_1_out_20_load_3', pool/pooling.cpp:28) ('conv_1_out_18_load_3', pool/pooling.cpp:28) ('conv_1_out_16_load_3', pool/pooling.cpp:28) ('conv_1_out_14_load_3', pool/pooling.cpp:28) ('conv_1_out_12_load_3', pool/pooling.cpp:28) ('conv_1_out_10_load_3', pool/pooling.cpp:28) ('conv_1_out_8_load_3', pool/pooling.cpp:28) ('conv_1_out_6_load_3', pool/pooling.cpp:28) ('conv_1_out_4_load_3', pool/pooling.cpp:28) ('conv_1_out_2_load_3', pool/pooling.cpp:28) ('conv_1_out_0_load_3', pool/pooling.cpp:28) ('conv_1_out_24_load_3', pool/pooling.cpp:28) [1165]  (2.12 ns)
	'phi' operation ('phi_ln28_5', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_3', pool/pooling.cpp:28) ('conv_1_out_20_load_3', pool/pooling.cpp:28) ('conv_1_out_18_load_3', pool/pooling.cpp:28) ('conv_1_out_16_load_3', pool/pooling.cpp:28) ('conv_1_out_14_load_3', pool/pooling.cpp:28) ('conv_1_out_12_load_3', pool/pooling.cpp:28) ('conv_1_out_10_load_3', pool/pooling.cpp:28) ('conv_1_out_8_load_3', pool/pooling.cpp:28) ('conv_1_out_6_load_3', pool/pooling.cpp:28) ('conv_1_out_4_load_3', pool/pooling.cpp:28) ('conv_1_out_2_load_3', pool/pooling.cpp:28) ('conv_1_out_0_load_3', pool/pooling.cpp:28) ('conv_1_out_24_load_3', pool/pooling.cpp:28) [1165]  (0 ns)
	'fcmp' operation ('tmp_16', pool/pooling.cpp:28) [1179]  (6.79 ns)
	'and' operation ('and_ln28_9', pool/pooling.cpp:28) [1180]  (0.978 ns)
	'select' operation ('select_ln28_5', pool/pooling.cpp:28) [1181]  (0.698 ns)
	'fcmp' operation ('tmp_19', pool/pooling.cpp:28) [1237]  (6.79 ns)
	'and' operation ('and_ln28_11', pool/pooling.cpp:28) [1238]  (0.978 ns)
	'select' operation ('select_ln28_6', pool/pooling.cpp:28) [1239]  (0.698 ns)

 <State 11>: 22.3ns
The critical path consists of the following:
	'load' operation ('conv_1_out_22_load_7', pool/pooling.cpp:28) on array 'conv_1_out_22' [1578]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_13', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_7', pool/pooling.cpp:28) ('conv_1_out_20_load_7', pool/pooling.cpp:28) ('conv_1_out_18_load_7', pool/pooling.cpp:28) ('conv_1_out_16_load_7', pool/pooling.cpp:28) ('conv_1_out_14_load_7', pool/pooling.cpp:28) ('conv_1_out_12_load_7', pool/pooling.cpp:28) ('conv_1_out_10_load_7', pool/pooling.cpp:28) ('conv_1_out_8_load_7', pool/pooling.cpp:28) ('conv_1_out_6_load_7', pool/pooling.cpp:28) ('conv_1_out_4_load_7', pool/pooling.cpp:28) ('conv_1_out_2_load_7', pool/pooling.cpp:28) ('conv_1_out_0_load_7', pool/pooling.cpp:28) ('conv_1_out_24_load_7', pool/pooling.cpp:28) [1617]  (2.12 ns)
	'phi' operation ('phi_ln28_13', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_7', pool/pooling.cpp:28) ('conv_1_out_20_load_7', pool/pooling.cpp:28) ('conv_1_out_18_load_7', pool/pooling.cpp:28) ('conv_1_out_16_load_7', pool/pooling.cpp:28) ('conv_1_out_14_load_7', pool/pooling.cpp:28) ('conv_1_out_12_load_7', pool/pooling.cpp:28) ('conv_1_out_10_load_7', pool/pooling.cpp:28) ('conv_1_out_8_load_7', pool/pooling.cpp:28) ('conv_1_out_6_load_7', pool/pooling.cpp:28) ('conv_1_out_4_load_7', pool/pooling.cpp:28) ('conv_1_out_2_load_7', pool/pooling.cpp:28) ('conv_1_out_0_load_7', pool/pooling.cpp:28) ('conv_1_out_24_load_7', pool/pooling.cpp:28) [1617]  (0 ns)
	'fcmp' operation ('tmp_38', pool/pooling.cpp:28) [1631]  (6.79 ns)
	'and' operation ('and_ln28_23', pool/pooling.cpp:28) [1632]  (0.978 ns)
	'select' operation ('select_ln28_13', pool/pooling.cpp:28) [1633]  (0.698 ns)
	'fcmp' operation ('tmp_41', pool/pooling.cpp:28) [1689]  (6.79 ns)
	'and' operation ('and_ln28_25', pool/pooling.cpp:28) [1690]  (0.978 ns)
	'select' operation ('select_ln28_14', pool/pooling.cpp:28) [1691]  (0.698 ns)

 <State 12>: 22.3ns
The critical path consists of the following:
	'load' operation ('conv_1_out_22_load_11', pool/pooling.cpp:28) on array 'conv_1_out_22' [2030]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_21', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_11', pool/pooling.cpp:28) ('conv_1_out_20_load_11', pool/pooling.cpp:28) ('conv_1_out_18_load_11', pool/pooling.cpp:28) ('conv_1_out_16_load_11', pool/pooling.cpp:28) ('conv_1_out_14_load_11', pool/pooling.cpp:28) ('conv_1_out_12_load_11', pool/pooling.cpp:28) ('conv_1_out_10_load_11', pool/pooling.cpp:28) ('conv_1_out_8_load_11', pool/pooling.cpp:28) ('conv_1_out_6_load_11', pool/pooling.cpp:28) ('conv_1_out_4_load_11', pool/pooling.cpp:28) ('conv_1_out_2_load_11', pool/pooling.cpp:28) ('conv_1_out_0_load_11', pool/pooling.cpp:28) ('conv_1_out_24_load_11', pool/pooling.cpp:28) [2069]  (2.12 ns)
	'phi' operation ('phi_ln28_21', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_11', pool/pooling.cpp:28) ('conv_1_out_20_load_11', pool/pooling.cpp:28) ('conv_1_out_18_load_11', pool/pooling.cpp:28) ('conv_1_out_16_load_11', pool/pooling.cpp:28) ('conv_1_out_14_load_11', pool/pooling.cpp:28) ('conv_1_out_12_load_11', pool/pooling.cpp:28) ('conv_1_out_10_load_11', pool/pooling.cpp:28) ('conv_1_out_8_load_11', pool/pooling.cpp:28) ('conv_1_out_6_load_11', pool/pooling.cpp:28) ('conv_1_out_4_load_11', pool/pooling.cpp:28) ('conv_1_out_2_load_11', pool/pooling.cpp:28) ('conv_1_out_0_load_11', pool/pooling.cpp:28) ('conv_1_out_24_load_11', pool/pooling.cpp:28) [2069]  (0 ns)
	'fcmp' operation ('tmp_60', pool/pooling.cpp:28) [2083]  (6.79 ns)
	'and' operation ('and_ln28_37', pool/pooling.cpp:28) [2084]  (0.978 ns)
	'select' operation ('select_ln28_21', pool/pooling.cpp:28) [2085]  (0.698 ns)
	'fcmp' operation ('tmp_63', pool/pooling.cpp:28) [2141]  (6.79 ns)
	'and' operation ('and_ln28_39', pool/pooling.cpp:28) [2142]  (0.978 ns)
	'select' operation ('select_ln28_22', pool/pooling.cpp:28) [2143]  (0.698 ns)

 <State 13>: 22.3ns
The critical path consists of the following:
	'load' operation ('conv_1_out_22_load_15', pool/pooling.cpp:28) on array 'conv_1_out_22' [2482]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_29', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_15', pool/pooling.cpp:28) ('conv_1_out_20_load_15', pool/pooling.cpp:28) ('conv_1_out_18_load_15', pool/pooling.cpp:28) ('conv_1_out_16_load_15', pool/pooling.cpp:28) ('conv_1_out_14_load_15', pool/pooling.cpp:28) ('conv_1_out_12_load_15', pool/pooling.cpp:28) ('conv_1_out_10_load_15', pool/pooling.cpp:28) ('conv_1_out_8_load_15', pool/pooling.cpp:28) ('conv_1_out_6_load_15', pool/pooling.cpp:28) ('conv_1_out_4_load_15', pool/pooling.cpp:28) ('conv_1_out_2_load_15', pool/pooling.cpp:28) ('conv_1_out_0_load_15', pool/pooling.cpp:28) ('conv_1_out_24_load_15', pool/pooling.cpp:28) [2521]  (2.12 ns)
	'phi' operation ('phi_ln28_29', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_15', pool/pooling.cpp:28) ('conv_1_out_20_load_15', pool/pooling.cpp:28) ('conv_1_out_18_load_15', pool/pooling.cpp:28) ('conv_1_out_16_load_15', pool/pooling.cpp:28) ('conv_1_out_14_load_15', pool/pooling.cpp:28) ('conv_1_out_12_load_15', pool/pooling.cpp:28) ('conv_1_out_10_load_15', pool/pooling.cpp:28) ('conv_1_out_8_load_15', pool/pooling.cpp:28) ('conv_1_out_6_load_15', pool/pooling.cpp:28) ('conv_1_out_4_load_15', pool/pooling.cpp:28) ('conv_1_out_2_load_15', pool/pooling.cpp:28) ('conv_1_out_0_load_15', pool/pooling.cpp:28) ('conv_1_out_24_load_15', pool/pooling.cpp:28) [2521]  (0 ns)
	'fcmp' operation ('tmp_82', pool/pooling.cpp:28) [2535]  (6.79 ns)
	'and' operation ('and_ln28_51', pool/pooling.cpp:28) [2536]  (0.978 ns)
	'select' operation ('select_ln28_29', pool/pooling.cpp:28) [2537]  (0.698 ns)
	'fcmp' operation ('tmp_85', pool/pooling.cpp:28) [2593]  (6.79 ns)
	'and' operation ('and_ln28_53', pool/pooling.cpp:28) [2594]  (0.978 ns)
	'select' operation ('select_ln28_30', pool/pooling.cpp:28) [2595]  (0.698 ns)

 <State 14>: 22.3ns
The critical path consists of the following:
	'load' operation ('conv_1_out_22_load_19', pool/pooling.cpp:28) on array 'conv_1_out_22' [2934]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_37', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_19', pool/pooling.cpp:28) ('conv_1_out_20_load_19', pool/pooling.cpp:28) ('conv_1_out_18_load_19', pool/pooling.cpp:28) ('conv_1_out_16_load_19', pool/pooling.cpp:28) ('conv_1_out_14_load_19', pool/pooling.cpp:28) ('conv_1_out_12_load_19', pool/pooling.cpp:28) ('conv_1_out_10_load_19', pool/pooling.cpp:28) ('conv_1_out_8_load_19', pool/pooling.cpp:28) ('conv_1_out_6_load_19', pool/pooling.cpp:28) ('conv_1_out_4_load_19', pool/pooling.cpp:28) ('conv_1_out_2_load_19', pool/pooling.cpp:28) ('conv_1_out_0_load_19', pool/pooling.cpp:28) ('conv_1_out_24_load_19', pool/pooling.cpp:28) [2973]  (2.12 ns)
	'phi' operation ('phi_ln28_37', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_19', pool/pooling.cpp:28) ('conv_1_out_20_load_19', pool/pooling.cpp:28) ('conv_1_out_18_load_19', pool/pooling.cpp:28) ('conv_1_out_16_load_19', pool/pooling.cpp:28) ('conv_1_out_14_load_19', pool/pooling.cpp:28) ('conv_1_out_12_load_19', pool/pooling.cpp:28) ('conv_1_out_10_load_19', pool/pooling.cpp:28) ('conv_1_out_8_load_19', pool/pooling.cpp:28) ('conv_1_out_6_load_19', pool/pooling.cpp:28) ('conv_1_out_4_load_19', pool/pooling.cpp:28) ('conv_1_out_2_load_19', pool/pooling.cpp:28) ('conv_1_out_0_load_19', pool/pooling.cpp:28) ('conv_1_out_24_load_19', pool/pooling.cpp:28) [2973]  (0 ns)
	'fcmp' operation ('tmp_104', pool/pooling.cpp:28) [2987]  (6.79 ns)
	'and' operation ('and_ln28_65', pool/pooling.cpp:28) [2988]  (0.978 ns)
	'select' operation ('select_ln28_37', pool/pooling.cpp:28) [2989]  (0.698 ns)
	'fcmp' operation ('tmp_107', pool/pooling.cpp:28) [3045]  (6.79 ns)
	'and' operation ('and_ln28_67', pool/pooling.cpp:28) [3046]  (0.978 ns)
	'select' operation ('select_ln28_38', pool/pooling.cpp:28) [3047]  (0.698 ns)

 <State 15>: 22.3ns
The critical path consists of the following:
	'load' operation ('conv_1_out_22_load_23', pool/pooling.cpp:28) on array 'conv_1_out_22' [3386]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_45', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_23', pool/pooling.cpp:28) ('conv_1_out_20_load_23', pool/pooling.cpp:28) ('conv_1_out_18_load_23', pool/pooling.cpp:28) ('conv_1_out_16_load_23', pool/pooling.cpp:28) ('conv_1_out_14_load_23', pool/pooling.cpp:28) ('conv_1_out_12_load_23', pool/pooling.cpp:28) ('conv_1_out_10_load_23', pool/pooling.cpp:28) ('conv_1_out_8_load_23', pool/pooling.cpp:28) ('conv_1_out_6_load_23', pool/pooling.cpp:28) ('conv_1_out_4_load_23', pool/pooling.cpp:28) ('conv_1_out_2_load_23', pool/pooling.cpp:28) ('conv_1_out_0_load_23', pool/pooling.cpp:28) ('conv_1_out_24_load_23', pool/pooling.cpp:28) [3425]  (2.12 ns)
	'phi' operation ('phi_ln28_45', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_load_23', pool/pooling.cpp:28) ('conv_1_out_20_load_23', pool/pooling.cpp:28) ('conv_1_out_18_load_23', pool/pooling.cpp:28) ('conv_1_out_16_load_23', pool/pooling.cpp:28) ('conv_1_out_14_load_23', pool/pooling.cpp:28) ('conv_1_out_12_load_23', pool/pooling.cpp:28) ('conv_1_out_10_load_23', pool/pooling.cpp:28) ('conv_1_out_8_load_23', pool/pooling.cpp:28) ('conv_1_out_6_load_23', pool/pooling.cpp:28) ('conv_1_out_4_load_23', pool/pooling.cpp:28) ('conv_1_out_2_load_23', pool/pooling.cpp:28) ('conv_1_out_0_load_23', pool/pooling.cpp:28) ('conv_1_out_24_load_23', pool/pooling.cpp:28) [3425]  (0 ns)
	'fcmp' operation ('tmp_126', pool/pooling.cpp:28) [3439]  (6.79 ns)
	'and' operation ('and_ln28_79', pool/pooling.cpp:28) [3440]  (0.978 ns)
	'select' operation ('select_ln28_45', pool/pooling.cpp:28) [3441]  (0.698 ns)
	'fcmp' operation ('tmp_129', pool/pooling.cpp:28) [3497]  (6.79 ns)
	'and' operation ('and_ln28_81', pool/pooling.cpp:28) [3498]  (0.978 ns)
	'select' operation ('select_ln28_46', pool/pooling.cpp:28) [3499]  (0.698 ns)

 <State 16>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_22', pool/pooling.cpp:28) [1295]  (6.79 ns)
	'and' operation ('and_ln28_13', pool/pooling.cpp:28) [1296]  (0.978 ns)
	'select' operation ('select_ln28_7', pool/pooling.cpp:28) [1297]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_7', pool/pooling.cpp:28 on array 'max_pool_1_out' [1298]  (3.25 ns)

 <State 17>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_44', pool/pooling.cpp:28) [1747]  (6.79 ns)
	'and' operation ('and_ln28_27', pool/pooling.cpp:28) [1748]  (0.978 ns)
	'select' operation ('select_ln28_15', pool/pooling.cpp:28) [1749]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_15', pool/pooling.cpp:28 on array 'max_pool_1_out' [1750]  (3.25 ns)

 <State 18>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_66', pool/pooling.cpp:28) [2199]  (6.79 ns)
	'and' operation ('and_ln28_41', pool/pooling.cpp:28) [2200]  (0.978 ns)
	'select' operation ('select_ln28_23', pool/pooling.cpp:28) [2201]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_23', pool/pooling.cpp:28 on array 'max_pool_1_out' [2202]  (3.25 ns)

 <State 19>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_88', pool/pooling.cpp:28) [2651]  (6.79 ns)
	'and' operation ('and_ln28_55', pool/pooling.cpp:28) [2652]  (0.978 ns)
	'select' operation ('select_ln28_31', pool/pooling.cpp:28) [2653]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_31', pool/pooling.cpp:28 on array 'max_pool_1_out' [2654]  (3.25 ns)

 <State 20>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_110', pool/pooling.cpp:28) [3103]  (6.79 ns)
	'and' operation ('and_ln28_69', pool/pooling.cpp:28) [3104]  (0.978 ns)
	'select' operation ('select_ln28_39', pool/pooling.cpp:28) [3105]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_39', pool/pooling.cpp:28 on array 'max_pool_1_out' [3106]  (3.25 ns)

 <State 21>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_132', pool/pooling.cpp:28) [3555]  (6.79 ns)
	'and' operation ('and_ln28_83', pool/pooling.cpp:28) [3556]  (0.978 ns)
	'select' operation ('select_ln28_47', pool/pooling.cpp:28) [3557]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_47', pool/pooling.cpp:28 on array 'max_pool_1_out' [3558]  (3.25 ns)

 <State 22>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
