/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_memc16_gfx_l2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 11:10a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 09:00:11 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_memc16_gfx_l2.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 11:10a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_MEMC16_GFX_L2_H__
#define BCHP_MEMC16_GFX_L2_H__

/***************************************************************************
 *MEMC16_GFX_L2 - MEMC16_GFX Level 2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_MEMC16_GFX_L2_CPU_STATUS            0x00c08000 /* CPU interrupt Status Register */
#define BCHP_MEMC16_GFX_L2_CPU_SET               0x00c08004 /* CPU interrupt Set Register */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR             0x00c08008 /* CPU interrupt Clear Register */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS       0x00c0800c /* CPU interrupt Mask Status Register */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET          0x00c08010 /* CPU interrupt Mask Set Register */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR        0x00c08014 /* CPU interrupt Mask Clear Register */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS            0x00c08018 /* PCI interrupt Status Register */
#define BCHP_MEMC16_GFX_L2_PCI_SET               0x00c0801c /* PCI interrupt Set Register */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR             0x00c08020 /* PCI interrupt Clear Register */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS       0x00c08024 /* PCI interrupt Mask Status Register */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET          0x00c08028 /* PCI interrupt Mask Set Register */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR        0x00c0802c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* MEMC16_GFX_L2 :: CPU_STATUS :: reserved0 [31:30] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_reserved0_MASK               0xc0000000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_reserved0_SHIFT              30

/* MEMC16_GFX_L2 :: CPU_STATUS :: AEGIS_WRCH_INTR_2 [29:29] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_AEGIS_WRCH_INTR_2_MASK       0x20000000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_AEGIS_WRCH_INTR_2_SHIFT      29

/* MEMC16_GFX_L2 :: CPU_STATUS :: AEGIS_ARCH_INTR_2 [28:28] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_AEGIS_ARCH_INTR_2_MASK       0x10000000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_AEGIS_ARCH_INTR_2_SHIFT      28

/* MEMC16_GFX_L2 :: CPU_STATUS :: PFRI_0_INTR_2_2 [27:27] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_PFRI_0_INTR_2_2_MASK         0x08000000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_PFRI_0_INTR_2_2_SHIFT        27

/* MEMC16_GFX_L2 :: CPU_STATUS :: PFRI_0_INTR_1_2 [26:26] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_PFRI_0_INTR_1_2_MASK         0x04000000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_PFRI_0_INTR_1_2_SHIFT        26

/* MEMC16_GFX_L2 :: CPU_STATUS :: PFRI_0_INTR_0_2 [25:25] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_PFRI_0_INTR_0_2_MASK         0x02000000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_PFRI_0_INTR_0_2_SHIFT        25

/* MEMC16_GFX_L2 :: CPU_STATUS :: PFRI_PAGE_BRK_INTR_0_2 [24:24] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_PFRI_PAGE_BRK_INTR_0_2_MASK  0x01000000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_PFRI_PAGE_BRK_INTR_0_2_SHIFT 24

/* MEMC16_GFX_L2 :: CPU_STATUS :: SM_TIMEOUT_INTR_2 [23:23] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_SM_TIMEOUT_INTR_2_MASK       0x00800000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_SM_TIMEOUT_INTR_2_SHIFT      23

/* MEMC16_GFX_L2 :: CPU_STATUS :: NO_REQ_INTR_2 [22:22] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_NO_REQ_INTR_2_MASK           0x00400000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_NO_REQ_INTR_2_SHIFT          22

/* MEMC16_GFX_L2 :: CPU_STATUS :: INVALID_CMD_INTR_2 [21:21] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_INVALID_CMD_INTR_2_MASK      0x00200000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_INVALID_CMD_INTR_2_SHIFT     21

/* MEMC16_GFX_L2 :: CPU_STATUS :: INVALID_NMBY_INTR_2 [20:20] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_INVALID_NMBY_INTR_2_MASK     0x00100000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_INVALID_NMBY_INTR_2_SHIFT    20

/* MEMC16_GFX_L2 :: CPU_STATUS :: INVALID_MSTART_INTR_2 [19:19] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_INVALID_MSTART_INTR_2_MASK   0x00080000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_INVALID_MSTART_INTR_2_SHIFT  19

/* MEMC16_GFX_L2 :: CPU_STATUS :: ARC_1_INTR_2 [18:18] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_ARC_1_INTR_2_MASK            0x00040000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_ARC_1_INTR_2_SHIFT           18

/* MEMC16_GFX_L2 :: CPU_STATUS :: ARC_0_INTR_2 [17:17] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_ARC_0_INTR_2_MASK            0x00020000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_ARC_0_INTR_2_SHIFT           17

/* MEMC16_GFX_L2 :: CPU_STATUS :: AEGIS_WRCH_INTR_1 [16:16] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_AEGIS_WRCH_INTR_1_MASK       0x00010000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_AEGIS_WRCH_INTR_1_SHIFT      16

/* MEMC16_GFX_L2 :: CPU_STATUS :: AEGIS_ARCH_INTR_1 [15:15] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_AEGIS_ARCH_INTR_1_MASK       0x00008000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_AEGIS_ARCH_INTR_1_SHIFT      15

/* MEMC16_GFX_L2 :: CPU_STATUS :: PFRI_0_INTR_2_1 [14:14] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_PFRI_0_INTR_2_1_MASK         0x00004000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_PFRI_0_INTR_2_1_SHIFT        14

/* MEMC16_GFX_L2 :: CPU_STATUS :: PFRI_0_INTR_1_1 [13:13] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_PFRI_0_INTR_1_1_MASK         0x00002000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_PFRI_0_INTR_1_1_SHIFT        13

/* MEMC16_GFX_L2 :: CPU_STATUS :: PFRI_0_INTR_0_1 [12:12] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_PFRI_0_INTR_0_1_MASK         0x00001000
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_PFRI_0_INTR_0_1_SHIFT        12

/* MEMC16_GFX_L2 :: CPU_STATUS :: PFRI_PAGE_BRK_INTR_0_1 [11:11] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_PFRI_PAGE_BRK_INTR_0_1_MASK  0x00000800
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_PFRI_PAGE_BRK_INTR_0_1_SHIFT 11

/* MEMC16_GFX_L2 :: CPU_STATUS :: SM_TIMEOUT_INTR_1 [10:10] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_SM_TIMEOUT_INTR_1_MASK       0x00000400
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_SM_TIMEOUT_INTR_1_SHIFT      10

/* MEMC16_GFX_L2 :: CPU_STATUS :: NO_REQ_INTR_1 [09:09] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_NO_REQ_INTR_1_MASK           0x00000200
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_NO_REQ_INTR_1_SHIFT          9

/* MEMC16_GFX_L2 :: CPU_STATUS :: INVALID_CMD_INTR_1 [08:08] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_INVALID_CMD_INTR_1_MASK      0x00000100
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_INVALID_CMD_INTR_1_SHIFT     8

/* MEMC16_GFX_L2 :: CPU_STATUS :: INVALID_NMBY_INTR_1 [07:07] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_INVALID_NMBY_INTR_1_MASK     0x00000080
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_INVALID_NMBY_INTR_1_SHIFT    7

/* MEMC16_GFX_L2 :: CPU_STATUS :: INVALID_MSTART_INTR_1 [06:06] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_INVALID_MSTART_INTR_1_MASK   0x00000040
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_INVALID_MSTART_INTR_1_SHIFT  6

/* MEMC16_GFX_L2 :: CPU_STATUS :: ARC_1_INTR_1 [05:05] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_ARC_1_INTR_1_MASK            0x00000020
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_ARC_1_INTR_1_SHIFT           5

/* MEMC16_GFX_L2 :: CPU_STATUS :: ARC_0_INTR_1 [04:04] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_ARC_0_INTR_1_MASK            0x00000010
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_ARC_0_INTR_1_SHIFT           4

/* MEMC16_GFX_L2 :: CPU_STATUS :: MEM_DMA_0_INTR [03:03] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_MEM_DMA_0_INTR_MASK          0x00000008
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_MEM_DMA_0_INTR_SHIFT         3

/* MEMC16_GFX_L2 :: CPU_STATUS :: MEM_DMA_1_INTR [02:02] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_MEM_DMA_1_INTR_MASK          0x00000004
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_MEM_DMA_1_INTR_SHIFT         2

/* MEMC16_GFX_L2 :: CPU_STATUS :: M2MC_INTR [01:01] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_M2MC_INTR_MASK               0x00000002
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_M2MC_INTR_SHIFT              1

/* MEMC16_GFX_L2 :: CPU_STATUS :: GR_BRIDGE_INTR [00:00] */
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_GR_BRIDGE_INTR_MASK          0x00000001
#define BCHP_MEMC16_GFX_L2_CPU_STATUS_GR_BRIDGE_INTR_SHIFT         0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* MEMC16_GFX_L2 :: CPU_SET :: reserved0 [31:30] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_reserved0_MASK                  0xc0000000
#define BCHP_MEMC16_GFX_L2_CPU_SET_reserved0_SHIFT                 30

/* MEMC16_GFX_L2 :: CPU_SET :: AEGIS_WRCH_INTR_2 [29:29] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_AEGIS_WRCH_INTR_2_MASK          0x20000000
#define BCHP_MEMC16_GFX_L2_CPU_SET_AEGIS_WRCH_INTR_2_SHIFT         29

/* MEMC16_GFX_L2 :: CPU_SET :: AEGIS_ARCH_INTR_2 [28:28] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_AEGIS_ARCH_INTR_2_MASK          0x10000000
#define BCHP_MEMC16_GFX_L2_CPU_SET_AEGIS_ARCH_INTR_2_SHIFT         28

/* MEMC16_GFX_L2 :: CPU_SET :: PFRI_0_INTR_2_2 [27:27] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_PFRI_0_INTR_2_2_MASK            0x08000000
#define BCHP_MEMC16_GFX_L2_CPU_SET_PFRI_0_INTR_2_2_SHIFT           27

/* MEMC16_GFX_L2 :: CPU_SET :: PFRI_0_INTR_1_2 [26:26] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_PFRI_0_INTR_1_2_MASK            0x04000000
#define BCHP_MEMC16_GFX_L2_CPU_SET_PFRI_0_INTR_1_2_SHIFT           26

/* MEMC16_GFX_L2 :: CPU_SET :: PFRI_0_INTR_0_2 [25:25] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_PFRI_0_INTR_0_2_MASK            0x02000000
#define BCHP_MEMC16_GFX_L2_CPU_SET_PFRI_0_INTR_0_2_SHIFT           25

/* MEMC16_GFX_L2 :: CPU_SET :: PFRI_PAGE_BRK_INTR_0_2 [24:24] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_PFRI_PAGE_BRK_INTR_0_2_MASK     0x01000000
#define BCHP_MEMC16_GFX_L2_CPU_SET_PFRI_PAGE_BRK_INTR_0_2_SHIFT    24

/* MEMC16_GFX_L2 :: CPU_SET :: SM_TIMEOUT_INTR_2 [23:23] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_SM_TIMEOUT_INTR_2_MASK          0x00800000
#define BCHP_MEMC16_GFX_L2_CPU_SET_SM_TIMEOUT_INTR_2_SHIFT         23

/* MEMC16_GFX_L2 :: CPU_SET :: NO_REQ_INTR_2 [22:22] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_NO_REQ_INTR_2_MASK              0x00400000
#define BCHP_MEMC16_GFX_L2_CPU_SET_NO_REQ_INTR_2_SHIFT             22

/* MEMC16_GFX_L2 :: CPU_SET :: INVALID_CMD_INTR_2 [21:21] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_INVALID_CMD_INTR_2_MASK         0x00200000
#define BCHP_MEMC16_GFX_L2_CPU_SET_INVALID_CMD_INTR_2_SHIFT        21

/* MEMC16_GFX_L2 :: CPU_SET :: INVALID_NMBY_INTR_2 [20:20] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_INVALID_NMBY_INTR_2_MASK        0x00100000
#define BCHP_MEMC16_GFX_L2_CPU_SET_INVALID_NMBY_INTR_2_SHIFT       20

/* MEMC16_GFX_L2 :: CPU_SET :: INVALID_MSTART_INTR_2 [19:19] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_INVALID_MSTART_INTR_2_MASK      0x00080000
#define BCHP_MEMC16_GFX_L2_CPU_SET_INVALID_MSTART_INTR_2_SHIFT     19

/* MEMC16_GFX_L2 :: CPU_SET :: ARC_1_INTR_2 [18:18] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_ARC_1_INTR_2_MASK               0x00040000
#define BCHP_MEMC16_GFX_L2_CPU_SET_ARC_1_INTR_2_SHIFT              18

/* MEMC16_GFX_L2 :: CPU_SET :: ARC_0_INTR_2 [17:17] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_ARC_0_INTR_2_MASK               0x00020000
#define BCHP_MEMC16_GFX_L2_CPU_SET_ARC_0_INTR_2_SHIFT              17

/* MEMC16_GFX_L2 :: CPU_SET :: AEGIS_WRCH_INTR_1 [16:16] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_AEGIS_WRCH_INTR_1_MASK          0x00010000
#define BCHP_MEMC16_GFX_L2_CPU_SET_AEGIS_WRCH_INTR_1_SHIFT         16

/* MEMC16_GFX_L2 :: CPU_SET :: AEGIS_ARCH_INTR_1 [15:15] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_AEGIS_ARCH_INTR_1_MASK          0x00008000
#define BCHP_MEMC16_GFX_L2_CPU_SET_AEGIS_ARCH_INTR_1_SHIFT         15

/* MEMC16_GFX_L2 :: CPU_SET :: PFRI_0_INTR_2_1 [14:14] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_PFRI_0_INTR_2_1_MASK            0x00004000
#define BCHP_MEMC16_GFX_L2_CPU_SET_PFRI_0_INTR_2_1_SHIFT           14

/* MEMC16_GFX_L2 :: CPU_SET :: PFRI_0_INTR_1_1 [13:13] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_PFRI_0_INTR_1_1_MASK            0x00002000
#define BCHP_MEMC16_GFX_L2_CPU_SET_PFRI_0_INTR_1_1_SHIFT           13

/* MEMC16_GFX_L2 :: CPU_SET :: PFRI_0_INTR_0_1 [12:12] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_PFRI_0_INTR_0_1_MASK            0x00001000
#define BCHP_MEMC16_GFX_L2_CPU_SET_PFRI_0_INTR_0_1_SHIFT           12

/* MEMC16_GFX_L2 :: CPU_SET :: PFRI_PAGE_BRK_INTR_0_1 [11:11] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_PFRI_PAGE_BRK_INTR_0_1_MASK     0x00000800
#define BCHP_MEMC16_GFX_L2_CPU_SET_PFRI_PAGE_BRK_INTR_0_1_SHIFT    11

/* MEMC16_GFX_L2 :: CPU_SET :: SM_TIMEOUT_INTR_1 [10:10] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_SM_TIMEOUT_INTR_1_MASK          0x00000400
#define BCHP_MEMC16_GFX_L2_CPU_SET_SM_TIMEOUT_INTR_1_SHIFT         10

/* MEMC16_GFX_L2 :: CPU_SET :: NO_REQ_INTR_1 [09:09] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_NO_REQ_INTR_1_MASK              0x00000200
#define BCHP_MEMC16_GFX_L2_CPU_SET_NO_REQ_INTR_1_SHIFT             9

/* MEMC16_GFX_L2 :: CPU_SET :: INVALID_CMD_INTR_1 [08:08] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_INVALID_CMD_INTR_1_MASK         0x00000100
#define BCHP_MEMC16_GFX_L2_CPU_SET_INVALID_CMD_INTR_1_SHIFT        8

/* MEMC16_GFX_L2 :: CPU_SET :: INVALID_NMBY_INTR_1 [07:07] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_INVALID_NMBY_INTR_1_MASK        0x00000080
#define BCHP_MEMC16_GFX_L2_CPU_SET_INVALID_NMBY_INTR_1_SHIFT       7

/* MEMC16_GFX_L2 :: CPU_SET :: INVALID_MSTART_INTR_1 [06:06] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_INVALID_MSTART_INTR_1_MASK      0x00000040
#define BCHP_MEMC16_GFX_L2_CPU_SET_INVALID_MSTART_INTR_1_SHIFT     6

/* MEMC16_GFX_L2 :: CPU_SET :: ARC_1_INTR_1 [05:05] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_ARC_1_INTR_1_MASK               0x00000020
#define BCHP_MEMC16_GFX_L2_CPU_SET_ARC_1_INTR_1_SHIFT              5

/* MEMC16_GFX_L2 :: CPU_SET :: ARC_0_INTR_1 [04:04] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_ARC_0_INTR_1_MASK               0x00000010
#define BCHP_MEMC16_GFX_L2_CPU_SET_ARC_0_INTR_1_SHIFT              4

/* MEMC16_GFX_L2 :: CPU_SET :: MEM_DMA_0_INTR [03:03] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_MEM_DMA_0_INTR_MASK             0x00000008
#define BCHP_MEMC16_GFX_L2_CPU_SET_MEM_DMA_0_INTR_SHIFT            3

/* MEMC16_GFX_L2 :: CPU_SET :: MEM_DMA_1_INTR [02:02] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_MEM_DMA_1_INTR_MASK             0x00000004
#define BCHP_MEMC16_GFX_L2_CPU_SET_MEM_DMA_1_INTR_SHIFT            2

/* MEMC16_GFX_L2 :: CPU_SET :: M2MC_INTR [01:01] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_M2MC_INTR_MASK                  0x00000002
#define BCHP_MEMC16_GFX_L2_CPU_SET_M2MC_INTR_SHIFT                 1

/* MEMC16_GFX_L2 :: CPU_SET :: GR_BRIDGE_INTR [00:00] */
#define BCHP_MEMC16_GFX_L2_CPU_SET_GR_BRIDGE_INTR_MASK             0x00000001
#define BCHP_MEMC16_GFX_L2_CPU_SET_GR_BRIDGE_INTR_SHIFT            0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* MEMC16_GFX_L2 :: CPU_CLEAR :: reserved0 [31:30] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_reserved0_MASK                0xc0000000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_reserved0_SHIFT               30

/* MEMC16_GFX_L2 :: CPU_CLEAR :: AEGIS_WRCH_INTR_2 [29:29] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_AEGIS_WRCH_INTR_2_MASK        0x20000000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_AEGIS_WRCH_INTR_2_SHIFT       29

/* MEMC16_GFX_L2 :: CPU_CLEAR :: AEGIS_ARCH_INTR_2 [28:28] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_AEGIS_ARCH_INTR_2_MASK        0x10000000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_AEGIS_ARCH_INTR_2_SHIFT       28

/* MEMC16_GFX_L2 :: CPU_CLEAR :: PFRI_0_INTR_2_2 [27:27] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_PFRI_0_INTR_2_2_MASK          0x08000000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_PFRI_0_INTR_2_2_SHIFT         27

/* MEMC16_GFX_L2 :: CPU_CLEAR :: PFRI_0_INTR_1_2 [26:26] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_PFRI_0_INTR_1_2_MASK          0x04000000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_PFRI_0_INTR_1_2_SHIFT         26

/* MEMC16_GFX_L2 :: CPU_CLEAR :: PFRI_0_INTR_0_2 [25:25] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_PFRI_0_INTR_0_2_MASK          0x02000000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_PFRI_0_INTR_0_2_SHIFT         25

/* MEMC16_GFX_L2 :: CPU_CLEAR :: PFRI_PAGE_BRK_INTR_0_2 [24:24] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_PFRI_PAGE_BRK_INTR_0_2_MASK   0x01000000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_PFRI_PAGE_BRK_INTR_0_2_SHIFT  24

/* MEMC16_GFX_L2 :: CPU_CLEAR :: SM_TIMEOUT_INTR_2 [23:23] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_SM_TIMEOUT_INTR_2_MASK        0x00800000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_SM_TIMEOUT_INTR_2_SHIFT       23

/* MEMC16_GFX_L2 :: CPU_CLEAR :: NO_REQ_INTR_2 [22:22] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_NO_REQ_INTR_2_MASK            0x00400000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_NO_REQ_INTR_2_SHIFT           22

/* MEMC16_GFX_L2 :: CPU_CLEAR :: INVALID_CMD_INTR_2 [21:21] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_INVALID_CMD_INTR_2_MASK       0x00200000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_INVALID_CMD_INTR_2_SHIFT      21

/* MEMC16_GFX_L2 :: CPU_CLEAR :: INVALID_NMBY_INTR_2 [20:20] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_INVALID_NMBY_INTR_2_MASK      0x00100000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_INVALID_NMBY_INTR_2_SHIFT     20

/* MEMC16_GFX_L2 :: CPU_CLEAR :: INVALID_MSTART_INTR_2 [19:19] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_INVALID_MSTART_INTR_2_MASK    0x00080000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_INVALID_MSTART_INTR_2_SHIFT   19

/* MEMC16_GFX_L2 :: CPU_CLEAR :: ARC_1_INTR_2 [18:18] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_ARC_1_INTR_2_MASK             0x00040000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_ARC_1_INTR_2_SHIFT            18

/* MEMC16_GFX_L2 :: CPU_CLEAR :: ARC_0_INTR_2 [17:17] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_ARC_0_INTR_2_MASK             0x00020000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_ARC_0_INTR_2_SHIFT            17

/* MEMC16_GFX_L2 :: CPU_CLEAR :: AEGIS_WRCH_INTR_1 [16:16] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_AEGIS_WRCH_INTR_1_MASK        0x00010000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_AEGIS_WRCH_INTR_1_SHIFT       16

/* MEMC16_GFX_L2 :: CPU_CLEAR :: AEGIS_ARCH_INTR_1 [15:15] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_AEGIS_ARCH_INTR_1_MASK        0x00008000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_AEGIS_ARCH_INTR_1_SHIFT       15

/* MEMC16_GFX_L2 :: CPU_CLEAR :: PFRI_0_INTR_2_1 [14:14] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_PFRI_0_INTR_2_1_MASK          0x00004000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_PFRI_0_INTR_2_1_SHIFT         14

/* MEMC16_GFX_L2 :: CPU_CLEAR :: PFRI_0_INTR_1_1 [13:13] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_PFRI_0_INTR_1_1_MASK          0x00002000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_PFRI_0_INTR_1_1_SHIFT         13

/* MEMC16_GFX_L2 :: CPU_CLEAR :: PFRI_0_INTR_0_1 [12:12] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_PFRI_0_INTR_0_1_MASK          0x00001000
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_PFRI_0_INTR_0_1_SHIFT         12

/* MEMC16_GFX_L2 :: CPU_CLEAR :: PFRI_PAGE_BRK_INTR_0_1 [11:11] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_PFRI_PAGE_BRK_INTR_0_1_MASK   0x00000800
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_PFRI_PAGE_BRK_INTR_0_1_SHIFT  11

/* MEMC16_GFX_L2 :: CPU_CLEAR :: SM_TIMEOUT_INTR_1 [10:10] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_SM_TIMEOUT_INTR_1_MASK        0x00000400
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_SM_TIMEOUT_INTR_1_SHIFT       10

/* MEMC16_GFX_L2 :: CPU_CLEAR :: NO_REQ_INTR_1 [09:09] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_NO_REQ_INTR_1_MASK            0x00000200
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_NO_REQ_INTR_1_SHIFT           9

/* MEMC16_GFX_L2 :: CPU_CLEAR :: INVALID_CMD_INTR_1 [08:08] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_INVALID_CMD_INTR_1_MASK       0x00000100
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_INVALID_CMD_INTR_1_SHIFT      8

/* MEMC16_GFX_L2 :: CPU_CLEAR :: INVALID_NMBY_INTR_1 [07:07] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_INVALID_NMBY_INTR_1_MASK      0x00000080
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_INVALID_NMBY_INTR_1_SHIFT     7

/* MEMC16_GFX_L2 :: CPU_CLEAR :: INVALID_MSTART_INTR_1 [06:06] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_INVALID_MSTART_INTR_1_MASK    0x00000040
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_INVALID_MSTART_INTR_1_SHIFT   6

/* MEMC16_GFX_L2 :: CPU_CLEAR :: ARC_1_INTR_1 [05:05] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_ARC_1_INTR_1_MASK             0x00000020
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_ARC_1_INTR_1_SHIFT            5

/* MEMC16_GFX_L2 :: CPU_CLEAR :: ARC_0_INTR_1 [04:04] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_ARC_0_INTR_1_MASK             0x00000010
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_ARC_0_INTR_1_SHIFT            4

/* MEMC16_GFX_L2 :: CPU_CLEAR :: MEM_DMA_0_INTR [03:03] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_MEM_DMA_0_INTR_MASK           0x00000008
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_MEM_DMA_0_INTR_SHIFT          3

/* MEMC16_GFX_L2 :: CPU_CLEAR :: MEM_DMA_1_INTR [02:02] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_MEM_DMA_1_INTR_MASK           0x00000004
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_MEM_DMA_1_INTR_SHIFT          2

/* MEMC16_GFX_L2 :: CPU_CLEAR :: M2MC_INTR [01:01] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_M2MC_INTR_MASK                0x00000002
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_M2MC_INTR_SHIFT               1

/* MEMC16_GFX_L2 :: CPU_CLEAR :: GR_BRIDGE_INTR [00:00] */
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_GR_BRIDGE_INTR_MASK           0x00000001
#define BCHP_MEMC16_GFX_L2_CPU_CLEAR_GR_BRIDGE_INTR_SHIFT          0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: reserved0 [31:30] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_reserved0_MASK          0xc0000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_reserved0_SHIFT         30

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: AEGIS_WRCH_INTR_2 [29:29] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_AEGIS_WRCH_INTR_2_MASK  0x20000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_AEGIS_WRCH_INTR_2_SHIFT 29

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: AEGIS_ARCH_INTR_2 [28:28] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_AEGIS_ARCH_INTR_2_MASK  0x10000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_AEGIS_ARCH_INTR_2_SHIFT 28

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: PFRI_0_INTR_2_2 [27:27] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_PFRI_0_INTR_2_2_MASK    0x08000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_PFRI_0_INTR_2_2_SHIFT   27

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: PFRI_0_INTR_1_2 [26:26] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_PFRI_0_INTR_1_2_MASK    0x04000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_PFRI_0_INTR_1_2_SHIFT   26

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: PFRI_0_INTR_0_2 [25:25] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_PFRI_0_INTR_0_2_MASK    0x02000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_PFRI_0_INTR_0_2_SHIFT   25

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: PFRI_PAGE_BRK_INTR_0_2 [24:24] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_PFRI_PAGE_BRK_INTR_0_2_MASK 0x01000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_PFRI_PAGE_BRK_INTR_0_2_SHIFT 24

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: SM_TIMEOUT_INTR_2 [23:23] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_SM_TIMEOUT_INTR_2_MASK  0x00800000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_SM_TIMEOUT_INTR_2_SHIFT 23

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: NO_REQ_INTR_2 [22:22] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_NO_REQ_INTR_2_MASK      0x00400000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_NO_REQ_INTR_2_SHIFT     22

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: INVALID_CMD_INTR_2 [21:21] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_INVALID_CMD_INTR_2_MASK 0x00200000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_INVALID_CMD_INTR_2_SHIFT 21

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: INVALID_NMBY_INTR_2 [20:20] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_INVALID_NMBY_INTR_2_MASK 0x00100000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_INVALID_NMBY_INTR_2_SHIFT 20

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: INVALID_MSTART_INTR_2 [19:19] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_INVALID_MSTART_INTR_2_MASK 0x00080000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_INVALID_MSTART_INTR_2_SHIFT 19

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: ARC_1_INTR_2 [18:18] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_ARC_1_INTR_2_MASK       0x00040000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_ARC_1_INTR_2_SHIFT      18

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: ARC_0_INTR_2 [17:17] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_ARC_0_INTR_2_MASK       0x00020000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_ARC_0_INTR_2_SHIFT      17

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: AEGIS_WRCH_INTR_1 [16:16] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_AEGIS_WRCH_INTR_1_MASK  0x00010000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_AEGIS_WRCH_INTR_1_SHIFT 16

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: AEGIS_ARCH_INTR_1 [15:15] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_AEGIS_ARCH_INTR_1_MASK  0x00008000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_AEGIS_ARCH_INTR_1_SHIFT 15

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: PFRI_0_INTR_2_1 [14:14] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_PFRI_0_INTR_2_1_MASK    0x00004000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_PFRI_0_INTR_2_1_SHIFT   14

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: PFRI_0_INTR_1_1 [13:13] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_PFRI_0_INTR_1_1_MASK    0x00002000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_PFRI_0_INTR_1_1_SHIFT   13

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: PFRI_0_INTR_0_1 [12:12] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_PFRI_0_INTR_0_1_MASK    0x00001000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_PFRI_0_INTR_0_1_SHIFT   12

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: PFRI_PAGE_BRK_INTR_0_1 [11:11] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_PFRI_PAGE_BRK_INTR_0_1_MASK 0x00000800
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_PFRI_PAGE_BRK_INTR_0_1_SHIFT 11

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: SM_TIMEOUT_INTR_1 [10:10] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_SM_TIMEOUT_INTR_1_MASK  0x00000400
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_SM_TIMEOUT_INTR_1_SHIFT 10

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: NO_REQ_INTR_1 [09:09] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_NO_REQ_INTR_1_MASK      0x00000200
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_NO_REQ_INTR_1_SHIFT     9

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: INVALID_CMD_INTR_1 [08:08] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_INVALID_CMD_INTR_1_MASK 0x00000100
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_INVALID_CMD_INTR_1_SHIFT 8

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: INVALID_NMBY_INTR_1 [07:07] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_INVALID_NMBY_INTR_1_MASK 0x00000080
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_INVALID_NMBY_INTR_1_SHIFT 7

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: INVALID_MSTART_INTR_1 [06:06] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_INVALID_MSTART_INTR_1_MASK 0x00000040
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_INVALID_MSTART_INTR_1_SHIFT 6

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: ARC_1_INTR_1 [05:05] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_ARC_1_INTR_1_MASK       0x00000020
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_ARC_1_INTR_1_SHIFT      5

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: ARC_0_INTR_1 [04:04] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_ARC_0_INTR_1_MASK       0x00000010
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_ARC_0_INTR_1_SHIFT      4

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: MEM_DMA_0_MASK [03:03] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_MEM_DMA_0_MASK_MASK     0x00000008
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_MEM_DMA_0_MASK_SHIFT    3

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: MEM_DMA_1_MASK [02:02] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_MEM_DMA_1_MASK_MASK     0x00000004
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_MEM_DMA_1_MASK_SHIFT    2

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: M2MC_MASK [01:01] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_M2MC_MASK_MASK          0x00000002
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_M2MC_MASK_SHIFT         1

/* MEMC16_GFX_L2 :: CPU_MASK_STATUS :: GR_BRIDGE_MASK [00:00] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_MASK     0x00000001
#define BCHP_MEMC16_GFX_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_SHIFT    0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* MEMC16_GFX_L2 :: CPU_MASK_SET :: reserved0 [31:30] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_reserved0_MASK             0xc0000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_reserved0_SHIFT            30

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: AEGIS_WRCH_INTR_2 [29:29] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_AEGIS_WRCH_INTR_2_MASK     0x20000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_AEGIS_WRCH_INTR_2_SHIFT    29

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: AEGIS_ARCH_INTR_2 [28:28] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_AEGIS_ARCH_INTR_2_MASK     0x10000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_AEGIS_ARCH_INTR_2_SHIFT    28

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: PFRI_0_INTR_2_2 [27:27] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_PFRI_0_INTR_2_2_MASK       0x08000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_PFRI_0_INTR_2_2_SHIFT      27

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: PFRI_0_INTR_1_2 [26:26] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_PFRI_0_INTR_1_2_MASK       0x04000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_PFRI_0_INTR_1_2_SHIFT      26

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: PFRI_0_INTR_0_2 [25:25] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_PFRI_0_INTR_0_2_MASK       0x02000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_PFRI_0_INTR_0_2_SHIFT      25

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: PFRI_PAGE_BRK_INTR_0_2 [24:24] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_PFRI_PAGE_BRK_INTR_0_2_MASK 0x01000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_PFRI_PAGE_BRK_INTR_0_2_SHIFT 24

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: SM_TIMEOUT_INTR_2 [23:23] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_SM_TIMEOUT_INTR_2_MASK     0x00800000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_SM_TIMEOUT_INTR_2_SHIFT    23

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: NO_REQ_INTR_2 [22:22] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_NO_REQ_INTR_2_MASK         0x00400000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_NO_REQ_INTR_2_SHIFT        22

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: INVALID_CMD_INTR_2 [21:21] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_INVALID_CMD_INTR_2_MASK    0x00200000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_INVALID_CMD_INTR_2_SHIFT   21

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: INVALID_NMBY_INTR_2 [20:20] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_INVALID_NMBY_INTR_2_MASK   0x00100000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_INVALID_NMBY_INTR_2_SHIFT  20

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: INVALID_MSTART_INTR_2 [19:19] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_INVALID_MSTART_INTR_2_MASK 0x00080000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_INVALID_MSTART_INTR_2_SHIFT 19

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: ARC_1_INTR_2 [18:18] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_ARC_1_INTR_2_MASK          0x00040000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_ARC_1_INTR_2_SHIFT         18

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: ARC_0_INTR_2 [17:17] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_ARC_0_INTR_2_MASK          0x00020000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_ARC_0_INTR_2_SHIFT         17

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: AEGIS_WRCH_INTR_1 [16:16] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_AEGIS_WRCH_INTR_1_MASK     0x00010000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_AEGIS_WRCH_INTR_1_SHIFT    16

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: AEGIS_ARCH_INTR_1 [15:15] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_AEGIS_ARCH_INTR_1_MASK     0x00008000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_AEGIS_ARCH_INTR_1_SHIFT    15

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: PFRI_0_INTR_2_1 [14:14] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_PFRI_0_INTR_2_1_MASK       0x00004000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_PFRI_0_INTR_2_1_SHIFT      14

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: PFRI_0_INTR_1_1 [13:13] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_PFRI_0_INTR_1_1_MASK       0x00002000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_PFRI_0_INTR_1_1_SHIFT      13

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: PFRI_0_INTR_0_1 [12:12] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_PFRI_0_INTR_0_1_MASK       0x00001000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_PFRI_0_INTR_0_1_SHIFT      12

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: PFRI_PAGE_BRK_INTR_0_1 [11:11] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_PFRI_PAGE_BRK_INTR_0_1_MASK 0x00000800
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_PFRI_PAGE_BRK_INTR_0_1_SHIFT 11

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: SM_TIMEOUT_INTR_1 [10:10] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_SM_TIMEOUT_INTR_1_MASK     0x00000400
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_SM_TIMEOUT_INTR_1_SHIFT    10

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: NO_REQ_INTR_1 [09:09] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_NO_REQ_INTR_1_MASK         0x00000200
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_NO_REQ_INTR_1_SHIFT        9

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: INVALID_CMD_INTR_1 [08:08] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_INVALID_CMD_INTR_1_MASK    0x00000100
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_INVALID_CMD_INTR_1_SHIFT   8

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: INVALID_NMBY_INTR_1 [07:07] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_INVALID_NMBY_INTR_1_MASK   0x00000080
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_INVALID_NMBY_INTR_1_SHIFT  7

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: INVALID_MSTART_INTR_1 [06:06] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_INVALID_MSTART_INTR_1_MASK 0x00000040
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_INVALID_MSTART_INTR_1_SHIFT 6

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: ARC_1_INTR_1 [05:05] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_ARC_1_INTR_1_MASK          0x00000020
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_ARC_1_INTR_1_SHIFT         5

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: ARC_0_INTR_1 [04:04] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_ARC_0_INTR_1_MASK          0x00000010
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_ARC_0_INTR_1_SHIFT         4

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: MEM_DMA_0_MASK [03:03] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_MEM_DMA_0_MASK_MASK        0x00000008
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_MEM_DMA_0_MASK_SHIFT       3

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: MEM_DMA_1_MASK [02:02] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_MEM_DMA_1_MASK_MASK        0x00000004
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_MEM_DMA_1_MASK_SHIFT       2

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: M2MC_MASK [01:01] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_M2MC_MASK_MASK             0x00000002
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_M2MC_MASK_SHIFT            1

/* MEMC16_GFX_L2 :: CPU_MASK_SET :: GR_BRIDGE_MASK [00:00] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_GR_BRIDGE_MASK_MASK        0x00000001
#define BCHP_MEMC16_GFX_L2_CPU_MASK_SET_GR_BRIDGE_MASK_SHIFT       0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: reserved0 [31:30] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_reserved0_MASK           0xc0000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_reserved0_SHIFT          30

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: AEGIS_WRCH_INTR_2 [29:29] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_AEGIS_WRCH_INTR_2_MASK   0x20000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_AEGIS_WRCH_INTR_2_SHIFT  29

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: AEGIS_ARCH_INTR_2 [28:28] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_AEGIS_ARCH_INTR_2_MASK   0x10000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_AEGIS_ARCH_INTR_2_SHIFT  28

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: PFRI_0_INTR_2_2 [27:27] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_PFRI_0_INTR_2_2_MASK     0x08000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_PFRI_0_INTR_2_2_SHIFT    27

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: PFRI_0_INTR_1_2 [26:26] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_PFRI_0_INTR_1_2_MASK     0x04000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_PFRI_0_INTR_1_2_SHIFT    26

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: PFRI_0_INTR_0_2 [25:25] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_PFRI_0_INTR_0_2_MASK     0x02000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_PFRI_0_INTR_0_2_SHIFT    25

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: PFRI_PAGE_BRK_INTR_0_2 [24:24] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_PFRI_PAGE_BRK_INTR_0_2_MASK 0x01000000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_PFRI_PAGE_BRK_INTR_0_2_SHIFT 24

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: SM_TIMEOUT_INTR_2 [23:23] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_SM_TIMEOUT_INTR_2_MASK   0x00800000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_SM_TIMEOUT_INTR_2_SHIFT  23

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: NO_REQ_INTR_2 [22:22] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_NO_REQ_INTR_2_MASK       0x00400000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_NO_REQ_INTR_2_SHIFT      22

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: INVALID_CMD_INTR_2 [21:21] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_INVALID_CMD_INTR_2_MASK  0x00200000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_INVALID_CMD_INTR_2_SHIFT 21

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: INVALID_NMBY_INTR_2 [20:20] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_INVALID_NMBY_INTR_2_MASK 0x00100000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_INVALID_NMBY_INTR_2_SHIFT 20

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: INVALID_MSTART_INTR_2 [19:19] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_INVALID_MSTART_INTR_2_MASK 0x00080000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_INVALID_MSTART_INTR_2_SHIFT 19

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: ARC_1_INTR_2 [18:18] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_ARC_1_INTR_2_MASK        0x00040000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_ARC_1_INTR_2_SHIFT       18

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: ARC_0_INTR_2 [17:17] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_ARC_0_INTR_2_MASK        0x00020000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_ARC_0_INTR_2_SHIFT       17

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: AEGIS_WRCH_INTR_1 [16:16] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_AEGIS_WRCH_INTR_1_MASK   0x00010000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_AEGIS_WRCH_INTR_1_SHIFT  16

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: AEGIS_ARCH_INTR_1 [15:15] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_AEGIS_ARCH_INTR_1_MASK   0x00008000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_AEGIS_ARCH_INTR_1_SHIFT  15

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: PFRI_0_INTR_2_1 [14:14] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_PFRI_0_INTR_2_1_MASK     0x00004000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_PFRI_0_INTR_2_1_SHIFT    14

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: PFRI_0_INTR_1_1 [13:13] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_PFRI_0_INTR_1_1_MASK     0x00002000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_PFRI_0_INTR_1_1_SHIFT    13

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: PFRI_0_INTR_0_1 [12:12] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_PFRI_0_INTR_0_1_MASK     0x00001000
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_PFRI_0_INTR_0_1_SHIFT    12

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: PFRI_PAGE_BRK_INTR_0_1 [11:11] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_PFRI_PAGE_BRK_INTR_0_1_MASK 0x00000800
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_PFRI_PAGE_BRK_INTR_0_1_SHIFT 11

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: SM_TIMEOUT_INTR_1 [10:10] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_SM_TIMEOUT_INTR_1_MASK   0x00000400
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_SM_TIMEOUT_INTR_1_SHIFT  10

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: NO_REQ_INTR_1 [09:09] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_NO_REQ_INTR_1_MASK       0x00000200
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_NO_REQ_INTR_1_SHIFT      9

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: INVALID_CMD_INTR_1 [08:08] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_INVALID_CMD_INTR_1_MASK  0x00000100
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_INVALID_CMD_INTR_1_SHIFT 8

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: INVALID_NMBY_INTR_1 [07:07] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_INVALID_NMBY_INTR_1_MASK 0x00000080
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_INVALID_NMBY_INTR_1_SHIFT 7

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: INVALID_MSTART_INTR_1 [06:06] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_INVALID_MSTART_INTR_1_MASK 0x00000040
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_INVALID_MSTART_INTR_1_SHIFT 6

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: ARC_1_INTR_1 [05:05] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_ARC_1_INTR_1_MASK        0x00000020
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_ARC_1_INTR_1_SHIFT       5

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: ARC_0_INTR_1 [04:04] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_ARC_0_INTR_1_MASK        0x00000010
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_ARC_0_INTR_1_SHIFT       4

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: MEM_DMA_0_MASK [03:03] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_MEM_DMA_0_MASK_MASK      0x00000008
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_MEM_DMA_0_MASK_SHIFT     3

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: MEM_DMA_1_MASK [02:02] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_MEM_DMA_1_MASK_MASK      0x00000004
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_MEM_DMA_1_MASK_SHIFT     2

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: M2MC_MASK [01:01] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_M2MC_MASK_MASK           0x00000002
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_M2MC_MASK_SHIFT          1

/* MEMC16_GFX_L2 :: CPU_MASK_CLEAR :: GR_BRIDGE_MASK [00:00] */
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_MASK      0x00000001
#define BCHP_MEMC16_GFX_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT     0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MEMC16_GFX_L2 :: PCI_STATUS :: reserved0 [31:30] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_reserved0_MASK               0xc0000000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_reserved0_SHIFT              30

/* MEMC16_GFX_L2 :: PCI_STATUS :: AEGIS_WRCH_INTR_2 [29:29] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_AEGIS_WRCH_INTR_2_MASK       0x20000000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_AEGIS_WRCH_INTR_2_SHIFT      29

/* MEMC16_GFX_L2 :: PCI_STATUS :: AEGIS_ARCH_INTR_2 [28:28] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_AEGIS_ARCH_INTR_2_MASK       0x10000000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_AEGIS_ARCH_INTR_2_SHIFT      28

/* MEMC16_GFX_L2 :: PCI_STATUS :: PFRI_0_INTR_2_2 [27:27] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_PFRI_0_INTR_2_2_MASK         0x08000000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_PFRI_0_INTR_2_2_SHIFT        27

/* MEMC16_GFX_L2 :: PCI_STATUS :: PFRI_0_INTR_1_2 [26:26] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_PFRI_0_INTR_1_2_MASK         0x04000000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_PFRI_0_INTR_1_2_SHIFT        26

/* MEMC16_GFX_L2 :: PCI_STATUS :: PFRI_0_INTR_0_2 [25:25] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_PFRI_0_INTR_0_2_MASK         0x02000000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_PFRI_0_INTR_0_2_SHIFT        25

/* MEMC16_GFX_L2 :: PCI_STATUS :: PFRI_PAGE_BRK_INTR_0_2 [24:24] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_PFRI_PAGE_BRK_INTR_0_2_MASK  0x01000000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_PFRI_PAGE_BRK_INTR_0_2_SHIFT 24

/* MEMC16_GFX_L2 :: PCI_STATUS :: SM_TIMEOUT_INTR_2 [23:23] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_SM_TIMEOUT_INTR_2_MASK       0x00800000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_SM_TIMEOUT_INTR_2_SHIFT      23

/* MEMC16_GFX_L2 :: PCI_STATUS :: NO_REQ_INTR_2 [22:22] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_NO_REQ_INTR_2_MASK           0x00400000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_NO_REQ_INTR_2_SHIFT          22

/* MEMC16_GFX_L2 :: PCI_STATUS :: INVALID_CMD_INTR_2 [21:21] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_INVALID_CMD_INTR_2_MASK      0x00200000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_INVALID_CMD_INTR_2_SHIFT     21

/* MEMC16_GFX_L2 :: PCI_STATUS :: INVALID_NMBY_INTR_2 [20:20] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_INVALID_NMBY_INTR_2_MASK     0x00100000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_INVALID_NMBY_INTR_2_SHIFT    20

/* MEMC16_GFX_L2 :: PCI_STATUS :: INVALID_MSTART_INTR_2 [19:19] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_INVALID_MSTART_INTR_2_MASK   0x00080000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_INVALID_MSTART_INTR_2_SHIFT  19

/* MEMC16_GFX_L2 :: PCI_STATUS :: ARC_1_INTR_2 [18:18] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_ARC_1_INTR_2_MASK            0x00040000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_ARC_1_INTR_2_SHIFT           18

/* MEMC16_GFX_L2 :: PCI_STATUS :: ARC_0_INTR_2 [17:17] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_ARC_0_INTR_2_MASK            0x00020000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_ARC_0_INTR_2_SHIFT           17

/* MEMC16_GFX_L2 :: PCI_STATUS :: AEGIS_WRCH_INTR_1 [16:16] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_AEGIS_WRCH_INTR_1_MASK       0x00010000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_AEGIS_WRCH_INTR_1_SHIFT      16

/* MEMC16_GFX_L2 :: PCI_STATUS :: AEGIS_ARCH_INTR_1 [15:15] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_AEGIS_ARCH_INTR_1_MASK       0x00008000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_AEGIS_ARCH_INTR_1_SHIFT      15

/* MEMC16_GFX_L2 :: PCI_STATUS :: PFRI_0_INTR_2_1 [14:14] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_PFRI_0_INTR_2_1_MASK         0x00004000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_PFRI_0_INTR_2_1_SHIFT        14

/* MEMC16_GFX_L2 :: PCI_STATUS :: PFRI_0_INTR_1_1 [13:13] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_PFRI_0_INTR_1_1_MASK         0x00002000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_PFRI_0_INTR_1_1_SHIFT        13

/* MEMC16_GFX_L2 :: PCI_STATUS :: PFRI_0_INTR_0_1 [12:12] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_PFRI_0_INTR_0_1_MASK         0x00001000
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_PFRI_0_INTR_0_1_SHIFT        12

/* MEMC16_GFX_L2 :: PCI_STATUS :: PFRI_PAGE_BRK_INTR_0_1 [11:11] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_PFRI_PAGE_BRK_INTR_0_1_MASK  0x00000800
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_PFRI_PAGE_BRK_INTR_0_1_SHIFT 11

/* MEMC16_GFX_L2 :: PCI_STATUS :: SM_TIMEOUT_INTR_1 [10:10] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_SM_TIMEOUT_INTR_1_MASK       0x00000400
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_SM_TIMEOUT_INTR_1_SHIFT      10

/* MEMC16_GFX_L2 :: PCI_STATUS :: NO_REQ_INTR_1 [09:09] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_NO_REQ_INTR_1_MASK           0x00000200
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_NO_REQ_INTR_1_SHIFT          9

/* MEMC16_GFX_L2 :: PCI_STATUS :: INVALID_CMD_INTR_1 [08:08] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_INVALID_CMD_INTR_1_MASK      0x00000100
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_INVALID_CMD_INTR_1_SHIFT     8

/* MEMC16_GFX_L2 :: PCI_STATUS :: INVALID_NMBY_INTR_1 [07:07] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_INVALID_NMBY_INTR_1_MASK     0x00000080
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_INVALID_NMBY_INTR_1_SHIFT    7

/* MEMC16_GFX_L2 :: PCI_STATUS :: INVALID_MSTART_INTR_1 [06:06] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_INVALID_MSTART_INTR_1_MASK   0x00000040
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_INVALID_MSTART_INTR_1_SHIFT  6

/* MEMC16_GFX_L2 :: PCI_STATUS :: ARC_1_INTR_1 [05:05] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_ARC_1_INTR_1_MASK            0x00000020
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_ARC_1_INTR_1_SHIFT           5

/* MEMC16_GFX_L2 :: PCI_STATUS :: ARC_0_INTR_1 [04:04] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_ARC_0_INTR_1_MASK            0x00000010
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_ARC_0_INTR_1_SHIFT           4

/* MEMC16_GFX_L2 :: PCI_STATUS :: MEM_DMA_0_INTR [03:03] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_MEM_DMA_0_INTR_MASK          0x00000008
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_MEM_DMA_0_INTR_SHIFT         3

/* MEMC16_GFX_L2 :: PCI_STATUS :: MEM_DMA_1_INTR [02:02] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_MEM_DMA_1_INTR_MASK          0x00000004
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_MEM_DMA_1_INTR_SHIFT         2

/* MEMC16_GFX_L2 :: PCI_STATUS :: M2MC_INTR [01:01] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_M2MC_INTR_MASK               0x00000002
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_M2MC_INTR_SHIFT              1

/* MEMC16_GFX_L2 :: PCI_STATUS :: GR_BRIDGE_INTR [00:00] */
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_GR_BRIDGE_INTR_MASK          0x00000001
#define BCHP_MEMC16_GFX_L2_PCI_STATUS_GR_BRIDGE_INTR_SHIFT         0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MEMC16_GFX_L2 :: PCI_SET :: reserved0 [31:30] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_reserved0_MASK                  0xc0000000
#define BCHP_MEMC16_GFX_L2_PCI_SET_reserved0_SHIFT                 30

/* MEMC16_GFX_L2 :: PCI_SET :: AEGIS_WRCH_INTR_2 [29:29] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_AEGIS_WRCH_INTR_2_MASK          0x20000000
#define BCHP_MEMC16_GFX_L2_PCI_SET_AEGIS_WRCH_INTR_2_SHIFT         29

/* MEMC16_GFX_L2 :: PCI_SET :: AEGIS_ARCH_INTR_2 [28:28] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_AEGIS_ARCH_INTR_2_MASK          0x10000000
#define BCHP_MEMC16_GFX_L2_PCI_SET_AEGIS_ARCH_INTR_2_SHIFT         28

/* MEMC16_GFX_L2 :: PCI_SET :: PFRI_0_INTR_2_2 [27:27] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_PFRI_0_INTR_2_2_MASK            0x08000000
#define BCHP_MEMC16_GFX_L2_PCI_SET_PFRI_0_INTR_2_2_SHIFT           27

/* MEMC16_GFX_L2 :: PCI_SET :: PFRI_0_INTR_1_2 [26:26] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_PFRI_0_INTR_1_2_MASK            0x04000000
#define BCHP_MEMC16_GFX_L2_PCI_SET_PFRI_0_INTR_1_2_SHIFT           26

/* MEMC16_GFX_L2 :: PCI_SET :: PFRI_0_INTR_0_2 [25:25] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_PFRI_0_INTR_0_2_MASK            0x02000000
#define BCHP_MEMC16_GFX_L2_PCI_SET_PFRI_0_INTR_0_2_SHIFT           25

/* MEMC16_GFX_L2 :: PCI_SET :: PFRI_PAGE_BRK_INTR_0_2 [24:24] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_PFRI_PAGE_BRK_INTR_0_2_MASK     0x01000000
#define BCHP_MEMC16_GFX_L2_PCI_SET_PFRI_PAGE_BRK_INTR_0_2_SHIFT    24

/* MEMC16_GFX_L2 :: PCI_SET :: SM_TIMEOUT_INTR_2 [23:23] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_SM_TIMEOUT_INTR_2_MASK          0x00800000
#define BCHP_MEMC16_GFX_L2_PCI_SET_SM_TIMEOUT_INTR_2_SHIFT         23

/* MEMC16_GFX_L2 :: PCI_SET :: NO_REQ_INTR_2 [22:22] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_NO_REQ_INTR_2_MASK              0x00400000
#define BCHP_MEMC16_GFX_L2_PCI_SET_NO_REQ_INTR_2_SHIFT             22

/* MEMC16_GFX_L2 :: PCI_SET :: INVALID_CMD_INTR_2 [21:21] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_INVALID_CMD_INTR_2_MASK         0x00200000
#define BCHP_MEMC16_GFX_L2_PCI_SET_INVALID_CMD_INTR_2_SHIFT        21

/* MEMC16_GFX_L2 :: PCI_SET :: INVALID_NMBY_INTR_2 [20:20] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_INVALID_NMBY_INTR_2_MASK        0x00100000
#define BCHP_MEMC16_GFX_L2_PCI_SET_INVALID_NMBY_INTR_2_SHIFT       20

/* MEMC16_GFX_L2 :: PCI_SET :: INVALID_MSTART_INTR_2 [19:19] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_INVALID_MSTART_INTR_2_MASK      0x00080000
#define BCHP_MEMC16_GFX_L2_PCI_SET_INVALID_MSTART_INTR_2_SHIFT     19

/* MEMC16_GFX_L2 :: PCI_SET :: ARC_1_INTR_2 [18:18] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_ARC_1_INTR_2_MASK               0x00040000
#define BCHP_MEMC16_GFX_L2_PCI_SET_ARC_1_INTR_2_SHIFT              18

/* MEMC16_GFX_L2 :: PCI_SET :: ARC_0_INTR_2 [17:17] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_ARC_0_INTR_2_MASK               0x00020000
#define BCHP_MEMC16_GFX_L2_PCI_SET_ARC_0_INTR_2_SHIFT              17

/* MEMC16_GFX_L2 :: PCI_SET :: AEGIS_WRCH_INTR_1 [16:16] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_AEGIS_WRCH_INTR_1_MASK          0x00010000
#define BCHP_MEMC16_GFX_L2_PCI_SET_AEGIS_WRCH_INTR_1_SHIFT         16

/* MEMC16_GFX_L2 :: PCI_SET :: AEGIS_ARCH_INTR_1 [15:15] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_AEGIS_ARCH_INTR_1_MASK          0x00008000
#define BCHP_MEMC16_GFX_L2_PCI_SET_AEGIS_ARCH_INTR_1_SHIFT         15

/* MEMC16_GFX_L2 :: PCI_SET :: PFRI_0_INTR_2_1 [14:14] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_PFRI_0_INTR_2_1_MASK            0x00004000
#define BCHP_MEMC16_GFX_L2_PCI_SET_PFRI_0_INTR_2_1_SHIFT           14

/* MEMC16_GFX_L2 :: PCI_SET :: PFRI_0_INTR_1_1 [13:13] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_PFRI_0_INTR_1_1_MASK            0x00002000
#define BCHP_MEMC16_GFX_L2_PCI_SET_PFRI_0_INTR_1_1_SHIFT           13

/* MEMC16_GFX_L2 :: PCI_SET :: PFRI_0_INTR_0_1 [12:12] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_PFRI_0_INTR_0_1_MASK            0x00001000
#define BCHP_MEMC16_GFX_L2_PCI_SET_PFRI_0_INTR_0_1_SHIFT           12

/* MEMC16_GFX_L2 :: PCI_SET :: PFRI_PAGE_BRK_INTR_0_1 [11:11] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_PFRI_PAGE_BRK_INTR_0_1_MASK     0x00000800
#define BCHP_MEMC16_GFX_L2_PCI_SET_PFRI_PAGE_BRK_INTR_0_1_SHIFT    11

/* MEMC16_GFX_L2 :: PCI_SET :: SM_TIMEOUT_INTR_1 [10:10] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_SM_TIMEOUT_INTR_1_MASK          0x00000400
#define BCHP_MEMC16_GFX_L2_PCI_SET_SM_TIMEOUT_INTR_1_SHIFT         10

/* MEMC16_GFX_L2 :: PCI_SET :: NO_REQ_INTR_1 [09:09] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_NO_REQ_INTR_1_MASK              0x00000200
#define BCHP_MEMC16_GFX_L2_PCI_SET_NO_REQ_INTR_1_SHIFT             9

/* MEMC16_GFX_L2 :: PCI_SET :: INVALID_CMD_INTR_1 [08:08] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_INVALID_CMD_INTR_1_MASK         0x00000100
#define BCHP_MEMC16_GFX_L2_PCI_SET_INVALID_CMD_INTR_1_SHIFT        8

/* MEMC16_GFX_L2 :: PCI_SET :: INVALID_NMBY_INTR_1 [07:07] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_INVALID_NMBY_INTR_1_MASK        0x00000080
#define BCHP_MEMC16_GFX_L2_PCI_SET_INVALID_NMBY_INTR_1_SHIFT       7

/* MEMC16_GFX_L2 :: PCI_SET :: INVALID_MSTART_INTR_1 [06:06] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_INVALID_MSTART_INTR_1_MASK      0x00000040
#define BCHP_MEMC16_GFX_L2_PCI_SET_INVALID_MSTART_INTR_1_SHIFT     6

/* MEMC16_GFX_L2 :: PCI_SET :: ARC_1_INTR_1 [05:05] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_ARC_1_INTR_1_MASK               0x00000020
#define BCHP_MEMC16_GFX_L2_PCI_SET_ARC_1_INTR_1_SHIFT              5

/* MEMC16_GFX_L2 :: PCI_SET :: ARC_0_INTR_1 [04:04] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_ARC_0_INTR_1_MASK               0x00000010
#define BCHP_MEMC16_GFX_L2_PCI_SET_ARC_0_INTR_1_SHIFT              4

/* MEMC16_GFX_L2 :: PCI_SET :: MEM_DMA_0_INTR [03:03] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_MEM_DMA_0_INTR_MASK             0x00000008
#define BCHP_MEMC16_GFX_L2_PCI_SET_MEM_DMA_0_INTR_SHIFT            3

/* MEMC16_GFX_L2 :: PCI_SET :: MEM_DMA_1_INTR [02:02] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_MEM_DMA_1_INTR_MASK             0x00000004
#define BCHP_MEMC16_GFX_L2_PCI_SET_MEM_DMA_1_INTR_SHIFT            2

/* MEMC16_GFX_L2 :: PCI_SET :: M2MC_INTR [01:01] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_M2MC_INTR_MASK                  0x00000002
#define BCHP_MEMC16_GFX_L2_PCI_SET_M2MC_INTR_SHIFT                 1

/* MEMC16_GFX_L2 :: PCI_SET :: GR_BRIDGE_INTR [00:00] */
#define BCHP_MEMC16_GFX_L2_PCI_SET_GR_BRIDGE_INTR_MASK             0x00000001
#define BCHP_MEMC16_GFX_L2_PCI_SET_GR_BRIDGE_INTR_SHIFT            0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MEMC16_GFX_L2 :: PCI_CLEAR :: reserved0 [31:30] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_reserved0_MASK                0xc0000000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_reserved0_SHIFT               30

/* MEMC16_GFX_L2 :: PCI_CLEAR :: AEGIS_WRCH_INTR_2 [29:29] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_AEGIS_WRCH_INTR_2_MASK        0x20000000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_AEGIS_WRCH_INTR_2_SHIFT       29

/* MEMC16_GFX_L2 :: PCI_CLEAR :: AEGIS_ARCH_INTR_2 [28:28] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_AEGIS_ARCH_INTR_2_MASK        0x10000000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_AEGIS_ARCH_INTR_2_SHIFT       28

/* MEMC16_GFX_L2 :: PCI_CLEAR :: PFRI_0_INTR_2_2 [27:27] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_PFRI_0_INTR_2_2_MASK          0x08000000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_PFRI_0_INTR_2_2_SHIFT         27

/* MEMC16_GFX_L2 :: PCI_CLEAR :: PFRI_0_INTR_1_2 [26:26] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_PFRI_0_INTR_1_2_MASK          0x04000000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_PFRI_0_INTR_1_2_SHIFT         26

/* MEMC16_GFX_L2 :: PCI_CLEAR :: PFRI_0_INTR_0_2 [25:25] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_PFRI_0_INTR_0_2_MASK          0x02000000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_PFRI_0_INTR_0_2_SHIFT         25

/* MEMC16_GFX_L2 :: PCI_CLEAR :: PFRI_PAGE_BRK_INTR_0_2 [24:24] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_PFRI_PAGE_BRK_INTR_0_2_MASK   0x01000000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_PFRI_PAGE_BRK_INTR_0_2_SHIFT  24

/* MEMC16_GFX_L2 :: PCI_CLEAR :: SM_TIMEOUT_INTR_2 [23:23] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_SM_TIMEOUT_INTR_2_MASK        0x00800000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_SM_TIMEOUT_INTR_2_SHIFT       23

/* MEMC16_GFX_L2 :: PCI_CLEAR :: NO_REQ_INTR_2 [22:22] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_NO_REQ_INTR_2_MASK            0x00400000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_NO_REQ_INTR_2_SHIFT           22

/* MEMC16_GFX_L2 :: PCI_CLEAR :: INVALID_CMD_INTR_2 [21:21] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_INVALID_CMD_INTR_2_MASK       0x00200000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_INVALID_CMD_INTR_2_SHIFT      21

/* MEMC16_GFX_L2 :: PCI_CLEAR :: INVALID_NMBY_INTR_2 [20:20] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_INVALID_NMBY_INTR_2_MASK      0x00100000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_INVALID_NMBY_INTR_2_SHIFT     20

/* MEMC16_GFX_L2 :: PCI_CLEAR :: INVALID_MSTART_INTR_2 [19:19] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_INVALID_MSTART_INTR_2_MASK    0x00080000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_INVALID_MSTART_INTR_2_SHIFT   19

/* MEMC16_GFX_L2 :: PCI_CLEAR :: ARC_1_INTR_2 [18:18] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_ARC_1_INTR_2_MASK             0x00040000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_ARC_1_INTR_2_SHIFT            18

/* MEMC16_GFX_L2 :: PCI_CLEAR :: ARC_0_INTR_2 [17:17] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_ARC_0_INTR_2_MASK             0x00020000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_ARC_0_INTR_2_SHIFT            17

/* MEMC16_GFX_L2 :: PCI_CLEAR :: AEGIS_WRCH_INTR_1 [16:16] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_AEGIS_WRCH_INTR_1_MASK        0x00010000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_AEGIS_WRCH_INTR_1_SHIFT       16

/* MEMC16_GFX_L2 :: PCI_CLEAR :: AEGIS_ARCH_INTR_1 [15:15] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_AEGIS_ARCH_INTR_1_MASK        0x00008000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_AEGIS_ARCH_INTR_1_SHIFT       15

/* MEMC16_GFX_L2 :: PCI_CLEAR :: PFRI_0_INTR_2_1 [14:14] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_PFRI_0_INTR_2_1_MASK          0x00004000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_PFRI_0_INTR_2_1_SHIFT         14

/* MEMC16_GFX_L2 :: PCI_CLEAR :: PFRI_0_INTR_1_1 [13:13] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_PFRI_0_INTR_1_1_MASK          0x00002000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_PFRI_0_INTR_1_1_SHIFT         13

/* MEMC16_GFX_L2 :: PCI_CLEAR :: PFRI_0_INTR_0_1 [12:12] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_PFRI_0_INTR_0_1_MASK          0x00001000
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_PFRI_0_INTR_0_1_SHIFT         12

/* MEMC16_GFX_L2 :: PCI_CLEAR :: PFRI_PAGE_BRK_INTR_0_1 [11:11] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_PFRI_PAGE_BRK_INTR_0_1_MASK   0x00000800
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_PFRI_PAGE_BRK_INTR_0_1_SHIFT  11

/* MEMC16_GFX_L2 :: PCI_CLEAR :: SM_TIMEOUT_INTR_1 [10:10] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_SM_TIMEOUT_INTR_1_MASK        0x00000400
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_SM_TIMEOUT_INTR_1_SHIFT       10

/* MEMC16_GFX_L2 :: PCI_CLEAR :: NO_REQ_INTR_1 [09:09] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_NO_REQ_INTR_1_MASK            0x00000200
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_NO_REQ_INTR_1_SHIFT           9

/* MEMC16_GFX_L2 :: PCI_CLEAR :: INVALID_CMD_INTR_1 [08:08] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_INVALID_CMD_INTR_1_MASK       0x00000100
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_INVALID_CMD_INTR_1_SHIFT      8

/* MEMC16_GFX_L2 :: PCI_CLEAR :: INVALID_NMBY_INTR_1 [07:07] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_INVALID_NMBY_INTR_1_MASK      0x00000080
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_INVALID_NMBY_INTR_1_SHIFT     7

/* MEMC16_GFX_L2 :: PCI_CLEAR :: INVALID_MSTART_INTR_1 [06:06] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_INVALID_MSTART_INTR_1_MASK    0x00000040
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_INVALID_MSTART_INTR_1_SHIFT   6

/* MEMC16_GFX_L2 :: PCI_CLEAR :: ARC_1_INTR_1 [05:05] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_ARC_1_INTR_1_MASK             0x00000020
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_ARC_1_INTR_1_SHIFT            5

/* MEMC16_GFX_L2 :: PCI_CLEAR :: ARC_0_INTR_1 [04:04] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_ARC_0_INTR_1_MASK             0x00000010
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_ARC_0_INTR_1_SHIFT            4

/* MEMC16_GFX_L2 :: PCI_CLEAR :: MEM_DMA_0_INTR [03:03] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_MEM_DMA_0_INTR_MASK           0x00000008
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_MEM_DMA_0_INTR_SHIFT          3

/* MEMC16_GFX_L2 :: PCI_CLEAR :: MEM_DMA_1_INTR [02:02] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_MEM_DMA_1_INTR_MASK           0x00000004
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_MEM_DMA_1_INTR_SHIFT          2

/* MEMC16_GFX_L2 :: PCI_CLEAR :: M2MC_INTR [01:01] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_M2MC_INTR_MASK                0x00000002
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_M2MC_INTR_SHIFT               1

/* MEMC16_GFX_L2 :: PCI_CLEAR :: GR_BRIDGE_INTR [00:00] */
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_GR_BRIDGE_INTR_MASK           0x00000001
#define BCHP_MEMC16_GFX_L2_PCI_CLEAR_GR_BRIDGE_INTR_SHIFT          0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: reserved0 [31:30] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_reserved0_MASK          0xc0000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_reserved0_SHIFT         30

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: AEGIS_WRCH_INTR_2 [29:29] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_AEGIS_WRCH_INTR_2_MASK  0x20000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_AEGIS_WRCH_INTR_2_SHIFT 29

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: AEGIS_ARCH_INTR_2 [28:28] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_AEGIS_ARCH_INTR_2_MASK  0x10000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_AEGIS_ARCH_INTR_2_SHIFT 28

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: PFRI_0_INTR_2_2 [27:27] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_PFRI_0_INTR_2_2_MASK    0x08000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_PFRI_0_INTR_2_2_SHIFT   27

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: PFRI_0_INTR_1_2 [26:26] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_PFRI_0_INTR_1_2_MASK    0x04000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_PFRI_0_INTR_1_2_SHIFT   26

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: PFRI_0_INTR_0_2 [25:25] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_PFRI_0_INTR_0_2_MASK    0x02000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_PFRI_0_INTR_0_2_SHIFT   25

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: PFRI_PAGE_BRK_INTR_0_2 [24:24] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_PFRI_PAGE_BRK_INTR_0_2_MASK 0x01000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_PFRI_PAGE_BRK_INTR_0_2_SHIFT 24

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: SM_TIMEOUT_INTR_2 [23:23] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_SM_TIMEOUT_INTR_2_MASK  0x00800000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_SM_TIMEOUT_INTR_2_SHIFT 23

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: NO_REQ_INTR_2 [22:22] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_NO_REQ_INTR_2_MASK      0x00400000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_NO_REQ_INTR_2_SHIFT     22

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: INVALID_CMD_INTR_2 [21:21] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_INVALID_CMD_INTR_2_MASK 0x00200000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_INVALID_CMD_INTR_2_SHIFT 21

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: INVALID_NMBY_INTR_2 [20:20] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_INVALID_NMBY_INTR_2_MASK 0x00100000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_INVALID_NMBY_INTR_2_SHIFT 20

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: INVALID_MSTART_INTR_2 [19:19] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_INVALID_MSTART_INTR_2_MASK 0x00080000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_INVALID_MSTART_INTR_2_SHIFT 19

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: ARC_1_INTR_2 [18:18] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_ARC_1_INTR_2_MASK       0x00040000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_ARC_1_INTR_2_SHIFT      18

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: ARC_0_INTR_2 [17:17] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_ARC_0_INTR_2_MASK       0x00020000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_ARC_0_INTR_2_SHIFT      17

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: AEGIS_WRCH_INTR_1 [16:16] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_AEGIS_WRCH_INTR_1_MASK  0x00010000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_AEGIS_WRCH_INTR_1_SHIFT 16

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: AEGIS_ARCH_INTR_1 [15:15] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_AEGIS_ARCH_INTR_1_MASK  0x00008000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_AEGIS_ARCH_INTR_1_SHIFT 15

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: PFRI_0_INTR_2_1 [14:14] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_PFRI_0_INTR_2_1_MASK    0x00004000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_PFRI_0_INTR_2_1_SHIFT   14

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: PFRI_0_INTR_1_1 [13:13] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_PFRI_0_INTR_1_1_MASK    0x00002000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_PFRI_0_INTR_1_1_SHIFT   13

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: PFRI_0_INTR_0_1 [12:12] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_PFRI_0_INTR_0_1_MASK    0x00001000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_PFRI_0_INTR_0_1_SHIFT   12

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: PFRI_PAGE_BRK_INTR_0_1 [11:11] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_PFRI_PAGE_BRK_INTR_0_1_MASK 0x00000800
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_PFRI_PAGE_BRK_INTR_0_1_SHIFT 11

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: SM_TIMEOUT_INTR_1 [10:10] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_SM_TIMEOUT_INTR_1_MASK  0x00000400
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_SM_TIMEOUT_INTR_1_SHIFT 10

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: NO_REQ_INTR_1 [09:09] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_NO_REQ_INTR_1_MASK      0x00000200
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_NO_REQ_INTR_1_SHIFT     9

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: INVALID_CMD_INTR_1 [08:08] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_INVALID_CMD_INTR_1_MASK 0x00000100
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_INVALID_CMD_INTR_1_SHIFT 8

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: INVALID_NMBY_INTR_1 [07:07] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_INVALID_NMBY_INTR_1_MASK 0x00000080
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_INVALID_NMBY_INTR_1_SHIFT 7

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: INVALID_MSTART_INTR_1 [06:06] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_INVALID_MSTART_INTR_1_MASK 0x00000040
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_INVALID_MSTART_INTR_1_SHIFT 6

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: ARC_1_INTR_1 [05:05] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_ARC_1_INTR_1_MASK       0x00000020
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_ARC_1_INTR_1_SHIFT      5

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: ARC_0_INTR_1 [04:04] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_ARC_0_INTR_1_MASK       0x00000010
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_ARC_0_INTR_1_SHIFT      4

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: MEM_DMA_0_MASK [03:03] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_MEM_DMA_0_MASK_MASK     0x00000008
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_MEM_DMA_0_MASK_SHIFT    3

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: MEM_DMA_1_MASK [02:02] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_MEM_DMA_1_MASK_MASK     0x00000004
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_MEM_DMA_1_MASK_SHIFT    2

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: M2MC_MASK [01:01] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_M2MC_MASK_MASK          0x00000002
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_M2MC_MASK_SHIFT         1

/* MEMC16_GFX_L2 :: PCI_MASK_STATUS :: GR_BRIDGE_MASK [00:00] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_MASK     0x00000001
#define BCHP_MEMC16_GFX_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_SHIFT    0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MEMC16_GFX_L2 :: PCI_MASK_SET :: reserved0 [31:30] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_reserved0_MASK             0xc0000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_reserved0_SHIFT            30

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: AEGIS_WRCH_INTR_2 [29:29] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_AEGIS_WRCH_INTR_2_MASK     0x20000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_AEGIS_WRCH_INTR_2_SHIFT    29

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: AEGIS_ARCH_INTR_2 [28:28] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_AEGIS_ARCH_INTR_2_MASK     0x10000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_AEGIS_ARCH_INTR_2_SHIFT    28

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: PFRI_0_INTR_2_2 [27:27] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_PFRI_0_INTR_2_2_MASK       0x08000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_PFRI_0_INTR_2_2_SHIFT      27

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: PFRI_0_INTR_1_2 [26:26] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_PFRI_0_INTR_1_2_MASK       0x04000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_PFRI_0_INTR_1_2_SHIFT      26

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: PFRI_0_INTR_0_2 [25:25] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_PFRI_0_INTR_0_2_MASK       0x02000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_PFRI_0_INTR_0_2_SHIFT      25

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: PFRI_PAGE_BRK_INTR_0_2 [24:24] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_PFRI_PAGE_BRK_INTR_0_2_MASK 0x01000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_PFRI_PAGE_BRK_INTR_0_2_SHIFT 24

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: SM_TIMEOUT_INTR_2 [23:23] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_SM_TIMEOUT_INTR_2_MASK     0x00800000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_SM_TIMEOUT_INTR_2_SHIFT    23

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: NO_REQ_INTR_2 [22:22] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_NO_REQ_INTR_2_MASK         0x00400000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_NO_REQ_INTR_2_SHIFT        22

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: INVALID_CMD_INTR_2 [21:21] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_INVALID_CMD_INTR_2_MASK    0x00200000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_INVALID_CMD_INTR_2_SHIFT   21

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: INVALID_NMBY_INTR_2 [20:20] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_INVALID_NMBY_INTR_2_MASK   0x00100000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_INVALID_NMBY_INTR_2_SHIFT  20

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: INVALID_MSTART_INTR_2 [19:19] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_INVALID_MSTART_INTR_2_MASK 0x00080000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_INVALID_MSTART_INTR_2_SHIFT 19

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: ARC_1_INTR_2 [18:18] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_ARC_1_INTR_2_MASK          0x00040000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_ARC_1_INTR_2_SHIFT         18

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: ARC_0_INTR_2 [17:17] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_ARC_0_INTR_2_MASK          0x00020000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_ARC_0_INTR_2_SHIFT         17

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: AEGIS_WRCH_INTR_1 [16:16] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_AEGIS_WRCH_INTR_1_MASK     0x00010000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_AEGIS_WRCH_INTR_1_SHIFT    16

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: AEGIS_ARCH_INTR_1 [15:15] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_AEGIS_ARCH_INTR_1_MASK     0x00008000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_AEGIS_ARCH_INTR_1_SHIFT    15

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: PFRI_0_INTR_2_1 [14:14] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_PFRI_0_INTR_2_1_MASK       0x00004000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_PFRI_0_INTR_2_1_SHIFT      14

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: PFRI_0_INTR_1_1 [13:13] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_PFRI_0_INTR_1_1_MASK       0x00002000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_PFRI_0_INTR_1_1_SHIFT      13

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: PFRI_0_INTR_0_1 [12:12] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_PFRI_0_INTR_0_1_MASK       0x00001000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_PFRI_0_INTR_0_1_SHIFT      12

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: PFRI_PAGE_BRK_INTR_0_1 [11:11] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_PFRI_PAGE_BRK_INTR_0_1_MASK 0x00000800
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_PFRI_PAGE_BRK_INTR_0_1_SHIFT 11

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: SM_TIMEOUT_INTR_1 [10:10] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_SM_TIMEOUT_INTR_1_MASK     0x00000400
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_SM_TIMEOUT_INTR_1_SHIFT    10

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: NO_REQ_INTR_1 [09:09] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_NO_REQ_INTR_1_MASK         0x00000200
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_NO_REQ_INTR_1_SHIFT        9

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: INVALID_CMD_INTR_1 [08:08] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_INVALID_CMD_INTR_1_MASK    0x00000100
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_INVALID_CMD_INTR_1_SHIFT   8

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: INVALID_NMBY_INTR_1 [07:07] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_INVALID_NMBY_INTR_1_MASK   0x00000080
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_INVALID_NMBY_INTR_1_SHIFT  7

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: INVALID_MSTART_INTR_1 [06:06] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_INVALID_MSTART_INTR_1_MASK 0x00000040
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_INVALID_MSTART_INTR_1_SHIFT 6

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: ARC_1_INTR_1 [05:05] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_ARC_1_INTR_1_MASK          0x00000020
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_ARC_1_INTR_1_SHIFT         5

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: ARC_0_INTR_1 [04:04] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_ARC_0_INTR_1_MASK          0x00000010
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_ARC_0_INTR_1_SHIFT         4

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: MEM_DMA_0_MASK [03:03] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_MEM_DMA_0_MASK_MASK        0x00000008
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_MEM_DMA_0_MASK_SHIFT       3

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: MEM_DMA_1_MASK [02:02] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_MEM_DMA_1_MASK_MASK        0x00000004
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_MEM_DMA_1_MASK_SHIFT       2

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: M2MC_MASK [01:01] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_M2MC_MASK_MASK             0x00000002
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_M2MC_MASK_SHIFT            1

/* MEMC16_GFX_L2 :: PCI_MASK_SET :: GR_BRIDGE_MASK [00:00] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_GR_BRIDGE_MASK_MASK        0x00000001
#define BCHP_MEMC16_GFX_L2_PCI_MASK_SET_GR_BRIDGE_MASK_SHIFT       0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: reserved0 [31:30] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_reserved0_MASK           0xc0000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_reserved0_SHIFT          30

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: AEGIS_WRCH_INTR_2 [29:29] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_AEGIS_WRCH_INTR_2_MASK   0x20000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_AEGIS_WRCH_INTR_2_SHIFT  29

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: AEGIS_ARCH_INTR_2 [28:28] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_AEGIS_ARCH_INTR_2_MASK   0x10000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_AEGIS_ARCH_INTR_2_SHIFT  28

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: PFRI_0_INTR_2_2 [27:27] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_PFRI_0_INTR_2_2_MASK     0x08000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_PFRI_0_INTR_2_2_SHIFT    27

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: PFRI_0_INTR_1_2 [26:26] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_PFRI_0_INTR_1_2_MASK     0x04000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_PFRI_0_INTR_1_2_SHIFT    26

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: PFRI_0_INTR_0_2 [25:25] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_PFRI_0_INTR_0_2_MASK     0x02000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_PFRI_0_INTR_0_2_SHIFT    25

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: PFRI_PAGE_BRK_INTR_0_2 [24:24] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_PFRI_PAGE_BRK_INTR_0_2_MASK 0x01000000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_PFRI_PAGE_BRK_INTR_0_2_SHIFT 24

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: SM_TIMEOUT_INTR_2 [23:23] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_SM_TIMEOUT_INTR_2_MASK   0x00800000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_SM_TIMEOUT_INTR_2_SHIFT  23

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: NO_REQ_INTR_2 [22:22] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_NO_REQ_INTR_2_MASK       0x00400000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_NO_REQ_INTR_2_SHIFT      22

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: INVALID_CMD_INTR_2 [21:21] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_INVALID_CMD_INTR_2_MASK  0x00200000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_INVALID_CMD_INTR_2_SHIFT 21

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: INVALID_NMBY_INTR_2 [20:20] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_INVALID_NMBY_INTR_2_MASK 0x00100000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_INVALID_NMBY_INTR_2_SHIFT 20

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: INVALID_MSTART_INTR_2 [19:19] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_INVALID_MSTART_INTR_2_MASK 0x00080000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_INVALID_MSTART_INTR_2_SHIFT 19

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: ARC_1_INTR_2 [18:18] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_ARC_1_INTR_2_MASK        0x00040000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_ARC_1_INTR_2_SHIFT       18

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: ARC_0_INTR_2 [17:17] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_ARC_0_INTR_2_MASK        0x00020000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_ARC_0_INTR_2_SHIFT       17

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: AEGIS_WRCH_INTR_1 [16:16] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_AEGIS_WRCH_INTR_1_MASK   0x00010000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_AEGIS_WRCH_INTR_1_SHIFT  16

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: AEGIS_ARCH_INTR_1 [15:15] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_AEGIS_ARCH_INTR_1_MASK   0x00008000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_AEGIS_ARCH_INTR_1_SHIFT  15

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: PFRI_0_INTR_2_1 [14:14] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_PFRI_0_INTR_2_1_MASK     0x00004000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_PFRI_0_INTR_2_1_SHIFT    14

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: PFRI_0_INTR_1_1 [13:13] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_PFRI_0_INTR_1_1_MASK     0x00002000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_PFRI_0_INTR_1_1_SHIFT    13

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: PFRI_0_INTR_0_1 [12:12] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_PFRI_0_INTR_0_1_MASK     0x00001000
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_PFRI_0_INTR_0_1_SHIFT    12

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: PFRI_PAGE_BRK_INTR_0_1 [11:11] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_PFRI_PAGE_BRK_INTR_0_1_MASK 0x00000800
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_PFRI_PAGE_BRK_INTR_0_1_SHIFT 11

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: SM_TIMEOUT_INTR_1 [10:10] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_SM_TIMEOUT_INTR_1_MASK   0x00000400
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_SM_TIMEOUT_INTR_1_SHIFT  10

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: NO_REQ_INTR_1 [09:09] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_NO_REQ_INTR_1_MASK       0x00000200
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_NO_REQ_INTR_1_SHIFT      9

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: INVALID_CMD_INTR_1 [08:08] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_INVALID_CMD_INTR_1_MASK  0x00000100
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_INVALID_CMD_INTR_1_SHIFT 8

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: INVALID_NMBY_INTR_1 [07:07] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_INVALID_NMBY_INTR_1_MASK 0x00000080
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_INVALID_NMBY_INTR_1_SHIFT 7

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: INVALID_MSTART_INTR_1 [06:06] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_INVALID_MSTART_INTR_1_MASK 0x00000040
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_INVALID_MSTART_INTR_1_SHIFT 6

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: ARC_1_INTR_1 [05:05] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_ARC_1_INTR_1_MASK        0x00000020
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_ARC_1_INTR_1_SHIFT       5

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: ARC_0_INTR_1 [04:04] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_ARC_0_INTR_1_MASK        0x00000010
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_ARC_0_INTR_1_SHIFT       4

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: MEM_DMA_0_MASK [03:03] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_MEM_DMA_0_MASK_MASK      0x00000008
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_MEM_DMA_0_MASK_SHIFT     3

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: MEM_DMA_1_MASK [02:02] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_MEM_DMA_1_MASK_MASK      0x00000004
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_MEM_DMA_1_MASK_SHIFT     2

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: M2MC_MASK [01:01] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_M2MC_MASK_MASK           0x00000002
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_M2MC_MASK_SHIFT          1

/* MEMC16_GFX_L2 :: PCI_MASK_CLEAR :: GR_BRIDGE_MASK [00:00] */
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_MASK      0x00000001
#define BCHP_MEMC16_GFX_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT     0

#endif /* #ifndef BCHP_MEMC16_GFX_L2_H__ */

/* End of File */
