--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 3 -n 3 -fastpaths -xml sc_uart_interface.twx sc_uart_interface.ncd -o
sc_uart_interface.twr sc_uart_interface.pcf

Design file:              sc_uart_interface.ncd
Physical constraint file: sc_uart_interface.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock S_AXI_ACLK
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
S_AXI_ARADDR<2>|    3.821(R)|      SLOW  |   -2.328(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARESETN  |    3.352(R)|      SLOW  |   -1.625(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARVALID  |    3.904(R)|      SLOW  |   -1.612(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<2>|    4.516(R)|      SLOW  |   -2.796(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWVALID  |    3.165(R)|      SLOW  |   -1.509(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BREADY   |    3.229(R)|      SLOW  |   -1.928(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RREADY   |    4.271(R)|      SLOW  |   -2.007(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<0> |    2.375(R)|      SLOW  |   -1.545(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<1> |    2.622(R)|      SLOW  |   -1.709(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<2> |    2.765(R)|      SLOW  |   -1.792(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<3> |    2.420(R)|      SLOW  |   -1.592(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<4> |    2.399(R)|      SLOW  |   -1.548(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<5> |    2.555(R)|      SLOW  |   -1.690(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<6> |    2.768(R)|      SLOW  |   -1.833(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<7> |    2.704(R)|      SLOW  |   -1.795(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<30>|    2.884(R)|      SLOW  |   -1.854(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<31>|    2.715(R)|      SLOW  |   -1.797(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WVALID   |    3.417(R)|      SLOW  |   -1.794(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock UART_CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
UART_IO     |    4.178(R)|      SLOW  |   -2.045(R)|      FAST  |UART_CLK_BUFGP    |   0.000|
UART_RST    |    4.794(R)|      SLOW  |   -1.702(R)|      FAST  |UART_CLK_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock S_AXI_ACLK to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
S_AXI_ARREADY  |         9.702(R)|      SLOW  |         5.207(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWREADY  |         9.668(R)|      SLOW  |         5.200(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BVALID   |         8.947(R)|      SLOW  |         4.972(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<0> |         8.770(R)|      SLOW  |         4.731(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<1> |         8.591(R)|      SLOW  |         4.585(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<2> |         8.904(R)|      SLOW  |         4.802(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<3> |         8.463(R)|      SLOW  |         4.503(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<4> |         8.757(R)|      SLOW  |         4.690(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<5> |         8.681(R)|      SLOW  |         4.645(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<6> |         8.566(R)|      SLOW  |         4.560(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<7> |         8.402(R)|      SLOW  |         4.450(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<29>|         8.848(R)|      SLOW  |         4.726(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<30>|         8.751(R)|      SLOW  |         4.645(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<31>|         8.914(R)|      SLOW  |         4.811(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RVALID   |         8.886(R)|      SLOW  |         4.845(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WREADY   |         9.476(R)|      SLOW  |         5.035(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock UART_CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
UART_IO     |        11.129(R)|      SLOW  |         5.611(R)|      FAST  |UART_CLK_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    2.792|         |         |         |
UART_CLK       |    1.732|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    1.682|         |         |         |
UART_CLK       |    3.901|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon May 26 17:30:13 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



