
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/kevargaso/anaconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Running command `verilog_defaults -push; verilog_defaults -add -defer; read_verilog -formal SOC.v cores/bram/bram.v cores/cpu/femtorv32_quark.v cores/uart/perip_uart.v cores/uart/uart.v cores/mult/perip_mult.v cores/mult/mult.v cores/div/perip_div.v cores/div/div.v cores/bin2bcd/perip_bin2bcd.v cores/bin2bcd/bin2bcd.v; verilog_defaults -pop; attrmap -tocase keep -imap keep="true" keep=1 -imap keep="false" keep=0 -remove keep=0; synth_ecp5 -top SOC; write_json build/SOC.json' --

1. Executing Verilog-2005 frontend: SOC.v
Parsing formal Verilog input from `SOC.v' to AST representation.
Storing AST representation for module `$abstract\SOC'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: cores/bram/bram.v
Parsing formal Verilog input from `cores/bram/bram.v' to AST representation.
Storing AST representation for module `$abstract\bram'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: cores/cpu/femtorv32_quark.v
Parsing formal Verilog input from `cores/cpu/femtorv32_quark.v' to AST representation.
Storing AST representation for module `$abstract\FemtoRV32'.
Storing AST representation for module `$abstract\Memory'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: cores/uart/perip_uart.v
Parsing formal Verilog input from `cores/uart/perip_uart.v' to AST representation.
Storing AST representation for module `$abstract\peripheral_uart'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: cores/uart/uart.v
Parsing formal Verilog input from `cores/uart/uart.v' to AST representation.
Storing AST representation for module `$abstract\uart'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: cores/mult/perip_mult.v
Parsing formal Verilog input from `cores/mult/perip_mult.v' to AST representation.
Storing AST representation for module `$abstract\peripheral_mult'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: cores/mult/mult.v
Parsing formal Verilog input from `cores/mult/mult.v' to AST representation.
Storing AST representation for module `$abstract\mult'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: cores/div/perip_div.v
Parsing formal Verilog input from `cores/div/perip_div.v' to AST representation.
Storing AST representation for module `$abstract\peripheral_div'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: cores/div/div.v
Parsing formal Verilog input from `cores/div/div.v' to AST representation.
Storing AST representation for module `$abstract\div'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: cores/bin2bcd/perip_bin2bcd.v
Parsing formal Verilog input from `cores/bin2bcd/perip_bin2bcd.v' to AST representation.
Storing AST representation for module `$abstract\peripheral_bin2bcd'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: cores/bin2bcd/bin2bcd.v
Parsing formal Verilog input from `cores/bin2bcd/bin2bcd.v' to AST representation.
Storing AST representation for module `$abstract\bin2bcd'.
Successfully finished Verilog frontend.

12. Executing ATTRMAP pass (move or copy attributes).

13. Executing SYNTH_ECP5 pass.

13.1. Executing Verilog-2005 frontend: /home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

13.2. Executing Verilog-2005 frontend: /home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

13.3. Executing HIERARCHY pass (managing design hierarchy).

13.4. Executing AST frontend in derive mode using pre-parsed AST for module `\SOC'.
Generating RTLIL representation for module `\SOC'.

13.4.1. Analyzing design hierarchy..
Top module:  \SOC
Parameter \INPUT_WIDTH = 16
Parameter \DECIMAL_DIGITS = 5

13.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_bin2bcd'.
Parameter \INPUT_WIDTH = 16
Parameter \DECIMAL_DIGITS = 5
Generating RTLIL representation for module `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd'.

13.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_div'.
Generating RTLIL representation for module `\peripheral_div'.

13.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_mult'.
Generating RTLIL representation for module `\peripheral_mult'.
Parameter \clk_freq = 26000000
Parameter \baud = 115200

13.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_uart'.
Parameter \clk_freq = 26000000
Parameter \baud = 115200
Generating RTLIL representation for module `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart'.

13.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\bram'.
Generating RTLIL representation for module `\bram'.

13.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\FemtoRV32'.
Generating RTLIL representation for module `\FemtoRV32'.

13.4.8. Analyzing design hierarchy..
Top module:  \SOC
Used module:     $paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd
Used module:     \peripheral_div
Used module:     \peripheral_mult
Used module:     $paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart
Used module:     \bram
Used module:     \FemtoRV32

13.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\mult'.
Generating RTLIL representation for module `\mult'.

13.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\div'.
Generating RTLIL representation for module `\div'.
Parameter \INPUT_WIDTH = 16
Parameter \DECIMAL_DIGITS = 5

13.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\bin2bcd'.
Parameter \INPUT_WIDTH = 16
Parameter \DECIMAL_DIGITS = 5
Generating RTLIL representation for module `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd'.
Parameter \freq_hz = 26000000
Parameter \baud = 115200

13.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \freq_hz = 26000000
Parameter \baud = 115200
Generating RTLIL representation for module `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart'.

13.4.13. Analyzing design hierarchy..
Top module:  \SOC
Used module:     $paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd
Used module:         $paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd
Used module:     \peripheral_div
Used module:         \div
Used module:     \peripheral_mult
Used module:         \mult
Used module:     $paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart
Used module:         $paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart
Used module:     \bram
Used module:     \FemtoRV32

13.4.14. Analyzing design hierarchy..
Top module:  \SOC
Used module:     $paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd
Used module:         $paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd
Used module:     \peripheral_div
Used module:         \div
Used module:     \peripheral_mult
Used module:         \mult
Used module:     $paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart
Used module:         $paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart
Used module:     \bram
Used module:     \FemtoRV32
Removing unused module `$abstract\bin2bcd'.
Removing unused module `$abstract\peripheral_bin2bcd'.
Removing unused module `$abstract\div'.
Removing unused module `$abstract\peripheral_div'.
Removing unused module `$abstract\mult'.
Removing unused module `$abstract\peripheral_mult'.
Removing unused module `$abstract\uart'.
Removing unused module `$abstract\peripheral_uart'.
Removing unused module `$abstract\Memory'.
Removing unused module `$abstract\FemtoRV32'.
Removing unused module `$abstract\bram'.
Removing unused module `$abstract\SOC'.
Removed 12 unused modules.
Warning: Resizing cell port SOC.bin2bcd1.d_in from 32 bits to 16 bits.

13.5. Executing PROC pass (convert processes to netlists).

13.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Removing empty process `bram.$proc$cores/bram/bram.v:0$299'.
Cleaned up 1 empty switch.

13.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120 in module TRELLIS_DPR16X4.
Marked 4 switch rules as full_case in process $proc$cores/uart/uart.v:122$521 in module $paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.
Marked 5 switch rules as full_case in process $proc$cores/uart/uart.v:66$513 in module $paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.
Marked 1 switch rules as full_case in process $proc$cores/uart/uart.v:34$509 in module $paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.
Marked 5 switch rules as full_case in process $proc$cores/bin2bcd/bin2bcd.v:40$466 in module $paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.
Marked 5 switch rules as full_case in process $proc$cores/div/div.v:33$455 in module div.
Marked 5 switch rules as full_case in process $proc$cores/mult/mult.v:32$442 in module mult.
Marked 2 switch rules as full_case in process $proc$cores/cpu/femtorv32_quark.v:334$427 in module FemtoRV32.
Marked 2 switch rules as full_case in process $proc$cores/cpu/femtorv32_quark.v:102$312 in module FemtoRV32.
Marked 4 switch rules as full_case in process $proc$cores/bram/bram.v:20$272 in module bram.
Marked 1 switch rules as full_case in process $proc$cores/uart/perip_uart.v:45$264 in module $paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.
Marked 1 switch rules as full_case in process $proc$cores/uart/perip_uart.v:29$256 in module $paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.
Marked 3 switch rules as full_case in process $proc$cores/mult/perip_mult.v:56$254 in module peripheral_mult.
Marked 2 switch rules as full_case in process $proc$cores/mult/perip_mult.v:38$249 in module peripheral_mult.
Marked 2 switch rules as full_case in process $proc$cores/mult/perip_mult.v:20$248 in module peripheral_mult.
Marked 3 switch rules as full_case in process $proc$cores/div/perip_div.v:56$246 in module peripheral_div.
Marked 2 switch rules as full_case in process $proc$cores/div/perip_div.v:38$241 in module peripheral_div.
Marked 2 switch rules as full_case in process $proc$cores/div/perip_div.v:20$240 in module peripheral_div.
Marked 3 switch rules as full_case in process $proc$cores/bin2bcd/perip_bin2bcd.v:52$238 in module $paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.
Marked 2 switch rules as full_case in process $proc$cores/bin2bcd/perip_bin2bcd.v:39$234 in module $paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.
Marked 2 switch rules as full_case in process $proc$cores/bin2bcd/perip_bin2bcd.v:25$233 in module $paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.
Marked 1 switch rules as full_case in process $proc$SOC.v:129$232 in module SOC.
Marked 1 switch rules as full_case in process $proc$SOC.v:116$231 in module SOC.
Removed a total of 0 dead cases.

13.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 111 assignments to connections.

13.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:37$507'.
  Set init value: \r_DV = 1'0
Found init rule in `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:34$506'.
  Set init value: \r_Loop_Count = 8'00000000
Found init rule in `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:30$505'.
  Set init value: \r_Digit_Index = 5'00000
Found init rule in `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:27$504'.
  Set init value: \r_Binary = 16'0000000000000000
Found init rule in `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:24$503'.
  Set init value: \r_BCD = 20'00000000000000000000
Found init rule in `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:21$502'.
  Set init value: \r_SM_Main = 3'000
Found init rule in `\div.$proc$cores/div/div.v:0$462'.
  Set init value: \result = 0
  Set init value: \done = 1'0
Found init rule in `\mult.$proc$cores/mult/mult.v:0$450'.
  Set init value: \result = 0
  Set init value: \done = 1'0
Found init rule in `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:21$267'.
  Set init value: \uart_ctrl = 8'00000000
Found init rule in `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:20$266'.
  Set init value: \d_in_uart = 8'00000000
Found init rule in `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:0$265'.
  Set init value: \ledout = 1'0

13.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\div.$proc$cores/div/div.v:33$455'.
Found async reset \reset in `\mult.$proc$cores/mult/mult.v:32$442'.

13.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Creating decoders for process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
     1/3: $1$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN[3:0]$184
     2/3: $1$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA[3:0]$183
     3/3: $1$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR[3:0]$182
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
     1/3: $1$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN[3:0]$126
     2/3: $1$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA[3:0]$125
     3/3: $1$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR[3:0]$124
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Creating decoders for process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:122$521'.
     1/5: $0\txd_reg[7:0]
     2/5: $0\tx_count16[3:0]
     3/5: $0\tx_bitcount[3:0]
     4/5: $0\uart_txd[0:0]
     5/5: $0\tx_busy[0:0]
Creating decoders for process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:66$513'.
     1/7: $0\rxd_reg[7:0]
     2/7: $0\rx_bitcount[3:0]
     3/7: $0\rx_count16[3:0]
     4/7: $0\rx_busy[0:0]
     5/7: $0\rx_avail[0:0]
     6/7: $0\rx_error[0:0]
     7/7: $0\rx_data[7:0]
Creating decoders for process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:52$512'.
Creating decoders for process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:34$509'.
     1/1: $0\enable16_counter[15:0]
Creating decoders for process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:37$507'.
Creating decoders for process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:34$506'.
Creating decoders for process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:30$505'.
Creating decoders for process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:27$504'.
Creating decoders for process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:24$503'.
Creating decoders for process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:21$502'.
Creating decoders for process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:40$466'.
     1/14: $1$lookahead\r_BCD$465[19:0]$472 [19:1]
     2/14: $2$bitselwrite$data$cores/bin2bcd/bin2bcd.v:95$464[19:0]$481
     3/14: $2$bitselwrite$mask$cores/bin2bcd/bin2bcd.v:95$463[19:0]$480
     4/14: $1$lookahead\r_BCD$465[19:0]$472 [0]
     5/14: $3$lookahead\r_BCD$465[19:0]$482
     6/14: $1\r_SM_Main[2:0]
     7/14: $2$lookahead\r_BCD$465[19:0]$474
     8/14: $1$bitselwrite$data$cores/bin2bcd/bin2bcd.v:95$464[19:0]$471
     9/14: $1$bitselwrite$mask$cores/bin2bcd/bin2bcd.v:95$463[19:0]$470
    10/14: $1\count[4:0]
    11/14: $0\r_DV[0:0]
    12/14: $0\r_Loop_Count[7:0]
    13/14: $0\r_Digit_Index[4:0]
    14/14: $0\r_Binary[15:0]
Creating decoders for process `\div.$proc$cores/div/div.v:0$462'.
Creating decoders for process `\div.$proc$cores/div/div.v:33$455'.
     1/19: $2\result[31:0] [31:16]
     2/19: $3\result[15:0]
     3/19: $2\A[31:0] [31:16]
     4/19: $2\A[31:0] [15:1]
     5/19: $4\A[31:16]
     6/19: $2\result[31:0] [15:0]
     7/19: $4\state[2:0]
     8/19: $3\A[0:0]
     9/19: $2\state[2:0]
    10/19: $2\A[31:0] [0]
    11/19: $2\done[0:0]
    12/19: $2\count[4:0]
    13/19: $3\state[2:0]
    14/19: $1\count[4:0]
    15/19: $1\state[2:0]
    16/19: $1\done[0:0]
    17/19: $1\result[31:0]
    18/19: $1\A[31:0]
    19/19: $0\B[15:0]
Creating decoders for process `\mult.$proc$cores/mult/mult.v:0$450'.
Creating decoders for process `\mult.$proc$cores/mult/mult.v:32$442'.
     1/15: $5\state[2:0]
     2/15: $4\state[2:0]
     3/15: $3\state[2:0]
     4/15: $2\state[2:0]
     5/15: $2\result[31:0]
     6/15: $2\done[0:0]
     7/15: $2\count[4:0]
     8/15: $2\B[15:0]
     9/15: $2\A[15:0]
    10/15: $1\count[4:0]
    11/15: $1\state[2:0]
    12/15: $1\done[0:0]
    13/15: $1\result[31:0]
    14/15: $1\B[15:0]
    15/15: $1\A[15:0]
Creating decoders for process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:380$440'.
Creating decoders for process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$427'.
     1/5: $0\state[3:0]
     2/5: $0\instr[29:0]
     3/5: $0\PC[23:0]
     4/5: $0\rs2[31:0]
     5/5: $0\rs1[31:0]
Creating decoders for process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:153$352'.
     1/2: $0\aluShamt[4:0]
     2/2: $0\aluReg[31:0]
Creating decoders for process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$312'.
     1/6: $2$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$322
     2/6: $2$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_DATA[31:0]$321
     3/6: $2$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_ADDR[4:0]$320
     4/6: $1$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$318
     5/6: $1$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_DATA[31:0]$317
     6/6: $1$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_ADDR[4:0]$316
Creating decoders for process `\bram.$proc$cores/bram/bram.v:20$272'.
     1/13: $1$memwr$\MEM$cores/bram/bram.v:27$271_EN[31:0]$297
     2/13: $1$memwr$\MEM$cores/bram/bram.v:27$271_DATA[31:0]$296
     3/13: $1$memwr$\MEM$cores/bram/bram.v:27$271_ADDR[29:0]$295
     4/13: $1$memwr$\MEM$cores/bram/bram.v:26$270_EN[31:0]$294
     5/13: $1$memwr$\MEM$cores/bram/bram.v:26$270_DATA[31:0]$293
     6/13: $1$memwr$\MEM$cores/bram/bram.v:26$270_ADDR[29:0]$292
     7/13: $1$memwr$\MEM$cores/bram/bram.v:25$269_EN[31:0]$291
     8/13: $1$memwr$\MEM$cores/bram/bram.v:25$269_DATA[31:0]$290
     9/13: $1$memwr$\MEM$cores/bram/bram.v:25$269_ADDR[29:0]$289
    10/13: $1$memwr$\MEM$cores/bram/bram.v:24$268_EN[31:0]$288
    11/13: $1$memwr$\MEM$cores/bram/bram.v:24$268_DATA[31:0]$287
    12/13: $1$memwr$\MEM$cores/bram/bram.v:24$268_ADDR[29:0]$286
    13/13: $0\mem_rdata[31:0]
Creating decoders for process `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:21$267'.
Creating decoders for process `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:20$266'.
Creating decoders for process `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:0$265'.
Creating decoders for process `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:45$264'.
     1/1: $1\d_out[31:0]
Creating decoders for process `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:38$259'.
Creating decoders for process `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:29$256'.
     1/1: $1\s[1:0]
Creating decoders for process `\peripheral_mult.$proc$cores/mult/perip_mult.v:56$254'.
     1/3: $3\d_out[31:0]
     2/3: $2\d_out[31:0]
     3/3: $1\d_out[31:0]
Creating decoders for process `\peripheral_mult.$proc$cores/mult/perip_mult.v:38$249'.
     1/6: $2\init[0:0]
     2/6: $2\B[15:0]
     3/6: $2\A[15:0]
     4/6: $1\B[15:0]
     5/6: $1\A[15:0]
     6/6: $1\init[0:0]
Creating decoders for process `\peripheral_mult.$proc$cores/mult/perip_mult.v:20$248'.
     1/2: $2\s[4:0]
     2/2: $1\s[4:0]
Creating decoders for process `\peripheral_div.$proc$cores/div/perip_div.v:56$246'.
     1/3: $3\d_out[31:0]
     2/3: $2\d_out[31:0]
     3/3: $1\d_out[31:0]
Creating decoders for process `\peripheral_div.$proc$cores/div/perip_div.v:38$241'.
     1/6: $2\init[0:0]
     2/6: $2\B[15:0]
     3/6: $2\A[15:0]
     4/6: $1\B[15:0]
     5/6: $1\A[15:0]
     6/6: $1\init[0:0]
Creating decoders for process `\peripheral_div.$proc$cores/div/perip_div.v:20$240'.
     1/2: $2\s[4:0]
     2/2: $1\s[4:0]
Creating decoders for process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.$proc$cores/bin2bcd/perip_bin2bcd.v:52$238'.
     1/3: $3\d_out[31:0]
     2/3: $2\d_out[31:0]
     3/3: $1\d_out[31:0]
Creating decoders for process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.$proc$cores/bin2bcd/perip_bin2bcd.v:39$234'.
     1/4: $2\init[0:0]
     2/4: $2\binary_input[15:0]
     3/4: $1\binary_input[15:0]
     4/4: $1\init[0:0]
Creating decoders for process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.$proc$cores/bin2bcd/perip_bin2bcd.v:25$233'.
     1/2: $2\s[4:0]
     2/2: $1\s[4:0]
Creating decoders for process `\SOC.$proc$SOC.v:129$232'.
     1/1: $1\mem_rdata[31:0]
Creating decoders for process `\SOC.$proc$SOC.v:116$231'.
     1/1: $1\cs[6:0]

13.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.\s' from process `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:29$256'.
No latch inferred for signal `\peripheral_mult.\s' from process `\peripheral_mult.$proc$cores/mult/perip_mult.v:20$248'.
No latch inferred for signal `\peripheral_div.\s' from process `\peripheral_div.$proc$cores/div/perip_div.v:20$240'.
No latch inferred for signal `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.\s' from process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.$proc$cores/bin2bcd/perip_bin2bcd.v:25$233'.
No latch inferred for signal `\SOC.\mem_rdata' from process `\SOC.$proc$SOC.v:129$232'.
No latch inferred for signal `\SOC.\cs' from process `\SOC.$proc$SOC.v:116$231'.

13.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
  created $dff cell `$procdff$1355' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$1356' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$1357' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN' using process `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$1358' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$1359' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$1360' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$1361' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.\tx_busy' using process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:122$521'.
  created $dff cell `$procdff$1362' with positive edge clock.
Creating register for signal `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.\uart_txd' using process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:122$521'.
  created $dff cell `$procdff$1363' with positive edge clock.
Creating register for signal `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.\tx_bitcount' using process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:122$521'.
  created $dff cell `$procdff$1364' with positive edge clock.
Creating register for signal `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.\tx_count16' using process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:122$521'.
  created $dff cell `$procdff$1365' with positive edge clock.
Creating register for signal `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.\txd_reg' using process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:122$521'.
  created $dff cell `$procdff$1366' with positive edge clock.
Creating register for signal `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.\rx_data' using process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:66$513'.
  created $dff cell `$procdff$1367' with positive edge clock.
Creating register for signal `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.\rx_error' using process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:66$513'.
  created $dff cell `$procdff$1368' with positive edge clock.
Creating register for signal `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.\rx_avail' using process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:66$513'.
  created $dff cell `$procdff$1369' with positive edge clock.
Creating register for signal `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.\rx_busy' using process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:66$513'.
  created $dff cell `$procdff$1370' with positive edge clock.
Creating register for signal `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.\rx_count16' using process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:66$513'.
  created $dff cell `$procdff$1371' with positive edge clock.
Creating register for signal `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.\rx_bitcount' using process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:66$513'.
  created $dff cell `$procdff$1372' with positive edge clock.
Creating register for signal `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.\rxd_reg' using process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:66$513'.
  created $dff cell `$procdff$1373' with positive edge clock.
Creating register for signal `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.\uart_rxd1' using process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:52$512'.
  created $dff cell `$procdff$1374' with positive edge clock.
Creating register for signal `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.\uart_rxd2' using process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:52$512'.
  created $dff cell `$procdff$1375' with positive edge clock.
Creating register for signal `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.\enable16_counter' using process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:34$509'.
  created $dff cell `$procdff$1376' with positive edge clock.
Creating register for signal `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.\count' using process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:40$466'.
  created $dff cell `$procdff$1377' with positive edge clock.
Creating register for signal `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.\r_SM_Main' using process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:40$466'.
  created $dff cell `$procdff$1378' with positive edge clock.
Creating register for signal `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.\r_BCD' using process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:40$466'.
  created $dff cell `$procdff$1379' with positive edge clock.
Creating register for signal `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.\r_Binary' using process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:40$466'.
  created $dff cell `$procdff$1380' with positive edge clock.
Creating register for signal `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.\r_Digit_Index' using process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:40$466'.
  created $dff cell `$procdff$1381' with positive edge clock.
Creating register for signal `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.\r_Loop_Count' using process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:40$466'.
  created $dff cell `$procdff$1382' with positive edge clock.
Creating register for signal `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.\r_DV' using process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:40$466'.
  created $dff cell `$procdff$1383' with positive edge clock.
Creating register for signal `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$bitselwrite$mask$cores/bin2bcd/bin2bcd.v:95$463' using process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:40$466'.
  created $dff cell `$procdff$1384' with positive edge clock.
Creating register for signal `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$bitselwrite$data$cores/bin2bcd/bin2bcd.v:95$464' using process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:40$466'.
  created $dff cell `$procdff$1385' with positive edge clock.
Creating register for signal `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$lookahead\r_BCD$465' using process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:40$466'.
  created $dff cell `$procdff$1386' with positive edge clock.
Creating register for signal `\div.\A' using process `\div.$proc$cores/div/div.v:33$455'.
  created $dff cell `$procdff$1389' with positive edge clock.
Creating register for signal `\div.\B' using process `\div.$proc$cores/div/div.v:33$455'.
  created $dff cell `$procdff$1392' with positive edge clock.
Creating register for signal `\div.\result' using process `\div.$proc$cores/div/div.v:33$455'.
  created $adff cell `$procdff$1393' with positive edge clock and positive level reset.
Creating register for signal `\div.\done' using process `\div.$proc$cores/div/div.v:33$455'.
  created $adff cell `$procdff$1394' with positive edge clock and positive level reset.
Creating register for signal `\div.\state' using process `\div.$proc$cores/div/div.v:33$455'.
  created $adff cell `$procdff$1395' with positive edge clock and positive level reset.
Creating register for signal `\div.\count' using process `\div.$proc$cores/div/div.v:33$455'.
  created $dff cell `$procdff$1398' with positive edge clock.
Creating register for signal `\mult.\A' using process `\mult.$proc$cores/mult/mult.v:32$442'.
  created $dff cell `$procdff$1401' with positive edge clock.
Creating register for signal `\mult.\B' using process `\mult.$proc$cores/mult/mult.v:32$442'.
  created $dff cell `$procdff$1404' with positive edge clock.
Creating register for signal `\mult.\result' using process `\mult.$proc$cores/mult/mult.v:32$442'.
  created $adff cell `$procdff$1405' with positive edge clock and positive level reset.
Creating register for signal `\mult.\done' using process `\mult.$proc$cores/mult/mult.v:32$442'.
  created $adff cell `$procdff$1406' with positive edge clock and positive level reset.
Creating register for signal `\mult.\state' using process `\mult.$proc$cores/mult/mult.v:32$442'.
  created $adff cell `$procdff$1407' with positive edge clock and positive level reset.
Creating register for signal `\mult.\count' using process `\mult.$proc$cores/mult/mult.v:32$442'.
  created $dff cell `$procdff$1410' with positive edge clock.
Creating register for signal `\FemtoRV32.\cycles' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:380$440'.
  created $dff cell `$procdff$1411' with positive edge clock.
Creating register for signal `\FemtoRV32.\rs1' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$427'.
  created $dff cell `$procdff$1412' with positive edge clock.
Creating register for signal `\FemtoRV32.\rs2' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$427'.
  created $dff cell `$procdff$1413' with positive edge clock.
Creating register for signal `\FemtoRV32.\PC' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$427'.
  created $dff cell `$procdff$1414' with positive edge clock.
Creating register for signal `\FemtoRV32.\instr' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$427'.
  created $dff cell `$procdff$1415' with positive edge clock.
Creating register for signal `\FemtoRV32.\state' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$427'.
  created $dff cell `$procdff$1416' with positive edge clock.
Creating register for signal `\FemtoRV32.\aluReg' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:153$352'.
  created $dff cell `$procdff$1417' with positive edge clock.
Creating register for signal `\FemtoRV32.\aluShamt' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:153$352'.
  created $dff cell `$procdff$1418' with positive edge clock.
Creating register for signal `\FemtoRV32.$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_ADDR' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$312'.
  created $dff cell `$procdff$1419' with positive edge clock.
Creating register for signal `\FemtoRV32.$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_DATA' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$312'.
  created $dff cell `$procdff$1420' with positive edge clock.
Creating register for signal `\FemtoRV32.$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$312'.
  created $dff cell `$procdff$1421' with positive edge clock.
Creating register for signal `\bram.\mem_rdata' using process `\bram.$proc$cores/bram/bram.v:20$272'.
  created $dff cell `$procdff$1422' with positive edge clock.
Creating register for signal `\bram.$memwr$\MEM$cores/bram/bram.v:24$268_ADDR' using process `\bram.$proc$cores/bram/bram.v:20$272'.
  created $dff cell `$procdff$1423' with positive edge clock.
Creating register for signal `\bram.$memwr$\MEM$cores/bram/bram.v:24$268_DATA' using process `\bram.$proc$cores/bram/bram.v:20$272'.
  created $dff cell `$procdff$1424' with positive edge clock.
Creating register for signal `\bram.$memwr$\MEM$cores/bram/bram.v:24$268_EN' using process `\bram.$proc$cores/bram/bram.v:20$272'.
  created $dff cell `$procdff$1425' with positive edge clock.
Creating register for signal `\bram.$memwr$\MEM$cores/bram/bram.v:25$269_ADDR' using process `\bram.$proc$cores/bram/bram.v:20$272'.
  created $dff cell `$procdff$1426' with positive edge clock.
Creating register for signal `\bram.$memwr$\MEM$cores/bram/bram.v:25$269_DATA' using process `\bram.$proc$cores/bram/bram.v:20$272'.
  created $dff cell `$procdff$1427' with positive edge clock.
Creating register for signal `\bram.$memwr$\MEM$cores/bram/bram.v:25$269_EN' using process `\bram.$proc$cores/bram/bram.v:20$272'.
  created $dff cell `$procdff$1428' with positive edge clock.
Creating register for signal `\bram.$memwr$\MEM$cores/bram/bram.v:26$270_ADDR' using process `\bram.$proc$cores/bram/bram.v:20$272'.
  created $dff cell `$procdff$1429' with positive edge clock.
Creating register for signal `\bram.$memwr$\MEM$cores/bram/bram.v:26$270_DATA' using process `\bram.$proc$cores/bram/bram.v:20$272'.
  created $dff cell `$procdff$1430' with positive edge clock.
Creating register for signal `\bram.$memwr$\MEM$cores/bram/bram.v:26$270_EN' using process `\bram.$proc$cores/bram/bram.v:20$272'.
  created $dff cell `$procdff$1431' with positive edge clock.
Creating register for signal `\bram.$memwr$\MEM$cores/bram/bram.v:27$271_ADDR' using process `\bram.$proc$cores/bram/bram.v:20$272'.
  created $dff cell `$procdff$1432' with positive edge clock.
Creating register for signal `\bram.$memwr$\MEM$cores/bram/bram.v:27$271_DATA' using process `\bram.$proc$cores/bram/bram.v:20$272'.
  created $dff cell `$procdff$1433' with positive edge clock.
Creating register for signal `\bram.$memwr$\MEM$cores/bram/bram.v:27$271_EN' using process `\bram.$proc$cores/bram/bram.v:20$272'.
  created $dff cell `$procdff$1434' with positive edge clock.
Creating register for signal `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.\d_out' using process `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:45$264'.
  created $dff cell `$procdff$1435' with positive edge clock.
Creating register for signal `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.\ledout' using process `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:38$259'.
  created $dff cell `$procdff$1436' with positive edge clock.
Creating register for signal `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.\d_in_uart' using process `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:38$259'.
  created $dff cell `$procdff$1437' with positive edge clock.
Creating register for signal `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.\uart_ctrl' using process `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:38$259'.
  created $dff cell `$procdff$1438' with positive edge clock.
Creating register for signal `\peripheral_mult.\d_out' using process `\peripheral_mult.$proc$cores/mult/perip_mult.v:56$254'.
  created $dff cell `$procdff$1439' with positive edge clock.
Creating register for signal `\peripheral_mult.\A' using process `\peripheral_mult.$proc$cores/mult/perip_mult.v:38$249'.
  created $dff cell `$procdff$1440' with positive edge clock.
Creating register for signal `\peripheral_mult.\B' using process `\peripheral_mult.$proc$cores/mult/perip_mult.v:38$249'.
  created $dff cell `$procdff$1441' with positive edge clock.
Creating register for signal `\peripheral_mult.\init' using process `\peripheral_mult.$proc$cores/mult/perip_mult.v:38$249'.
  created $dff cell `$procdff$1442' with positive edge clock.
Creating register for signal `\peripheral_div.\d_out' using process `\peripheral_div.$proc$cores/div/perip_div.v:56$246'.
  created $dff cell `$procdff$1443' with positive edge clock.
Creating register for signal `\peripheral_div.\A' using process `\peripheral_div.$proc$cores/div/perip_div.v:38$241'.
  created $dff cell `$procdff$1444' with positive edge clock.
Creating register for signal `\peripheral_div.\B' using process `\peripheral_div.$proc$cores/div/perip_div.v:38$241'.
  created $dff cell `$procdff$1445' with positive edge clock.
Creating register for signal `\peripheral_div.\init' using process `\peripheral_div.$proc$cores/div/perip_div.v:38$241'.
  created $dff cell `$procdff$1446' with positive edge clock.
Creating register for signal `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.\d_out' using process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.$proc$cores/bin2bcd/perip_bin2bcd.v:52$238'.
  created $dff cell `$procdff$1447' with positive edge clock.
Creating register for signal `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.\init' using process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.$proc$cores/bin2bcd/perip_bin2bcd.v:39$234'.
  created $dff cell `$procdff$1448' with positive edge clock.
Creating register for signal `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.\binary_input' using process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.$proc$cores/bin2bcd/perip_bin2bcd.v:39$234'.
  created $dff cell `$procdff$1449' with positive edge clock.

13.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `TRELLIS_FF.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Found and cleaned up 7 empty switches in `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:122$521'.
Removing empty process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:122$521'.
Found and cleaned up 10 empty switches in `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:66$513'.
Removing empty process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:66$513'.
Removing empty process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:52$512'.
Found and cleaned up 2 empty switches in `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:34$509'.
Removing empty process `$paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.$proc$cores/uart/uart.v:34$509'.
Removing empty process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:37$507'.
Removing empty process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:34$506'.
Removing empty process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:30$505'.
Removing empty process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:27$504'.
Removing empty process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:24$503'.
Removing empty process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:21$502'.
Found and cleaned up 5 empty switches in `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:40$466'.
Removing empty process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.$proc$cores/bin2bcd/bin2bcd.v:40$466'.
Removing empty process `div.$proc$cores/div/div.v:0$462'.
Found and cleaned up 4 empty switches in `\div.$proc$cores/div/div.v:33$455'.
Removing empty process `div.$proc$cores/div/div.v:33$455'.
Removing empty process `mult.$proc$cores/mult/mult.v:0$450'.
Found and cleaned up 4 empty switches in `\mult.$proc$cores/mult/mult.v:32$442'.
Removing empty process `mult.$proc$cores/mult/mult.v:32$442'.
Removing empty process `FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:380$440'.
Found and cleaned up 4 empty switches in `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$427'.
Removing empty process `FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$427'.
Found and cleaned up 3 empty switches in `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:153$352'.
Removing empty process `FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:153$352'.
Found and cleaned up 2 empty switches in `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$312'.
Removing empty process `FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$312'.
Found and cleaned up 5 empty switches in `\bram.$proc$cores/bram/bram.v:20$272'.
Removing empty process `bram.$proc$cores/bram/bram.v:20$272'.
Removing empty process `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:21$267'.
Removing empty process `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:20$266'.
Removing empty process `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:0$265'.
Found and cleaned up 1 empty switch in `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:45$264'.
Removing empty process `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:45$264'.
Removing empty process `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:38$259'.
Found and cleaned up 1 empty switch in `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:29$256'.
Removing empty process `$paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.$proc$cores/uart/perip_uart.v:29$256'.
Found and cleaned up 3 empty switches in `\peripheral_mult.$proc$cores/mult/perip_mult.v:56$254'.
Removing empty process `peripheral_mult.$proc$cores/mult/perip_mult.v:56$254'.
Found and cleaned up 2 empty switches in `\peripheral_mult.$proc$cores/mult/perip_mult.v:38$249'.
Removing empty process `peripheral_mult.$proc$cores/mult/perip_mult.v:38$249'.
Found and cleaned up 2 empty switches in `\peripheral_mult.$proc$cores/mult/perip_mult.v:20$248'.
Removing empty process `peripheral_mult.$proc$cores/mult/perip_mult.v:20$248'.
Found and cleaned up 3 empty switches in `\peripheral_div.$proc$cores/div/perip_div.v:56$246'.
Removing empty process `peripheral_div.$proc$cores/div/perip_div.v:56$246'.
Found and cleaned up 2 empty switches in `\peripheral_div.$proc$cores/div/perip_div.v:38$241'.
Removing empty process `peripheral_div.$proc$cores/div/perip_div.v:38$241'.
Found and cleaned up 2 empty switches in `\peripheral_div.$proc$cores/div/perip_div.v:20$240'.
Removing empty process `peripheral_div.$proc$cores/div/perip_div.v:20$240'.
Found and cleaned up 3 empty switches in `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.$proc$cores/bin2bcd/perip_bin2bcd.v:52$238'.
Removing empty process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.$proc$cores/bin2bcd/perip_bin2bcd.v:52$238'.
Found and cleaned up 2 empty switches in `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.$proc$cores/bin2bcd/perip_bin2bcd.v:39$234'.
Removing empty process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.$proc$cores/bin2bcd/perip_bin2bcd.v:39$234'.
Found and cleaned up 2 empty switches in `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.$proc$cores/bin2bcd/perip_bin2bcd.v:25$233'.
Removing empty process `$paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.$proc$cores/bin2bcd/perip_bin2bcd.v:25$233'.
Found and cleaned up 1 empty switch in `\SOC.$proc$SOC.v:129$232'.
Removing empty process `SOC.$proc$SOC.v:129$232'.
Found and cleaned up 1 empty switch in `\SOC.$proc$SOC.v:116$231'.
Removing empty process `SOC.$proc$SOC.v:116$231'.
Cleaned up 75 empty switches.

13.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.
Optimizing module $paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.
Optimizing module div.
Optimizing module mult.
Optimizing module FemtoRV32.
Optimizing module bram.
Optimizing module $paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.
Optimizing module peripheral_mult.
Optimizing module peripheral_div.
Optimizing module $paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.
Optimizing module SOC.

13.6. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$3e616a0e06e4648ce82d4c7cdb2269fbdad4d203\uart.
Deleting now unused module $paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\bin2bcd.
Deleting now unused module div.
Deleting now unused module mult.
Deleting now unused module FemtoRV32.
Deleting now unused module bram.
Deleting now unused module $paramod$e6d04b969bf2e003005da0092106b7e60df8a87d\peripheral_uart.
Deleting now unused module peripheral_mult.
Deleting now unused module peripheral_div.
Deleting now unused module $paramod$a192a8adf6cf1f1cfd85115ce8b141575d26c37e\peripheral_bin2bcd.

13.7. Executing TRIBUF pass.

13.8. Executing DEMINOUT pass (demote inout ports to input or output).

13.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 36 unused cells and 497 unused wires.

13.11. Executing CHECK pass (checking for obvious problems).
Checking module SOC...
Warning: Wire SOC.\dpram_dout [31] is used but has no driver.
Warning: Wire SOC.\dpram_dout [30] is used but has no driver.
Warning: Wire SOC.\dpram_dout [29] is used but has no driver.
Warning: Wire SOC.\dpram_dout [28] is used but has no driver.
Warning: Wire SOC.\dpram_dout [27] is used but has no driver.
Warning: Wire SOC.\dpram_dout [26] is used but has no driver.
Warning: Wire SOC.\dpram_dout [25] is used but has no driver.
Warning: Wire SOC.\dpram_dout [24] is used but has no driver.
Warning: Wire SOC.\dpram_dout [23] is used but has no driver.
Warning: Wire SOC.\dpram_dout [22] is used but has no driver.
Warning: Wire SOC.\dpram_dout [21] is used but has no driver.
Warning: Wire SOC.\dpram_dout [20] is used but has no driver.
Warning: Wire SOC.\dpram_dout [19] is used but has no driver.
Warning: Wire SOC.\dpram_dout [18] is used but has no driver.
Warning: Wire SOC.\dpram_dout [17] is used but has no driver.
Warning: Wire SOC.\dpram_dout [16] is used but has no driver.
Warning: Wire SOC.\dpram_dout [15] is used but has no driver.
Warning: Wire SOC.\dpram_dout [14] is used but has no driver.
Warning: Wire SOC.\dpram_dout [13] is used but has no driver.
Warning: Wire SOC.\dpram_dout [12] is used but has no driver.
Warning: Wire SOC.\dpram_dout [11] is used but has no driver.
Warning: Wire SOC.\dpram_dout [10] is used but has no driver.
Warning: Wire SOC.\dpram_dout [9] is used but has no driver.
Warning: Wire SOC.\dpram_dout [8] is used but has no driver.
Warning: Wire SOC.\dpram_dout [7] is used but has no driver.
Warning: Wire SOC.\dpram_dout [6] is used but has no driver.
Warning: Wire SOC.\dpram_dout [5] is used but has no driver.
Warning: Wire SOC.\dpram_dout [4] is used but has no driver.
Warning: Wire SOC.\dpram_dout [3] is used but has no driver.
Warning: Wire SOC.\dpram_dout [2] is used but has no driver.
Warning: Wire SOC.\dpram_dout [1] is used but has no driver.
Warning: Wire SOC.\dpram_dout [0] is used but has no driver.
Warning: Wire SOC.\gpio_dout [31] is used but has no driver.
Warning: Wire SOC.\gpio_dout [30] is used but has no driver.
Warning: Wire SOC.\gpio_dout [29] is used but has no driver.
Warning: Wire SOC.\gpio_dout [28] is used but has no driver.
Warning: Wire SOC.\gpio_dout [27] is used but has no driver.
Warning: Wire SOC.\gpio_dout [26] is used but has no driver.
Warning: Wire SOC.\gpio_dout [25] is used but has no driver.
Warning: Wire SOC.\gpio_dout [24] is used but has no driver.
Warning: Wire SOC.\gpio_dout [23] is used but has no driver.
Warning: Wire SOC.\gpio_dout [22] is used but has no driver.
Warning: Wire SOC.\gpio_dout [21] is used but has no driver.
Warning: Wire SOC.\gpio_dout [20] is used but has no driver.
Warning: Wire SOC.\gpio_dout [19] is used but has no driver.
Warning: Wire SOC.\gpio_dout [18] is used but has no driver.
Warning: Wire SOC.\gpio_dout [17] is used but has no driver.
Warning: Wire SOC.\gpio_dout [16] is used but has no driver.
Warning: Wire SOC.\gpio_dout [15] is used but has no driver.
Warning: Wire SOC.\gpio_dout [14] is used but has no driver.
Warning: Wire SOC.\gpio_dout [13] is used but has no driver.
Warning: Wire SOC.\gpio_dout [12] is used but has no driver.
Warning: Wire SOC.\gpio_dout [11] is used but has no driver.
Warning: Wire SOC.\gpio_dout [10] is used but has no driver.
Warning: Wire SOC.\gpio_dout [9] is used but has no driver.
Warning: Wire SOC.\gpio_dout [8] is used but has no driver.
Warning: Wire SOC.\gpio_dout [7] is used but has no driver.
Warning: Wire SOC.\gpio_dout [6] is used but has no driver.
Warning: Wire SOC.\gpio_dout [5] is used but has no driver.
Warning: Wire SOC.\gpio_dout [4] is used but has no driver.
Warning: Wire SOC.\gpio_dout [3] is used but has no driver.
Warning: Wire SOC.\gpio_dout [2] is used but has no driver.
Warning: Wire SOC.\gpio_dout [1] is used but has no driver.
Warning: Wire SOC.\gpio_dout [0] is used but has no driver.
Found and reported 64 problems.

13.12. Executing OPT pass (performing simple optimizations).

13.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 73 cells.

13.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\CPU.$procmux$1038: \CPU.state -> { 3'100 \CPU.state [0] }
      Replacing known input bits on port A of cell $flatten\div1.\div1.$procmux$902: \div1.div1.A_minus_B -> { 1'0 \div1.div1.A_minus_B [14:0] }
      Replacing known input bits on port A of cell $flatten\per_uart.\uart0.$procmux$677: \per_uart.uart0.rx_busy -> 1'1
      Replacing known input bits on port A of cell $flatten\per_uart.\uart0.$procmux$673: \per_uart.uart0.rx_busy -> 1'1
      Replacing known input bits on port A of cell $flatten\per_uart.\uart0.$procmux$670: \per_uart.uart0.rx_busy -> 1'1
      Replacing known input bits on port B of cell $flatten\per_uart.\uart0.$procmux$680: \per_uart.uart0.rx_busy -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\CPU.$procmux$1102.
    dead port 2/2 on $mux $flatten\CPU.$procmux$1108.
    dead port 2/2 on $mux $flatten\CPU.$procmux$1114.
    dead port 2/2 on $mux $flatten\bin2bcd1.$procmux$1294.
    dead port 2/2 on $mux $flatten\bin2bcd1.$procmux$1297.
    dead port 2/2 on $mux $flatten\bin2bcd1.$procmux$1303.
    dead port 2/2 on $mux $flatten\bin2bcd1.$procmux$1312.
    dead port 2/2 on $mux $flatten\bin2bcd1.$procmux$1318.
    dead port 2/2 on $mux $flatten\bin2bcd1.$procmux$1333.
    dead port 2/2 on $mux $flatten\bin2bcd1.\bin2bcd_inst.$procmux$791.
    dead port 2/2 on $mux $flatten\bin2bcd1.\bin2bcd_inst.$procmux$819.
    dead port 2/2 on $mux $flatten\div1.$procmux$1235.
    dead port 2/2 on $mux $flatten\div1.$procmux$1238.
    dead port 2/2 on $mux $flatten\div1.$procmux$1244.
    dead port 2/2 on $mux $flatten\div1.$procmux$1253.
    dead port 2/2 on $mux $flatten\div1.$procmux$1259.
    dead port 2/2 on $mux $flatten\div1.$procmux$1265.
    dead port 2/2 on $mux $flatten\div1.$procmux$1284.
    dead port 2/2 on $mux $flatten\div1.\div1.$procmux$882.
    dead port 2/2 on $mux $flatten\div1.\div1.$procmux$904.
    dead port 2/2 on $mux $flatten\div1.\div1.$procmux$917.
    dead port 2/2 on $mux $flatten\div1.\div1.$procmux$925.
    dead port 2/2 on $mux $flatten\div1.\div1.$procmux$963.
    dead port 2/2 on $mux $flatten\mult1.$procmux$1176.
    dead port 2/2 on $mux $flatten\mult1.$procmux$1179.
    dead port 2/2 on $mux $flatten\mult1.$procmux$1185.
    dead port 2/2 on $mux $flatten\mult1.$procmux$1194.
    dead port 2/2 on $mux $flatten\mult1.$procmux$1200.
    dead port 2/2 on $mux $flatten\mult1.$procmux$1206.
    dead port 2/2 on $mux $flatten\mult1.$procmux$1225.
    dead port 2/2 on $mux $flatten\mult1.\mult1.$procmux$978.
    dead port 2/2 on $mux $flatten\mult1.\mult1.$procmux$987.
    dead port 2/2 on $mux $flatten\mult1.\mult1.$procmux$998.
Removed 33 multiplexer ports.

13.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
    Consolidated identical input bits for $mux cell $flatten\RAM.$procmux$1126:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:27$271_EN[31:0]$284
      New ports: A=1'0, B=1'1, Y=$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:27$271_EN[31:0]$284 [24]
      New connections: { $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:27$271_EN[31:0]$284 [31:25] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:27$271_EN[31:0]$284 [23:0] } = { $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:27$271_EN[31:0]$284 [24] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:27$271_EN[31:0]$284 [24] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:27$271_EN[31:0]$284 [24] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:27$271_EN[31:0]$284 [24] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:27$271_EN[31:0]$284 [24] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:27$271_EN[31:0]$284 [24] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:27$271_EN[31:0]$284 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\RAM.$procmux$1135:
      Old ports: A=0, B=16711680, Y=$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:26$270_EN[31:0]$281
      New ports: A=1'0, B=1'1, Y=$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:26$270_EN[31:0]$281 [16]
      New connections: { $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:26$270_EN[31:0]$281 [31:17] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:26$270_EN[31:0]$281 [15:0] } = { 8'00000000 $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:26$270_EN[31:0]$281 [16] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:26$270_EN[31:0]$281 [16] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:26$270_EN[31:0]$281 [16] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:26$270_EN[31:0]$281 [16] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:26$270_EN[31:0]$281 [16] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:26$270_EN[31:0]$281 [16] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:26$270_EN[31:0]$281 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\RAM.$procmux$1144:
      Old ports: A=0, B=65280, Y=$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:25$269_EN[31:0]$278
      New ports: A=1'0, B=1'1, Y=$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:25$269_EN[31:0]$278 [8]
      New connections: { $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:25$269_EN[31:0]$278 [31:9] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:25$269_EN[31:0]$278 [7:0] } = { 16'0000000000000000 $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:25$269_EN[31:0]$278 [8] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:25$269_EN[31:0]$278 [8] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:25$269_EN[31:0]$278 [8] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:25$269_EN[31:0]$278 [8] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:25$269_EN[31:0]$278 [8] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:25$269_EN[31:0]$278 [8] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:25$269_EN[31:0]$278 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $flatten\RAM.$procmux$1153:
      Old ports: A=0, B=255, Y=$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:24$268_EN[31:0]$275
      New ports: A=1'0, B=1'1, Y=$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:24$268_EN[31:0]$275 [0]
      New connections: $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:24$268_EN[31:0]$275 [31:1] = { 24'000000000000000000000000 $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:24$268_EN[31:0]$275 [0] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:24$268_EN[31:0]$275 [0] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:24$268_EN[31:0]$275 [0] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:24$268_EN[31:0]$275 [0] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:24$268_EN[31:0]$275 [0] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:24$268_EN[31:0]$275 [0] $flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:24$268_EN[31:0]$275 [0] }
    New ctrl vector for $pmux cell $flatten\div1.\div1.$procmux$874: $auto$opt_reduce.cc:134:opt_mux$1456
    New ctrl vector for $pmux cell $flatten\div1.\div1.$procmux$908: { $auto$opt_reduce.cc:134:opt_mux$1458 $flatten\div1.\div1.$procmux$883_CMP }
    New ctrl vector for $pmux cell $flatten\div1.\div1.$procmux$943: { $auto$opt_reduce.cc:134:opt_mux$1460 $flatten\div1.\div1.$procmux$929_CMP }
    Consolidated identical input bits for $mux cell $flatten\CPU.$procmux$1100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\CPU.$procmux$1100_Y
      New ports: A=1'0, B=1'1, Y=$flatten\CPU.$procmux$1100_Y [0]
      New connections: $flatten\CPU.$procmux$1100_Y [31:1] = { $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] $flatten\CPU.$procmux$1100_Y [0] }
    New ctrl vector for $pmux cell $flatten\mult1.\mult1.$procmux$1010: { $auto$opt_reduce.cc:134:opt_mux$1462 $flatten\mult1.\mult1.$procmux$1003_CMP }
    New ctrl vector for $pmux cell $flatten\mult1.\mult1.$procmux$1015: { $auto$opt_reduce.cc:134:opt_mux$1464 $flatten\mult1.\mult1.$procmux$1002_CMP }
  Optimizing cells in module \SOC.
    Consolidated identical input bits for $mux cell $flatten\CPU.$procmux$1117:
      Old ports: A=0, B=$flatten\CPU.$procmux$1100_Y, Y=$flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315
      New ports: A=1'0, B=$flatten\CPU.$procmux$1100_Y [0], Y=$flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0]
      New connections: $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [31:1] = { $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$300_EN[31:0]$315 [0] }
  Optimizing cells in module \SOC.
Performed a total of 11 changes.

13.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 4 cells.

13.12.6. Executing OPT_DFF pass (perform DFF optimizations).

13.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 110 unused wires.

13.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.12.9. Rerunning OPT passes. (Maybe there is more to do..)

13.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

13.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.12.13. Executing OPT_DFF pass (perform DFF optimizations).

13.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.12.16. Finished OPT passes. (There is nothing left to do.)

13.13. Executing FSM pass (extract and optimize FSM).

13.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking SOC.bin2bcd1.bin2bcd_inst.r_SM_Main as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking SOC.div1.div1.state as FSM state register:
    Circuit seems to be self-resetting.
Not marking SOC.mult1.mult1.state as FSM state register:
    Circuit seems to be self-resetting.

13.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

13.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

13.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

13.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

13.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

13.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

13.14. Executing OPT pass (performing simple optimizations).

13.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

13.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1376 ($dff) from module SOC (D = $flatten\per_uart.\uart0.$sub$cores/uart/uart.v:39$510_Y [15:0], Q = \per_uart.uart0.enable16_counter, rval = 16'0000000000001101).
Adding EN signal on $flatten\per_uart.\uart0.$procdff$1373 ($dff) from module SOC (D = { \per_uart.uart0.uart_rxd2 \per_uart.uart0.rxd_reg [7:1] }, Q = \per_uart.uart0.rxd_reg).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1372 ($dff) from module SOC (D = $flatten\per_uart.\uart0.$procmux$654_Y, Q = \per_uart.uart0.rx_bitcount, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$1477 ($sdff) from module SOC (D = $flatten\per_uart.\uart0.$procmux$652_Y, Q = \per_uart.uart0.rx_bitcount).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1371 ($dff) from module SOC (D = $flatten\per_uart.\uart0.$procmux$664_Y, Q = \per_uart.uart0.rx_count16, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$1485 ($sdff) from module SOC (D = $flatten\per_uart.\uart0.$procmux$662_Y, Q = \per_uart.uart0.rx_count16).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1370 ($dff) from module SOC (D = $flatten\per_uart.\uart0.$procmux$684_Y, Q = \per_uart.uart0.rx_busy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$1491 ($sdff) from module SOC (D = $flatten\per_uart.\uart0.$procmux$682_Y, Q = \per_uart.uart0.rx_busy).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1369 ($dff) from module SOC (D = $flatten\per_uart.\uart0.$procmux$705_Y, Q = \per_uart.uart0.rx_avail, rval = 1'0).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1368 ($dff) from module SOC (D = $flatten\per_uart.\uart0.$procmux$726_Y, Q = \per_uart.uart0.rx_error, rval = 1'0).
Adding EN signal on $flatten\per_uart.\uart0.$procdff$1367 ($dff) from module SOC (D = \per_uart.uart0.rxd_reg, Q = \per_uart.uart0.rx_data).
Adding EN signal on $flatten\per_uart.\uart0.$procdff$1366 ($dff) from module SOC (D = $flatten\per_uart.\uart0.$procmux$567_Y, Q = \per_uart.uart0.txd_reg).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1365 ($dff) from module SOC (D = $flatten\per_uart.\uart0.$procmux$574_Y, Q = \per_uart.uart0.tx_count16, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$1501 ($sdff) from module SOC (D = $flatten\per_uart.\uart0.$procmux$574_Y, Q = \per_uart.uart0.tx_count16).
Adding EN signal on $flatten\per_uart.\uart0.$procdff$1364 ($dff) from module SOC (D = $flatten\per_uart.\uart0.$procmux$592_Y, Q = \per_uart.uart0.tx_bitcount).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1363 ($dff) from module SOC (D = $flatten\per_uart.\uart0.$procmux$608_Y, Q = \per_uart.uart0.uart_txd, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:682:run$1506 ($sdff) from module SOC (D = $flatten\per_uart.\uart0.$procmux$604_Y, Q = \per_uart.uart0.uart_txd).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1362 ($dff) from module SOC (D = $flatten\per_uart.\uart0.$procmux$626_Y, Q = \per_uart.uart0.tx_busy, rval = 1'0).
Adding EN signal on $flatten\per_uart.$procdff$1438 ($dff) from module SOC (D = { \CPU.rs2 [7:3] \CPU.rs2 [1:0] }, Q = { \per_uart.uart_ctrl [7:3] \per_uart.uart_ctrl [1:0] }).
Adding EN signal on $flatten\per_uart.$procdff$1437 ($dff) from module SOC (D = \CPU.rs2 [7:0], Q = \per_uart.d_in_uart).
Adding EN signal on $flatten\mult1.\mult1.$procdff$1410 ($dff) from module SOC (D = $flatten\mult1.\mult1.$0\count[4:0], Q = \mult1.mult1.count).
Adding EN signal on $flatten\mult1.\mult1.$procdff$1406 ($adff) from module SOC (D = $flatten\mult1.\mult1.$0\done[0:0], Q = \mult1.mult1.done).
Adding EN signal on $flatten\mult1.\mult1.$procdff$1405 ($adff) from module SOC (D = $flatten\mult1.\mult1.$0\result[31:0], Q = \mult1.mult1.result).
Adding EN signal on $flatten\mult1.\mult1.$procdff$1404 ($dff) from module SOC (D = $flatten\mult1.\mult1.$0\B[15:0], Q = \mult1.mult1.B).
Adding EN signal on $flatten\mult1.\mult1.$procdff$1401 ($dff) from module SOC (D = $flatten\mult1.\mult1.$0\A[15:0], Q = \mult1.mult1.A).
Adding SRST signal on $flatten\mult1.$procdff$1442 ($dff) from module SOC (D = $flatten\mult1.$2\init[0:0], Q = \mult1.init, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$1536 ($sdff) from module SOC (D = \CPU.rs2 [0], Q = \mult1.init).
Adding SRST signal on $flatten\mult1.$procdff$1441 ($dff) from module SOC (D = $flatten\mult1.$2\B[15:0], Q = \mult1.B, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$1540 ($sdff) from module SOC (D = { \RAM.mem_wdata [15:8] \CPU.rs2 [7:0] }, Q = \mult1.B).
Adding SRST signal on $flatten\mult1.$procdff$1440 ($dff) from module SOC (D = $flatten\mult1.$2\A[15:0], Q = \mult1.A, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$1544 ($sdff) from module SOC (D = { \RAM.mem_wdata [15:8] \CPU.rs2 [7:0] }, Q = \mult1.A).
Adding SRST signal on $flatten\mult1.$procdff$1439 ($dff) from module SOC (D = $flatten\mult1.$2\d_out[31:0], Q = \mult1.d_out, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$1548 ($sdff) from module SOC (D = $flatten\mult1.$3\d_out[31:0], Q = \mult1.d_out).
Adding EN signal on $flatten\div1.\div1.$procdff$1398 ($dff) from module SOC (D = $flatten\div1.\div1.$0\count[4:0], Q = \div1.div1.count).
Adding EN signal on $flatten\div1.\div1.$procdff$1394 ($adff) from module SOC (D = $flatten\div1.\div1.$0\done[0:0], Q = \div1.div1.done).
Adding EN signal on $flatten\div1.\div1.$procdff$1393 ($adff) from module SOC (D = 16'0000000000000000, Q = \div1.div1.result [31:16]).
Adding EN signal on $flatten\div1.\div1.$procdff$1393 ($adff) from module SOC (D = $flatten\div1.\div1.$0\result[31:0] [15:0], Q = \div1.div1.result [15:0]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$1562 ($adffe) from module SOC.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$1562 ($adffe) from module SOC.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$1562 ($adffe) from module SOC.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$1562 ($adffe) from module SOC.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$1562 ($adffe) from module SOC.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$1562 ($adffe) from module SOC.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$1562 ($adffe) from module SOC.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$1562 ($adffe) from module SOC.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$1562 ($adffe) from module SOC.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$1562 ($adffe) from module SOC.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$1562 ($adffe) from module SOC.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:744:run$1562 ($adffe) from module SOC.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$1562 ($adffe) from module SOC.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$1562 ($adffe) from module SOC.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:744:run$1562 ($adffe) from module SOC.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:744:run$1562 ($adffe) from module SOC.
Adding EN signal on $flatten\div1.\div1.$procdff$1392 ($dff) from module SOC (D = \div1.B, Q = \div1.div1.B).
Adding EN signal on $flatten\div1.\div1.$procdff$1389 ($dff) from module SOC (D = $flatten\div1.\div1.$0\A[31:0] [31:16], Q = \div1.div1.A [31:16]).
Adding EN signal on $flatten\div1.\div1.$procdff$1389 ($dff) from module SOC (D = $flatten\div1.\div1.$0\A[31:0] [0], Q = \div1.div1.A [0]).
Adding EN signal on $flatten\div1.\div1.$procdff$1389 ($dff) from module SOC (D = $flatten\div1.\div1.$0\A[31:0] [15:1], Q = \div1.div1.A [15:1]).
Adding SRST signal on $flatten\div1.$procdff$1446 ($dff) from module SOC (D = $flatten\div1.$2\init[0:0], Q = \div1.init, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$1590 ($sdff) from module SOC (D = \CPU.rs2 [0], Q = \div1.init).
Adding SRST signal on $flatten\div1.$procdff$1445 ($dff) from module SOC (D = $flatten\div1.$2\B[15:0], Q = \div1.B, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$1594 ($sdff) from module SOC (D = { \RAM.mem_wdata [15:8] \CPU.rs2 [7:0] }, Q = \div1.B).
Adding SRST signal on $flatten\div1.$procdff$1444 ($dff) from module SOC (D = $flatten\div1.$2\A[15:0], Q = \div1.A, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$1598 ($sdff) from module SOC (D = { \RAM.mem_wdata [15:8] \CPU.rs2 [7:0] }, Q = \div1.A).
Adding SRST signal on $flatten\div1.$procdff$1443 ($dff) from module SOC (D = $flatten\div1.$2\d_out[31:0], Q = \div1.d_out, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$1602 ($sdff) from module SOC (D = $flatten\div1.$3\d_out[31:0], Q = \div1.d_out).
Adding EN signal on $flatten\bin2bcd1.\bin2bcd_inst.$procdff$1383 ($dff) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$0\r_DV[0:0], Q = \bin2bcd1.bin2bcd_inst.r_DV).
Adding EN signal on $flatten\bin2bcd1.\bin2bcd_inst.$procdff$1382 ($dff) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$847_Y, Q = \bin2bcd1.bin2bcd_inst.r_Loop_Count).
Adding SRST signal on $auto$opt_dff.cc:744:run$1611 ($dffe) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:83$478_Y [7:0], Q = \bin2bcd1.bin2bcd_inst.r_Loop_Count, rval = 8'00000000).
Adding EN signal on $flatten\bin2bcd1.\bin2bcd_inst.$procdff$1381 ($dff) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$854_Y, Q = \bin2bcd1.bin2bcd_inst.r_Digit_Index).
Adding SRST signal on $auto$opt_dff.cc:744:run$1613 ($dffe) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:112$495_Y [4:0], Q = \bin2bcd1.bin2bcd_inst.r_Digit_Index, rval = 5'00000).
Adding EN signal on $flatten\bin2bcd1.\bin2bcd_inst.$procdff$1380 ($dff) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$0\r_Binary[15:0], Q = \bin2bcd1.bin2bcd_inst.r_Binary).
Adding EN signal on $flatten\bin2bcd1.\bin2bcd_inst.$procdff$1379 ($dff) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$0$lookahead\r_BCD$465[19:0]$469, Q = \bin2bcd1.bin2bcd_inst.r_BCD).
Adding EN signal on $flatten\bin2bcd1.\bin2bcd_inst.$procdff$1377 ($dff) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$0\count[4:0], Q = \bin2bcd1.bin2bcd_inst.count).
Adding SRST signal on $flatten\bin2bcd1.$procdff$1449 ($dff) from module SOC (D = $flatten\bin2bcd1.$2\binary_input[15:0], Q = \bin2bcd1.binary_input, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$1638 ($sdff) from module SOC (D = { \RAM.mem_wdata [15:8] \CPU.rs2 [7:0] }, Q = \bin2bcd1.binary_input).
Adding SRST signal on $flatten\bin2bcd1.$procdff$1448 ($dff) from module SOC (D = $flatten\bin2bcd1.$2\init[0:0], Q = \bin2bcd1.init, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$1642 ($sdff) from module SOC (D = \CPU.rs2 [0], Q = \bin2bcd1.init).
Adding SRST signal on $flatten\bin2bcd1.$procdff$1447 ($dff) from module SOC (D = $flatten\bin2bcd1.$2\d_out[31:0], Q = \bin2bcd1.d_out, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$1646 ($sdff) from module SOC (D = $flatten\bin2bcd1.$3\d_out[31:0], Q = \bin2bcd1.d_out).
Adding EN signal on $flatten\RAM.$procdff$1422 ($dff) from module SOC (D = $flatten\RAM.$memrd$\MEM$cores/bram/bram.v:22$285_DATA, Q = \RAM.mem_rdata).
Adding EN signal on $flatten\CPU.$procdff$1418 ($dff) from module SOC (D = $flatten\CPU.$0\aluShamt[4:0], Q = \CPU.aluShamt).
Adding EN signal on $flatten\CPU.$procdff$1417 ($dff) from module SOC (D = $flatten\CPU.$0\aluReg[31:0], Q = \CPU.aluReg).
Adding SRST signal on $flatten\CPU.$procdff$1416 ($dff) from module SOC (D = $flatten\CPU.$procmux$1040_Y, Q = \CPU.state, rval = 4'1000).
Adding EN signal on $auto$opt_dff.cc:682:run$1663 ($sdff) from module SOC (D = $flatten\CPU.$procmux$1040_Y [0], Q = \CPU.state [0]).
Adding EN signal on $flatten\CPU.$procdff$1415 ($dff) from module SOC (D = \CPU.mem_rdata [31:2], Q = \CPU.instr).
Adding SRST signal on $flatten\CPU.$procdff$1414 ($dff) from module SOC (D = $flatten\CPU.$procmux$1061_Y, Q = \CPU.PC, rval = 24'000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$1670 ($sdff) from module SOC (D = $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:354$433_Y, Q = \CPU.PC).
Adding EN signal on $flatten\CPU.$procdff$1413 ($dff) from module SOC (D = $flatten\CPU.$memrd$\registerFile$cores/cpu/femtorv32_quark.v:347$431_DATA, Q = \CPU.rs2).
Adding EN signal on $flatten\CPU.$procdff$1412 ($dff) from module SOC (D = $flatten\CPU.$memrd$\registerFile$cores/cpu/femtorv32_quark.v:346$430_DATA, Q = \CPU.rs1).

13.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 83 unused cells and 82 unused wires.

13.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.14.9. Rerunning OPT passes. (Maybe there is more to do..)

13.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

13.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 13 cells.

13.14.13. Executing OPT_DFF pass (perform DFF optimizations).

13.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 13 unused wires.

13.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.14.16. Rerunning OPT passes. (Maybe there is more to do..)

13.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

13.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.14.20. Executing OPT_DFF pass (perform DFF optimizations).

13.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.14.23. Finished OPT passes. (There is nothing left to do.)

13.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 18 address bits (of 30) from memory init port SOC.$flatten\RAM.$auto$proc_memwr.cc:45:proc_memwr$1451 (RAM.MEM).
Removed top 18 address bits (of 30) from memory init port SOC.$flatten\RAM.$auto$proc_memwr.cc:45:proc_memwr$1452 (RAM.MEM).
Removed top 18 address bits (of 30) from memory init port SOC.$flatten\RAM.$auto$proc_memwr.cc:45:proc_memwr$1453 (RAM.MEM).
Removed top 18 address bits (of 30) from memory init port SOC.$flatten\RAM.$auto$proc_memwr.cc:45:proc_memwr$1454 (RAM.MEM).
Removed top 20 address bits (of 32) from memory init port SOC.$flatten\RAM.$meminit$\MEM$cores/bram/bram.v:0$298 (RAM.MEM).
Removed top 18 address bits (of 30) from memory read port SOC.$flatten\RAM.$memrd$\MEM$cores/bram/bram.v:22$285 (RAM.MEM).
Removed top 6 bits (of 7) from port B of cell SOC.$procmux$1340_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell SOC.$procmux$1341_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell SOC.$procmux$1342_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell SOC.$procmux$1343_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell SOC.$procmux$1344_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell SOC.$procmux$1345_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell SOC.$procmux$1349_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell SOC.$procmux$1350_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell SOC.$procmux$1351_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell SOC.$procmux$1352_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell SOC.$procmux$1353_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell SOC.$procmux$1354_CMP0 ($eq).
Removed cell SOC.$flatten\CPU.$procmux$1123 ($mux).
Removed cell SOC.$flatten\CPU.$procmux$1120 ($mux).
Removed cell SOC.$flatten\CPU.$procmux$1112 ($mux).
Removed cell SOC.$flatten\CPU.$procmux$1106 ($mux).
Removed cell SOC.$flatten\CPU.$procmux$1094 ($mux).
Removed cell SOC.$flatten\CPU.$procmux$1092 ($mux).
Removed cell SOC.$flatten\CPU.$procmux$1088 ($mux).
Removed cell SOC.$flatten\CPU.$procmux$1086 ($mux).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\CPU.$add$cores/cpu/femtorv32_quark.v:380$441 ($add).
Removed top 28 bits (of 32) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:357$434 ($mux).
Removed top 2 bits (of 4) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:285$408 ($mux).
Removed top 1 bits (of 2) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:247$395 ($eq).
Removed top 8 bits (of 32) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:230$390 ($mux).
Removed top 8 bits (of 32) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:229$386 ($mux).
Removed top 19 bits (of 24) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:212$376 ($mux).
Removed top 29 bits (of 32) from port B of cell SOC.$flatten\CPU.$add$cores/cpu/femtorv32_quark.v:200$372 ($add).
Removed top 8 bits (of 32) from port Y of cell SOC.$flatten\CPU.$add$cores/cpu/femtorv32_quark.v:200$372 ($add).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$354 ($sub).
Removed top 27 bits (of 32) from port Y of cell SOC.$flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$354 ($sub).
Removed top 31 bits (of 32) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:145$338 ($mux).
Removed top 31 bits (of 32) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:144$336 ($mux).
Removed top 32 bits (of 33) from port B of cell SOC.$flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$329 ($add).
Removed top 1 bits (of 33) from port B of cell SOC.$flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$328 ($add).
Removed top 2 bits (of 5) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:88$309 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:87$308 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:83$305 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:82$304 ($eq).
Removed top 2 bits (of 5) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:81$303 ($eq).
Removed top 7 bits (of 8) from port A of cell SOC.$flatten\CPU.$shl$cores/cpu/femtorv32_quark.v:68$301 ($shl).
Removed cell SOC.$flatten\RAM.$procmux$1159 ($mux).
Removed cell SOC.$flatten\RAM.$procmux$1156 ($mux).
Removed cell SOC.$flatten\RAM.$procmux$1150 ($mux).
Removed cell SOC.$flatten\RAM.$procmux$1147 ($mux).
Removed cell SOC.$flatten\RAM.$procmux$1141 ($mux).
Removed cell SOC.$flatten\RAM.$procmux$1138 ($mux).
Removed cell SOC.$flatten\RAM.$procmux$1132 ($mux).
Removed cell SOC.$flatten\RAM.$procmux$1129 ($mux).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\per_uart.\uart0.$sub$cores/uart/uart.v:39$510 ($sub).
Removed top 16 bits (of 32) from port Y of cell SOC.$flatten\per_uart.\uart0.$sub$cores/uart/uart.v:39$510 ($sub).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\per_uart.\uart0.$add$cores/uart/uart.v:88$516 ($add).
Removed top 28 bits (of 32) from port Y of cell SOC.$flatten\per_uart.\uart0.$add$cores/uart/uart.v:88$516 ($add).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\per_uart.\uart0.$add$cores/uart/uart.v:91$518 ($add).
Removed top 28 bits (of 32) from port Y of cell SOC.$flatten\per_uart.\uart0.$add$cores/uart/uart.v:91$518 ($add).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\per_uart.\uart0.$add$cores/uart/uart.v:137$524 ($add).
Removed top 28 bits (of 32) from port Y of cell SOC.$flatten\per_uart.\uart0.$add$cores/uart/uart.v:137$524 ($add).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\per_uart.\uart0.$add$cores/uart/uart.v:140$527 ($add).
Removed top 28 bits (of 32) from port Y of cell SOC.$flatten\per_uart.\uart0.$add$cores/uart/uart.v:140$527 ($add).
Removed cell SOC.$flatten\per_uart.\uart0.$procmux$572 ($mux).
Removed cell SOC.$flatten\per_uart.\uart0.$procmux$598 ($mux).
Removed cell SOC.$flatten\per_uart.\uart0.$procmux$647 ($mux).
Removed cell SOC.$flatten\per_uart.\uart0.$procmux$650 ($mux).
Removed cell SOC.$flatten\per_uart.\uart0.$procmux$660 ($mux).
Removed top 1 bits (of 2) from port B of cell SOC.$flatten\per_uart.$procmux$1166_CMP0 ($eq).
Removed top 22 bits (of 32) from mux cell SOC.$flatten\per_uart.$procmux$1164 ($pmux).
Removed top 5 bits (of 8) from mux cell SOC.$flatten\per_uart.$ternary$cores/uart/perip_uart.v:40$263 ($mux).
Removed top 1 bits (of 2) from mux cell SOC.$flatten\per_uart.$ternary$cores/uart/perip_uart.v:31$257 ($mux).
Removed top 1 bits (of 2) from port B of cell SOC.$auto$opt_dff.cc:198:make_patterns_logic$1618 ($ne).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\mult1.\mult1.$add$cores/mult/mult.v:83$447 ($add).
Removed top 27 bits (of 32) from port Y of cell SOC.$flatten\mult1.\mult1.$add$cores/mult/mult.v:83$447 ($add).
Removed top 27 bits (of 32) from port B of cell SOC.$flatten\mult1.\mult1.$gt$cores/mult/mult.v:84$448 ($gt).
Removed top 2 bits (of 3) from mux cell SOC.$flatten\mult1.\mult1.$procmux$985 ($mux).
Removed top 1 bits (of 3) from port B of cell SOC.$flatten\mult1.\mult1.$procmux$1003_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell SOC.$flatten\mult1.\mult1.$procmux$1004_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell SOC.$flatten\mult1.\mult1.$procmux$1005_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\mult1.$procmux$1175_CMP0 ($eq).
Removed top 16 bits (of 32) from port A of cell SOC.$flatten\div1.\div1.$not$cores/div/div.v:31$452 ($not).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\div1.\div1.$add$cores/div/div.v:31$453 ($add).
Removed top 16 bits (of 32) from port Y of cell SOC.$flatten\div1.\div1.$add$cores/div/div.v:31$454 ($add).
Removed top 16 bits (of 32) from port B of cell SOC.$flatten\div1.\div1.$add$cores/div/div.v:31$454 ($add).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\div1.\div1.$sub$cores/div/div.v:61$457 ($sub).
Removed top 27 bits (of 32) from port Y of cell SOC.$flatten\div1.\div1.$sub$cores/div/div.v:61$457 ($sub).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\div1.\div1.$add$cores/div/div.v:89$459 ($add).
Removed top 27 bits (of 32) from port Y of cell SOC.$flatten\div1.\div1.$add$cores/div/div.v:89$459 ($add).
Removed top 27 bits (of 32) from port B of cell SOC.$flatten\div1.\div1.$gt$cores/div/div.v:90$460 ($gt).
Removed cell SOC.$flatten\div1.\div1.$procmux$880 ($mux).
Removed top 1 bits (of 3) from port B of cell SOC.$flatten\div1.\div1.$procmux$883_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell SOC.$flatten\div1.\div1.$procmux$888_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell SOC.$flatten\div1.\div1.$procmux$889_CMP0 ($eq).
Removed cell SOC.$flatten\div1.\div1.$procmux$902 ($mux).
Removed top 1 bits (of 3) from port B of cell SOC.$auto$opt_dff.cc:198:make_patterns_logic$1650 ($ne).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\div1.$procmux$1234_CMP0 ($eq).
Removed top 16 bits (of 32) from mux cell SOC.$flatten\div1.$procmux$1232 ($pmux).
Removed top 1 bits (of 2) from port B of cell SOC.$auto$opt_dff.cc:198:make_patterns_logic$1479 ($ne).
Removed top 1 bits (of 2) from port B of cell SOC.$auto$opt_dff.cc:198:make_patterns_logic$1481 ($ne).
Removed top 4 bits (of 8) from port B of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$eq$cores/bin2bcd/bin2bcd.v:76$477 ($eq).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:83$478 ($add).
Removed top 24 bits (of 32) from port Y of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:83$478 ($add).
Removed top 29 bits (of 32) from port B of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$gt$cores/bin2bcd/bin2bcd.v:93$479 ($gt).
Removed top 25 bits (of 32) from port B of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$shl$cores/bin2bcd/bin2bcd.v:0$485 ($shl).
Removed top 30 bits (of 32) from port B of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:95$486 ($add).
Removed top 27 bits (of 32) from port Y of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:95$486 ($add).
Removed top 27 bits (of 32) from port B of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$and$cores/bin2bcd/bin2bcd.v:0$487 ($and).
Removed top 27 bits (of 32) from port Y of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$and$cores/bin2bcd/bin2bcd.v:0$487 ($and).
Removed top 27 bits (of 32) from port A of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$shl$cores/bin2bcd/bin2bcd.v:0$490 ($shl).
Removed top 25 bits (of 32) from port B of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$shl$cores/bin2bcd/bin2bcd.v:0$490 ($shl).
Removed top 12 bits (of 32) from port Y of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$shl$cores/bin2bcd/bin2bcd.v:0$490 ($shl).
Removed top 2 bits (of 5) from port B of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$eq$cores/bin2bcd/bin2bcd.v:105$494 ($eq).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:112$495 ($add).
Removed top 27 bits (of 32) from port Y of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:112$495 ($add).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:125$496 ($add).
Removed top 27 bits (of 32) from port Y of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:125$496 ($add).
Removed top 27 bits (of 32) from port B of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$gt$cores/bin2bcd/bin2bcd.v:126$497 ($gt).
Removed top 24 bits (of 32) from port B of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$shiftx$cores/bin2bcd/bin2bcd.v:0$501 ($shiftx).
Removed top 1 bits (of 3) from port B of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$procmux$759_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$procmux$760_CMP0 ($eq).
Removed cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$procmux$789 ($mux).
Removed top 1 bits (of 3) from mux cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$procmux$797 ($mux).
Removed top 1 bits (of 3) from port B of cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$procmux$804_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$procmux$807 ($mux).
Removed cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$procmux$817 ($mux).
Removed cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$procmux$835 ($mux).
Removed cell SOC.$flatten\bin2bcd1.\bin2bcd_inst.$procmux$866 ($mux).
Removed top 2 bits (of 5) from port B of cell SOC.$flatten\bin2bcd1.$procmux$1332_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\bin2bcd1.$procmux$1331_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\bin2bcd1.$procmux$1330_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\bin2bcd1.$procmux$1293_CMP0 ($eq).
Removed top 12 bits (of 32) from mux cell SOC.$flatten\bin2bcd1.$procmux$1291 ($pmux).
Removed top 5 bits (of 7) from FF cell SOC.$auto$opt_dff.cc:744:run$1513 ($dffe).
Removed top 16 bits (of 32) from port Y of cell SOC.$flatten\div1.\div1.$add$cores/div/div.v:31$453 ($add).
Removed top 16 bits (of 32) from port A of cell SOC.$flatten\div1.\div1.$add$cores/div/div.v:31$453 ($add).
Removed top 16 bits (of 32) from port Y of cell SOC.$flatten\div1.\div1.$not$cores/div/div.v:31$452 ($not).
Removed top 27 bits (of 32) from wire SOC.$flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$354_Y.
Removed top 31 bits (of 32) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:144$336_Y.
Removed top 31 bits (of 32) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:145$338_Y.
Removed top 8 bits (of 32) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:229$386_Y.
Removed top 8 bits (of 32) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:230$390_Y.
Removed top 2 bits (of 4) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:285$408_Y.
Removed top 28 bits (of 32) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:357$434_Y.
Removed top 18 bits (of 30) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:24$268_ADDR[29:0]$273.
Removed top 24 bits (of 32) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:24$268_DATA[31:0]$274.
Removed top 24 bits (of 32) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:24$268_EN[31:0]$275.
Removed top 18 bits (of 30) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:25$269_ADDR[29:0]$276.
Removed top 16 bits (of 32) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:25$269_DATA[31:0]$277.
Removed top 16 bits (of 32) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:25$269_EN[31:0]$278.
Removed top 18 bits (of 30) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:26$270_ADDR[29:0]$279.
Removed top 8 bits (of 32) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:26$270_DATA[31:0]$280.
Removed top 8 bits (of 32) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:26$270_EN[31:0]$281.
Removed top 18 bits (of 30) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/bram/bram.v:27$271_ADDR[29:0]$282.
Removed top 12 bits (of 32) from wire SOC.$flatten\bin2bcd1.$3\d_out[31:0].
Removed top 27 bits (of 32) from wire SOC.$flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:112$495_Y.
Removed top 27 bits (of 32) from wire SOC.$flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:125$496_Y.
Removed top 29 bits (of 32) from wire SOC.$flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:83$478_Y.
Removed top 1 bits (of 3) from wire SOC.$flatten\bin2bcd1.\bin2bcd_inst.$procmux$797_Y.
Removed top 2 bits (of 3) from wire SOC.$flatten\bin2bcd1.\bin2bcd_inst.$procmux$807_Y.
Removed top 16 bits (of 32) from wire SOC.$flatten\div1.$3\d_out[31:0].
Removed top 16 bits (of 32) from wire SOC.$flatten\div1.\div1.$0\result[31:0].
Removed top 1 bits (of 16) from wire SOC.$flatten\div1.\div1.$4\A[31:16].
Removed top 16 bits (of 32) from wire SOC.$flatten\div1.\div1.$add$cores/div/div.v:31$453_Y.
Removed top 27 bits (of 32) from wire SOC.$flatten\div1.\div1.$add$cores/div/div.v:89$459_Y.
Removed top 16 bits (of 32) from wire SOC.$flatten\div1.\div1.$not$cores/div/div.v:31$452_Y.
Removed top 2 bits (of 3) from wire SOC.$flatten\mult1.\mult1.$4\state[2:0].
Removed top 27 bits (of 32) from wire SOC.$flatten\mult1.\mult1.$add$cores/mult/mult.v:83$447_Y.
Removed top 22 bits (of 32) from wire SOC.$flatten\per_uart.$0\d_out[31:0].
Removed top 5 bits (of 8) from wire SOC.$flatten\per_uart.$0\uart_ctrl[7:0].
Removed top 1 bits (of 2) from wire SOC.$flatten\per_uart.$ternary$cores/uart/perip_uart.v:31$257_Y.
Removed top 28 bits (of 32) from wire SOC.$flatten\per_uart.\uart0.$add$cores/uart/uart.v:137$524_Y.
Removed top 28 bits (of 32) from wire SOC.$flatten\per_uart.\uart0.$add$cores/uart/uart.v:88$516_Y.
Removed top 16 bits (of 32) from wire SOC.$flatten\per_uart.\uart0.$sub$cores/uart/uart.v:39$510_Y.
Removed top 8 bits (of 32) from wire SOC.mem_addr.

13.16. Executing PEEPOPT pass (run peephole optimizers).

13.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 68 unused wires.

13.18. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module SOC that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\bin2bcd1.\bin2bcd_inst.$shl$cores/bin2bcd/bin2bcd.v:0$490 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\bin2bcd1.\bin2bcd_inst.$procmux$759_CMP.
    Found 1 candidates: $flatten\bin2bcd1.\bin2bcd_inst.$shl$cores/bin2bcd/bin2bcd.v:0$485
    Analyzing resource sharing with $flatten\bin2bcd1.\bin2bcd_inst.$shl$cores/bin2bcd/bin2bcd.v:0$485 ($shl):
      Found 1 activation_patterns using ctrl signal $flatten\bin2bcd1.\bin2bcd_inst.$procmux$759_CMP.
      Activation pattern for cell $flatten\bin2bcd1.\bin2bcd_inst.$shl$cores/bin2bcd/bin2bcd.v:0$490: $flatten\bin2bcd1.\bin2bcd_inst.$procmux$759_CMP = 1'1
      Activation pattern for cell $flatten\bin2bcd1.\bin2bcd_inst.$shl$cores/bin2bcd/bin2bcd.v:0$485: $flatten\bin2bcd1.\bin2bcd_inst.$procmux$759_CMP = 1'1
      Size of SAT problem: 0 cells, 18 variables, 41 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: $flatten\bin2bcd1.\bin2bcd_inst.$procmux$759_CMP = 1'1
  Analyzing resource sharing options for $flatten\bin2bcd1.\bin2bcd_inst.$shl$cores/bin2bcd/bin2bcd.v:0$485 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\bin2bcd1.\bin2bcd_inst.$procmux$759_CMP.
    No candidates found.

13.19. Executing TECHMAP pass (map to technology primitives).

13.19.1. Executing Verilog-2005 frontend: /home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

13.19.2. Continuing TECHMAP pass.
Using template $paramod$fc417d2e8c11f8fd0321206ae65056a1f93d1c72\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.

13.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 3 unused wires.

13.22. Executing TECHMAP pass (map to technology primitives).

13.22.1. Executing Verilog-2005 frontend: /home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

13.22.2. Executing Verilog-2005 frontend: /home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

13.22.3. Continuing TECHMAP pass.
No more expansions possible.

13.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module SOC:
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:127$326 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$328 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$329 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:200$372 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:205$375 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:211$377 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:380$441 ($add).
  creating $macc model for $flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$354 ($sub).
  creating $macc model for $flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:112$495 ($add).
  creating $macc model for $flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:125$496 ($add).
  creating $macc model for $flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:83$478 ($add).
  creating $macc model for $flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:95$486 ($add).
  creating $macc model for $flatten\div1.\div1.$add$cores/div/div.v:31$453 ($add).
  creating $macc model for $flatten\div1.\div1.$add$cores/div/div.v:31$454 ($add).
  creating $macc model for $flatten\div1.\div1.$add$cores/div/div.v:89$459 ($add).
  creating $macc model for $flatten\div1.\div1.$sub$cores/div/div.v:61$457 ($sub).
  creating $macc model for $flatten\mult1.\mult1.$add$cores/mult/mult.v:76$446 ($add).
  creating $macc model for $flatten\mult1.\mult1.$add$cores/mult/mult.v:83$447 ($add).
  creating $macc model for $flatten\per_uart.\uart0.$add$cores/uart/uart.v:137$524 ($add).
  creating $macc model for $flatten\per_uart.\uart0.$add$cores/uart/uart.v:140$527 ($add).
  creating $macc model for $flatten\per_uart.\uart0.$add$cores/uart/uart.v:88$516 ($add).
  creating $macc model for $flatten\per_uart.\uart0.$add$cores/uart/uart.v:91$518 ($add).
  creating $macc model for $flatten\per_uart.\uart0.$sub$cores/uart/uart.v:39$510 ($sub).
  merging $macc model for $flatten\div1.\div1.$add$cores/div/div.v:31$453 into $flatten\div1.\div1.$add$cores/div/div.v:31$454.
  merging $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$328 into $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$329.
  creating $alu model for $macc $flatten\per_uart.\uart0.$add$cores/uart/uart.v:88$516.
  creating $alu model for $macc $flatten\per_uart.\uart0.$add$cores/uart/uart.v:140$527.
  creating $alu model for $macc $flatten\per_uart.\uart0.$add$cores/uart/uart.v:137$524.
  creating $alu model for $macc $flatten\mult1.\mult1.$add$cores/mult/mult.v:83$447.
  creating $alu model for $macc $flatten\mult1.\mult1.$add$cores/mult/mult.v:76$446.
  creating $alu model for $macc $flatten\div1.\div1.$sub$cores/div/div.v:61$457.
  creating $alu model for $macc $flatten\div1.\div1.$add$cores/div/div.v:89$459.
  creating $alu model for $macc $flatten\div1.\div1.$add$cores/div/div.v:31$454.
  creating $alu model for $macc $flatten\per_uart.\uart0.$add$cores/uart/uart.v:91$518.
  creating $alu model for $macc $flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:95$486.
  creating $alu model for $macc $flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:83$478.
  creating $alu model for $macc $flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:125$496.
  creating $alu model for $macc $flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:112$495.
  creating $alu model for $macc $flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$354.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:380$441.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:211$377.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:205$375.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:200$372.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$329.
  creating $alu model for $macc $flatten\per_uart.\uart0.$sub$cores/uart/uart.v:39$510.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:127$326.
  creating $alu model for $flatten\bin2bcd1.\bin2bcd_inst.$gt$cores/bin2bcd/bin2bcd.v:126$497 ($gt): new $alu
  creating $alu model for $flatten\div1.\div1.$gt$cores/div/div.v:90$460 ($gt): new $alu
  creating $alu model for $flatten\mult1.\mult1.$gt$cores/mult/mult.v:84$448 ($gt): new $alu
  creating $alu cell for $flatten\mult1.\mult1.$gt$cores/mult/mult.v:84$448: $auto$alumacc.cc:485:replace_alu$1722
  creating $alu cell for $flatten\div1.\div1.$gt$cores/div/div.v:90$460: $auto$alumacc.cc:485:replace_alu$1727
  creating $alu cell for $flatten\bin2bcd1.\bin2bcd_inst.$gt$cores/bin2bcd/bin2bcd.v:126$497: $auto$alumacc.cc:485:replace_alu$1732
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:127$326: $auto$alumacc.cc:485:replace_alu$1737
  creating $alu cell for $flatten\per_uart.\uart0.$sub$cores/uart/uart.v:39$510: $auto$alumacc.cc:485:replace_alu$1740
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$329: $auto$alumacc.cc:485:replace_alu$1743
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:200$372: $auto$alumacc.cc:485:replace_alu$1746
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:205$375: $auto$alumacc.cc:485:replace_alu$1749
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:211$377: $auto$alumacc.cc:485:replace_alu$1752
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:380$441: $auto$alumacc.cc:485:replace_alu$1755
  creating $alu cell for $flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$354: $auto$alumacc.cc:485:replace_alu$1758
  creating $alu cell for $flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:112$495: $auto$alumacc.cc:485:replace_alu$1761
  creating $alu cell for $flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:125$496: $auto$alumacc.cc:485:replace_alu$1764
  creating $alu cell for $flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:83$478: $auto$alumacc.cc:485:replace_alu$1767
  creating $alu cell for $flatten\bin2bcd1.\bin2bcd_inst.$add$cores/bin2bcd/bin2bcd.v:95$486: $auto$alumacc.cc:485:replace_alu$1770
  creating $alu cell for $flatten\per_uart.\uart0.$add$cores/uart/uart.v:91$518: $auto$alumacc.cc:485:replace_alu$1773
  creating $alu cell for $flatten\div1.\div1.$add$cores/div/div.v:31$454: $auto$alumacc.cc:485:replace_alu$1776
  creating $alu cell for $flatten\div1.\div1.$add$cores/div/div.v:89$459: $auto$alumacc.cc:485:replace_alu$1779
  creating $alu cell for $flatten\div1.\div1.$sub$cores/div/div.v:61$457: $auto$alumacc.cc:485:replace_alu$1782
  creating $alu cell for $flatten\mult1.\mult1.$add$cores/mult/mult.v:76$446: $auto$alumacc.cc:485:replace_alu$1785
  creating $alu cell for $flatten\mult1.\mult1.$add$cores/mult/mult.v:83$447: $auto$alumacc.cc:485:replace_alu$1788
  creating $alu cell for $flatten\per_uart.\uart0.$add$cores/uart/uart.v:137$524: $auto$alumacc.cc:485:replace_alu$1791
  creating $alu cell for $flatten\per_uart.\uart0.$add$cores/uart/uart.v:140$527: $auto$alumacc.cc:485:replace_alu$1794
  creating $alu cell for $flatten\per_uart.\uart0.$add$cores/uart/uart.v:88$516: $auto$alumacc.cc:485:replace_alu$1797
  created 24 $alu and 0 $macc cells.

13.24. Executing OPT pass (performing simple optimizations).

13.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

13.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 10 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 11 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 12 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 13 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 14 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 15 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 16 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 17 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 18 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 19 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 20 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 21 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 22 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 23 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 24 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 25 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 26 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 27 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 28 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 29 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 30 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 31 on $flatten\per_uart.$procdff$1435 ($dff) from module SOC.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:744:run$1647 ($sdffe) from module SOC.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:744:run$1647 ($sdffe) from module SOC.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:744:run$1647 ($sdffe) from module SOC.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:744:run$1647 ($sdffe) from module SOC.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:744:run$1647 ($sdffe) from module SOC.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:744:run$1647 ($sdffe) from module SOC.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:744:run$1647 ($sdffe) from module SOC.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:744:run$1647 ($sdffe) from module SOC.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:744:run$1647 ($sdffe) from module SOC.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:744:run$1647 ($sdffe) from module SOC.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:744:run$1647 ($sdffe) from module SOC.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:744:run$1647 ($sdffe) from module SOC.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:744:run$1607 ($sdffe) from module SOC.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:744:run$1607 ($sdffe) from module SOC.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:744:run$1607 ($sdffe) from module SOC.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:744:run$1607 ($sdffe) from module SOC.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:744:run$1607 ($sdffe) from module SOC.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:744:run$1607 ($sdffe) from module SOC.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:744:run$1607 ($sdffe) from module SOC.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:744:run$1607 ($sdffe) from module SOC.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:744:run$1607 ($sdffe) from module SOC.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:744:run$1607 ($sdffe) from module SOC.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:744:run$1607 ($sdffe) from module SOC.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:744:run$1607 ($sdffe) from module SOC.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:744:run$1607 ($sdffe) from module SOC.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:744:run$1607 ($sdffe) from module SOC.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:744:run$1607 ($sdffe) from module SOC.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:744:run$1607 ($sdffe) from module SOC.

13.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 5 unused cells and 8 unused wires.

13.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.24.9. Rerunning OPT passes. (Maybe there is more to do..)

13.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

13.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.24.13. Executing OPT_DFF pass (perform DFF optimizations).

13.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.24.16. Finished OPT passes. (There is nothing left to do.)

13.25. Executing MEMORY pass.

13.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

13.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

13.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing SOC.CPU.registerFile write port 0.
  Analyzing SOC.RAM.MEM write port 0.
  Analyzing SOC.RAM.MEM write port 1.
  Analyzing SOC.RAM.MEM write port 2.
  Analyzing SOC.RAM.MEM write port 3.

13.25.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\CPU.registerFile'[0] in module `\SOC': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\CPU.registerFile'[1] in module `\SOC': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\RAM.MEM'[0] in module `\SOC': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.

13.25.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 3 unused cells and 99 unused wires.

13.25.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory SOC.CPU.registerFile by address:
Consolidating write ports of memory SOC.RAM.MEM by address:
  Merging ports 0, 1 (address \mem_addr [13:2]).
  Merging ports 0, 2 (address \mem_addr [13:2]).
  Merging ports 0, 3 (address \mem_addr [13:2]).

13.25.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

13.25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.25.9. Executing MEMORY_COLLECT pass (generating $mem cells).

13.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing SOC.CPU.registerFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing SOC.RAM.MEM:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=32 abits=12 words=4096
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=25, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=2
    Efficiency for rule 4.1: efficiency=88, cells=8, acells=4
    Efficiency for rule 1.1: efficiency=88, cells=8, acells=8
    Selected rule 4.3 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: RAM.MEM.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: RAM.MEM.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: RAM.MEM.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: RAM.MEM.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: RAM.MEM.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: RAM.MEM.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: RAM.MEM.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: RAM.MEM.7.0.0

13.28. Executing TECHMAP pass (map to technology primitives).

13.28.1. Executing Verilog-2005 frontend: /home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

13.28.2. Continuing TECHMAP pass.
Using template $paramod$0cb19d23b28b67bee6f5833646ce0d240834b393\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$78de3d882ad0f4a9b6a572bc602d5231511a9b6c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$31638e5323db7f6b88fe1cbf968a65f5bc68c7d5\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$202cb532906ea82bc826ac15b48f6938d20a0700\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$c526dbbdfe19164d0b9ee7b98d2d630730959420\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$3fea371cc2bd3d799c47e68dc5e8fbf6d1c67754\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$8fc2f0094a1779a46a592a393dd6793d3cbd3b62\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$eba70faca366143524c74b3ec26cb3b13eefb929\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.

13.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing SOC.CPU.registerFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
Extracted data FF from read port 0 of SOC.CPU.registerFile: $\CPU.registerFile$rdreg[0]
Extracted data FF from read port 1 of SOC.CPU.registerFile: $\CPU.registerFile$rdreg[1]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: CPU.registerFile.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: CPU.registerFile.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: CPU.registerFile.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: CPU.registerFile.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: CPU.registerFile.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: CPU.registerFile.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: CPU.registerFile.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: CPU.registerFile.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: CPU.registerFile.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: CPU.registerFile.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: CPU.registerFile.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: CPU.registerFile.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: CPU.registerFile.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: CPU.registerFile.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: CPU.registerFile.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: CPU.registerFile.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: CPU.registerFile.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: CPU.registerFile.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: CPU.registerFile.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: CPU.registerFile.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: CPU.registerFile.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: CPU.registerFile.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: CPU.registerFile.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: CPU.registerFile.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: CPU.registerFile.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: CPU.registerFile.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: CPU.registerFile.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: CPU.registerFile.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: CPU.registerFile.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: CPU.registerFile.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: CPU.registerFile.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: CPU.registerFile.7.1.1

13.30. Executing TECHMAP pass (map to technology primitives).

13.30.1. Executing Verilog-2005 frontend: /home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

13.30.2. Continuing TECHMAP pass.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=32'00000000000000000000000000000001 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.

13.31. Executing OPT pass (performing simple optimizations).

13.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 59 cells.

13.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:744:run$1671 ($sdffe) from module SOC (D = $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:354$433_Y [1:0], Q = \CPU.PC [1:0]).
Adding SRST signal on $auto$opt_dff.cc:744:run$1637 ($dffe) from module SOC (D = $auto$wreduce.cc:454:run$1697 [4:0], Q = \bin2bcd1.bin2bcd_inst.count, rval = 5'00000).
Adding SRST signal on $auto$opt_dff.cc:744:run$1621 ($dffe) from module SOC (D = \bin2bcd1.binary_input [0], Q = \bin2bcd1.bin2bcd_inst.r_Binary [0], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:744:run$1535 ($dffe) from module SOC (D = \mult1.A [0], Q = \mult1.mult1.A [0], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:744:run$1530 ($dffe) from module SOC (D = \mult1.B [15], Q = \mult1.mult1.B [15], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:744:run$1519 ($dffe) from module SOC (D = $auto$wreduce.cc:454:run$1708 [4:0], Q = \mult1.mult1.count, rval = 5'00000).

13.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 12 unused cells and 399 unused wires.

13.31.5. Rerunning OPT passes. (Removed registers in this run.)

13.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.31.8. Executing OPT_DFF pass (perform DFF optimizations).

13.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 2 unused cells and 2 unused wires.

13.31.10. Finished fast OPT passes.

13.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

13.33. Executing OPT pass (performing simple optimizations).

13.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
    Consolidated identical input bits for $mux cell $flatten\CPU.$procmux$1038:
      Old ports: A=4'0001, B=4'100x, Y=$flatten\CPU.$procmux$1038_Y
      New ports: A=2'01, B=2'1x, Y={ $flatten\CPU.$procmux$1038_Y [3] $flatten\CPU.$procmux$1038_Y [0] }
      New connections: $flatten\CPU.$procmux$1038_Y [2:1] = 2'00
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$373:
      Old ports: A={ \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [5] \CPU.instr [28:23] \CPU.instr [9:6] 1'0 }, B={ \CPU.instr [21:10] 12'000000000000 }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$373_Y
      New ports: A={ \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [5] \CPU.instr [28:23] \CPU.instr [9:6] }, B={ \CPU.instr [21:10] 11'00000000000 }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$373_Y [23:1]
      New connections: $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$373_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:227$381:
      Old ports: A=0, B={ \CPU.instr [29:10] 12'000000000000 }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:227$381_Y
      New ports: A=20'00000000000000000000, B=\CPU.instr [29:10], Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:227$381_Y [31:12]
      New connections: $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:227$381_Y [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:284$407:
      Old ports: A=4'0100, B=4'1000, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:284$407_Y
      New ports: A=2'01, B=2'10, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:284$407_Y [3:2]
      New connections: $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:284$407_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$410:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$410_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$410_Y [2] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$410_Y [0] }
      New connections: { $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$410_Y [3] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$410_Y [1] } = { $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$410_Y [2] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$410_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:357$434:
      Old ports: A=4'0001, B=4'1000, Y=$auto$wreduce.cc:454:run$1684 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$1684 [3] $auto$wreduce.cc:454:run$1684 [0] }
      New connections: $auto$wreduce.cc:454:run$1684 [2:1] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\bin2bcd1.$procmux$1328:
      Old ports: A=5'00000, B=20'00001001000100010000, Y=$flatten\bin2bcd1.$2\s[4:0]
      New ports: A=4'0000, B=16'0001001001001000, Y={ $flatten\bin2bcd1.$2\s[4:0] [4:2] $flatten\bin2bcd1.$2\s[4:0] [0] }
      New connections: $flatten\bin2bcd1.$2\s[4:0] [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\bin2bcd1.\bin2bcd_inst.$procmux$797:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:454:run$1699 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$1699 [1]
      New connections: $auto$wreduce.cc:454:run$1699 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\bin2bcd1.\bin2bcd_inst.$procmux$802:
      Old ports: A=3'011, B=3'101, Y=$flatten\bin2bcd1.\bin2bcd_inst.$procmux$802_Y
      New ports: A=2'01, B=2'10, Y=$flatten\bin2bcd1.\bin2bcd_inst.$procmux$802_Y [2:1]
      New connections: $flatten\bin2bcd1.\bin2bcd_inst.$procmux$802_Y [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\bin2bcd1.\bin2bcd_inst.$ternary$cores/bin2bcd/bin2bcd.v:126$498:
      Old ports: A=3'000, B=3'101, Y=$flatten\bin2bcd1.\bin2bcd_inst.$ternary$cores/bin2bcd/bin2bcd.v:126$498_Y
      New ports: A=1'0, B=1'1, Y=$flatten\bin2bcd1.\bin2bcd_inst.$ternary$cores/bin2bcd/bin2bcd.v:126$498_Y [0]
      New connections: $flatten\bin2bcd1.\bin2bcd_inst.$ternary$cores/bin2bcd/bin2bcd.v:126$498_Y [2:1] = { $flatten\bin2bcd1.\bin2bcd_inst.$ternary$cores/bin2bcd/bin2bcd.v:126$498_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\div1.\div1.$procmux$915:
      Old ports: A=3'010, B=3'100, Y=$flatten\div1.\div1.$4\state[2:0]
      New ports: A=2'01, B=2'10, Y=$flatten\div1.\div1.$4\state[2:0] [2:1]
      New connections: $flatten\div1.\div1.$4\state[2:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\div1.\div1.$procmux$961:
      Old ports: A=3'000, B=3'101, Y=$flatten\div1.\div1.$3\state[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\div1.\div1.$3\state[2:0] [0]
      New connections: $flatten\div1.\div1.$3\state[2:0] [2:1] = { $flatten\div1.\div1.$3\state[2:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\div1.\div1.$ternary$cores/div/div.v:90$461:
      Old ports: A=3'000, B=3'100, Y=$flatten\div1.\div1.$ternary$cores/div/div.v:90$461_Y
      New ports: A=1'0, B=1'1, Y=$flatten\div1.\div1.$ternary$cores/div/div.v:90$461_Y [2]
      New connections: $flatten\div1.\div1.$ternary$cores/div/div.v:90$461_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\mult1.\mult1.$procmux$976:
      Old ports: A=3'001, B=3'100, Y=$flatten\mult1.\mult1.$5\state[2:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\mult1.\mult1.$5\state[2:0] [2] $flatten\mult1.\mult1.$5\state[2:0] [0] }
      New connections: $flatten\mult1.\mult1.$5\state[2:0] [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mult1.\mult1.$procmux$996:
      Old ports: A=3'000, B=3'101, Y=$flatten\mult1.\mult1.$3\state[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\mult1.\mult1.$3\state[2:0] [0]
      New connections: $flatten\mult1.\mult1.$3\state[2:0] [2:1] = { $flatten\mult1.\mult1.$3\state[2:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\mult1.\mult1.$ternary$cores/mult/mult.v:84$449:
      Old ports: A=3'000, B=3'100, Y=$flatten\mult1.\mult1.$ternary$cores/mult/mult.v:84$449_Y
      New ports: A=1'0, B=1'1, Y=$flatten\mult1.\mult1.$ternary$cores/mult/mult.v:84$449_Y [2]
      New connections: $flatten\mult1.\mult1.$ternary$cores/mult/mult.v:84$449_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\per_uart.$ternary$cores/uart/perip_uart.v:32$258:
      Old ports: A=2'00, B=2'10, Y=$flatten\per_uart.$ternary$cores/uart/perip_uart.v:32$258_Y
      New ports: A=1'0, B=1'1, Y=$flatten\per_uart.$ternary$cores/uart/perip_uart.v:32$258_Y [1]
      New connections: $flatten\per_uart.$ternary$cores/uart/perip_uart.v:32$258_Y [0] = 1'0
  Optimizing cells in module \SOC.
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:205$374:
      Old ports: A=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$373_Y, B={ \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [17:10] \CPU.instr [18] \CPU.instr [28:19] 1'0 }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:205$374_Y
      New ports: A=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$373_Y [23:1], B={ \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [17:10] \CPU.instr [18] \CPU.instr [28:19] }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:205$374_Y [23:1]
      New connections: $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:205$374_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$411:
      Old ports: A=4'1111, B=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$410_Y, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$411_Y
      New ports: A=2'11, B={ $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$410_Y [2] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$410_Y [0] }, Y={ $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$411_Y [2] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$411_Y [0] }
      New connections: { $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$411_Y [3] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$411_Y [1] } = { $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$411_Y [2] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$411_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\bin2bcd1.$procmux$1336:
      Old ports: A=5'00000, B=$flatten\bin2bcd1.$2\s[4:0], Y=\bin2bcd1.s
      New ports: A=4'0000, B={ $flatten\bin2bcd1.$2\s[4:0] [4:2] $flatten\bin2bcd1.$2\s[4:0] [0] }, Y={ \bin2bcd1.s [4:2] \bin2bcd1.s [0] }
      New connections: \bin2bcd1.s [1] = 1'0
  Optimizing cells in module \SOC.
Performed a total of 20 changes.

13.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 1 cells.

13.33.6. Executing OPT_DFF pass (perform DFF optimizations).

13.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 1 unused wires.

13.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.33.9. Rerunning OPT passes. (Maybe there is more to do..)

13.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

13.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:744:run$2227 ($sdffe) from module SOC (D = $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:354$433_Y [0], Q = \CPU.PC [0]).

13.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 1 unused wires.

13.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.33.16. Rerunning OPT passes. (Maybe there is more to do..)

13.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$2239: { $auto$opt_dff.cc:197:make_patterns_logic$2223 $auto$opt_dff.cc:197:make_patterns_logic$2236 \CPU.state [2] }
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:355$432:
      Old ports: A={ \CPU.PCplus4 [23:2] 2'xx }, B={ \CPU.PCplusImm [23:1] 1'x }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:355$432_Y
      New ports: A={ \CPU.PCplus4 [23:2] 1'x }, B=\CPU.PCplusImm [23:1], Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:355$432_Y [23:1]
      New connections: $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:355$432_Y [0] = 1'x
  Optimizing cells in module \SOC.
Performed a total of 2 changes.

13.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.33.20. Executing OPT_DFF pass (perform DFF optimizations).

13.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.33.23. Rerunning OPT passes. (Maybe there is more to do..)

13.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

13.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.33.27. Executing OPT_DFF pass (perform DFF optimizations).

13.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.33.30. Finished OPT passes. (There is nothing left to do.)

13.34. Executing TECHMAP pass (map to technology primitives).

13.34.1. Executing Verilog-2005 frontend: /home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.34.2. Executing Verilog-2005 frontend: /home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

13.34.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$0063cc74cb9d92ba0fcb27304a45144f31b8a510\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$e82d3fc1811c5751348a3964470632b35a435fc7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$448756c9a9dfaa49080ce4b90c6cc182883e181f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$080e6a70eb8bfa1ccf22d9718e795074645029a4\_80_ecp5_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$789c344356a154d2afc7b832b41d1067dbc946ba\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$2bd81f420048247ff6903399c560fe0f8bd48ccc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$70d30c21ff772b34d0d1da2801fbd781dc3c70e4\_90_pmux for cells of type $pmux.
Using template $paramod$77db613179eb70c5e4e5c5aca72d602a7c6017b6\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:976dc870b6efd35954bd0f7fe0a6a1f776f771e1$paramod$d38ee55bc26734440b8eb63567194af8017a0190\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$0ae6dcbc606d0267ec97d3ccf20343286af3366c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:0e141aa5ba3e2c93b1ec2dd5e0f13a9b72599c22$paramod$d8b7c48f5fc248fedf2544ea6a1c894b9baba9f4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:1cabc263b25389d900ea973b676b7524accb87e6$paramod$55ca4e336b0b28c1b40476919f4aece020a92a79\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using template $paramod$76a6693569432e4e8ec63d0609e58448b2d8ab64\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$e1288d0841f06aa42a27023fd45c512a560ab9b3\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.

13.35. Executing OPT pass (performing simple optimizations).

13.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 296 cells.

13.35.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$4940 ($_DFF_P_) from module SOC (D = $auto$wreduce.cc:454:run$1710 [2], Q = \per_uart.ledout).

13.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 915 unused cells and 2129 unused wires.

13.35.5. Rerunning OPT passes. (Removed registers in this run.)

13.35.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.35.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.35.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$2878 ($_SDFF_PN0_) from module SOC (D = \CPU.state [1], Q = \CPU.state [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5579 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$950.Y_B [4], Q = \div1.div1.count [4], rval = 1'1).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5578 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$950.Y_B [3], Q = \div1.div1.count [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5577 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$950.Y_B [2], Q = \div1.div1.count [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5576 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$950.Y_B [1], Q = \div1.div1.count [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5575 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$950.Y_B [0], Q = \div1.div1.count [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5219 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [18], Q = \bin2bcd1.bin2bcd_inst.r_BCD [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5218 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [17], Q = \bin2bcd1.bin2bcd_inst.r_BCD [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5217 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [16], Q = \bin2bcd1.bin2bcd_inst.r_BCD [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5216 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [15], Q = \bin2bcd1.bin2bcd_inst.r_BCD [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5215 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [14], Q = \bin2bcd1.bin2bcd_inst.r_BCD [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5214 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [13], Q = \bin2bcd1.bin2bcd_inst.r_BCD [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5213 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [12], Q = \bin2bcd1.bin2bcd_inst.r_BCD [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5212 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [11], Q = \bin2bcd1.bin2bcd_inst.r_BCD [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5211 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [10], Q = \bin2bcd1.bin2bcd_inst.r_BCD [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5210 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [9], Q = \bin2bcd1.bin2bcd_inst.r_BCD [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5209 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [8], Q = \bin2bcd1.bin2bcd_inst.r_BCD [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5208 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [7], Q = \bin2bcd1.bin2bcd_inst.r_BCD [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5207 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [6], Q = \bin2bcd1.bin2bcd_inst.r_BCD [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5206 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [5], Q = \bin2bcd1.bin2bcd_inst.r_BCD [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5205 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [4], Q = \bin2bcd1.bin2bcd_inst.r_BCD [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5204 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [3], Q = \bin2bcd1.bin2bcd_inst.r_BCD [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5203 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [2], Q = \bin2bcd1.bin2bcd_inst.r_BCD [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5202 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [1], Q = \bin2bcd1.bin2bcd_inst.r_BCD [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5201 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$758.Y_B [0], Q = \bin2bcd1.bin2bcd_inst.r_BCD [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5200 ($_DFFE_PP_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$781.Y_B, Q = \bin2bcd1.bin2bcd_inst.r_BCD [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5129 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$887.B_AND_S [31], Q = \div1.div1.A [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5128 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$887.Y_B [14], Q = \div1.div1.A [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5127 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$887.Y_B [13], Q = \div1.div1.A [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5126 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$887.Y_B [12], Q = \div1.div1.A [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5125 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$887.Y_B [11], Q = \div1.div1.A [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5124 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$887.Y_B [10], Q = \div1.div1.A [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5123 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$887.Y_B [9], Q = \div1.div1.A [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5122 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$887.Y_B [8], Q = \div1.div1.A [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5121 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$887.Y_B [7], Q = \div1.div1.A [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5120 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$887.Y_B [6], Q = \div1.div1.A [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5119 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$887.Y_B [5], Q = \div1.div1.A [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5118 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$887.Y_B [4], Q = \div1.div1.A [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5117 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$887.Y_B [3], Q = \div1.div1.A [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5116 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$887.Y_B [2], Q = \div1.div1.A [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5115 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$887.Y_B [1], Q = \div1.div1.A [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$5114 ($_DFFE_PP_) from module SOC (D = $flatten\div1.\div1.$procmux$887.Y_B [0], Q = \div1.div1.A [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7205 ($_DFF_P_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$794.Y_B [2], Q = \bin2bcd1.bin2bcd_inst.r_SM_Main [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7204 ($_DFF_P_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$794.Y_B [1], Q = \bin2bcd1.bin2bcd_inst.r_SM_Main [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7203 ($_DFF_P_) from module SOC (D = $flatten\bin2bcd1.\bin2bcd_inst.$procmux$794.Y_B [0], Q = \bin2bcd1.bin2bcd_inst.r_SM_Main [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$4950 ($_DFF_P_) from module SOC (D = $flatten\per_uart.$procmux$1164.B_AND_S [9], Q = \per_uart.d_out [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$4949 ($_DFF_P_) from module SOC (D = $flatten\per_uart.$procmux$1164.B_AND_S [8], Q = \per_uart.d_out [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$4948 ($_DFF_P_) from module SOC (D = $flatten\per_uart.$procmux$1164.Y_B [7], Q = \per_uart.d_out [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$4947 ($_DFF_P_) from module SOC (D = $flatten\per_uart.$procmux$1164.B_AND_S [16], Q = \per_uart.d_out [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$4946 ($_DFF_P_) from module SOC (D = $flatten\per_uart.$procmux$1164.B_AND_S [15], Q = \per_uart.d_out [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$4945 ($_DFF_P_) from module SOC (D = $flatten\per_uart.$procmux$1164.B_AND_S [14], Q = \per_uart.d_out [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$4944 ($_DFF_P_) from module SOC (D = $flatten\per_uart.$procmux$1164.B_AND_S [13], Q = \per_uart.d_out [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$4943 ($_DFF_P_) from module SOC (D = $flatten\per_uart.$procmux$1164.B_AND_S [12], Q = \per_uart.d_out [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$4942 ($_DFF_P_) from module SOC (D = $flatten\per_uart.$procmux$1164.B_AND_S [11], Q = \per_uart.d_out [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$4941 ($_DFF_P_) from module SOC (D = $flatten\per_uart.$procmux$1164.B_AND_S [10], Q = \per_uart.d_out [0], rval = 1'0).

13.35.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 55 unused cells and 8 unused wires.

13.35.10. Rerunning OPT passes. (Removed registers in this run.)

13.35.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.35.13. Executing OPT_DFF pass (perform DFF optimizations).

13.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.35.15. Finished fast OPT passes.

13.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

13.38. Executing TECHMAP pass (map to technology primitives).

13.38.1. Executing Verilog-2005 frontend: /home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

13.38.2. Continuing TECHMAP pass.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
No more expansions possible.

13.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

13.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in SOC.

13.42. Executing ATTRMVCP pass (move or copy attributes).

13.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 3426 unused wires.

13.44. Executing TECHMAP pass (map to technology primitives).

13.44.1. Executing Verilog-2005 frontend: /home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

13.44.2. Continuing TECHMAP pass.
No more expansions possible.

13.45. Executing ABC pass (technology mapping using ABC).

13.45.1. Extracting gate netlist of module `\SOC' to `<abc-temp-dir>/input.blif'..
Extracted 3044 gates and 4000 wires to a netlist network with 954 inputs and 988 outputs.

13.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =     841.
ABC: Participating nodes from both networks       =    2521.
ABC: Participating nodes from the first network   =    1177. (  81.12 % of nodes)
ABC: Participating nodes from the second network  =    1344. (  92.63 % of nodes)
ABC: Node pairs (any polarity)                    =    1177. (  81.12 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1105. (  76.15 % of names can be moved)
ABC: Total runtime =     0.03 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

13.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1450
ABC RESULTS:        internal signals:     2058
ABC RESULTS:           input signals:      954
ABC RESULTS:          output signals:      988
Removing temp directory.
Removed 0 unused cells and 2281 unused wires.

13.46. Executing TECHMAP pass (map to technology primitives).

13.46.1. Executing Verilog-2005 frontend: /home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/kevargaso/anaconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

13.46.2. Continuing TECHMAP pass.
Using template $paramod$56c6fc98268f6966dd23dcb4af9b8f5298fa7ead\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$ff823d15d1445a5cc8db74cdc19280f261713bf7\$lut for cells of type $lut.
Using template $paramod$b40d9b04b4a6eed165a653edf7c31b01b8c0943d\$lut for cells of type $lut.
Using template $paramod$83742432610aaf62d589083aaaa3768096793be8\$lut for cells of type $lut.
Using template $paramod$9cf044275e70b6dc34d2f815a6f8ffc23f9694a0\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$c8941b6d98ed610d45fcc0f2122ca5de409c40d8\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$53116dd00de48a756800052c09bf2f4d346349cf\$lut for cells of type $lut.
Using template $paramod$2ccba958ad93cec1b923be8a85761911f01cc63d\$lut for cells of type $lut.
Using template $paramod$7e4e2428a2f9b92dcb758270149d84df2ec3a13e\$lut for cells of type $lut.
Using template $paramod$ac0bc5d4f1e6dcfd192559e5535468fd2bd6a006\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$81710d251968b57cfd439d052401fbbb60bcb4cf\$lut for cells of type $lut.
Using template $paramod$36c6711b244bacc36bc172d745e201e3ca09505f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$fb0112f3fe6e707c74a621e5c444aaa394c1743d\$lut for cells of type $lut.
Using template $paramod$35d201d5d13b0689930fb454a340191997b0e867\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$0623e17b239149821fdbe2294e3bbba8e938900a\$lut for cells of type $lut.
Using template $paramod$9a383ca297ef012b6f33ce559547f89432250d88\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$f2217303fb8753669b7fb65aa79c7437aa506d7f\$lut for cells of type $lut.
Using template $paramod$da2f95476331ffa2143f8212db8aff730de806a0\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$083515e1f75d9bd9b06964cda43afbf6ebaa4a76\$lut for cells of type $lut.
Using template $paramod$18abaf5709914d9e4441a8ee68d3aa668efd31fd\$lut for cells of type $lut.
Using template $paramod$5e3164a14b8375764d1831e48df8bc11c8d249e0\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$f9c112f5fe2c17715d8c265f1ad593784a1e8114\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$59630c7267b74f415359d2a280d3fd8a87aafada\$lut for cells of type $lut.
Using template $paramod$377b5e21b65224f44465108d03da42174ddd2ce2\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$690af32c1c690bae309843fbc0eae0be008d50ac\$lut for cells of type $lut.
Using template $paramod$c362ad8dedc7d166ed978091aca319ab1e81a2d4\$lut for cells of type $lut.
Using template $paramod$fb5a47d8920978cf5b2b5ab252012530a8b69849\$lut for cells of type $lut.
Using template $paramod$0d4630c614c381929f8567fe799fe1ed440a756d\$lut for cells of type $lut.
Using template $paramod$ef55f89c74d994c27b4ec4bac79af43e8b1d7e25\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$12262143b2a32f6283cbf2769ed4b51cd7707985\$lut for cells of type $lut.
Using template $paramod$bb59fc9d73f3ced261e3a74efef030fd29d37b76\$lut for cells of type $lut.
Using template $paramod$ea1a7397c4c7bc6eb0f0e6de05ff8de08f8f972a\$lut for cells of type $lut.
Using template $paramod$c07c5deaeb42bed8e906767b3224497f6102d309\$lut for cells of type $lut.
Using template $paramod$4303fdb3bcfdae2a0410687d64abf597fa497a08\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$7efaa86c34fd95952446b4a68ad873e55d4d6b5a\$lut for cells of type $lut.
Using template $paramod$c1039fbbbaa0b5180b1e7d57478f167253322857\$lut for cells of type $lut.
Using template $paramod$6f532efa12ef1ef6f93cf34023c4c29fddcb7faf\$lut for cells of type $lut.
Using template $paramod$8e224a63a74b6daf8fc2e441cb0688a65e7a4073\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$a4a4b1b9325c1b6fa534247481744a5a4fd82703\$lut for cells of type $lut.
Using template $paramod$f936cf1f3ac2dfc4c0156fca74ede0b6752ba695\$lut for cells of type $lut.
Using template $paramod$5e5b65277496168e99efacbe904f73087ccc5acd\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$f38b7f7299c2efc242a2a1cae2331d30d5d02cdd\$lut for cells of type $lut.
Using template $paramod$e6e4d4ef7c9d0f0d38462d25b507f84aa44c6574\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$c9feeab30a55c28e348e95d2143036216aa309a7\$lut for cells of type $lut.
Using template $paramod$7be1e7ce4abcd738eb2a569ac8e4be93de7176a2\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$2887a6e0372a9eaa23e0976a72fc13f114f522dd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$10983b5ea2681d882a73da0bb8643cf39642ed5a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$d388caf9331d1c67a4a7fa86d33eb3b732255d14\$lut for cells of type $lut.
Using template $paramod$d1d3e5c429996c1776c029b181a703bafb0c2c7a\$lut for cells of type $lut.
Using template $paramod$30e1ac1183d91190b531bad571bf822d64fb1abf\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$c618362fa644a81397fe017358cff2d2560c9ffa\$lut for cells of type $lut.
Using template $paramod$798c407062c363131877015db48aaebac206e220\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$ecf9cac817e9cbb222dc9e58a122faf05f34c860\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$f9216b411af01450972d6791d3b5c71d00a32ff1\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$a20c6c1e16699890aacd2a27aa974a524fce88da\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$57f71a429a5de468266cb6ec0f5d054c9415f3b9\$lut for cells of type $lut.
Using template $paramod$73dcff4ac8da559c828971bfa927fc55d27d38dc\$lut for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod$ef8295b10a781b16be00577bb0b0751f78914e75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100001 for cells of type $lut.
Using template $paramod$846726f4e6e79151412d42508908466767f7aa53\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$5037893c2f0202cbda412b45a61ab57b51500aee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$c6932d0419018208e5384761d78f0ead9bcc772f\$lut for cells of type $lut.
Using template $paramod$c600b4b1adc22857e1c1ba3b6aeb516fabe09da0\$lut for cells of type $lut.
Using template $paramod$7843e8c123bb8acf2cb35298776a29dcf1524827\$lut for cells of type $lut.
Using template $paramod$1d5dfbd24195a8ff2d8a5011cd1999e49a81b12a\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$30234ddca80ec18fbcf4d45d8bd1821aad47e8fd\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$dab049694452997dc2b79c12eb546ee0f3cce906\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$21ead65014607f890ca2db9fb9bf3f85a1ead8b7\$lut for cells of type $lut.
Using template $paramod$eaaa591d8c1584e60115c5535c5256c9b17c44d6\$lut for cells of type $lut.
Using template $paramod$28bb7a05f0e8fe0cf5174434ff55b3765af32b53\$lut for cells of type $lut.
Using template $paramod$453111cff761ac57957f9972d987be765170f931\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$371384792be3600e4c81bd626411f6aa7e69f643\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod$bf9bca7807407971e14a515132d4f0d80e05fd4f\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$611a71d1e1f1ceb626a480cd6a162d2f2a741a3d\$lut for cells of type $lut.
No more expansions possible.

13.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in SOC.
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13412.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13382.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12748.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12746.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13226.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13226.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13226.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13226.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13226.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13226.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13227.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13227.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13227.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12707.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12709.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12719.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12763.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12758.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12765.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12760.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12667.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12802.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12802.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13500.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12930.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12674.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13397.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13397.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13397.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12678.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12872.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12826.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12826.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12826.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12867.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12867.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13267.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12856.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12563.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13254.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13246.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13246.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13246.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13246.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13246.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13246.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12492.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12498.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12500.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12508.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12586.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12710.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12711.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12613.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12713.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12714.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12715.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12717.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12718.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12720.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12721.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12722.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12727.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12730.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12732.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12961.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12734.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12708.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12667.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12674.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12678.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12679.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12685.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12620.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12724.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12726.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12728.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12731.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12733.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12706.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12706.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12708.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12709.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12713.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12718.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12721.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12724.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12727.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12734.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12749.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12751.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12752.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12747.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12750.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12753.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12747.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12750.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12755.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12765.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12756.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12757.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12802.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12805.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12825.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12826.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12829.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12830.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12867.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12934.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12933.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12930.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12937.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12931.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12947.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12959.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12947.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12767.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13500.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12936.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12938.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13207.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13207.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13226.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13227.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13246.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13264.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13279.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13295.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13305.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13323.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13330.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13327.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13345.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13360.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13368.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13378.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13379.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13385.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13389.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13397.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13412.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13373.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13425.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12827.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13443.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13474.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13488.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13496.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13500.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13516.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$12754.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13412.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12454$auto$blifparse.cc:515:parse_blif$13317.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
Removed 0 unused cells and 3073 unused wires.

13.48. Executing AUTONAME pass.
Renamed 80983 objects in module SOC (134 iterations).

13.49. Executing HIERARCHY pass (managing design hierarchy).

13.49.1. Analyzing design hierarchy..
Top module:  \SOC

13.49.2. Analyzing design hierarchy..
Top module:  \SOC
Removed 0 unused modules.

13.50. Printing statistics.

=== SOC ===

   Number of wires:               2375
   Number of wire bits:           6195
   Number of public wires:        2375
   Number of public wire bits:    6195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3492
     CCU2C                         140
     DP16KD                          8
     L6MUX21                       179
     LUT4                         2035
     PFUMX                         468
     TRELLIS_DPR16X4                32
     TRELLIS_FF                    630

13.51. Executing CHECK pass (checking for obvious problems).
Checking module SOC...
Found and reported 0 problems.

14. Executing JSON backend.

Warnings: 65 unique messages, 65 total
End of script. Logfile hash: eb2046c490, CPU: user 4.44s system 0.32s, MEM: 836.12 MB peak
Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/kevargaso/anaconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 38% 8x techmap (1 sec), 11% 26x opt_clean (0 sec), ...
