#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 18 17:03:20 2023
# Process ID: 1236
# Current directory: C:/sdup2/sdup/lab/final_project/Taylor_mod
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18424 C:\sdup2\sdup\lab\final_project\Taylor_mod\Taylor_mod.xpr
# Log file: C:/sdup2/sdup/lab/final_project/Taylor_mod/vivado.log
# Journal file: C:/sdup2/sdup/lab/final_project/Taylor_mod\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.xpr
INFO: [Project 1-313] Project file moved from 'C:/sdup/lab/final_project/Taylor_mod' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/MyPrograms/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 680.059 ; gain = 85.328
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Taylor_mod_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Taylor_mod_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv:168]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f254d26754074cd8aaac55739f293f6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Taylor_mod_rtl_tb_behav xil_defaultlib.Taylor_mod_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Taylor_mod_rtl
Compiling module xil_defaultlib.Taylor_mod_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Taylor_mod_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Taylor_mod_rtl_tb_behav -key {Behavioral:sim_1:Functional:Taylor_mod_rtl_tb} -tclbatch {Taylor_mod_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Taylor_mod_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
RESULT: Calculated arccos for 0.000000 is equal to 1.000000
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 756.242 ; gain = 31.090
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Taylor_mod_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 756.242 ; gain = 31.090
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Taylor_mod_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Taylor_mod_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv:168]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f254d26754074cd8aaac55739f293f6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Taylor_mod_rtl_tb_behav xil_defaultlib.Taylor_mod_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Taylor_mod_rtl
Compiling module xil_defaultlib.Taylor_mod_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Taylor_mod_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Taylor_mod_rtl_tb_behav -key {Behavioral:sim_1:Functional:Taylor_mod_rtl_tb} -tclbatch {Taylor_mod_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Taylor_mod_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
RESULT: Calculated arccos for 3.000000 is equal to 2.000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Taylor_mod_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 757.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Taylor_mod_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Taylor_mod_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv:168]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f254d26754074cd8aaac55739f293f6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Taylor_mod_rtl_tb_behav xil_defaultlib.Taylor_mod_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Taylor_mod_rtl
Compiling module xil_defaultlib.Taylor_mod_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Taylor_mod_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Taylor_mod_rtl_tb_behav -key {Behavioral:sim_1:Functional:Taylor_mod_rtl_tb} -tclbatch {Taylor_mod_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Taylor_mod_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
RESULT: Calculated arccos for 3758096384.000000 is equal to 2248839611.000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Taylor_mod_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 763.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Taylor_mod_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Taylor_mod_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv:168]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f254d26754074cd8aaac55739f293f6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Taylor_mod_rtl_tb_behav xil_defaultlib.Taylor_mod_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Taylor_mod_rtl
Compiling module xil_defaultlib.Taylor_mod_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Taylor_mod_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Taylor_mod_rtl_tb_behav -key {Behavioral:sim_1:Functional:Taylor_mod_rtl_tb} -tclbatch {Taylor_mod_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Taylor_mod_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
RESULT: Calculated arccos for 3.000000 is equal to 2.000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Taylor_mod_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 786.062 ; gain = 2.406
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Taylor_mod_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Taylor_mod_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv:168]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f254d26754074cd8aaac55739f293f6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Taylor_mod_rtl_tb_behav xil_defaultlib.Taylor_mod_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Taylor_mod_rtl
Compiling module xil_defaultlib.Taylor_mod_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Taylor_mod_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Taylor_mod_rtl_tb_behav -key {Behavioral:sim_1:Functional:Taylor_mod_rtl_tb} -tclbatch {Taylor_mod_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Taylor_mod_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
RESULT: Calculated arccos for 3.500000 is equal to 2.094395
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Taylor_mod_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 786.062 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Taylor_mod_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Taylor_mod_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv:168]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f254d26754074cd8aaac55739f293f6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Taylor_mod_rtl_tb_behav xil_defaultlib.Taylor_mod_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Taylor_mod_rtl
Compiling module xil_defaultlib.Taylor_mod_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Taylor_mod_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Taylor_mod_rtl_tb_behav -key {Behavioral:sim_1:Functional:Taylor_mod_rtl_tb} -tclbatch {Taylor_mod_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Taylor_mod_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
RESULT: Calculated arccos for -0.500000 is equal to 2.094395
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Taylor_mod_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 786.062 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Taylor_mod_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Taylor_mod_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv:167]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl_tb
INFO: [VRFC 10-2458] undeclared symbol cos_in, assumed default net type wire [C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv:16]
ERROR: [VRFC 10-1280] procedural assignment to a non-register cos_in is not permitted, left-hand side should be reg/integer/time/genvar [C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv:34]
ERROR: [VRFC 10-2865] module 'Taylor_mod_rtl_tb' ignored due to previous errors [C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Taylor_mod_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Taylor_mod_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv:167]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl_tb
ERROR: [VRFC 10-2989] 'value_in' is not declared [C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv:42]
ERROR: [VRFC 10-2865] module 'Taylor_mod_rtl_tb' ignored due to previous errors [C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Taylor_mod_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Taylor_mod_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv:167]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl_tb
ERROR: [VRFC 10-2989] 'value_in' is not declared [C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv:42]
ERROR: [VRFC 10-2865] module 'Taylor_mod_rtl_tb' ignored due to previous errors [C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Taylor_mod_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Taylor_mod_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv:167]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f254d26754074cd8aaac55739f293f6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Taylor_mod_rtl_tb_behav xil_defaultlib.Taylor_mod_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Taylor_mod_rtl
Compiling module xil_defaultlib.Taylor_mod_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Taylor_mod_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup2/sdup/lab/final_project/Taylor_mod/Taylor_mod.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Taylor_mod_rtl_tb_behav -key {Behavioral:sim_1:Functional:Taylor_mod_rtl_tb} -tclbatch {Taylor_mod_rtl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Taylor_mod_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
RESULT: Calculated arccos for -0.500000 is equal to 2.094395
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Taylor_mod_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 786.062 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 18 19:07:25 2023...
