<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Parameters</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part399.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part401.htm">Next &gt;</a></p><p class="s25" style="padding-top: 18pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark522">&zwnj;</a>Parameters<a name="bookmark569">&zwnj;</a></p><p class="s18" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Table 222: <span class="h4">ACX_LRAM2K_SDP Parameters</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:6.375pt" cellspacing="0"><tr style="height:29pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s55" style="padding-left: 28pt;text-indent: 0pt;text-align: left;">Parameter</p></td><td style="width:70pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s55" style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Supported Values</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s55" style="padding-top: 5pt;padding-left: 10pt;padding-right: 8pt;text-indent: -3pt;line-height: 106%;text-align: left;">Default Value</p></td><td style="width:302pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s55" style="text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:21pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">read_width</p></td><td style="width:70pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">36, 72, 144</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">72</p></td><td style="width:302pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Read port data width.</p></td></tr><tr style="height:21pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">write_width</p></td><td style="width:70pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">36, 72, 144</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">72</p></td><td style="width:302pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Write port data width.</p></td></tr><tr style="height:40pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">wrclk_polarity</p></td><td style="width:70pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;rise&quot;, &quot;fall&quot;</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;rise&quot;</p></td><td style="width:302pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;padding-right: 41pt;text-indent: 0pt;line-height: 126%;text-align: left;">Determines whether the <span class="s56">wrclk </span>signal uses the falling edge or the rising edge: &quot;rise&quot; – rising edge.</p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;line-height: 7pt;text-align: left;">&quot;fall&quot; – falling edge.</p></td></tr><tr style="height:40pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">rdclk_polarity</p></td><td style="width:70pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;rise&quot;, &quot;fall&quot;</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;rise&quot;</p></td><td style="width:302pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;padding-right: 41pt;text-indent: 0pt;line-height: 126%;text-align: left;">Determines whether the <span class="s56">rdclk </span>signal uses the falling edge or the rising edge: &quot;rise&quot; – rising edge.</p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;line-height: 7pt;text-align: left;">&quot;fall&quot; – falling edge.</p></td></tr><tr style="height:48pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">outreg_enable</p></td><td style="width:70pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">0, 1</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">0</p></td><td style="width:302pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Determines whether the output register is enabled:</p><p class="s57" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;line-height: 106%;text-align: left;">0 – disables the output register and results in a read latency of zero cycles (i.e., combinatorial read, <span class="s56">dout[] </span>changes immediately corresponding to changes in <span class="s56">rdaddr[]</span>).</p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;line-height: 8pt;text-align: left;">1 – enables the output register and results in a read latency of one cycle.</p></td></tr><tr style="height:49pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">clear_enable</p></td><td style="width:70pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">0, 1</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">0</p></td><td style="width:302pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Determines if the contents of the memory array are reset by <span class="s56">outreg_rstn</span>:</p><p class="s57" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">0 – memory contents are not changed when <span class="s56">outreg_rstn </span>is asserted.</p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1 – memory contents are reset to 0 when <span class="s56">outreg_rstn </span>is asserted in addition to any output register values also being reset to 0.</p></td></tr><tr style="height:66pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">outreg_sr_assertion</p></td><td style="width:70pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;padding-right: 17pt;text-indent: 0pt;line-height: 106%;text-align: left;">&quot;clocked&quot;, &quot;unclocked&quot;</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;clocked&quot;</p></td><td style="width:302pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;line-height: 106%;text-align: left;">Determines whether the assertion of the reset of the output register is synchronous or asynchronous with respect to the <span class="s56">rdclk </span>input:</p><p class="s57" style="padding-top: 1pt;padding-left: 4pt;padding-right: 10pt;text-indent: 0pt;line-height: 106%;text-align: left;">&quot;clocked&quot; – synchronous reset. The output register is reset upon the next rising edge of the clock when <span class="s56">outreg_rstn </span>is asserted.</p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;line-height: 106%;text-align: left;">&quot;unclocked&quot; – asynchronous reset. The output register is reset immediately following the assertion of the <span class="s56">outreg_rstn </span>input.</p></td></tr><tr style="height:94pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">mem_init_file</p></td><td style="width:70pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Path to HEX file</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;&quot;</p></td><td style="width:302pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Provides a mechanism to set the initial contents of the memory:</p><p class="s57" style="padding-top: 5pt;padding-left: 25pt;padding-right: 9pt;text-indent: -8pt;text-align: left;"><span><img width="4" height="4" alt="image" src="Image_511.png"/></span><span class="s82"> </span>If the <span class="s56">mem_init_file </span>parameter is defined, the memory is initialized with the values defined in the file pointed to by the <span class="s56">mem_init_file </span><a href="part408.htm#bookmark574" style=" color: #303030; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7pt;">parameter according to the format defined in </a><span style=" color: #007D39;">Memory Initialization (see page 285)</span>.</p><p class="s57" style="padding-top: 2pt;padding-left: 25pt;padding-right: 9pt;text-indent: -8pt;text-align: left;"><span><img width="4" height="4" alt="image" src="Image_512.png"/></span><span class="s82"> </span>If the <span class="s56">mem_init_file </span>parameter is left at the default value of &quot;&quot;, the initial contents are defined by the values of the <span class="s56">initd_0 </span>through<span class="s56">initd_31</span>parameters.</p><p class="s57" style="padding-top: 2pt;padding-left: 25pt;padding-right: 9pt;text-indent: -8pt;text-align: left;"><span><img width="4" height="4" alt="image" src="Image_513.png"/></span><span class="s82"> </span>If the memory initialization parameters and the <span class="s56">mem_init_file </span>parameters are not defined, the contents of the memory remain uninitialized.</p></td></tr><tr style="height:30pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">initd_0–initd_31</p></td><td style="width:70pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">72-bit hex number</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">X</p></td><td style="width:302pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">The <span class="s56">initd_0 </span>through <span class="s56">initd_31 </span>parameters define the initial contents of the memory associated with <span class="s56">dout[71:0] </span><a href="part408.htm#bookmark574" style=" color: #303030; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7pt;">as defined in </a><span style=" color: #007D39;">Memory Initialization (see page 285)</span>.</p></td></tr></table><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part399.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part401.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
