
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17928 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 387.277 ; gain = 100.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:15]
	Parameter CREDITS_SCREEN bound to: 0 - type: integer 
	Parameter MAIN_MENU_SCREEN bound to: 1 - type: integer 
	Parameter CHARACTER_SCREEN bound to: 2 - type: integer 
	Parameter GAME_SCREEN bound to: 3 - type: integer 
	Parameter PAUSE_SCREEN bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'flexible_clock' [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/flexible_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flexible_clock' (1#1) [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/flexible_clock.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'CLOCK' does not match port width (32) of module 'flexible_clock' [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:39]
WARNING: [Synth 8-689] width (1) of port connection 'CLOCK' does not match port width (32) of module 'flexible_clock' [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:40]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (2#1) [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
INFO: [Synth 8-6157] synthesizing module 'pause_screen' [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/pause_screen.v:23]
INFO: [Synth 8-3876] $readmem data file 'pause_screen.mem' is read successfully [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/pause_screen.v:50]
WARNING: [Synth 8-689] width (1) of port connection 'CLOCK' does not match port width (32) of module 'flexible_clock' [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/pause_screen.v:42]
WARNING: [Synth 8-689] width (1) of port connection 'CLOCK' does not match port width (32) of module 'flexible_clock' [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/pause_screen.v:43]
WARNING: [Synth 8-689] width (1) of port connection 'CLOCK' does not match port width (32) of module 'flexible_clock' [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/pause_screen.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/pause_screen.v:61]
INFO: [Synth 8-6155] done synthesizing module 'pause_screen' (3#1) [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/pause_screen.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'pause_back_screen' does not match port width (4) of module 'pause_screen' [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:51]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_display' [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/seven_seg_display.v:23]
	Parameter ZERO bound to: 7'b1000000 
	Parameter ONE bound to: 7'b1111001 
	Parameter TWO bound to: 7'b0100100 
	Parameter THREE bound to: 7'b0110000 
	Parameter FOUR bound to: 7'b0011001 
	Parameter FIVE bound to: 7'b0010010 
	Parameter SIX bound to: 7'b0000010 
	Parameter SEVEN bound to: 7'b1111000 
	Parameter EIGHT bound to: 7'b0000000 
	Parameter NINE bound to: 7'b0010000 
WARNING: [Synth 8-689] width (1) of port connection 'CLOCK' does not match port width (32) of module 'flexible_clock' [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/seven_seg_display.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/seven_seg_display.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/seven_seg_display.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/seven_seg_display.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/seven_seg_display.v:107]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_display' (4#1) [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/seven_seg_display.v:23]
WARNING: [Synth 8-3848] Net oled_data0 in module/entity Top_Student does not have driver. [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:31]
WARNING: [Synth 8-3848] Net oled_data1 in module/entity Top_Student does not have driver. [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:31]
WARNING: [Synth 8-3848] Net oled_data2 in module/entity Top_Student does not have driver. [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:31]
WARNING: [Synth 8-3848] Net main_next_screen in module/entity Top_Student does not have driver. [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:35]
WARNING: [Synth 8-3848] Net credits_next_screen in module/entity Top_Student does not have driver. [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:34]
WARNING: [Synth 8-3848] Net character_next_screen in module/entity Top_Student does not have driver. [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (5#1) [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:15]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[31]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[30]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[29]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[28]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[27]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[26]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[25]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[24]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[23]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[22]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[21]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[20]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[19]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[18]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[17]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[16]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[15]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[14]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[13]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[12]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[11]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[10]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[9]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[8]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[7]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[6]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[5]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[4]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[3]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[2]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[1]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port btnC
WARNING: [Synth 8-3331] design Top_Student has unconnected port btnL
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 442.117 ; gain = 155.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 442.117 ; gain = 155.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 442.117 ; gain = 155.355
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 775.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 775.266 ; gain = 488.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 775.266 ; gain = 488.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 775.266 ; gain = 488.504
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element oled_data_reg was removed.  [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/pause_screen.v:87]
INFO: [Synth 8-802] inferred FSM for state register 'screen_state_reg' in module 'Top_Student'
INFO: [Synth 8-5544] ROM "screen_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "screen_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                             0100
*
                  iSTATE |                              001 |                             0001
                 iSTATE0 |                              010 |                             0011
                 iSTATE2 |                              011 |                             0010
                 iSTATE1 |                              100 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'screen_state_reg' using encoding 'sequential' in module 'Top_Student'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 775.266 ; gain = 488.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module flexible_clock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pause_screen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module seven_seg_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	  14 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element screen4/clock5/reg_clock_reg was removed.  [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/flexible_clock.v:34]
WARNING: [Synth 8-6014] Unused sequential element screen4/pause_back_screen_reg was removed.  [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/pause_screen.v:64]
INFO: [Synth 8-5546] ROM "display/fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display/fsm_next_state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element screen4/oled_data_reg was removed.  [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sources_1/new/pause_screen.v:87]
WARNING: [Synth 8-3917] design Top_Student has port JC[7] driven by constant 1
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[31]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[30]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[29]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[28]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[27]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[26]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[25]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[24]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[23]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[22]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[21]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[20]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[19]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[18]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[17]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[16]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[15]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[14]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[13]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[12]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[11]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[10]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[9]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[8]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[7]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[6]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[5]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[4]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[3]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[2]
WARNING: [Synth 8-3331] design flexible_clock has unconnected port CLOCK[1]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port btnC
WARNING: [Synth 8-3331] design Top_Student has unconnected port btnL
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\screen4/state_reg[1] )
WARNING: [Synth 8-3332] Sequential element (screen4/state_reg[1]) is unused and will be removed from module Top_Student.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 775.266 ; gain = 488.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+-----------------------+---------------+----------------+
|Module Name  | RTL Object            | Depth x Width | Implemented As | 
+-------------+-----------------------+---------------+----------------+
|pause_screen | oled_data_reg         | 8192x16       | Block RAM      | 
|Top_Student  | screen4/oled_data_reg | 8192x16       | Block RAM      | 
+-------------+-----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/screen4/oled_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/screen4/oled_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/screen4/oled_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/screen4/oled_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 789.422 ; gain = 502.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 853.668 ; gain = 566.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance screen4/oled_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance screen4/oled_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 876.750 ; gain = 589.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 876.750 ; gain = 589.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 876.750 ; gain = 589.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 876.750 ; gain = 589.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 876.750 ; gain = 589.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 876.750 ; gain = 589.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 876.750 ; gain = 589.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |   438|
|3     |LUT1       |    43|
|4     |LUT2       |   382|
|5     |LUT3       |   578|
|6     |LUT4       |   495|
|7     |LUT5       |   335|
|8     |LUT6       |   813|
|9     |MUXF7      |     5|
|10    |RAMB36E1_2 |     1|
|11    |RAMB36E1_3 |     1|
|12    |RAMB36E1_8 |     1|
|13    |RAMB36E1_9 |     1|
|14    |FDE_1      |    32|
|15    |FDRE       |   339|
|16    |IBUF       |     3|
|17    |OBUF       |    18|
|18    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------+------------------+------+
|      |Instance     |Module            |Cells |
+------+-------------+------------------+------+
|1     |top          |                  |  3490|
|2     |  clock1     |flexible_clock    |    50|
|3     |  clock6p25m |flexible_clock_0  |    51|
|4     |  dis        |seven_seg_display |  2282|
|5     |    clock1k  |flexible_clock_3  |    57|
|6     |  display    |Oled_Display      |   414|
|7     |  screen4    |pause_screen      |   207|
|8     |    clock1   |flexible_clock_1  |    50|
|9     |    clock1k  |flexible_clock_2  |    50|
+------+-------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 876.750 ; gain = 589.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 876.750 ; gain = 256.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 876.750 ; gain = 589.988
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 482 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 876.750 ; gain = 601.496
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 876.750 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 23:00:50 2024...
