

================================================================
== Vivado HLS Report for 'FAST1_Core'
================================================================
* Date:           Tue Dec  4 10:48:11 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FAST
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.490|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-----------------------+-----+-------+-----+-------+---------+
        |                                          |                       |   Latency   |   Interval  | Pipeline|
        |                 Instance                 |         Module        | min |  max  | min |  max  |   Type  |
        +------------------------------------------+-----------------------+-----+-------+-----+-------+---------+
        |grp_FAST_t_opr_fu_348                     |FAST_t_opr             |    ?|      ?|    ?|      ?|   none  |
        |grp_Loop_loop_height_pro_fu_357           |Loop_loop_height_pro   |  141|  78893|  141|  78893|   none  |
        |grp_AXIvideo2Mat_fu_368                   |AXIvideo2Mat           |    3|  78483|    3|  78483|   none  |
        |grp_Mat2AXIvideo_fu_393                   |Mat2AXIvideo           |    1|  77761|    1|  77761|   none  |
        |grp_CvtColor_fu_416                       |CvtColor               |    1|  77521|    1|  77521|   none  |
        |grp_PaintMask_fu_426                      |PaintMask              |    ?|      ?|    ?|      ?|   none  |
        |grp_Duplicate_fu_439                      |Duplicate              |    1|  77521|    1|  77521|   none  |
        |StgValue_68_Block_Mat_exit124544_fu_454   |Block_Mat_exit124544   |    0|      0|    0|      0|   none  |
        |StgValue_59_Block_Mat_exit12454_s_fu_465  |Block_Mat_exit12454_s  |    0|      0|    0|      0|   none  |
        |StgValue_58_FAST1_Core_entry69_fu_483     |FAST1_Core_entry69     |    0|      0|    0|      0|   none  |
        +------------------------------------------+-----------------------+-----+-------+-----+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%threhold_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %threhold)"   --->   Operation 18 'read' 'threhold_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cols)"   --->   Operation 19 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rows)"   --->   Operation 20 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_neg393_i_i_loc_c = alloca i32, align 4"   --->   Operation 21 'alloca' 'p_neg393_i_i_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_27_loc_c = alloca i32, align 4"   --->   Operation 22 'alloca' 'tmp_27_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_loc_c = alloca i32, align 4"   --->   Operation 23 'alloca' 'tmp_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_src_cols_V_c495 = alloca i32, align 4"   --->   Operation 24 'alloca' 'p_src_cols_V_c495' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_src_rows_V_c494 = alloca i32, align 4"   --->   Operation 25 'alloca' 'p_src_rows_V_c494' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%gray_cols_V_c = alloca i32, align 4"   --->   Operation 26 'alloca' 'gray_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%gray_rows_V_c = alloca i32, align 4"   --->   Operation 27 'alloca' 'gray_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%src1_cols_V_c = alloca i32, align 4"   --->   Operation 28 'alloca' 'src1_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%src1_rows_V_c = alloca i32, align 4"   --->   Operation 29 'alloca' 'src1_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%src0_cols_V_c = alloca i32, align 4"   --->   Operation 30 'alloca' 'src0_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%src0_rows_V_c = alloca i32, align 4"   --->   Operation 31 'alloca' 'src0_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_dst_cols_V_c = alloca i32, align 4"   --->   Operation 32 'alloca' 'p_dst_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_dst_rows_V_c = alloca i32, align 4"   --->   Operation 33 'alloca' 'p_dst_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_src_cols_V_c = alloca i32, align 4"   --->   Operation 34 'alloca' 'p_src_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%cols_c493 = alloca i32, align 4"   --->   Operation 35 'alloca' 'cols_c493' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_src_rows_V_c = alloca i32, align 4"   --->   Operation 36 'alloca' 'p_src_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rows_c492 = alloca i32, align 4"   --->   Operation 37 'alloca' 'rows_c492' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%threhold_c = alloca i8, align 1"   --->   Operation 38 'alloca' 'threhold_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%cols_c491 = alloca i32, align 4"   --->   Operation 39 'alloca' 'cols_c491' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%cols_c = alloca i32, align 4"   --->   Operation 40 'alloca' 'cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rows_c490 = alloca i32, align 4"   --->   Operation 41 'alloca' 'rows_c490' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%rows_c = alloca i32, align 4"   --->   Operation 42 'alloca' 'rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_src_data_stream_0_s = alloca i8, align 1" [image_core.cpp:20]   --->   Operation 43 'alloca' 'p_src_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_src_data_stream_1_s = alloca i8, align 1" [image_core.cpp:20]   --->   Operation 44 'alloca' 'p_src_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_src_data_stream_2_s = alloca i8, align 1" [image_core.cpp:20]   --->   Operation 45 'alloca' 'p_src_data_stream_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_dst_data_stream_0_s = alloca i8, align 1" [image_core.cpp:21]   --->   Operation 46 'alloca' 'p_dst_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_dst_data_stream_1_s = alloca i8, align 1" [image_core.cpp:21]   --->   Operation 47 'alloca' 'p_dst_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_dst_data_stream_2_s = alloca i8, align 1" [image_core.cpp:21]   --->   Operation 48 'alloca' 'p_dst_data_stream_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%src0_data_stream_0_s = alloca i8, align 1" [image_core.cpp:22]   --->   Operation 49 'alloca' 'src0_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%src0_data_stream_1_s = alloca i8, align 1" [image_core.cpp:22]   --->   Operation 50 'alloca' 'src0_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%src0_data_stream_2_s = alloca i8, align 1" [image_core.cpp:22]   --->   Operation 51 'alloca' 'src0_data_stream_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%src1_data_stream_0_s = alloca i8, align 1" [image_core.cpp:23]   --->   Operation 52 'alloca' 'src1_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%src1_data_stream_1_s = alloca i8, align 1" [image_core.cpp:23]   --->   Operation 53 'alloca' 'src1_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%src1_data_stream_2_s = alloca i8, align 1" [image_core.cpp:23]   --->   Operation 54 'alloca' 'src1_data_stream_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mask_data_stream_0_s = alloca i8, align 1" [image_core.cpp:24]   --->   Operation 55 'alloca' 'mask_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%dmask_data_stream_0 = alloca i8, align 1" [image_core.cpp:25]   --->   Operation 56 'alloca' 'dmask_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%gray_data_stream_0_s = alloca i8, align 1" [image_core.cpp:26]   --->   Operation 57 'alloca' 'gray_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 58 [1/1] (2.26ns)   --->   "call fastcc void @FAST1_Core.entry69(i32 %rows_read, i32 %cols_read, i8 %threhold_read, i32* %rows_c, i32* %rows_c490, i32* %cols_c, i32* %cols_c491, i8* %threhold_c)"   --->   Operation 58 'call' <Predicate = true> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call fastcc void @Block_Mat.exit12454_(i32* nocapture %rows_c, i32* nocapture %cols_c, i32* %rows_c492, i32* %p_src_rows_V_c, i32* %cols_c493, i32* %p_src_cols_V_c, i32* %p_dst_rows_V_c, i32* %p_dst_cols_V_c, i32* %src0_rows_V_c, i32* %src0_cols_V_c, i32* %src1_rows_V_c, i32* %src1_cols_V_c, i32* %gray_rows_V_c, i32* %gray_cols_V_c)"   --->   Operation 59 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i32* %src_axis_V_data_V, i4* %src_axis_V_keep_V, i4* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, i32* nocapture %p_src_rows_V_c, i32* nocapture %p_src_cols_V_c, i8* %p_src_data_stream_0_s, i8* %p_src_data_stream_1_s, i8* %p_src_data_stream_2_s, i32* %p_src_rows_V_c494, i32* %p_src_cols_V_c495)" [image_core.cpp:30]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i32* %src_axis_V_data_V, i4* %src_axis_V_keep_V, i4* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, i32* nocapture %p_src_rows_V_c, i32* nocapture %p_src_cols_V_c, i8* %p_src_data_stream_0_s, i8* %p_src_data_stream_1_s, i8* %p_src_data_stream_2_s, i32* %p_src_rows_V_c494, i32* %p_src_cols_V_c495)" [image_core.cpp:30]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (0.00ns)   --->   "call fastcc void @Duplicate(i32* nocapture %p_src_rows_V_c494, i32* nocapture %p_src_cols_V_c495, i8* %p_src_data_stream_0_s, i8* %p_src_data_stream_1_s, i8* %p_src_data_stream_2_s, i8* %src0_data_stream_0_s, i8* %src0_data_stream_1_s, i8* %src0_data_stream_2_s, i8* %src1_data_stream_0_s, i8* %src1_data_stream_1_s, i8* %src1_data_stream_2_s)" [image_core.cpp:31]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @Duplicate(i32* nocapture %p_src_rows_V_c494, i32* nocapture %p_src_cols_V_c495, i8* %p_src_data_stream_0_s, i8* %p_src_data_stream_1_s, i8* %p_src_data_stream_2_s, i8* %src0_data_stream_0_s, i8* %src0_data_stream_1_s, i8* %src0_data_stream_2_s, i8* %src1_data_stream_0_s, i8* %src1_data_stream_1_s, i8* %src1_data_stream_2_s)" [image_core.cpp:31]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 64 [2/2] (0.00ns)   --->   "call fastcc void @CvtColor(i32* nocapture %src0_rows_V_c, i32* nocapture %src0_cols_V_c, i8* %src0_data_stream_0_s, i8* %src0_data_stream_1_s, i8* %src0_data_stream_2_s, i8* %gray_data_stream_0_s)" [image_core.cpp:32]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @CvtColor(i32* nocapture %src0_rows_V_c, i32* nocapture %src0_cols_V_c, i8* %src0_data_stream_0_s, i8* %src0_data_stream_1_s, i8* %src0_data_stream_2_s, i8* %gray_data_stream_0_s)" [image_core.cpp:32]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 66 [2/2] (0.00ns)   --->   "call fastcc void @FAST_t_opr(i32* nocapture %gray_rows_V_c, i32* nocapture %gray_cols_V_c, i8* %gray_data_stream_0_s, i8* %mask_data_stream_0_s, i8* nocapture %threhold_c)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:33]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @FAST_t_opr(i32* nocapture %gray_rows_V_c, i32* nocapture %gray_cols_V_c, i8* %gray_data_stream_0_s, i8* %mask_data_stream_0_s, i8* nocapture %threhold_c)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:33]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "call fastcc void @Block_Mat.exit124544([320 x i8]* null, i32* nocapture %cols_c491, i32* nocapture %rows_c490, i32* %tmp_loc_c, i32* %tmp_27_loc_c, i32* %p_neg393_i_i_loc_c)"   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 69 [2/2] (0.00ns)   --->   "call fastcc void @Loop_loop_height_pro(i32* nocapture %tmp_27_loc_c, i32* nocapture %tmp_loc_c, i32* nocapture %rows_c492, i32* nocapture %p_neg393_i_i_loc_c, i32* nocapture %cols_c493, i8* %mask_data_stream_0_s, i8* %dmask_data_stream_0)"   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @Loop_loop_height_pro(i32* nocapture %tmp_27_loc_c, i32* nocapture %tmp_loc_c, i32* nocapture %rows_c492, i32* nocapture %p_neg393_i_i_loc_c, i32* nocapture %cols_c493, i8* %mask_data_stream_0_s, i8* %dmask_data_stream_0)"   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 71 [2/2] (0.00ns)   --->   "call fastcc void @PaintMask(i32* nocapture %src1_rows_V_c, i32* nocapture %src1_cols_V_c, i8* %src1_data_stream_0_s, i8* %src1_data_stream_1_s, i8* %src1_data_stream_2_s, i8* %dmask_data_stream_0, i8* %p_dst_data_stream_0_s, i8* %p_dst_data_stream_1_s, i8* %p_dst_data_stream_2_s)" [image_core.cpp:35]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @PaintMask(i32* nocapture %src1_rows_V_c, i32* nocapture %src1_cols_V_c, i8* %src1_data_stream_0_s, i8* %src1_data_stream_1_s, i8* %src1_data_stream_2_s, i8* %dmask_data_stream_0, i8* %p_dst_data_stream_0_s, i8* %p_dst_data_stream_1_s, i8* %p_dst_data_stream_2_s)" [image_core.cpp:35]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 73 [2/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i32* nocapture %p_dst_rows_V_c, i32* nocapture %p_dst_cols_V_c, i8* %p_dst_data_stream_0_s, i8* %p_dst_data_stream_1_s, i8* %p_dst_data_stream_2_s, i32* %dst_axis_V_data_V, i4* %dst_axis_V_keep_V, i4* %dst_axis_V_strb_V, i1* %dst_axis_V_user_V, i1* %dst_axis_V_last_V, i1* %dst_axis_V_id_V, i1* %dst_axis_V_dest_V)" [image_core.cpp:36]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i32* nocapture %p_dst_rows_V_c, i32* nocapture %p_dst_cols_V_c, i8* %p_dst_data_stream_0_s, i8* %p_dst_data_stream_1_s, i8* %p_dst_data_stream_2_s, i32* %dst_axis_V_data_V, i4* %dst_axis_V_keep_V, i4* %dst_axis_V_strb_V, i1* %dst_axis_V_user_V, i1* %dst_axis_V_last_V, i1* %dst_axis_V_id_V, i1* %dst_axis_V_dest_V)" [image_core.cpp:36]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [image_core.cpp:11]   --->   Operation 75 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %src_axis_V_data_V), !map !317"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %src_axis_V_keep_V), !map !321"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %src_axis_V_strb_V), !map !325"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_user_V), !map !329"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_last_V), !map !333"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_id_V), !map !337"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_dest_V), !map !341"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dst_axis_V_data_V), !map !345"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %dst_axis_V_keep_V), !map !349"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %dst_axis_V_strb_V), !map !353"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_user_V), !map !357"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_last_V), !map !361"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_id_V), !map !365"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_dest_V), !map !369"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !373"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !379"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %threhold), !map !383"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @FAST1_Core_str) nounwind"   --->   Operation 93 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_src_OC_data_stream_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_src_data_stream_0_s, i8* %p_src_data_stream_0_s)"   --->   Operation 94 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_src_OC_data_stream_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_src_data_stream_1_s, i8* %p_src_data_stream_1_s)"   --->   Operation 96 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_src_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_src_data_stream_2_s, i8* %p_src_data_stream_2_s)"   --->   Operation 98 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_dst_OC_data_stream_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_dst_data_stream_0_s, i8* %p_dst_data_stream_0_s)"   --->   Operation 100 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_dst_OC_data_stream_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_dst_data_stream_1_s, i8* %p_dst_data_stream_1_s)"   --->   Operation 102 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_dst_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_dst_data_stream_2_s, i8* %p_dst_data_stream_2_s)"   --->   Operation 104 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @src0_OC_data_stream_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %src0_data_stream_0_s, i8* %src0_data_stream_0_s)"   --->   Operation 106 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src0_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @src0_OC_data_stream_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %src0_data_stream_1_s, i8* %src0_data_stream_1_s)"   --->   Operation 108 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src0_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @src0_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %src0_data_stream_2_s, i8* %src0_data_stream_2_s)"   --->   Operation 110 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src0_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @src1_OC_data_stream_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 20000, i32 20000, i8* %src1_data_stream_0_s, i8* %src1_data_stream_0_s)"   --->   Operation 112 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @src1_OC_data_stream_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 20000, i32 20000, i8* %src1_data_stream_1_s, i8* %src1_data_stream_1_s)"   --->   Operation 114 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @src1_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 20000, i32 20000, i8* %src1_data_stream_2_s, i8* %src1_data_stream_2_s)"   --->   Operation 116 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @mask_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %mask_data_stream_0_s, i8* %mask_data_stream_0_s)"   --->   Operation 118 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %mask_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @dmask_OC_data_stream, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %dmask_data_stream_0, i8* %dmask_data_stream_0)"   --->   Operation 120 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dmask_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @gray_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %gray_data_stream_0_s, i8* %gray_data_stream_0_s)"   --->   Operation 122 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gray_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_axis_V_data_V, i4* %src_axis_V_keep_V, i4* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:13]   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dst_axis_V_data_V, i4* %dst_axis_V_keep_V, i4* %dst_axis_V_strb_V, i1* %dst_axis_V_user_V, i1* %dst_axis_V_last_V, i1* %dst_axis_V_id_V, i1* %dst_axis_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:14]   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:15]   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:16]   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %threhold, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:17]   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:18]   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %rows_c, i32* %rows_c)"   --->   Operation 130 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @rows_c490_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %rows_c490, i32* %rows_c490)"   --->   Operation 132 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows_c490, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %cols_c, i32* %cols_c)"   --->   Operation 134 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @cols_c491_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %cols_c491, i32* %cols_c491)"   --->   Operation 136 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cols_c491, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @threhold_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 6, i32 0, i8* %threhold_c, i8* %threhold_c)"   --->   Operation 138 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %threhold_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @rows_c492_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 6, i32 0, i32* %rows_c492, i32* %rows_c492)"   --->   Operation 140 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows_c492, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @p_src_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_rows_V_c, i32* %p_src_rows_V_c)"   --->   Operation 142 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @cols_c493_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 6, i32 0, i32* %cols_c493, i32* %cols_c493)"   --->   Operation 144 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cols_c493, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @p_src_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_cols_V_c, i32* %p_src_cols_V_c)"   --->   Operation 146 'specchannel' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @p_dst_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 0, i32* %p_dst_rows_V_c, i32* %p_dst_rows_V_c)"   --->   Operation 148 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_dst_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @p_dst_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 0, i32* %p_dst_cols_V_c, i32* %p_dst_cols_V_c)"   --->   Operation 150 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_dst_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @src0_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i32* %src0_rows_V_c, i32* %src0_rows_V_c)"   --->   Operation 152 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src0_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @src0_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i32* %src0_cols_V_c, i32* %src0_cols_V_c)"   --->   Operation 154 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src0_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @src1_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 7, i32 0, i32* %src1_rows_V_c, i32* %src1_rows_V_c)"   --->   Operation 156 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src1_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 157 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @src1_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 7, i32 0, i32* %src1_cols_V_c, i32* %src1_cols_V_c)"   --->   Operation 158 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src1_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 159 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @gray_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i32* %gray_rows_V_c, i32* %gray_rows_V_c)"   --->   Operation 160 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gray_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 161 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @gray_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i32* %gray_cols_V_c, i32* %gray_cols_V_c)"   --->   Operation 162 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gray_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 163 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @p_src_OC_rows_OC_V_c4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_rows_V_c494, i32* %p_src_rows_V_c494)"   --->   Operation 164 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_rows_V_c494, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @p_src_OC_cols_OC_V_c4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_cols_V_c495, i32* %p_src_cols_V_c495)"   --->   Operation 166 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_cols_V_c495, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 167 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @tmp_OC_OC_loc_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 6, i32 0, i32* %tmp_loc_c, i32* %tmp_loc_c)"   --->   Operation 168 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tmp_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 169 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @tmp_OC_27_OC_loc_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 6, i32 0, i32* %tmp_27_loc_c, i32* %tmp_27_loc_c)"   --->   Operation 170 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tmp_27_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @p_OC_neg393_OC_i_OC_i, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 6, i32 0, i32* %p_neg393_i_i_loc_c, i32* %p_neg393_i_i_loc_c)"   --->   Operation 172 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_neg393_i_i_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 173 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "ret void" [image_core.cpp:37]   --->   Operation 174 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ threhold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
threhold_read         (read                ) [ 000000000000000000]
cols_read             (read                ) [ 000000000000000000]
rows_read             (read                ) [ 000000000000000000]
p_neg393_i_i_loc_c    (alloca              ) [ 001111111111111111]
tmp_27_loc_c          (alloca              ) [ 001111111111111111]
tmp_loc_c             (alloca              ) [ 001111111111111111]
p_src_cols_V_c495     (alloca              ) [ 001111111111111111]
p_src_rows_V_c494     (alloca              ) [ 001111111111111111]
gray_cols_V_c         (alloca              ) [ 001111111111111111]
gray_rows_V_c         (alloca              ) [ 001111111111111111]
src1_cols_V_c         (alloca              ) [ 001111111111111111]
src1_rows_V_c         (alloca              ) [ 001111111111111111]
src0_cols_V_c         (alloca              ) [ 001111111111111111]
src0_rows_V_c         (alloca              ) [ 001111111111111111]
p_dst_cols_V_c        (alloca              ) [ 001111111111111111]
p_dst_rows_V_c        (alloca              ) [ 001111111111111111]
p_src_cols_V_c        (alloca              ) [ 001111111111111111]
cols_c493             (alloca              ) [ 001111111111111111]
p_src_rows_V_c        (alloca              ) [ 001111111111111111]
rows_c492             (alloca              ) [ 001111111111111111]
threhold_c            (alloca              ) [ 011111111111111111]
cols_c491             (alloca              ) [ 011111111111111111]
cols_c                (alloca              ) [ 011111111111111111]
rows_c490             (alloca              ) [ 011111111111111111]
rows_c                (alloca              ) [ 011111111111111111]
p_src_data_stream_0_s (alloca              ) [ 001111111111111111]
p_src_data_stream_1_s (alloca              ) [ 001111111111111111]
p_src_data_stream_2_s (alloca              ) [ 001111111111111111]
p_dst_data_stream_0_s (alloca              ) [ 001111111111111111]
p_dst_data_stream_1_s (alloca              ) [ 001111111111111111]
p_dst_data_stream_2_s (alloca              ) [ 001111111111111111]
src0_data_stream_0_s  (alloca              ) [ 001111111111111111]
src0_data_stream_1_s  (alloca              ) [ 001111111111111111]
src0_data_stream_2_s  (alloca              ) [ 001111111111111111]
src1_data_stream_0_s  (alloca              ) [ 001111111111111111]
src1_data_stream_1_s  (alloca              ) [ 001111111111111111]
src1_data_stream_2_s  (alloca              ) [ 001111111111111111]
mask_data_stream_0_s  (alloca              ) [ 001111111111111111]
dmask_data_stream_0   (alloca              ) [ 001111111111111111]
gray_data_stream_0_s  (alloca              ) [ 001111111111111111]
StgValue_58           (call                ) [ 000000000000000000]
StgValue_59           (call                ) [ 000000000000000000]
StgValue_61           (call                ) [ 000000000000000000]
StgValue_63           (call                ) [ 000000000000000000]
StgValue_65           (call                ) [ 000000000000000000]
StgValue_67           (call                ) [ 000000000000000000]
StgValue_68           (call                ) [ 000000000000000000]
StgValue_70           (call                ) [ 000000000000000000]
StgValue_72           (call                ) [ 000000000000000000]
StgValue_74           (call                ) [ 000000000000000000]
StgValue_75           (specdataflowpipeline) [ 000000000000000000]
StgValue_76           (specbitsmap         ) [ 000000000000000000]
StgValue_77           (specbitsmap         ) [ 000000000000000000]
StgValue_78           (specbitsmap         ) [ 000000000000000000]
StgValue_79           (specbitsmap         ) [ 000000000000000000]
StgValue_80           (specbitsmap         ) [ 000000000000000000]
StgValue_81           (specbitsmap         ) [ 000000000000000000]
StgValue_82           (specbitsmap         ) [ 000000000000000000]
StgValue_83           (specbitsmap         ) [ 000000000000000000]
StgValue_84           (specbitsmap         ) [ 000000000000000000]
StgValue_85           (specbitsmap         ) [ 000000000000000000]
StgValue_86           (specbitsmap         ) [ 000000000000000000]
StgValue_87           (specbitsmap         ) [ 000000000000000000]
StgValue_88           (specbitsmap         ) [ 000000000000000000]
StgValue_89           (specbitsmap         ) [ 000000000000000000]
StgValue_90           (specbitsmap         ) [ 000000000000000000]
StgValue_91           (specbitsmap         ) [ 000000000000000000]
StgValue_92           (specbitsmap         ) [ 000000000000000000]
StgValue_93           (spectopmodule       ) [ 000000000000000000]
empty                 (specchannel         ) [ 000000000000000000]
StgValue_95           (specinterface       ) [ 000000000000000000]
empty_52              (specchannel         ) [ 000000000000000000]
StgValue_97           (specinterface       ) [ 000000000000000000]
empty_53              (specchannel         ) [ 000000000000000000]
StgValue_99           (specinterface       ) [ 000000000000000000]
empty_54              (specchannel         ) [ 000000000000000000]
StgValue_101          (specinterface       ) [ 000000000000000000]
empty_55              (specchannel         ) [ 000000000000000000]
StgValue_103          (specinterface       ) [ 000000000000000000]
empty_56              (specchannel         ) [ 000000000000000000]
StgValue_105          (specinterface       ) [ 000000000000000000]
empty_57              (specchannel         ) [ 000000000000000000]
StgValue_107          (specinterface       ) [ 000000000000000000]
empty_58              (specchannel         ) [ 000000000000000000]
StgValue_109          (specinterface       ) [ 000000000000000000]
empty_59              (specchannel         ) [ 000000000000000000]
StgValue_111          (specinterface       ) [ 000000000000000000]
empty_60              (specchannel         ) [ 000000000000000000]
StgValue_113          (specinterface       ) [ 000000000000000000]
empty_61              (specchannel         ) [ 000000000000000000]
StgValue_115          (specinterface       ) [ 000000000000000000]
empty_62              (specchannel         ) [ 000000000000000000]
StgValue_117          (specinterface       ) [ 000000000000000000]
empty_63              (specchannel         ) [ 000000000000000000]
StgValue_119          (specinterface       ) [ 000000000000000000]
empty_64              (specchannel         ) [ 000000000000000000]
StgValue_121          (specinterface       ) [ 000000000000000000]
empty_65              (specchannel         ) [ 000000000000000000]
StgValue_123          (specinterface       ) [ 000000000000000000]
StgValue_124          (specinterface       ) [ 000000000000000000]
StgValue_125          (specinterface       ) [ 000000000000000000]
StgValue_126          (specinterface       ) [ 000000000000000000]
StgValue_127          (specinterface       ) [ 000000000000000000]
StgValue_128          (specinterface       ) [ 000000000000000000]
StgValue_129          (specinterface       ) [ 000000000000000000]
empty_66              (specchannel         ) [ 000000000000000000]
StgValue_131          (specinterface       ) [ 000000000000000000]
empty_67              (specchannel         ) [ 000000000000000000]
StgValue_133          (specinterface       ) [ 000000000000000000]
empty_68              (specchannel         ) [ 000000000000000000]
StgValue_135          (specinterface       ) [ 000000000000000000]
empty_69              (specchannel         ) [ 000000000000000000]
StgValue_137          (specinterface       ) [ 000000000000000000]
empty_70              (specchannel         ) [ 000000000000000000]
StgValue_139          (specinterface       ) [ 000000000000000000]
empty_71              (specchannel         ) [ 000000000000000000]
StgValue_141          (specinterface       ) [ 000000000000000000]
empty_72              (specchannel         ) [ 000000000000000000]
StgValue_143          (specinterface       ) [ 000000000000000000]
empty_73              (specchannel         ) [ 000000000000000000]
StgValue_145          (specinterface       ) [ 000000000000000000]
empty_74              (specchannel         ) [ 000000000000000000]
StgValue_147          (specinterface       ) [ 000000000000000000]
empty_75              (specchannel         ) [ 000000000000000000]
StgValue_149          (specinterface       ) [ 000000000000000000]
empty_76              (specchannel         ) [ 000000000000000000]
StgValue_151          (specinterface       ) [ 000000000000000000]
empty_77              (specchannel         ) [ 000000000000000000]
StgValue_153          (specinterface       ) [ 000000000000000000]
empty_78              (specchannel         ) [ 000000000000000000]
StgValue_155          (specinterface       ) [ 000000000000000000]
empty_79              (specchannel         ) [ 000000000000000000]
StgValue_157          (specinterface       ) [ 000000000000000000]
empty_80              (specchannel         ) [ 000000000000000000]
StgValue_159          (specinterface       ) [ 000000000000000000]
empty_81              (specchannel         ) [ 000000000000000000]
StgValue_161          (specinterface       ) [ 000000000000000000]
empty_82              (specchannel         ) [ 000000000000000000]
StgValue_163          (specinterface       ) [ 000000000000000000]
empty_83              (specchannel         ) [ 000000000000000000]
StgValue_165          (specinterface       ) [ 000000000000000000]
empty_84              (specchannel         ) [ 000000000000000000]
StgValue_167          (specinterface       ) [ 000000000000000000]
empty_85              (specchannel         ) [ 000000000000000000]
StgValue_169          (specinterface       ) [ 000000000000000000]
empty_86              (specchannel         ) [ 000000000000000000]
StgValue_171          (specinterface       ) [ 000000000000000000]
empty_87              (specchannel         ) [ 000000000000000000]
StgValue_173          (specinterface       ) [ 000000000000000000]
StgValue_174          (ret                 ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_axis_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_axis_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_axis_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_axis_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_axis_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_axis_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_axis_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_axis_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_axis_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_axis_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_axis_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_axis_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dst_axis_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dst_axis_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="threhold">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threhold"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FAST1_Core.entry69"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_Mat.exit12454_"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Duplicate"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CvtColor"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FAST_t_opr"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_Mat.exit124544"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_loop_height_pro"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PaintMask"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FAST1_Core_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_data_stream_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_data_stream_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_OC_data_stream_2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_OC_data_stream_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_OC_data_stream_2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_OC_data_stream_1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_OC_data_stream_2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_OC_data_stream_1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmask_OC_data_stream"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c490_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c491_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="threhold_c_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c492_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c493_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_rows_OC_V_c4"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_cols_OC_V_c4"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_OC_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_OC_27_OC_loc_c_s"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_OC_neg393_OC_i_OC_i"/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="p_neg393_i_i_loc_c_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_neg393_i_i_loc_c/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_27_loc_c_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_27_loc_c/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_loc_c_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_loc_c/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_src_cols_V_c495_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_cols_V_c495/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_src_rows_V_c494_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_rows_V_c494/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="gray_cols_V_c_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gray_cols_V_c/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="gray_rows_V_c_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gray_rows_V_c/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="src1_cols_V_c_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src1_cols_V_c/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="src1_rows_V_c_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src1_rows_V_c/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="src0_cols_V_c_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src0_cols_V_c/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="src0_rows_V_c_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src0_rows_V_c/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_dst_cols_V_c_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_cols_V_c/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_dst_rows_V_c_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_rows_V_c/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_src_cols_V_c_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_cols_V_c/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="cols_c493_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c493/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_src_rows_V_c_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_rows_V_c/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="rows_c492_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c492/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="threhold_c_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="threhold_c/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="cols_c491_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c491/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="cols_c_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="rows_c490_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c490/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="rows_c_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_src_data_stream_0_s_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_src_data_stream_1_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_data_stream_1_s/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_src_data_stream_2_s_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_data_stream_2_s/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_dst_data_stream_0_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_dst_data_stream_1_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_data_stream_1_s/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_dst_data_stream_2_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_data_stream_2_s/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="src0_data_stream_0_s_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src0_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="src0_data_stream_1_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src0_data_stream_1_s/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="src0_data_stream_2_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src0_data_stream_2_s/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="src1_data_stream_0_s_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src1_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="src1_data_stream_1_s_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src1_data_stream_1_s/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="src1_data_stream_2_s_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src1_data_stream_2_s/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="mask_data_stream_0_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mask_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="dmask_data_stream_0_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dmask_data_stream_0/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="gray_data_stream_0_s_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gray_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="threhold_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threhold_read/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="cols_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="rows_read_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_FAST_t_opr_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="0" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="8"/>
<pin id="351" dir="0" index="2" bw="32" slack="8"/>
<pin id="352" dir="0" index="3" bw="8" slack="8"/>
<pin id="353" dir="0" index="4" bw="8" slack="8"/>
<pin id="354" dir="0" index="5" bw="8" slack="8"/>
<pin id="355" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_66/9 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_Loop_loop_height_pro_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="0" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="10"/>
<pin id="360" dir="0" index="2" bw="32" slack="10"/>
<pin id="361" dir="0" index="3" bw="32" slack="10"/>
<pin id="362" dir="0" index="4" bw="32" slack="10"/>
<pin id="363" dir="0" index="5" bw="32" slack="10"/>
<pin id="364" dir="0" index="6" bw="8" slack="10"/>
<pin id="365" dir="0" index="7" bw="8" slack="10"/>
<pin id="366" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_69/11 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_AXIvideo2Mat_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="0" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="4" slack="0"/>
<pin id="372" dir="0" index="3" bw="4" slack="0"/>
<pin id="373" dir="0" index="4" bw="1" slack="0"/>
<pin id="374" dir="0" index="5" bw="1" slack="0"/>
<pin id="375" dir="0" index="6" bw="1" slack="0"/>
<pin id="376" dir="0" index="7" bw="1" slack="0"/>
<pin id="377" dir="0" index="8" bw="32" slack="2"/>
<pin id="378" dir="0" index="9" bw="32" slack="2"/>
<pin id="379" dir="0" index="10" bw="8" slack="2"/>
<pin id="380" dir="0" index="11" bw="8" slack="2"/>
<pin id="381" dir="0" index="12" bw="8" slack="2"/>
<pin id="382" dir="0" index="13" bw="32" slack="2"/>
<pin id="383" dir="0" index="14" bw="32" slack="2"/>
<pin id="384" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_60/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_Mat2AXIvideo_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="0" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="14"/>
<pin id="396" dir="0" index="2" bw="32" slack="14"/>
<pin id="397" dir="0" index="3" bw="8" slack="14"/>
<pin id="398" dir="0" index="4" bw="8" slack="14"/>
<pin id="399" dir="0" index="5" bw="8" slack="14"/>
<pin id="400" dir="0" index="6" bw="32" slack="0"/>
<pin id="401" dir="0" index="7" bw="4" slack="0"/>
<pin id="402" dir="0" index="8" bw="4" slack="0"/>
<pin id="403" dir="0" index="9" bw="1" slack="0"/>
<pin id="404" dir="0" index="10" bw="1" slack="0"/>
<pin id="405" dir="0" index="11" bw="1" slack="0"/>
<pin id="406" dir="0" index="12" bw="1" slack="0"/>
<pin id="407" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_73/15 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_CvtColor_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="0" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="6"/>
<pin id="419" dir="0" index="2" bw="32" slack="6"/>
<pin id="420" dir="0" index="3" bw="8" slack="6"/>
<pin id="421" dir="0" index="4" bw="8" slack="6"/>
<pin id="422" dir="0" index="5" bw="8" slack="6"/>
<pin id="423" dir="0" index="6" bw="8" slack="6"/>
<pin id="424" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_64/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_PaintMask_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="0" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="12"/>
<pin id="429" dir="0" index="2" bw="32" slack="12"/>
<pin id="430" dir="0" index="3" bw="8" slack="12"/>
<pin id="431" dir="0" index="4" bw="8" slack="12"/>
<pin id="432" dir="0" index="5" bw="8" slack="12"/>
<pin id="433" dir="0" index="6" bw="8" slack="12"/>
<pin id="434" dir="0" index="7" bw="8" slack="12"/>
<pin id="435" dir="0" index="8" bw="8" slack="12"/>
<pin id="436" dir="0" index="9" bw="8" slack="12"/>
<pin id="437" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_71/13 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_Duplicate_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="0" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="4"/>
<pin id="442" dir="0" index="2" bw="32" slack="4"/>
<pin id="443" dir="0" index="3" bw="8" slack="4"/>
<pin id="444" dir="0" index="4" bw="8" slack="4"/>
<pin id="445" dir="0" index="5" bw="8" slack="4"/>
<pin id="446" dir="0" index="6" bw="8" slack="4"/>
<pin id="447" dir="0" index="7" bw="8" slack="4"/>
<pin id="448" dir="0" index="8" bw="8" slack="4"/>
<pin id="449" dir="0" index="9" bw="8" slack="4"/>
<pin id="450" dir="0" index="10" bw="8" slack="4"/>
<pin id="451" dir="0" index="11" bw="8" slack="4"/>
<pin id="452" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_62/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="StgValue_68_Block_Mat_exit124544_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="0" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="0" index="2" bw="32" slack="9"/>
<pin id="458" dir="0" index="3" bw="32" slack="9"/>
<pin id="459" dir="0" index="4" bw="32" slack="9"/>
<pin id="460" dir="0" index="5" bw="32" slack="9"/>
<pin id="461" dir="0" index="6" bw="32" slack="9"/>
<pin id="462" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_68/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="StgValue_59_Block_Mat_exit12454_s_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="0" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="1"/>
<pin id="468" dir="0" index="2" bw="32" slack="1"/>
<pin id="469" dir="0" index="3" bw="32" slack="1"/>
<pin id="470" dir="0" index="4" bw="32" slack="1"/>
<pin id="471" dir="0" index="5" bw="32" slack="1"/>
<pin id="472" dir="0" index="6" bw="32" slack="1"/>
<pin id="473" dir="0" index="7" bw="32" slack="1"/>
<pin id="474" dir="0" index="8" bw="32" slack="1"/>
<pin id="475" dir="0" index="9" bw="32" slack="1"/>
<pin id="476" dir="0" index="10" bw="32" slack="1"/>
<pin id="477" dir="0" index="11" bw="32" slack="1"/>
<pin id="478" dir="0" index="12" bw="32" slack="1"/>
<pin id="479" dir="0" index="13" bw="32" slack="1"/>
<pin id="480" dir="0" index="14" bw="32" slack="1"/>
<pin id="481" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_59/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="StgValue_58_FAST1_Core_entry69_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="0" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="32" slack="0"/>
<pin id="487" dir="0" index="3" bw="8" slack="0"/>
<pin id="488" dir="0" index="4" bw="32" slack="0"/>
<pin id="489" dir="0" index="5" bw="32" slack="0"/>
<pin id="490" dir="0" index="6" bw="32" slack="0"/>
<pin id="491" dir="0" index="7" bw="32" slack="0"/>
<pin id="492" dir="0" index="8" bw="8" slack="0"/>
<pin id="493" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_58/1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="p_neg393_i_i_loc_c_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="9"/>
<pin id="500" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="p_neg393_i_i_loc_c "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_27_loc_c_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="9"/>
<pin id="506" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_27_loc_c "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_loc_c_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="9"/>
<pin id="512" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_loc_c "/>
</bind>
</comp>

<comp id="516" class="1005" name="p_src_cols_V_c495_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="2"/>
<pin id="518" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_src_cols_V_c495 "/>
</bind>
</comp>

<comp id="522" class="1005" name="p_src_rows_V_c494_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="2"/>
<pin id="524" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_src_rows_V_c494 "/>
</bind>
</comp>

<comp id="528" class="1005" name="gray_cols_V_c_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gray_cols_V_c "/>
</bind>
</comp>

<comp id="534" class="1005" name="gray_rows_V_c_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gray_rows_V_c "/>
</bind>
</comp>

<comp id="540" class="1005" name="src1_cols_V_c_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src1_cols_V_c "/>
</bind>
</comp>

<comp id="546" class="1005" name="src1_rows_V_c_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src1_rows_V_c "/>
</bind>
</comp>

<comp id="552" class="1005" name="src0_cols_V_c_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src0_cols_V_c "/>
</bind>
</comp>

<comp id="558" class="1005" name="src0_rows_V_c_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src0_rows_V_c "/>
</bind>
</comp>

<comp id="564" class="1005" name="p_dst_cols_V_c_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_dst_cols_V_c "/>
</bind>
</comp>

<comp id="570" class="1005" name="p_dst_rows_V_c_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_dst_rows_V_c "/>
</bind>
</comp>

<comp id="576" class="1005" name="p_src_cols_V_c_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_cols_V_c "/>
</bind>
</comp>

<comp id="582" class="1005" name="cols_c493_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_c493 "/>
</bind>
</comp>

<comp id="588" class="1005" name="p_src_rows_V_c_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_c "/>
</bind>
</comp>

<comp id="594" class="1005" name="rows_c492_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_c492 "/>
</bind>
</comp>

<comp id="600" class="1005" name="threhold_c_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="threhold_c "/>
</bind>
</comp>

<comp id="606" class="1005" name="cols_c491_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cols_c491 "/>
</bind>
</comp>

<comp id="612" class="1005" name="cols_c_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cols_c "/>
</bind>
</comp>

<comp id="618" class="1005" name="rows_c490_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rows_c490 "/>
</bind>
</comp>

<comp id="624" class="1005" name="rows_c_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rows_c "/>
</bind>
</comp>

<comp id="630" class="1005" name="p_src_data_stream_0_s_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="2"/>
<pin id="632" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_src_data_stream_0_s "/>
</bind>
</comp>

<comp id="636" class="1005" name="p_src_data_stream_1_s_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="2"/>
<pin id="638" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_src_data_stream_1_s "/>
</bind>
</comp>

<comp id="642" class="1005" name="p_src_data_stream_2_s_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="2"/>
<pin id="644" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_src_data_stream_2_s "/>
</bind>
</comp>

<comp id="648" class="1005" name="p_dst_data_stream_0_s_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="12"/>
<pin id="650" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="p_dst_data_stream_0_s "/>
</bind>
</comp>

<comp id="654" class="1005" name="p_dst_data_stream_1_s_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="12"/>
<pin id="656" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="p_dst_data_stream_1_s "/>
</bind>
</comp>

<comp id="660" class="1005" name="p_dst_data_stream_2_s_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="12"/>
<pin id="662" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="p_dst_data_stream_2_s "/>
</bind>
</comp>

<comp id="666" class="1005" name="src0_data_stream_0_s_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="4"/>
<pin id="668" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src0_data_stream_0_s "/>
</bind>
</comp>

<comp id="672" class="1005" name="src0_data_stream_1_s_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="4"/>
<pin id="674" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src0_data_stream_1_s "/>
</bind>
</comp>

<comp id="678" class="1005" name="src0_data_stream_2_s_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="4"/>
<pin id="680" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src0_data_stream_2_s "/>
</bind>
</comp>

<comp id="684" class="1005" name="src1_data_stream_0_s_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="4"/>
<pin id="686" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src1_data_stream_0_s "/>
</bind>
</comp>

<comp id="690" class="1005" name="src1_data_stream_1_s_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="4"/>
<pin id="692" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src1_data_stream_1_s "/>
</bind>
</comp>

<comp id="696" class="1005" name="src1_data_stream_2_s_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="4"/>
<pin id="698" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src1_data_stream_2_s "/>
</bind>
</comp>

<comp id="702" class="1005" name="mask_data_stream_0_s_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="8"/>
<pin id="704" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="mask_data_stream_0_s "/>
</bind>
</comp>

<comp id="708" class="1005" name="dmask_data_stream_0_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="10"/>
<pin id="710" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="dmask_data_stream_0 "/>
</bind>
</comp>

<comp id="714" class="1005" name="gray_data_stream_0_s_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="6"/>
<pin id="716" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="gray_data_stream_0_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="185"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="38" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="38" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="38" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="38" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="34" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="32" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="30" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="36" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="28" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="356"><net_src comp="50" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="367"><net_src comp="56" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="385"><net_src comp="44" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="386"><net_src comp="0" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="387"><net_src comp="2" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="388"><net_src comp="4" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="389"><net_src comp="6" pin="0"/><net_sink comp="368" pin=4"/></net>

<net id="390"><net_src comp="8" pin="0"/><net_sink comp="368" pin=5"/></net>

<net id="391"><net_src comp="10" pin="0"/><net_sink comp="368" pin=6"/></net>

<net id="392"><net_src comp="12" pin="0"/><net_sink comp="368" pin=7"/></net>

<net id="408"><net_src comp="60" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="409"><net_src comp="14" pin="0"/><net_sink comp="393" pin=6"/></net>

<net id="410"><net_src comp="16" pin="0"/><net_sink comp="393" pin=7"/></net>

<net id="411"><net_src comp="18" pin="0"/><net_sink comp="393" pin=8"/></net>

<net id="412"><net_src comp="20" pin="0"/><net_sink comp="393" pin=9"/></net>

<net id="413"><net_src comp="22" pin="0"/><net_sink comp="393" pin=10"/></net>

<net id="414"><net_src comp="24" pin="0"/><net_sink comp="393" pin=11"/></net>

<net id="415"><net_src comp="26" pin="0"/><net_sink comp="393" pin=12"/></net>

<net id="425"><net_src comp="48" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="438"><net_src comp="58" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="453"><net_src comp="46" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="463"><net_src comp="52" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="54" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="482"><net_src comp="42" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="494"><net_src comp="40" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="495"><net_src comp="342" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="496"><net_src comp="336" pin="2"/><net_sink comp="483" pin=2"/></net>

<net id="497"><net_src comp="330" pin="2"/><net_sink comp="483" pin=3"/></net>

<net id="501"><net_src comp="182" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="454" pin=6"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="357" pin=4"/></net>

<net id="507"><net_src comp="186" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="454" pin=5"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="513"><net_src comp="190" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="454" pin=4"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="519"><net_src comp="194" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="368" pin=14"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="525"><net_src comp="198" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="368" pin=13"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="531"><net_src comp="202" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="465" pin=14"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="537"><net_src comp="206" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="465" pin=13"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="543"><net_src comp="210" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="465" pin=12"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="549"><net_src comp="214" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="465" pin=11"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="555"><net_src comp="218" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="465" pin=10"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="561"><net_src comp="222" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="465" pin=9"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="567"><net_src comp="226" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="465" pin=8"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="573"><net_src comp="230" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="465" pin=7"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="579"><net_src comp="234" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="465" pin=6"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="368" pin=9"/></net>

<net id="585"><net_src comp="238" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="465" pin=5"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="357" pin=5"/></net>

<net id="591"><net_src comp="242" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="465" pin=4"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="368" pin=8"/></net>

<net id="597"><net_src comp="246" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="465" pin=3"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="357" pin=3"/></net>

<net id="603"><net_src comp="250" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="483" pin=8"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="348" pin=5"/></net>

<net id="609"><net_src comp="254" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="483" pin=7"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="615"><net_src comp="258" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="483" pin=6"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="621"><net_src comp="262" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="483" pin=5"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="454" pin=3"/></net>

<net id="627"><net_src comp="266" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="483" pin=4"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="633"><net_src comp="270" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="368" pin=10"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="439" pin=3"/></net>

<net id="639"><net_src comp="274" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="368" pin=11"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="439" pin=4"/></net>

<net id="645"><net_src comp="278" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="368" pin=12"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="439" pin=5"/></net>

<net id="651"><net_src comp="282" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="426" pin=7"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="393" pin=3"/></net>

<net id="657"><net_src comp="286" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="426" pin=8"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="393" pin=4"/></net>

<net id="663"><net_src comp="290" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="426" pin=9"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="393" pin=5"/></net>

<net id="669"><net_src comp="294" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="439" pin=6"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="416" pin=3"/></net>

<net id="675"><net_src comp="298" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="439" pin=7"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="416" pin=4"/></net>

<net id="681"><net_src comp="302" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="439" pin=8"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="416" pin=5"/></net>

<net id="687"><net_src comp="306" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="439" pin=9"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="426" pin=3"/></net>

<net id="693"><net_src comp="310" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="439" pin=10"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="426" pin=4"/></net>

<net id="699"><net_src comp="314" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="439" pin=11"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="426" pin=5"/></net>

<net id="705"><net_src comp="318" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="348" pin=4"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="357" pin=6"/></net>

<net id="711"><net_src comp="322" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="357" pin=7"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="426" pin=6"/></net>

<net id="717"><net_src comp="326" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="416" pin=6"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="348" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_axis_V_data_V | {15 16 }
	Port: dst_axis_V_keep_V | {15 16 }
	Port: dst_axis_V_strb_V | {15 16 }
	Port: dst_axis_V_user_V | {15 16 }
	Port: dst_axis_V_last_V | {15 16 }
	Port: dst_axis_V_id_V | {15 16 }
	Port: dst_axis_V_dest_V | {15 16 }
 - Input state : 
	Port: FAST1_Core : src_axis_V_data_V | {3 4 }
	Port: FAST1_Core : src_axis_V_keep_V | {3 4 }
	Port: FAST1_Core : src_axis_V_strb_V | {3 4 }
	Port: FAST1_Core : src_axis_V_user_V | {3 4 }
	Port: FAST1_Core : src_axis_V_last_V | {3 4 }
	Port: FAST1_Core : src_axis_V_id_V | {3 4 }
	Port: FAST1_Core : src_axis_V_dest_V | {3 4 }
	Port: FAST1_Core : rows | {1 }
	Port: FAST1_Core : cols | {1 }
	Port: FAST1_Core : threhold | {1 }
  - Chain level:
	State 1
		StgValue_58 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |           grp_FAST_t_opr_fu_348          |    8    |    0    |  5.868  |   3496  |   7926  |
|          |      grp_Loop_loop_height_pro_fu_357     |    3    |    0    |   4.89  |   760   |   1854  |
|          |          grp_AXIvideo2Mat_fu_368         |    0    |    0    |  0.978  |   396   |   125   |
|          |          grp_Mat2AXIvideo_fu_393         |    0    |    0    |  1.956  |   262   |   192   |
|   call   |            grp_CvtColor_fu_416           |    0    |    3    |  0.978  |   190   |   148   |
|          |           grp_PaintMask_fu_426           |    0    |    0    |    0    |   194   |   149   |
|          |           grp_Duplicate_fu_439           |    0    |    0    |    0    |   194   |   114   |
|          |  StgValue_68_Block_Mat_exit124544_fu_454 |    0    |    0    |    0    |    0    |   117   |
|          | StgValue_59_Block_Mat_exit12454_s_fu_465 |    0    |    0    |    0    |    0    |    0    |
|          |   StgValue_58_FAST1_Core_entry69_fu_483  |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |         threhold_read_read_fu_330        |    0    |    0    |    0    |    0    |    0    |
|   read   |           cols_read_read_fu_336          |    0    |    0    |    0    |    0    |    0    |
|          |           rows_read_read_fu_342          |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                          |    11   |    3    |  14.67  |   5492  |  10625  |
|----------|------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      cols_c491_reg_606      |   32   |
|      cols_c493_reg_582      |   32   |
|        cols_c_reg_612       |   32   |
| dmask_data_stream_0_reg_708 |    8   |
|    gray_cols_V_c_reg_528    |   32   |
| gray_data_stream_0_s_reg_714|    8   |
|    gray_rows_V_c_reg_534    |   32   |
| mask_data_stream_0_s_reg_702|    8   |
|    p_dst_cols_V_c_reg_564   |   32   |
|p_dst_data_stream_0_s_reg_648|    8   |
|p_dst_data_stream_1_s_reg_654|    8   |
|p_dst_data_stream_2_s_reg_660|    8   |
|    p_dst_rows_V_c_reg_570   |   32   |
|  p_neg393_i_i_loc_c_reg_498 |   32   |
|  p_src_cols_V_c495_reg_516  |   32   |
|    p_src_cols_V_c_reg_576   |   32   |
|p_src_data_stream_0_s_reg_630|    8   |
|p_src_data_stream_1_s_reg_636|    8   |
|p_src_data_stream_2_s_reg_642|    8   |
|  p_src_rows_V_c494_reg_522  |   32   |
|    p_src_rows_V_c_reg_588   |   32   |
|      rows_c490_reg_618      |   32   |
|      rows_c492_reg_594      |   32   |
|        rows_c_reg_624       |   32   |
|    src0_cols_V_c_reg_552    |   32   |
| src0_data_stream_0_s_reg_666|    8   |
| src0_data_stream_1_s_reg_672|    8   |
| src0_data_stream_2_s_reg_678|    8   |
|    src0_rows_V_c_reg_558    |   32   |
|    src1_cols_V_c_reg_540    |   32   |
| src1_data_stream_0_s_reg_684|    8   |
| src1_data_stream_1_s_reg_690|    8   |
| src1_data_stream_2_s_reg_696|    8   |
|    src1_rows_V_c_reg_546    |   32   |
|      threhold_c_reg_600     |    8   |
|     tmp_27_loc_c_reg_504    |   32   |
|      tmp_loc_c_reg_510      |   32   |
+-----------------------------+--------+
|            Total            |   800  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   11   |    3   |   14   |  5492  |  10625 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   800  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   11   |    3   |   14   |  6292  |  10625 |
+-----------+--------+--------+--------+--------+--------+
