/-
  EvmAsm.Evm64.IsZero.Spec

  Full 256-bit EVM ISZERO spec composed from per-limb specs.
  12 instructions total. Unary: pops 1, pushes 1, sp unchanged.
-/

import EvmAsm.Evm64.IsZero.LimbSpec
import EvmAsm.Evm64.EvmWordArith

open EvmAsm.Rv64.Tactics

namespace EvmAsm.Rv64

/-- CodeReq for the 256-bit EVM ISZERO operation.
    12 instructions = 48 bytes. OR-reduce 4 limbs + SLTIU boolean + store. -/
abbrev evm_iszero_code (base : Word) : CodeReq :=
  CodeReq.ofProg base evm_iszero

/-- Full 256-bit EVM ISZERO: result = 1 iff all 4 limbs are 0.
    Unary: reads 256-bit word at sp, overwrites with boolean result.
    12 instructions = 48 bytes. -/
theorem evm_iszero_spec (sp : Word) (base : Word)
    (a0 a1 a2 a3 : Word)
    (v7 v6 : Word)
    (hvalid : ValidMemRange sp 4) :
    let or_all := a0 ||| a1 ||| a2 ||| a3
    let result := if BitVec.ult or_all (1 : Word) then (1 : Word) else 0
    let code := evm_iszero_code base
    cpsTriple base (base + 48) code
      (-- Registers + memory
       (.x12 ↦ᵣ sp) ** (.x7 ↦ᵣ v7) ** (.x6 ↦ᵣ v6) **
       (sp ↦ₘ a0) ** ((sp + 8) ↦ₘ a1) ** ((sp + 16) ↦ₘ a2) ** ((sp + 24) ↦ₘ a3))
      (-- Registers + memory (updated)
       (.x12 ↦ᵣ sp) ** (.x7 ↦ᵣ result) ** (.x6 ↦ᵣ a3) **
       (sp ↦ₘ result) ** ((sp + 8) ↦ₘ 0) ** ((sp + 16) ↦ₘ 0) ** ((sp + 24) ↦ₘ 0)) := by
  intro or_all result
  -- LD x7 x12 0 (load limb 0 into x7)
  have L0 := ld_spec_gen .x7 .x12 sp v7 a0 0 base (by nofun) (by validMem)
  -- OR limbs 1-3
  have O1 := iszero_or_limb_spec 8 sp a1 v6 a0 (base + 4) (by validMem)
  have O2 := iszero_or_limb_spec 16 sp a2 a1 (a0 ||| a1) (base + 12) (by validMem)
  have O3 := iszero_or_limb_spec 24 sp a3 a2 (a0 ||| a1 ||| a2) (base + 20) (by validMem)
  -- SLTIU
  have T := sltiu_spec_gen_same .x7 (a0 ||| a1 ||| a2 ||| a3) 1 (base + 28) (by nofun)
  simp only [signExtend12_1] at T
  -- Store phase
  have S0 := sd_spec_gen .x12 .x7 sp
    (if BitVec.ult (a0 ||| a1 ||| a2 ||| a3) (1 : Word) then (1 : Word) else 0)
    a0 0 (base + 32) (by validMem)
  have S1 := sd_x0_spec_gen .x12 sp a1 8 (base + 36) (by validMem)
  have S2 := sd_x0_spec_gen .x12 sp a2 16 (base + 40) (by validMem)
  have S3 := sd_x0_spec_gen .x12 sp a3 24 (base + 44) (by validMem)
  runBlock L0 O1 O2 O3 T S0 S1 S2 S3

-- ============================================================================
-- Stack-level ISZERO spec
-- ============================================================================

/-- Stack-level 256-bit EVM ISZERO: operates on an EvmWord via evmWordIs. -/
theorem evm_iszero_stack_spec (sp base : Word)
    (a : EvmWord) (v7 v6 : Word)
    (hvalid : ValidMemRange sp 4) :
    let or_all := a.getLimbN 0 ||| a.getLimbN 1 ||| a.getLimbN 2 ||| a.getLimbN 3
    let result := if BitVec.ult or_all 1 then (1 : Word) else 0
    let code := evm_iszero_code base
    cpsTriple base (base + 48) code
      (-- Registers + memory
       (.x12 ↦ᵣ sp) ** (.x7 ↦ᵣ v7) ** (.x6 ↦ᵣ v6) **
       evmWordIs sp a)
      (-- Registers + memory (updated)
       (.x12 ↦ᵣ sp) ** (.x7 ↦ᵣ result) ** (.x6 ↦ᵣ a.getLimbN 3) **
       evmWordIs sp (if a = 0 then 1 else 0)) := by
  intro or_all result
  have h_main := evm_iszero_spec sp base
    (a.getLimbN 0) (a.getLimbN 1) (a.getLimbN 2) (a.getLimbN 3)
    v7 v6 hvalid
  exact cpsTriple_consequence _ _ _ _ _ _ _
    (fun h hp => by
      simp only [evmWordIs, EvmWord.getLimb_eq_getLimbN] at hp
      xperm_hyp hp)
    (fun h hq => by
      unfold evmWordIs
      simp only [EvmWord.getLimb_ite, EvmWord.getLimb_one, EvmWord.getLimb_zero,
                 show ¬((1 : Fin 4) = 0) from by decide,
                 show ¬((2 : Fin 4) = 0) from by decide,
                 show ¬((3 : Fin 4) = 0) from by decide,
                 ite_true, ite_false, ite_self,
                 ← EvmWord.iszero_or_reduce_correct]
      xperm_hyp hq)
    h_main

end EvmAsm.Rv64
